TRACE::2021-03-24.18:47:05::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:05::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:05::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:05::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:05::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-24.18:47:06::SCWPlatform::Opened new HwDB with name bd_wrapper_9
TRACE::2021-03-24.18:47:06::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-03-24.18:47:06::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new"
		}]
}
TRACE::2021-03-24.18:47:06::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-03-24.18:47:06::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-24.18:47:06::SCWDomain:: Using the QEMU Data from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-24.18:47:06::SCWDomain:: Using the QEMU args  from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-24.18:47:06::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:06::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:06::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:06::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:06::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:06::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:06::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:06::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:06::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:06::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:06::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:06::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:06::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:06::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:06::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:06::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:06::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:06::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:06::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:06::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:06::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:06::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-03-24.18:47:06::SCWPlatform::Generating the sources  .
TRACE::2021-03-24.18:47:06::SCWBDomain::Generating boot domain sources.
TRACE::2021-03-24.18:47:06::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-03-24.18:47:06::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:06::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:06::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:06::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:06::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:06::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:06::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:06::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:06::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.18:47:06::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:06::SCWMssOS::mss does not exists at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:06::SCWMssOS::Creating sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:06::SCWMssOS::Adding the swdes entry, created swdb /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:06::SCWMssOS::updating the scw layer changes to swdes at   /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:06::SCWMssOS::Writing mss at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:06::SCWMssOS::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-24.18:47:06::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-24.18:47:06::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-24.18:47:06::SCWBDomain::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-24.18:47:08::SCWPlatform::Generating sources Done.
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-03-24.18:47:08::SCWMssOS::Could not open the swdb for /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-03-24.18:47:08::SCWMssOS::Could not open the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-03-24.18:47:08::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-24.18:47:08::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2021-03-24.18:47:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-24.18:47:08::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.18:47:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.18:47:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-24.18:47:08::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-24.18:47:08::SCWDomain:: Using the QEMU Data from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-24.18:47:08::SCWDomain:: Using the QEMU args  from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::mss does not exists at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Creating sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Adding the swdes entry, created swdb /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::updating the scw layer changes to swdes at   /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Writing mss at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp
TRACE::2021-03-24.18:47:08::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-24.18:47:08::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-24.18:47:08::SCWMssOS::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp
TRACE::2021-03-24.18:47:08::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-03-24.18:47:08::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.18:47:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.18:47:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.18:47:08::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.18:47:08::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-03-24.18:47:08::SCWMssOS::Could not open the swdb for /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
KEYINFO::2021-03-24.18:47:08::SCWMssOS::Could not open the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss is not found

TRACE::2021-03-24.18:47:08::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-24.18:47:08::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_1
TRACE::2021-03-24.18:47:08::SCWMssOS::Writing the mss file completed /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"687b4daa152921505fd6f50c22d460ab",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-24.18:47:08::SCWPlatform::Started generating the artifacts platform platform_new
TRACE::2021-03-24.18:47:08::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-24.18:47:08::SCWPlatform::Started generating the artifacts for system configuration platform_new
LOG::2021-03-24.18:47:08::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-24.18:47:08::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-24.18:47:08::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-24.18:47:08::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-24.18:47:08::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-03-24.18:47:08::SCWSystem::Not a boot domain 
LOG::2021-03-24.18:47:08::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-03-24.18:47:08::SCWDomain::Generating domain artifcats
TRACE::2021-03-24.18:47:08::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-24.18:47:08::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/qemu/
TRACE::2021-03-24.18:47:08::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/freertos10_xilinx_domain/qemu/
TRACE::2021-03-24.18:47:08::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp
TRACE::2021-03-24.18:47:08::SCWMssOS::Mss edits present, copying mssfile into export location /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-24.18:47:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-24.18:47:08::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2021-03-24.18:47:08::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-24.18:47:08::SCWMssOS::Copying to export directory.
TRACE::2021-03-24.18:47:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-24.18:47:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-03-24.18:47:08::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-03-24.18:47:08::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-03-24.18:47:08::SCWSystem::Completed Processing the sysconfig platform_new
LOG::2021-03-24.18:47:08::SCWPlatform::Completed generating the artifacts for system configuration platform_new
TRACE::2021-03-24.18:47:08::SCWPlatform::Started preparing the platform 
TRACE::2021-03-24.18:47:08::SCWSystem::Writing the bif file for system config platform_new
TRACE::2021-03-24.18:47:08::SCWSystem::dir created 
TRACE::2021-03-24.18:47:08::SCWSystem::Writing the bif 
TRACE::2021-03-24.18:47:08::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-24.18:47:08::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-24.18:47:08::SCWPlatform::Completed generating the platform
TRACE::2021-03-24.18:47:08::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.18:47:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.18:47:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.18:47:08::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.18:47:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.18:47:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"687b4daa152921505fd6f50c22d460ab",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-24.18:47:08::SCWPlatform::updated the xpfm file.
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.18:47:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.18:47:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.18:47:08::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.18:47:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.18:47:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"687b4daa152921505fd6f50c22d460ab",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.18:47:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.18:47:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.18:47:08::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.18:47:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.18:47:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"687b4daa152921505fd6f50c22d460ab",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-24.18:47:08::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.18:47:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.18:47:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.18:47:08::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.18:47:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.18:47:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Opened existing hwdb bd_wrapper_9
TRACE::2021-03-24.18:47:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"687b4daa152921505fd6f50c22d460ab",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-24.18:47:08::SCWPlatform::Clearing the existing platform
TRACE::2021-03-24.18:47:08::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-24.18:47:08::SCWBDomain::clearing the fsbl build
TRACE::2021-03-24.18:47:08::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:08::SCWSystem::Clearing the domains completed.
TRACE::2021-03-24.18:47:08::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform location is /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Removing the HwDB with name /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-24.18:47:09::SCWPlatform::Opened new HwDB with name bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWReader::Active system found as  platform_new
TRACE::2021-03-24.18:47:09::SCWReader::Handling sysconfig platform_new
TRACE::2021-03-24.18:47:09::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-24.18:47:09::SCWDomain:: Using the QEMU Data from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-24.18:47:09::SCWDomain:: Using the QEMU args  from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:09::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:09::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:09::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:09::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:09::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:09::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:09::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.18:47:09::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:09::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:09::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:09::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2021-03-24.18:47:09::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-24.18:47:09::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:09::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:09::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:09::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:09::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:09::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:09::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:09::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:09::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:09::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:09::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-24.18:47:09::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.18:47:09::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.18:47:09::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.18:47:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-24.18:47:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:09::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:09::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:09::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:09::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:47:09::SCWReader::No isolation master present  
TRACE::2021-03-24.18:47:09::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-24.18:47:09::SCWDomain:: Using the QEMU Data from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-24.18:47:09::SCWDomain:: Using the QEMU args  from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:09::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:09::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:09::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:09::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:09::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:09::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:09::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:09::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:09::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_1
TRACE::2021-03-24.18:47:09::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-24.18:47:09::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:09::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.18:47:09::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.18:47:09::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.18:47:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-24.18:47:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:09::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:09::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:47:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:09::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:09::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:09::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:09::SCWReader::No isolation master present  
TRACE::2021-03-24.18:47:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:47:14::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:14::SCWMssOS::In reload Mss file.
TRACE::2021-03-24.18:47:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:47:14::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

KEYINFO::2021-03-24.18:47:14::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2021-03-24.18:47:14::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2021-03-24.18:47:14::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-24.18:47:14::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:14::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:14::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:14::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_1
TRACE::2021-03-24.18:47:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-24.18:47:14::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:14::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.18:47:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.18:47:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.18:47:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:47:14::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:14::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:15::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:15::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:15::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:15::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:15::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:15::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:47:15::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:47:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:15::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:15::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:15::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:15::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:15::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:15::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_1
TRACE::2021-03-24.18:47:15::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-24.18:47:15::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:18::SCWMssOS::In reload Mss file.
TRACE::2021-03-24.18:47:18::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:18::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:18::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:18::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:18::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:18::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:47:18::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:47:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:18::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:18::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

KEYINFO::2021-03-24.18:47:18::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2021-03-24.18:47:18::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2021-03-24.18:47:18::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-24.18:47:18::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:18::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:18::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:18::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_1
TRACE::2021-03-24.18:47:18::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-24.18:47:18::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:18::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.18:47:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.18:47:18::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.18:47:18::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:18::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:18::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:18::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:18::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:18::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:47:18::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:47:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:47:18::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:18::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_1||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:47:18::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:18::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:47:22::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:22::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:22::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:22::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:47:22::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:47:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:47:22::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:47:22::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:47:22::SCWPlatform::Found the Hw Db part of the input DSA
ERROR::2021-03-24.18:47:22::SCWMssOS::ERROR: Please check the mss file given, could not load the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
ERROR: [Hsi 55-1403] /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss line 30 - No IP instance named ADC1_axi_dma_ADC1 present in hardware design

TRACE::2021-03-24.18:48:07::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:48:07::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:48:07::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:48:07::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:48:07::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:48:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:48:07::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:48:07::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:48:07::SCWPlatform::Found the Hw Db part of the input DSA
ERROR::2021-03-24.18:48:07::SCWMssOS::ERROR: Please check the mss file given, could not load the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
WARNING: [Hsi 55-1559] Software Design already exists with Name system

ERROR: [Hsi 55-1403] /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss line 25 - No IP instance named ADC1_axi_dma_ADC1 present in hardware design

TRACE::2021-03-24.18:48:19::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:48:19::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:48:19::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:48:19::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:48:19::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:48:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:48:19::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:48:19::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:48:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:48:19::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:48:19::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:48:19::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:48:19::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:48:19::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:48:19::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-03-24.18:48:19::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-24.18:48:19::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:48:28::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:48:28::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:48:28::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:48:28::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:48:28::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:48:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:48:28::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:48:28::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:48:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:48:28::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:48:28::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:48:28::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:48:28::SCWMssOS::Adding Library:  xilffs:4.3
TRACE::2021-03-24.18:48:28::SCWMssOS::Added Library:  xilffs
TRACE::2021-03-24.18:48:56::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:48:56::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:48:56::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:48:56::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:48:56::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:48:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:48:56::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:48:56::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:48:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:48:56::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:48:56::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:48:56::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:48:56::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:48:56::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:48:56::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:48:56::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:48:56::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:48:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:48:56::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:48:56::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:48:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:48:56::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:48:56::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:48:56::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:01::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:01::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:01::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:01::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:01::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:01::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:01::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:01::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:01::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:49:01::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:01::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:01::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:01::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:01::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:01::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:01::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:01::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:01::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:01::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:49:01::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:16::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:16::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:16::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:16::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:16::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:16::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:16::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:16::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:16::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:49:16::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:16::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:16::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:16::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:16::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:16::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:16::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:16::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:16::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:16::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:49:16::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.18:49:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.18:49:17::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.18:49:17::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.18:49:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.18:49:17::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:17::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:17::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:49:17::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:17::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:17::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:49:17::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss",
					"md5Digest":	"687b4daa152921505fd6f50c22d460ab",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"minimal_stack_size":	"200",
							"tick_rate":	"1000",
							"total_heap_size":	"4194304",
							"libOptionNames":	["minimal_stack_size", "tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-24.18:49:17::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.18:49:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.18:49:17::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:17::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:17::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:49:17::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
KEYINFO::2021-03-24.18:49:17::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-03-24.18:49:17::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-03-24.18:49:17::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-24.18:49:17::SCWMssOS::In reload Mss file.
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:17::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:17::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:49:17::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-03-24.18:49:17::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-24.18:49:17::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:17::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:17::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:49:17::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:17::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:17::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:49:17::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:17::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:17::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:49:17::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:17::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:17::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:49:17::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:17::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:17::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:49:17::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:17::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:17::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:49:17::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:17::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:17::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:49:17::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.18:49:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.18:49:17::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:17::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:17::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:17::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:49:17::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:17::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:18::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:18::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:18::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:18::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:18::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:18::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:18::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:18::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:18::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:49:18::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:18::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:18::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:18::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-03-24.18:49:18::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-24.18:49:18::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:18::SCWMssOS::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp
TRACE::2021-03-24.18:49:18::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2021-03-24.18:49:23::SCWPlatform::Started generating the artifacts platform platform_new
TRACE::2021-03-24.18:49:23::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-24.18:49:23::SCWPlatform::Started generating the artifacts for system configuration platform_new
LOG::2021-03-24.18:49:23::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-24.18:49:23::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-24.18:49:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-24.18:49:23::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-24.18:49:23::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:23::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:23::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:23::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:23::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:23::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:23::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:23::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:49:23::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:49:23::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:49:23::SCWBDomain::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-24.18:49:23::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-24.18:49:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-24.18:49:23::SCWBDomain::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl ; bash -c "make  " 
TRACE::2021-03-24.18:49:23::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-24.18:49:23::SCWBDomain::make[1]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-24.18:49:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-24.18:49:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-24.18:49:23::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-24.18:49:23::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:23::SCWBDomain::exa9_0/libsrc/gpio_v4_6/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:23::SCWBDomain::xa9_0/libsrc/gpio_v4_6/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-24.18:49:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-03-24.18:49:23::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-03-24.18:49:23::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:23::SCWBDomain::exa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:23::SCWBDomain::xa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-24.18:49:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-24.18:49:23::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-24.18:49:23::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:23::SCWBDomain::exa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:23::SCWBDomain::xa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-24.18:49:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.18:49:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.18:49:23::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:23::SCWBDomain::exa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:23::SCWBDomain::xa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src

TRACE::2021-03-24.18:49:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2021-03-24.18:49:23::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2021-03-24.18:49:23::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:23::SCWBDomain::exa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::make[3]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:23::SCWBDomain::exa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-24.18:49:23::SCWBDomain::make[3]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:23::SCWBDomain::xa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:23::SCWBDomain::xa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-24.18:49:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.18:49:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.18:49:23::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:23::SCWBDomain::exa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:23::SCWBDomain::xa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-24.18:49:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-24.18:49:23::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-24.18:49:23::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:23::SCWBDomain::exa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:23::SCWBDomain::xa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2021-03-24.18:49:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.18:49:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.18:49:23::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:23::SCWBDomain::exa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:23::SCWBDomain::xa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-24.18:49:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-24.18:49:23::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-24.18:49:23::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:23::SCWBDomain::exa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:23::SCWBDomain::xa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-24.18:49:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.18:49:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.18:49:23::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:23::SCWBDomain::exa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:23::SCWBDomain::xa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-24.18:49:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-24.18:49:23::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-24.18:49:23::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:23::SCWBDomain::exa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:23::SCWBDomain::xa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-24.18:49:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-24.18:49:23::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-24.18:49:23::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:23::SCWBDomain::exa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:23::SCWBDomain::xa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-24.18:49:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "A
TRACE::2021-03-24.18:49:23::SCWBDomain::SSEMBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vf
TRACE::2021-03-24.18:49:23::SCWBDomain::pv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:23::SCWBDomain::exa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:23::SCWBDomain::xa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-24.18:49:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2021-03-24.18:49:23::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2021-03-24.18:49:23::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:23::SCWBDomain::exa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:23::SCWBDomain::xa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-24.18:49:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.18:49:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.18:49:23::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:23::SCWBDomain::exa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:23::SCWBDomain::xa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-24.18:49:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.18:49:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.18:49:23::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:23::SCWBDomain::exa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:23::SCWBDomain::xa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-24.18:49:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.18:49:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.18:49:23::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:23::SCWBDomain::exa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:23::SCWBDomain::xa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-24.18:49:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-24.18:49:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-24.18:49:23::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:23::SCWBDomain::exa9_0/libsrc/gpio_v4_6/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::Compiling gpio

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:23::SCWBDomain::xa9_0/libsrc/gpio_v4_6/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-24.18:49:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-24.18:49:23::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-24.18:49:23::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:23::SCWBDomain::exa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-24.18:49:23::SCWBDomain::Compiling axidma

TRACE::2021-03-24.18:49:24::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:24::SCWBDomain::xa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-24.18:49:24::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-24.18:49:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-24.18:49:24::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-24.18:49:24::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:24::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:24::SCWBDomain::exa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-24.18:49:24::SCWBDomain::Compiling cpu_cortexa9

TRACE::2021-03-24.18:49:24::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:24::SCWBDomain::xa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-24.18:49:24::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-24.18:49:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.18:49:24::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.18:49:24::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:24::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:24::SCWBDomain::exa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-24.18:49:24::SCWBDomain::Compiling XilFFs Library

TRACE::2021-03-24.18:49:24::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:24::SCWBDomain::xa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-24.18:49:24::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src

TRACE::2021-03-24.18:49:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-03-24.18:49:24::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-03-24.18:49:24::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:24::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:24::SCWBDomain::exa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-24.18:49:24::SCWBDomain::Compiling standalone

TRACE::2021-03-24.18:49:25::SCWBDomain::make[3]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:25::SCWBDomain::exa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-24.18:49:25::SCWBDomain::make[3]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:25::SCWBDomain::xa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-24.18:49:25::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:25::SCWBDomain::xa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-24.18:49:25::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-24.18:49:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.18:49:25::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.18:49:25::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:25::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:25::SCWBDomain::exa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-24.18:49:25::SCWBDomain::Compiling scuwdt

TRACE::2021-03-24.18:49:25::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:25::SCWBDomain::xa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-24.18:49:25::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-24.18:49:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-24.18:49:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-24.18:49:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:25::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:25::SCWBDomain::exa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-24.18:49:25::SCWBDomain::Compiling dmaps

TRACE::2021-03-24.18:49:25::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:25::SCWBDomain::xa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-24.18:49:25::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2021-03-24.18:49:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.18:49:25::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.18:49:25::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:25::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:25::SCWBDomain::exa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-24.18:49:25::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:25::SCWBDomain::xa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-24.18:49:25::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-24.18:49:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-24.18:49:25::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-24.18:49:25::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:25::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:25::SCWBDomain::exa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-24.18:49:25::SCWBDomain::Compiling scutimer

TRACE::2021-03-24.18:49:26::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:26::SCWBDomain::xa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-24.18:49:26::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-24.18:49:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.18:49:26::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.18:49:26::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:26::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:26::SCWBDomain::exa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-24.18:49:26::SCWBDomain::Compiling xadcps

TRACE::2021-03-24.18:49:26::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:26::SCWBDomain::xa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-24.18:49:26::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-24.18:49:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-24.18:49:26::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-24.18:49:26::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:26::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:26::SCWBDomain::exa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-24.18:49:26::SCWBDomain::Compiling sdps

TRACE::2021-03-24.18:49:26::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:26::SCWBDomain::xa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-24.18:49:26::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-24.18:49:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-24.18:49:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-24.18:49:26::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:26::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:26::SCWBDomain::exa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-24.18:49:26::SCWBDomain::Compiling ddrps

TRACE::2021-03-24.18:49:26::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:26::SCWBDomain::xa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-24.18:49:26::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-24.18:49:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSE
TRACE::2021-03-24.18:49:26::SCWBDomain::MBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3
TRACE::2021-03-24.18:49:26::SCWBDomain:: -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:26::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:26::SCWBDomain::exa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src'

TRACE::2021-03-24.18:49:26::SCWBDomain::Compiling axi4lite_buffered_iic_master...

TRACE::2021-03-24.18:49:26::SCWBDomain::make[3]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:26::SCWBDomain::exa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src'

TRACE::2021-03-24.18:49:26::SCWBDomain::make[3]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:26::SCWBDomain::xa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src'

TRACE::2021-03-24.18:49:26::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:26::SCWBDomain::xa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src'

TRACE::2021-03-24.18:49:26::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-24.18:49:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-24.18:49:26::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-24.18:49:26::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:26::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:26::SCWBDomain::exa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-24.18:49:26::SCWBDomain::Compiling coresightps_dcc

TRACE::2021-03-24.18:49:26::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:26::SCWBDomain::xa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-24.18:49:26::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-24.18:49:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.18:49:26::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.18:49:26::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:26::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:26::SCWBDomain::exa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-24.18:49:26::SCWBDomain::Compiling devcfg

TRACE::2021-03-24.18:49:27::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:27::SCWBDomain::xa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-24.18:49:27::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-24.18:49:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.18:49:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.18:49:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:27::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:27::SCWBDomain::exa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-24.18:49:27::SCWBDomain::Compiling scugic

TRACE::2021-03-24.18:49:27::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:27::SCWBDomain::xa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-24.18:49:27::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-24.18:49:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.18:49:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.18:49:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:27::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:27::SCWBDomain::exa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-24.18:49:27::SCWBDomain::Compiling qspips

TRACE::2021-03-24.18:49:27::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.18:49:27::SCWBDomain::xa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-24.18:49:27::SCWBDomain::Finished building libraries

TRACE::2021-03-24.18:49:27::SCWBDomain::make[1]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-24.18:49:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-24.18:49:27::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-24.18:49:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-24.18:49:27::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-24.18:49:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-24.18:49:27::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-24.18:49:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-24.18:49:27::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-24.18:49:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-24.18:49:27::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-24.18:49:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-24.18:49:27::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-24.18:49:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-24.18:49:27::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-24.18:49:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-24.18:49:27::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-24.18:49:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-24.18:49:27::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-24.18:49:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-24.18:49:27::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-24.18:49:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.18:49:27::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-24.18:49:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-24.18:49:27::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-24.18:49:27::SCWBDomain::arm-none-eabi-gcc -o executable.elf  pcap.o  nand.o  qspi.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  ps7_init.o  nor
TRACE::2021-03-24.18:49:27::SCWBDomain::.o  sd.o  fsbl_handoff.o  -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2021-03-24.18:49:27::SCWBDomain::=hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lx
TRACE::2021-03-24.18:49:27::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-secti
TRACE::2021-03-24.18:49:27::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-24.18:49:28::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-03-24.18:49:28::SCWSystem::Not a boot domain 
LOG::2021-03-24.18:49:28::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-03-24.18:49:28::SCWDomain::Generating domain artifcats
TRACE::2021-03-24.18:49:28::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-24.18:49:28::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/qemu/
TRACE::2021-03-24.18:49:28::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/freertos10_xilinx_domain/qemu/
TRACE::2021-03-24.18:49:28::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-24.18:49:28::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:28::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:28::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:28::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:28::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:28::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:28::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:28::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:28::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

KEYINFO::2021-03-24.18:49:28::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-03-24.18:49:28::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-03-24.18:49:28::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-24.18:49:28::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:28::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:28::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:28::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2021-03-24.18:49:28::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-24.18:49:28::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:28::SCWMssOS::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp
TRACE::2021-03-24.18:49:28::SCWMssOS::Mss edits present, copying mssfile into export location /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-24.18:49:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-24.18:49:28::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2021-03-24.18:49:28::SCWMssOS::doing bsp build ... 
TRACE::2021-03-24.18:49:28::SCWMssOS::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2021-03-24.18:49:28::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-24.18:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-24.18:49:28::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-24.18:49:28::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:28::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-24.18:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-03-24.18:49:28::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-03-24.18:49:28::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:28::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-24.18:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-24.18:49:28::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-24.18:49:28::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:28::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-24.18:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.18:49:28::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.18:49:28::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:28::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-24.18:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2021-03-24.18:49:28::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2021-03-24.18:49:28::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:28::SCWMssOS::include

TRACE::2021-03-24.18:49:28::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-24.18:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.18:49:28::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.18:49:28::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:28::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-24.18:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-24.18:49:28::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-24.18:49:28::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:28::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-24.18:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-24.18:49:28::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-24.18:49:28::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:28::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-24.18:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.18:49:28::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.18:49:28::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:28::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-24.18:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-24.18:49:28::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-24.18:49:28::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:28::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-24.18:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-24.18:49:28::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-24.18:49:28::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:28::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-24.18:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "A
TRACE::2021-03-24.18:49:28::SCWMssOS::SSEMBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vf
TRACE::2021-03-24.18:49:28::SCWMssOS::pv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:28::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-24.18:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2021-03-24.18:49:28::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2021-03-24.18:49:28::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:28::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-24.18:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.18:49:28::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.18:49:28::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:28::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-24.18:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.18:49:28::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.18:49:28::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:28::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-24.18:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.18:49:28::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.18:49:28::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-24.18:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-24.18:49:28::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-24.18:49:28::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:28::SCWMssOS::Compiling gpio

TRACE::2021-03-24.18:49:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-24.18:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-24.18:49:28::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-24.18:49:28::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:28::SCWMssOS::Compiling axidma

TRACE::2021-03-24.18:49:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-24.18:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-24.18:49:28::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-24.18:49:28::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:28::SCWMssOS::Compiling cpu_cortexa9

TRACE::2021-03-24.18:49:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-24.18:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.18:49:28::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.18:49:28::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:28::SCWMssOS::Compiling XilFFs Library

TRACE::2021-03-24.18:49:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-24.18:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2021-03-24.18:49:28::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2021-03-24.18:49:28::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:28::SCWMssOS::Compiling standalone

TRACE::2021-03-24.18:49:30::SCWMssOS::Compiling FreeRTOS

TRACE::2021-03-24.18:49:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-24.18:49:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.18:49:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.18:49:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:30::SCWMssOS::Compiling scuwdt

TRACE::2021-03-24.18:49:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-24.18:49:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-24.18:49:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-24.18:49:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:30::SCWMssOS::Compiling dmaps

TRACE::2021-03-24.18:49:31::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-24.18:49:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-24.18:49:31::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-24.18:49:31::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:31::SCWMssOS::Compiling scutimer

TRACE::2021-03-24.18:49:31::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-24.18:49:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.18:49:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.18:49:31::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:31::SCWMssOS::Compiling xadcps

TRACE::2021-03-24.18:49:31::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-24.18:49:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-24.18:49:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-24.18:49:31::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:31::SCWMssOS::Compiling sdps

TRACE::2021-03-24.18:49:31::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-24.18:49:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-24.18:49:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-24.18:49:31::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:31::SCWMssOS::Compiling ddrps

TRACE::2021-03-24.18:49:31::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-24.18:49:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSE
TRACE::2021-03-24.18:49:31::SCWMssOS::MBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3
TRACE::2021-03-24.18:49:31::SCWMssOS:: -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:31::SCWMssOS::Compiling axi4lite_buffered_iic_master...

TRACE::2021-03-24.18:49:31::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-24.18:49:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-24.18:49:31::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-24.18:49:31::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:31::SCWMssOS::Compiling coresightps_dcc

TRACE::2021-03-24.18:49:31::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-24.18:49:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.18:49:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.18:49:31::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:31::SCWMssOS::Compiling devcfg

TRACE::2021-03-24.18:49:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-24.18:49:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.18:49:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.18:49:32::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:32::SCWMssOS::Compiling scugic

TRACE::2021-03-24.18:49:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-24.18:49:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.18:49:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.18:49:32::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.18:49:32::SCWMssOS::Compiling qspips

TRACE::2021-03-24.18:49:32::SCWMssOS::Finished building libraries

TRACE::2021-03-24.18:49:32::SCWMssOS::Copying to export directory.
TRACE::2021-03-24.18:49:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-24.18:49:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-24.18:49:32::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-03-24.18:49:32::SCWSystem::Completed Processing the sysconfig platform_new
LOG::2021-03-24.18:49:32::SCWPlatform::Completed generating the artifacts for system configuration platform_new
TRACE::2021-03-24.18:49:32::SCWPlatform::Started preparing the platform 
TRACE::2021-03-24.18:49:32::SCWSystem::Writing the bif file for system config platform_new
TRACE::2021-03-24.18:49:32::SCWSystem::dir created 
TRACE::2021-03-24.18:49:32::SCWSystem::Writing the bif 
TRACE::2021-03-24.18:49:32::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-24.18:49:32::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-24.18:49:32::SCWPlatform::Completed generating the platform
TRACE::2021-03-24.18:49:32::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:49:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.18:49:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.18:49:32::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.18:49:32::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.18:49:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.18:49:32::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.18:49:32::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:32::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:32::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:32::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:32::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:32::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:32::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:32::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:49:32::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:49:32::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.18:49:32::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:32::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:32::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:32::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:32::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:32::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:32::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:32::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:32::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:49:32::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:32::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss",
					"md5Digest":	"9807d5059e3a56a689e4737d7f9befc7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"tick_rate":	"1000",
							"total_heap_size":	"4194304",
							"libOptionNames":	["tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-24.18:49:32::SCWPlatform::updated the xpfm file.
TRACE::2021-03-24.18:49:32::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:32::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:32::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:32::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.18:49:32::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.18:49:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.18:49:32::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.18:49:32::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.18:49:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.18:49:32::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.18:49:32::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.18:49:32::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.20:28:14::SCWBDomain::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl ; bash -c "make  clean" 
TRACE::2021-03-24.20:28:14::SCWBDomain::rm -rf  pcap.o  nand.o  qspi.o  nor.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  ps7_init.o  sd.o  fsbl_handoff.o  zyn
TRACE::2021-03-24.20:28:14::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-03-24.20:28:14::SCWBDomain::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp ; bash -c "make  clean" 
TRACE::2021-03-24.20:28:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2021-03-24.20:28:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-03-24.20:28:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-24.20:28:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-03-24.20:28:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-24.20:28:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-24.20:28:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-24.20:28:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-03-24.20:28:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-24.20:28:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-24.20:28:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-24.20:28:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-24.20:28:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s clean 

TRACE::2021-03-24.20:28:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-24.20:28:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-24.20:28:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-24.20:28:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-24.20:28:14::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-03-24.20:28:14::SCWMssOS::cleaning the bsp 
TRACE::2021-03-24.20:28:14::SCWMssOS::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2021-03-24.20:28:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2021-03-24.20:28:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-03-24.20:28:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-24.20:28:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-03-24.20:28:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2021-03-24.20:28:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-24.20:28:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-24.20:28:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-24.20:28:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-24.20:28:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-24.20:28:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-24.20:28:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s clean 

TRACE::2021-03-24.20:28:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-24.20:28:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-24.20:28:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-24.20:28:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-24.20:28:14::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2021-03-24.20:28:20::SCWPlatform::Started generating the artifacts platform platform_new
TRACE::2021-03-24.20:28:20::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-24.20:28:20::SCWPlatform::Started generating the artifacts for system configuration platform_new
LOG::2021-03-24.20:28:20::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-24.20:28:20::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-24.20:28:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-24.20:28:20::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-24.20:28:20::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.20:28:20::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.20:28:20::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.20:28:20::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.20:28:20::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.20:28:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.20:28:20::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.20:28:20::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.20:28:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.20:28:20::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.20:28:20::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.20:28:20::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.20:28:20::SCWBDomain::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-24.20:28:20::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-24.20:28:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-24.20:28:20::SCWBDomain::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl ; bash -c "make  " 
TRACE::2021-03-24.20:28:20::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-24.20:28:20::SCWBDomain::make[1]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-24.20:28:20::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-24.20:28:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-24.20:28:20::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-24.20:28:20::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/gpio_v4_6/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:20::SCWBDomain::xa9_0/libsrc/gpio_v4_6/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-24.20:28:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-03-24.20:28:20::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-03-24.20:28:20::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:20::SCWBDomain::xa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-24.20:28:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-24.20:28:20::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-24.20:28:20::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:20::SCWBDomain::xa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-24.20:28:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.20:28:20::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.20:28:20::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:20::SCWBDomain::xa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src

TRACE::2021-03-24.20:28:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2021-03-24.20:28:20::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2021-03-24.20:28:20::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::make[3]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-24.20:28:20::SCWBDomain::make[3]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:20::SCWBDomain::xa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:20::SCWBDomain::xa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-24.20:28:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.20:28:20::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.20:28:20::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:20::SCWBDomain::xa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-24.20:28:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-24.20:28:20::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-24.20:28:20::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:20::SCWBDomain::xa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2021-03-24.20:28:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.20:28:20::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.20:28:20::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:20::SCWBDomain::xa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-24.20:28:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-24.20:28:20::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-24.20:28:20::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:20::SCWBDomain::xa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-24.20:28:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.20:28:20::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.20:28:20::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:20::SCWBDomain::xa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-24.20:28:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-24.20:28:20::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-24.20:28:20::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:20::SCWBDomain::xa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-24.20:28:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-24.20:28:20::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-24.20:28:20::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:20::SCWBDomain::xa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-24.20:28:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "A
TRACE::2021-03-24.20:28:20::SCWBDomain::SSEMBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vf
TRACE::2021-03-24.20:28:20::SCWBDomain::pv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:20::SCWBDomain::xa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-24.20:28:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2021-03-24.20:28:20::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2021-03-24.20:28:20::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:20::SCWBDomain::xa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-24.20:28:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.20:28:20::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.20:28:20::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:20::SCWBDomain::xa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-24.20:28:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.20:28:20::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.20:28:20::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:20::SCWBDomain::xa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-24.20:28:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.20:28:20::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.20:28:20::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:20::SCWBDomain::xa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-24.20:28:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-24.20:28:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-24.20:28:20::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/gpio_v4_6/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Compiling gpio

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:20::SCWBDomain::xa9_0/libsrc/gpio_v4_6/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-24.20:28:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-24.20:28:20::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-24.20:28:20::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Compiling axidma

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:20::SCWBDomain::xa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-24.20:28:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-24.20:28:20::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-24.20:28:20::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Compiling cpu_cortexa9

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:20::SCWBDomain::xa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-24.20:28:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.20:28:20::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.20:28:20::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:20::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:20::SCWBDomain::exa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-24.20:28:20::SCWBDomain::Compiling XilFFs Library

TRACE::2021-03-24.20:28:21::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:21::SCWBDomain::xa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-24.20:28:21::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src

TRACE::2021-03-24.20:28:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-03-24.20:28:21::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-03-24.20:28:21::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:21::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:21::SCWBDomain::exa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-24.20:28:21::SCWBDomain::Compiling standalone

TRACE::2021-03-24.20:28:22::SCWBDomain::make[3]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:22::SCWBDomain::exa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-24.20:28:22::SCWBDomain::make[3]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:22::SCWBDomain::xa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-24.20:28:22::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:22::SCWBDomain::xa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-24.20:28:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-24.20:28:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.20:28:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.20:28:22::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:22::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:22::SCWBDomain::exa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-24.20:28:22::SCWBDomain::Compiling scuwdt

TRACE::2021-03-24.20:28:22::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:22::SCWBDomain::xa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-24.20:28:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-24.20:28:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-24.20:28:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-24.20:28:22::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:22::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:22::SCWBDomain::exa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-24.20:28:22::SCWBDomain::Compiling dmaps

TRACE::2021-03-24.20:28:22::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:22::SCWBDomain::xa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-24.20:28:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2021-03-24.20:28:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.20:28:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.20:28:22::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:22::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:22::SCWBDomain::exa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-24.20:28:22::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:22::SCWBDomain::xa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-24.20:28:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-24.20:28:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-24.20:28:22::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-24.20:28:22::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:22::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:22::SCWBDomain::exa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-24.20:28:22::SCWBDomain::Compiling scutimer

TRACE::2021-03-24.20:28:22::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:22::SCWBDomain::xa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-24.20:28:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-24.20:28:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.20:28:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.20:28:22::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:22::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:22::SCWBDomain::exa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-24.20:28:22::SCWBDomain::Compiling xadcps

TRACE::2021-03-24.20:28:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:23::SCWBDomain::xa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-24.20:28:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-24.20:28:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-24.20:28:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-24.20:28:23::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:23::SCWBDomain::exa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-24.20:28:23::SCWBDomain::Compiling sdps

TRACE::2021-03-24.20:28:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:23::SCWBDomain::xa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-24.20:28:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-24.20:28:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-24.20:28:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-24.20:28:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:23::SCWBDomain::exa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-24.20:28:23::SCWBDomain::Compiling ddrps

TRACE::2021-03-24.20:28:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:23::SCWBDomain::xa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-24.20:28:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-24.20:28:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSE
TRACE::2021-03-24.20:28:23::SCWBDomain::MBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3
TRACE::2021-03-24.20:28:23::SCWBDomain:: -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:23::SCWBDomain::exa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src'

TRACE::2021-03-24.20:28:23::SCWBDomain::Compiling axi4lite_buffered_iic_master...

TRACE::2021-03-24.20:28:23::SCWBDomain::make[3]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:23::SCWBDomain::exa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src'

TRACE::2021-03-24.20:28:23::SCWBDomain::make[3]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:23::SCWBDomain::xa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src'

TRACE::2021-03-24.20:28:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:23::SCWBDomain::xa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src'

TRACE::2021-03-24.20:28:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-24.20:28:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-24.20:28:23::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-24.20:28:23::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:23::SCWBDomain::exa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-24.20:28:23::SCWBDomain::Compiling coresightps_dcc

TRACE::2021-03-24.20:28:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:23::SCWBDomain::xa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-24.20:28:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-24.20:28:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.20:28:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.20:28:23::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:23::SCWBDomain::exa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-24.20:28:23::SCWBDomain::Compiling devcfg

TRACE::2021-03-24.20:28:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:23::SCWBDomain::xa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-24.20:28:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-24.20:28:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.20:28:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.20:28:23::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:23::SCWBDomain::exa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-24.20:28:23::SCWBDomain::Compiling scugic

TRACE::2021-03-24.20:28:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:23::SCWBDomain::xa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-24.20:28:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-24.20:28:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.20:28:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.20:28:23::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:23::SCWBDomain::exa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-24.20:28:23::SCWBDomain::Compiling qspips

TRACE::2021-03-24.20:28:24::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.20:28:24::SCWBDomain::xa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-24.20:28:24::SCWBDomain::Finished building libraries

TRACE::2021-03-24.20:28:24::SCWBDomain::make[1]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-24.20:28:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-24.20:28:24::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-24.20:28:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-24.20:28:24::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-24.20:28:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-24.20:28:24::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-24.20:28:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-24.20:28:24::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-24.20:28:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-24.20:28:24::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-24.20:28:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-24.20:28:24::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-24.20:28:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-24.20:28:24::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-24.20:28:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-24.20:28:24::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-24.20:28:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-24.20:28:24::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-24.20:28:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-24.20:28:24::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-24.20:28:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.20:28:24::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-24.20:28:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-24.20:28:24::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-24.20:28:24::SCWBDomain::arm-none-eabi-gcc -o executable.elf  pcap.o  nand.o  qspi.o  nor.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  ps7_init
TRACE::2021-03-24.20:28:24::SCWBDomain::.o  sd.o  fsbl_handoff.o  -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2021-03-24.20:28:24::SCWBDomain::=hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lx
TRACE::2021-03-24.20:28:24::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-secti
TRACE::2021-03-24.20:28:24::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-24.20:28:24::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-03-24.20:28:24::SCWSystem::Not a boot domain 
LOG::2021-03-24.20:28:24::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-03-24.20:28:24::SCWDomain::Generating domain artifcats
TRACE::2021-03-24.20:28:24::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-24.20:28:24::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/qemu/
TRACE::2021-03-24.20:28:24::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/freertos10_xilinx_domain/qemu/
TRACE::2021-03-24.20:28:24::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-24.20:28:24::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.20:28:24::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.20:28:24::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.20:28:24::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.20:28:24::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.20:28:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.20:28:24::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.20:28:24::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.20:28:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.20:28:24::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.20:28:24::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.20:28:24::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.20:28:24::SCWMssOS::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp
TRACE::2021-03-24.20:28:24::SCWMssOS::Mss edits present, copying mssfile into export location /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.20:28:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-24.20:28:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-24.20:28:24::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2021-03-24.20:28:24::SCWMssOS::doing bsp build ... 
TRACE::2021-03-24.20:28:24::SCWMssOS::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2021-03-24.20:28:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-24.20:28:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-24.20:28:24::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-24.20:28:24::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-24.20:28:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-03-24.20:28:24::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-03-24.20:28:24::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-24.20:28:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-24.20:28:24::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-24.20:28:24::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-24.20:28:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.20:28:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.20:28:24::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-24.20:28:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2021-03-24.20:28:24::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2021-03-24.20:28:24::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:24::SCWMssOS::include

TRACE::2021-03-24.20:28:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-24.20:28:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.20:28:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.20:28:24::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-24.20:28:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-24.20:28:24::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-24.20:28:24::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-24.20:28:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-24.20:28:24::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-24.20:28:24::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-24.20:28:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.20:28:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.20:28:24::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-24.20:28:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-24.20:28:24::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-24.20:28:24::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-24.20:28:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-24.20:28:24::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-24.20:28:24::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-24.20:28:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "A
TRACE::2021-03-24.20:28:24::SCWMssOS::SSEMBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vf
TRACE::2021-03-24.20:28:24::SCWMssOS::pv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-24.20:28:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2021-03-24.20:28:24::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2021-03-24.20:28:24::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-24.20:28:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.20:28:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.20:28:24::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-24.20:28:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.20:28:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.20:28:24::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:24::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-24.20:28:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.20:28:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.20:28:24::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:24::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-24.20:28:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-24.20:28:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-24.20:28:24::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:24::SCWMssOS::Compiling gpio

TRACE::2021-03-24.20:28:24::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-24.20:28:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-24.20:28:24::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-24.20:28:24::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:24::SCWMssOS::Compiling axidma

TRACE::2021-03-24.20:28:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-24.20:28:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-24.20:28:25::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-24.20:28:25::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:25::SCWMssOS::Compiling cpu_cortexa9

TRACE::2021-03-24.20:28:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-24.20:28:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.20:28:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.20:28:25::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:25::SCWMssOS::Compiling XilFFs Library

TRACE::2021-03-24.20:28:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-24.20:28:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2021-03-24.20:28:25::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2021-03-24.20:28:25::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:25::SCWMssOS::Compiling standalone

TRACE::2021-03-24.20:28:26::SCWMssOS::Compiling FreeRTOS

TRACE::2021-03-24.20:28:27::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-24.20:28:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.20:28:27::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.20:28:27::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:27::SCWMssOS::Compiling scuwdt

TRACE::2021-03-24.20:28:27::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-24.20:28:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-24.20:28:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-24.20:28:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:27::SCWMssOS::Compiling dmaps

TRACE::2021-03-24.20:28:27::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-24.20:28:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-24.20:28:27::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-24.20:28:27::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:27::SCWMssOS::Compiling scutimer

TRACE::2021-03-24.20:28:27::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-24.20:28:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.20:28:27::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.20:28:27::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:27::SCWMssOS::Compiling xadcps

TRACE::2021-03-24.20:28:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-24.20:28:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-24.20:28:28::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-24.20:28:28::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:28::SCWMssOS::Compiling sdps

TRACE::2021-03-24.20:28:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-24.20:28:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-24.20:28:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-24.20:28:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:28::SCWMssOS::Compiling ddrps

TRACE::2021-03-24.20:28:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-24.20:28:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSE
TRACE::2021-03-24.20:28:28::SCWMssOS::MBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3
TRACE::2021-03-24.20:28:28::SCWMssOS:: -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:28::SCWMssOS::Compiling axi4lite_buffered_iic_master...

TRACE::2021-03-24.20:28:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-24.20:28:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-24.20:28:28::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-24.20:28:28::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:28::SCWMssOS::Compiling coresightps_dcc

TRACE::2021-03-24.20:28:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-24.20:28:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.20:28:28::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.20:28:28::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:28::SCWMssOS::Compiling devcfg

TRACE::2021-03-24.20:28:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-24.20:28:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.20:28:28::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.20:28:28::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:28::SCWMssOS::Compiling scugic

TRACE::2021-03-24.20:28:29::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-24.20:28:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.20:28:29::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.20:28:29::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.20:28:29::SCWMssOS::Compiling qspips

TRACE::2021-03-24.20:28:29::SCWMssOS::Finished building libraries

TRACE::2021-03-24.20:28:29::SCWMssOS::Copying to export directory.
TRACE::2021-03-24.20:28:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-24.20:28:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-24.20:28:29::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-03-24.20:28:29::SCWSystem::Completed Processing the sysconfig platform_new
LOG::2021-03-24.20:28:29::SCWPlatform::Completed generating the artifacts for system configuration platform_new
TRACE::2021-03-24.20:28:29::SCWPlatform::Started preparing the platform 
TRACE::2021-03-24.20:28:29::SCWSystem::Writing the bif file for system config platform_new
TRACE::2021-03-24.20:28:29::SCWSystem::dir created 
TRACE::2021-03-24.20:28:29::SCWSystem::Writing the bif 
TRACE::2021-03-24.20:28:29::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-24.20:28:29::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-24.20:28:29::SCWPlatform::Completed generating the platform
TRACE::2021-03-24.20:28:29::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.20:28:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.20:28:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.20:28:29::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.20:28:29::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.20:28:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.20:28:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.20:28:29::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.20:28:29::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.20:28:29::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.20:28:29::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.20:28:29::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.20:28:29::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.20:28:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.20:28:29::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.20:28:29::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.20:28:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.20:28:29::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.20:28:29::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.20:28:29::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.20:28:29::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.20:28:29::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.20:28:29::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.20:28:29::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.20:28:29::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.20:28:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.20:28:29::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.20:28:29::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.20:28:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.20:28:29::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.20:28:29::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.20:28:29::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.20:28:29::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss",
					"md5Digest":	"9807d5059e3a56a689e4737d7f9befc7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"tick_rate":	"1000",
							"total_heap_size":	"4194304",
							"libOptionNames":	["tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-24.20:28:29::SCWPlatform::updated the xpfm file.
TRACE::2021-03-24.20:28:29::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.20:28:29::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.20:28:29::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.20:28:29::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.20:28:29::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.20:28:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.20:28:29::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.20:28:29::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.20:28:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.20:28:29::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.20:28:29::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.20:28:29::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:09::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:09::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:09::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:09::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:09::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:09::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.21:27:09::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.21:27:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:09::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-24.21:27:09::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-24.21:27:09::SCWPlatform:: Platform location is /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa
TRACE::2021-03-24.21:27:09::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-24.21:27:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:10::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-24.21:27:10::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:10::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:10::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.21:27:10::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.21:27:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:10::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:10::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:10::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.21:27:10::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.21:27:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:10::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:10::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.21:27:10::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:10::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa
TRACE::2021-03-24.21:27:10::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:10::SCWPlatform::update - Opened existing hwdb bd_wrapper_14
TRACE::2021-03-24.21:27:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:10::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2021-03-24.21:27:10::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:10::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:10::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.21:27:10::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.21:27:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:10::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:10::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:10::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_10
TRACE::2021-03-24.21:27:10::SCWPlatform::Opened existing hwdb bd_wrapper_10
TRACE::2021-03-24.21:27:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:10::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:10::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2021-03-24.21:27:10::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:10::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa
TRACE::2021-03-24.21:27:10::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:10::SCWPlatform::update - Opened existing hwdb bd_wrapper_14
TRACE::2021-03-24.21:27:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:10::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.21:27:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.21:27:10::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.21:27:10::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-24.21:27:10::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:10::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.21:27:10::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.21:27:10::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.21:27:10::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2021-03-24.21:27:10::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:10::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:10::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-24.21:27:12::SCWPlatform::Opened new HwDB with name bd_wrapper_15
TRACE::2021-03-24.21:27:12::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:12::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:12::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:12::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:12::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:12::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_15
TRACE::2021-03-24.21:27:12::SCWPlatform::Opened existing hwdb bd_wrapper_15
TRACE::2021-03-24.21:27:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:12::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-24.21:27:12::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:12::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:12::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:12::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-24.21:27:12::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-24.21:27:12::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:12::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.21:27:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.21:27:12::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.21:27:12::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:12::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-24.21:27:12::SCWMssOS::Writing the mss file completed /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:12::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.21:27:12::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:12::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:12::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:12::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:12::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:12::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_15
TRACE::2021-03-24.21:27:12::SCWPlatform::Opened existing hwdb bd_wrapper_15
TRACE::2021-03-24.21:27:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:12::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:12::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:27:12::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:12::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:12::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:12::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:12::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:12::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:12::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_15
TRACE::2021-03-24.21:27:12::SCWPlatform::Opened existing hwdb bd_wrapper_15
TRACE::2021-03-24.21:27:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:12::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:12::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:27:12::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:12::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss",
					"md5Digest":	"9807d5059e3a56a689e4737d7f9befc7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"tick_rate":	"1000",
							"total_heap_size":	"4194304",
							"libOptionNames":	["tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-24.21:27:13::SCWPlatform::Clearing the existing platform
TRACE::2021-03-24.21:27:13::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-24.21:27:13::SCWBDomain::clearing the fsbl build
TRACE::2021-03-24.21:27:13::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:13::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:13::SCWSystem::Clearing the domains completed.
TRACE::2021-03-24.21:27:13::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-24.21:27:13::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:13::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:13::SCWPlatform:: Platform location is /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:13::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:13::SCWPlatform::Removing the HwDB with name /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:13::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:13::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:13::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:13::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:13::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-24.21:27:14::SCWPlatform::Opened new HwDB with name bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWReader::Active system found as  platform_new
TRACE::2021-03-24.21:27:14::SCWReader::Handling sysconfig platform_new
TRACE::2021-03-24.21:27:14::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-24.21:27:14::SCWDomain:: Using the QEMU Data from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-24.21:27:14::SCWDomain:: Using the QEMU args  from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Opened existing hwdb bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Opened existing hwdb bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Opened existing hwdb bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:14::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Opened existing hwdb bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-24.21:27:14::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-24.21:27:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-24.21:27:14::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Opened existing hwdb bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:27:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Opened existing hwdb bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:27:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-24.21:27:14::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.21:27:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.21:27:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.21:27:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-24.21:27:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Opened existing hwdb bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:27:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWReader::No isolation master present  
TRACE::2021-03-24.21:27:14::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-24.21:27:14::SCWDomain:: Using the QEMU Data from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-24.21:27:14::SCWDomain:: Using the QEMU args  from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Opened existing hwdb bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Opened existing hwdb bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Opened existing hwdb bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Found the Hw Db part of the input DSA
ERROR::2021-03-24.21:27:14::SCWMssOS::ERROR: Please check the mss file given, could not load the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1457] File /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss doesn't exist on disk

ERROR: [Hsi 55-1535] Parsing MSS file /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss failed

TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Opened existing hwdb bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:27:14::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-24.21:27:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-24.21:27:14::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Opened existing hwdb bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:27:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Opened existing hwdb bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:27:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Opened existing hwdb bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:27:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Opened existing hwdb bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:27:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Opened existing hwdb bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:27:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.21:27:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.21:27:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.21:27:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-24.21:27:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Opened existing hwdb bd_wrapper_16
TRACE::2021-03-24.21:27:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:27:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:14::SCWReader::No isolation master present  
LOG::2021-03-24.21:27:20::SCWPlatform::Started generating the artifacts platform platform_new
TRACE::2021-03-24.21:27:20::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-24.21:27:20::SCWPlatform::Started generating the artifacts for system configuration platform_new
LOG::2021-03-24.21:27:20::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-24.21:27:20::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-24.21:27:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-24.21:27:20::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-24.21:27:20::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-03-24.21:27:20::SCWSystem::Not a boot domain 
LOG::2021-03-24.21:27:20::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-03-24.21:27:20::SCWDomain::Generating domain artifcats
TRACE::2021-03-24.21:27:20::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-24.21:27:20::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/qemu/
TRACE::2021-03-24.21:27:20::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/freertos10_xilinx_domain/qemu/
TRACE::2021-03-24.21:27:20::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-24.21:27:20::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:20::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:20::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:20::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:20::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:20::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_16
TRACE::2021-03-24.21:27:20::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2021-03-24.21:27:20::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2021-03-24.21:27:20::SCWPlatform::Opened new HwDB with name bd_wrapper_17
TRACE::2021-03-24.21:27:20::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:20::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:27:20::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:20::SCWMssOS::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp
TRACE::2021-03-24.21:27:20::SCWMssOS::Mss edits present, copying mssfile into export location /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-24.21:27:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-24.21:27:20::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2021-03-24.21:27:20::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-24.21:27:20::SCWMssOS::Copying to export directory.
TRACE::2021-03-24.21:27:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-24.21:27:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-24.21:27:20::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-03-24.21:27:20::SCWSystem::Completed Processing the sysconfig platform_new
LOG::2021-03-24.21:27:56::SCWPlatform::Started generating the artifacts platform platform_new
TRACE::2021-03-24.21:27:56::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-24.21:27:56::SCWPlatform::Started generating the artifacts for system configuration platform_new
LOG::2021-03-24.21:27:56::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-24.21:27:56::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-24.21:27:56::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-24.21:27:56::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-24.21:27:56::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:56::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:56::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:56::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:56::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:56::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_17
TRACE::2021-03-24.21:27:56::SCWPlatform::Opened existing hwdb bd_wrapper_17
TRACE::2021-03-24.21:27:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:56::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:56::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:27:56::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:27:56::SCWBDomain::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-24.21:27:56::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-24.21:27:56::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-24.21:27:56::SCWBDomain::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl ; bash -c "make  " 
TRACE::2021-03-24.21:27:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-24.21:27:56::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-24.21:27:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-24.21:27:56::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-24.21:27:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-24.21:27:56::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-24.21:27:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-24.21:27:56::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-24.21:27:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-24.21:27:56::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-24.21:27:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-24.21:27:56::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-24.21:27:56::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-24.21:27:56::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-24.21:27:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-24.21:27:57::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-24.21:27:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:27:57::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-24.21:27:57::SCWBDomain::arm-none-eabi-gcc -o executable.elf  pcap.o  nand.o  qspi.o  nor.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  ps7_init
TRACE::2021-03-24.21:27:57::SCWBDomain::.o  sd.o  fsbl_handoff.o  -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2021-03-24.21:27:57::SCWBDomain::=hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lx
TRACE::2021-03-24.21:27:57::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-secti
TRACE::2021-03-24.21:27:57::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-24.21:27:57::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-03-24.21:27:57::SCWSystem::Not a boot domain 
LOG::2021-03-24.21:27:57::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-03-24.21:27:57::SCWDomain::Generating domain artifcats
TRACE::2021-03-24.21:27:57::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-24.21:27:57::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/freertos10_xilinx_domain/qemu/
TRACE::2021-03-24.21:27:57::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-24.21:27:57::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:57::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:57::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:57::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:27:57::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:27:57::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_17
TRACE::2021-03-24.21:27:57::SCWPlatform::Opened existing hwdb bd_wrapper_17
TRACE::2021-03-24.21:27:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:27:57::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:57::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:27:57::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:57::SCWMssOS::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp
TRACE::2021-03-24.21:27:57::SCWMssOS::Mss edits present, copying mssfile into export location /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:27:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-24.21:27:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-24.21:27:57::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2021-03-24.21:27:57::SCWMssOS::doing bsp build ... 
TRACE::2021-03-24.21:27:57::SCWMssOS::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2021-03-24.21:27:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-24.21:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-24.21:27:57::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-24.21:27:57::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-24.21:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-03-24.21:27:57::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-03-24.21:27:57::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-24.21:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-24.21:27:57::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-24.21:27:57::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-24.21:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.21:27:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.21:27:57::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-24.21:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2021-03-24.21:27:57::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2021-03-24.21:27:57::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:57::SCWMssOS::include

TRACE::2021-03-24.21:27:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-24.21:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.21:27:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.21:27:57::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-24.21:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-24.21:27:57::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-24.21:27:57::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-24.21:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-24.21:27:57::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-24.21:27:57::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-24.21:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.21:27:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.21:27:57::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-24.21:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-24.21:27:57::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-24.21:27:57::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-24.21:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-24.21:27:57::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-24.21:27:57::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-24.21:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "A
TRACE::2021-03-24.21:27:57::SCWMssOS::SSEMBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vf
TRACE::2021-03-24.21:27:57::SCWMssOS::pv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-24.21:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2021-03-24.21:27:57::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2021-03-24.21:27:57::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-24.21:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.21:27:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.21:27:57::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-24.21:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.21:27:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.21:27:57::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:57::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-24.21:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.21:27:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.21:27:57::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:57::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-24.21:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-24.21:27:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-24.21:27:57::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:57::SCWMssOS::Compiling gpio

TRACE::2021-03-24.21:27:57::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-24.21:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-24.21:27:57::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-24.21:27:57::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:57::SCWMssOS::Compiling axidma

TRACE::2021-03-24.21:27:57::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-24.21:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-24.21:27:57::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-24.21:27:57::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:57::SCWMssOS::Compiling cpu_cortexa9

TRACE::2021-03-24.21:27:57::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-24.21:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.21:27:57::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.21:27:57::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:57::SCWMssOS::Compiling XilFFs Library

TRACE::2021-03-24.21:27:57::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-24.21:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2021-03-24.21:27:57::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2021-03-24.21:27:57::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:57::SCWMssOS::Compiling standalone

TRACE::2021-03-24.21:27:58::SCWMssOS::Compiling FreeRTOS

TRACE::2021-03-24.21:27:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-24.21:27:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.21:27:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.21:27:59::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:59::SCWMssOS::Compiling scuwdt

TRACE::2021-03-24.21:27:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-24.21:27:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-24.21:27:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-24.21:27:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:59::SCWMssOS::Compiling dmaps

TRACE::2021-03-24.21:27:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-24.21:27:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-24.21:27:59::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-24.21:27:59::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:59::SCWMssOS::Compiling scutimer

TRACE::2021-03-24.21:27:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-24.21:27:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.21:27:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.21:27:59::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:27:59::SCWMssOS::Compiling xadcps

TRACE::2021-03-24.21:28:00::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-24.21:28:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-24.21:28:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-24.21:28:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:00::SCWMssOS::Compiling sdps

TRACE::2021-03-24.21:28:00::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-24.21:28:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-24.21:28:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-24.21:28:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:00::SCWMssOS::Compiling ddrps

TRACE::2021-03-24.21:28:00::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-24.21:28:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSE
TRACE::2021-03-24.21:28:00::SCWMssOS::MBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3
TRACE::2021-03-24.21:28:00::SCWMssOS:: -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:00::SCWMssOS::Compiling axi4lite_buffered_iic_master...

TRACE::2021-03-24.21:28:00::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-24.21:28:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-24.21:28:00::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-24.21:28:00::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:00::SCWMssOS::Compiling coresightps_dcc

TRACE::2021-03-24.21:28:00::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-24.21:28:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.21:28:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.21:28:00::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:00::SCWMssOS::Compiling devcfg

TRACE::2021-03-24.21:28:00::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-24.21:28:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.21:28:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.21:28:00::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:00::SCWMssOS::Compiling scugic

TRACE::2021-03-24.21:28:01::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-24.21:28:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.21:28:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.21:28:01::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:01::SCWMssOS::Compiling qspips

TRACE::2021-03-24.21:28:01::SCWMssOS::Finished building libraries

TRACE::2021-03-24.21:28:01::SCWMssOS::Copying to export directory.
TRACE::2021-03-24.21:28:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-24.21:28:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-24.21:28:01::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-03-24.21:28:01::SCWSystem::Completed Processing the sysconfig platform_new
LOG::2021-03-24.21:28:01::SCWPlatform::Completed generating the artifacts for system configuration platform_new
TRACE::2021-03-24.21:28:01::SCWPlatform::Started preparing the platform 
TRACE::2021-03-24.21:28:01::SCWSystem::Writing the bif file for system config platform_new
TRACE::2021-03-24.21:28:01::SCWSystem::dir created 
TRACE::2021-03-24.21:28:01::SCWSystem::Writing the bif 
TRACE::2021-03-24.21:28:01::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-24.21:28:01::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-24.21:28:01::SCWPlatform::Completed generating the platform
TRACE::2021-03-24.21:28:01::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:28:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.21:28:01::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.21:28:01::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.21:28:01::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:28:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.21:28:01::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.21:28:01::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.21:28:01::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:01::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:01::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:01::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:28:01::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:28:01::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_17
TRACE::2021-03-24.21:28:01::SCWPlatform::Opened existing hwdb bd_wrapper_17
TRACE::2021-03-24.21:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:28:01::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:28:01::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:28:01::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:28:01::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:01::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:01::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:01::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:28:01::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:28:01::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_17
TRACE::2021-03-24.21:28:01::SCWPlatform::Opened existing hwdb bd_wrapper_17
TRACE::2021-03-24.21:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:28:01::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:28:01::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:28:01::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:28:01::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss",
					"md5Digest":	"9807d5059e3a56a689e4737d7f9befc7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"tick_rate":	"1000",
							"total_heap_size":	"4194304",
							"libOptionNames":	["tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-24.21:28:01::SCWPlatform::updated the xpfm file.
TRACE::2021-03-24.21:28:01::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:01::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:01::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:01::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:28:01::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:28:01::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_17
TRACE::2021-03-24.21:28:01::SCWPlatform::Opened existing hwdb bd_wrapper_17
TRACE::2021-03-24.21:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:28:01::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:28:01::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:28:01::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:28:17::SCWBDomain::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl ; bash -c "make  clean" 
TRACE::2021-03-24.21:28:17::SCWBDomain::rm -rf  pcap.o  nand.o  qspi.o  nor.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  ps7_init.o  sd.o  fsbl_handoff.o  zyn
TRACE::2021-03-24.21:28:17::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-03-24.21:28:17::SCWBDomain::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp ; bash -c "make  clean" 
TRACE::2021-03-24.21:28:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2021-03-24.21:28:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-03-24.21:28:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-24.21:28:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-03-24.21:28:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-24.21:28:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-24.21:28:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-24.21:28:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-03-24.21:28:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-24.21:28:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-24.21:28:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-24.21:28:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-24.21:28:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s clean 

TRACE::2021-03-24.21:28:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-24.21:28:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-24.21:28:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-24.21:28:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-24.21:28:17::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-03-24.21:28:17::SCWMssOS::cleaning the bsp 
TRACE::2021-03-24.21:28:17::SCWMssOS::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2021-03-24.21:28:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2021-03-24.21:28:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-03-24.21:28:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-24.21:28:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-03-24.21:28:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2021-03-24.21:28:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-24.21:28:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-24.21:28:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-24.21:28:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-24.21:28:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-24.21:28:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-24.21:28:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s clean 

TRACE::2021-03-24.21:28:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-24.21:28:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-24.21:28:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-24.21:28:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-24.21:28:17::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2021-03-24.21:28:21::SCWPlatform::Started generating the artifacts platform platform_new
TRACE::2021-03-24.21:28:21::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-24.21:28:21::SCWPlatform::Started generating the artifacts for system configuration platform_new
LOG::2021-03-24.21:28:21::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-24.21:28:21::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-24.21:28:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-24.21:28:21::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-24.21:28:21::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:21::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:21::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:21::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:28:21::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:28:21::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_17
TRACE::2021-03-24.21:28:21::SCWPlatform::Opened existing hwdb bd_wrapper_17
TRACE::2021-03-24.21:28:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:28:21::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:28:21::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:28:21::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:28:21::SCWBDomain::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-24.21:28:21::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-24.21:28:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-24.21:28:21::SCWBDomain::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl ; bash -c "make  " 
TRACE::2021-03-24.21:28:21::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-24.21:28:21::SCWBDomain::make[1]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-24.21:28:21::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-24.21:28:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-24.21:28:21::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-24.21:28:21::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:21::SCWBDomain::exa9_0/libsrc/gpio_v4_6/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:21::SCWBDomain::xa9_0/libsrc/gpio_v4_6/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-24.21:28:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-03-24.21:28:21::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-03-24.21:28:21::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:21::SCWBDomain::exa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:21::SCWBDomain::xa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-24.21:28:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-24.21:28:21::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-24.21:28:21::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:21::SCWBDomain::exa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:21::SCWBDomain::xa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-24.21:28:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.21:28:21::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.21:28:21::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:21::SCWBDomain::exa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:21::SCWBDomain::xa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src

TRACE::2021-03-24.21:28:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2021-03-24.21:28:21::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2021-03-24.21:28:21::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:21::SCWBDomain::exa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::make[3]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:21::SCWBDomain::exa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-24.21:28:21::SCWBDomain::make[3]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:21::SCWBDomain::xa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:21::SCWBDomain::xa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-24.21:28:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.21:28:21::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.21:28:21::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:21::SCWBDomain::exa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:21::SCWBDomain::xa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-24.21:28:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-24.21:28:21::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-24.21:28:21::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:21::SCWBDomain::exa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:21::SCWBDomain::xa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2021-03-24.21:28:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.21:28:21::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.21:28:21::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:21::SCWBDomain::exa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:21::SCWBDomain::xa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-24.21:28:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-24.21:28:21::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-24.21:28:21::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:21::SCWBDomain::exa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:21::SCWBDomain::xa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-24.21:28:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.21:28:21::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.21:28:21::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:21::SCWBDomain::exa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:21::SCWBDomain::xa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-24.21:28:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-24.21:28:21::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-24.21:28:21::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:21::SCWBDomain::exa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:21::SCWBDomain::xa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-24.21:28:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-24.21:28:21::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-24.21:28:21::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:21::SCWBDomain::exa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:21::SCWBDomain::xa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-24.21:28:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "A
TRACE::2021-03-24.21:28:21::SCWBDomain::SSEMBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vf
TRACE::2021-03-24.21:28:21::SCWBDomain::pv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:21::SCWBDomain::exa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:21::SCWBDomain::xa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-24.21:28:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2021-03-24.21:28:21::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2021-03-24.21:28:21::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:21::SCWBDomain::exa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:21::SCWBDomain::xa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-24.21:28:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.21:28:21::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.21:28:21::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:21::SCWBDomain::exa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:21::SCWBDomain::xa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-24.21:28:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.21:28:21::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.21:28:21::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:21::SCWBDomain::exa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:21::SCWBDomain::xa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-24.21:28:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.21:28:21::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.21:28:21::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:21::SCWBDomain::exa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:21::SCWBDomain::xa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-24.21:28:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-24.21:28:21::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-24.21:28:21::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:21::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:21::SCWBDomain::exa9_0/libsrc/gpio_v4_6/src'

TRACE::2021-03-24.21:28:21::SCWBDomain::Compiling gpio

TRACE::2021-03-24.21:28:22::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:22::SCWBDomain::xa9_0/libsrc/gpio_v4_6/src'

TRACE::2021-03-24.21:28:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-24.21:28:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-24.21:28:22::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-24.21:28:22::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:22::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:22::SCWBDomain::exa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-24.21:28:22::SCWBDomain::Compiling axidma

TRACE::2021-03-24.21:28:22::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:22::SCWBDomain::xa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-24.21:28:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-24.21:28:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-24.21:28:22::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-24.21:28:22::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:22::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:22::SCWBDomain::exa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-24.21:28:22::SCWBDomain::Compiling cpu_cortexa9

TRACE::2021-03-24.21:28:22::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:22::SCWBDomain::xa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-24.21:28:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-24.21:28:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.21:28:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.21:28:22::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:22::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:22::SCWBDomain::exa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-24.21:28:22::SCWBDomain::Compiling XilFFs Library

TRACE::2021-03-24.21:28:22::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:22::SCWBDomain::xa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-24.21:28:22::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src

TRACE::2021-03-24.21:28:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-03-24.21:28:22::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-03-24.21:28:22::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:22::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:22::SCWBDomain::exa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-24.21:28:22::SCWBDomain::Compiling standalone

TRACE::2021-03-24.21:28:23::SCWBDomain::make[3]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:23::SCWBDomain::exa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-24.21:28:23::SCWBDomain::make[3]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:23::SCWBDomain::xa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-24.21:28:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:23::SCWBDomain::xa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-24.21:28:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-24.21:28:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.21:28:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.21:28:23::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:23::SCWBDomain::exa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-24.21:28:23::SCWBDomain::Compiling scuwdt

TRACE::2021-03-24.21:28:23::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:23::SCWBDomain::xa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-24.21:28:23::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-24.21:28:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-24.21:28:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-24.21:28:23::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:23::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:23::SCWBDomain::exa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-24.21:28:23::SCWBDomain::Compiling dmaps

TRACE::2021-03-24.21:28:24::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:24::SCWBDomain::xa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-24.21:28:24::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src

TRACE::2021-03-24.21:28:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.21:28:24::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.21:28:24::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:24::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:24::SCWBDomain::exa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-24.21:28:24::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:24::SCWBDomain::xa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-24.21:28:24::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-24.21:28:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-24.21:28:24::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-24.21:28:24::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:24::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:24::SCWBDomain::exa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-24.21:28:24::SCWBDomain::Compiling scutimer

TRACE::2021-03-24.21:28:24::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:24::SCWBDomain::xa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-24.21:28:24::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-24.21:28:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.21:28:24::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.21:28:24::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:24::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:24::SCWBDomain::exa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-24.21:28:24::SCWBDomain::Compiling xadcps

TRACE::2021-03-24.21:28:24::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:24::SCWBDomain::xa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-24.21:28:24::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-24.21:28:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-24.21:28:24::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-24.21:28:24::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:24::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:24::SCWBDomain::exa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-24.21:28:24::SCWBDomain::Compiling sdps

TRACE::2021-03-24.21:28:24::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:24::SCWBDomain::xa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-24.21:28:24::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-24.21:28:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-24.21:28:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-24.21:28:24::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:24::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:24::SCWBDomain::exa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-24.21:28:24::SCWBDomain::Compiling ddrps

TRACE::2021-03-24.21:28:24::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:24::SCWBDomain::xa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-24.21:28:24::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-24.21:28:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSE
TRACE::2021-03-24.21:28:24::SCWBDomain::MBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3
TRACE::2021-03-24.21:28:24::SCWBDomain:: -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:24::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:24::SCWBDomain::exa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src'

TRACE::2021-03-24.21:28:24::SCWBDomain::Compiling axi4lite_buffered_iic_master...

TRACE::2021-03-24.21:28:25::SCWBDomain::make[3]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:25::SCWBDomain::exa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src'

TRACE::2021-03-24.21:28:25::SCWBDomain::make[3]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:25::SCWBDomain::xa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src'

TRACE::2021-03-24.21:28:25::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:25::SCWBDomain::xa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src'

TRACE::2021-03-24.21:28:25::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-24.21:28:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-24.21:28:25::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-24.21:28:25::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:25::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:25::SCWBDomain::exa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-24.21:28:25::SCWBDomain::Compiling coresightps_dcc

TRACE::2021-03-24.21:28:25::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:25::SCWBDomain::xa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-24.21:28:25::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-24.21:28:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.21:28:25::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.21:28:25::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:25::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:25::SCWBDomain::exa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-24.21:28:25::SCWBDomain::Compiling devcfg

TRACE::2021-03-24.21:28:25::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:25::SCWBDomain::xa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-24.21:28:25::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-24.21:28:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.21:28:25::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.21:28:25::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:25::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:25::SCWBDomain::exa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-24.21:28:25::SCWBDomain::Compiling scugic

TRACE::2021-03-24.21:28:25::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:25::SCWBDomain::xa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-24.21:28:25::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-24.21:28:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.21:28:25::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.21:28:25::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:25::SCWBDomain::make[2]: Entering directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:25::SCWBDomain::exa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-24.21:28:25::SCWBDomain::Compiling qspips

TRACE::2021-03-24.21:28:25::SCWBDomain::make[2]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/ps7_corte
TRACE::2021-03-24.21:28:25::SCWBDomain::xa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-24.21:28:25::SCWBDomain::Finished building libraries

TRACE::2021-03-24.21:28:25::SCWBDomain::make[1]: Leaving directory '/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-24.21:28:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-24.21:28:25::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-24.21:28:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-24.21:28:25::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-24.21:28:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-24.21:28:25::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-24.21:28:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-24.21:28:25::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-24.21:28:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-24.21:28:25::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-24.21:28:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-24.21:28:25::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-24.21:28:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-24.21:28:26::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-24.21:28:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-24.21:28:26::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-24.21:28:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-24.21:28:26::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-24.21:28:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-24.21:28:26::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-24.21:28:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-24.21:28:26::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-24.21:28:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-24.21:28:26::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-24.21:28:26::SCWBDomain::arm-none-eabi-gcc -o executable.elf  pcap.o  nand.o  qspi.o  nor.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  ps7_init
TRACE::2021-03-24.21:28:26::SCWBDomain::.o  sd.o  fsbl_handoff.o  -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2021-03-24.21:28:26::SCWBDomain::=hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lx
TRACE::2021-03-24.21:28:26::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-secti
TRACE::2021-03-24.21:28:26::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-24.21:28:26::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-03-24.21:28:26::SCWSystem::Not a boot domain 
LOG::2021-03-24.21:28:26::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-03-24.21:28:26::SCWDomain::Generating domain artifcats
TRACE::2021-03-24.21:28:26::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-24.21:28:26::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/qemu/
TRACE::2021-03-24.21:28:26::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/freertos10_xilinx_domain/qemu/
TRACE::2021-03-24.21:28:26::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-24.21:28:26::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:26::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:26::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:26::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:28:26::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:28:26::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_17
TRACE::2021-03-24.21:28:26::SCWPlatform::Opened existing hwdb bd_wrapper_17
TRACE::2021-03-24.21:28:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:28:26::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:28:26::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:28:26::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:28:26::SCWMssOS::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp
TRACE::2021-03-24.21:28:26::SCWMssOS::Mss edits present, copying mssfile into export location /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:28:26::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-24.21:28:26::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-24.21:28:26::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2021-03-24.21:28:26::SCWMssOS::doing bsp build ... 
TRACE::2021-03-24.21:28:26::SCWMssOS::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2021-03-24.21:28:26::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-24.21:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-24.21:28:26::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-24.21:28:26::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:26::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-24.21:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-03-24.21:28:26::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-03-24.21:28:26::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:26::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-24.21:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-24.21:28:26::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-24.21:28:26::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:26::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-24.21:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.21:28:26::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.21:28:26::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:26::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-24.21:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2021-03-24.21:28:26::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2021-03-24.21:28:26::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:26::SCWMssOS::include

TRACE::2021-03-24.21:28:26::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-24.21:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.21:28:26::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.21:28:26::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:26::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-24.21:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-24.21:28:26::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-24.21:28:26::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:26::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-24.21:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-24.21:28:26::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-24.21:28:26::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:26::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-24.21:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.21:28:26::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.21:28:26::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:26::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-24.21:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-24.21:28:26::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-24.21:28:26::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:26::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-24.21:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-24.21:28:26::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-24.21:28:26::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:26::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-24.21:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "A
TRACE::2021-03-24.21:28:26::SCWMssOS::SSEMBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vf
TRACE::2021-03-24.21:28:26::SCWMssOS::pv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:26::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-24.21:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2021-03-24.21:28:26::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2021-03-24.21:28:26::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:26::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-24.21:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.21:28:26::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.21:28:26::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:26::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-24.21:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.21:28:26::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.21:28:26::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:26::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-24.21:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-24.21:28:26::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-24.21:28:26::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:26::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-24.21:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-24.21:28:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-24.21:28:26::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:26::SCWMssOS::Compiling gpio

TRACE::2021-03-24.21:28:26::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-24.21:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-24.21:28:26::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-24.21:28:26::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:26::SCWMssOS::Compiling axidma

TRACE::2021-03-24.21:28:26::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-24.21:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-24.21:28:26::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-24.21:28:26::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:26::SCWMssOS::Compiling cpu_cortexa9

TRACE::2021-03-24.21:28:26::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-24.21:28:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.21:28:26::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.21:28:26::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:26::SCWMssOS::Compiling XilFFs Library

TRACE::2021-03-24.21:28:27::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-24.21:28:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2021-03-24.21:28:27::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2021-03-24.21:28:27::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:27::SCWMssOS::Compiling standalone

TRACE::2021-03-24.21:28:28::SCWMssOS::Compiling FreeRTOS

TRACE::2021-03-24.21:28:29::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-24.21:28:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.21:28:29::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.21:28:29::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:29::SCWMssOS::Compiling scuwdt

TRACE::2021-03-24.21:28:29::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-24.21:28:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-24.21:28:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-24.21:28:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:29::SCWMssOS::Compiling dmaps

TRACE::2021-03-24.21:28:29::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-24.21:28:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-24.21:28:29::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-24.21:28:29::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:29::SCWMssOS::Compiling scutimer

TRACE::2021-03-24.21:28:29::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-24.21:28:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.21:28:29::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.21:28:29::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:29::SCWMssOS::Compiling xadcps

TRACE::2021-03-24.21:28:29::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-24.21:28:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-24.21:28:29::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-24.21:28:29::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:29::SCWMssOS::Compiling sdps

TRACE::2021-03-24.21:28:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-24.21:28:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-24.21:28:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-24.21:28:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:30::SCWMssOS::Compiling ddrps

TRACE::2021-03-24.21:28:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-24.21:28:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSE
TRACE::2021-03-24.21:28:30::SCWMssOS::MBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3
TRACE::2021-03-24.21:28:30::SCWMssOS:: -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:30::SCWMssOS::Compiling axi4lite_buffered_iic_master...

TRACE::2021-03-24.21:28:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-24.21:28:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-24.21:28:30::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-24.21:28:30::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:30::SCWMssOS::Compiling coresightps_dcc

TRACE::2021-03-24.21:28:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-24.21:28:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.21:28:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.21:28:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:30::SCWMssOS::Compiling devcfg

TRACE::2021-03-24.21:28:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-24.21:28:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.21:28:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.21:28:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:30::SCWMssOS::Compiling scugic

TRACE::2021-03-24.21:28:30::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-24.21:28:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-24.21:28:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-24.21:28:30::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-24.21:28:30::SCWMssOS::Compiling qspips

TRACE::2021-03-24.21:28:30::SCWMssOS::Finished building libraries

TRACE::2021-03-24.21:28:30::SCWMssOS::Copying to export directory.
TRACE::2021-03-24.21:28:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-24.21:28:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-24.21:28:30::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-03-24.21:28:30::SCWSystem::Completed Processing the sysconfig platform_new
LOG::2021-03-24.21:28:30::SCWPlatform::Completed generating the artifacts for system configuration platform_new
TRACE::2021-03-24.21:28:30::SCWPlatform::Started preparing the platform 
TRACE::2021-03-24.21:28:30::SCWSystem::Writing the bif file for system config platform_new
TRACE::2021-03-24.21:28:30::SCWSystem::dir created 
TRACE::2021-03-24.21:28:30::SCWSystem::Writing the bif 
TRACE::2021-03-24.21:28:30::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-24.21:28:30::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-24.21:28:30::SCWPlatform::Completed generating the platform
TRACE::2021-03-24.21:28:30::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:28:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.21:28:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.21:28:30::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.21:28:30::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:28:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-24.21:28:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-24.21:28:30::SCWMssOS::Commit changes completed.
TRACE::2021-03-24.21:28:30::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:30::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:30::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:30::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:28:30::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:28:30::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_17
TRACE::2021-03-24.21:28:30::SCWPlatform::Opened existing hwdb bd_wrapper_17
TRACE::2021-03-24.21:28:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:28:30::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:28:30::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:28:30::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-24.21:28:30::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:30::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:30::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:30::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:28:30::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:28:30::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_17
TRACE::2021-03-24.21:28:30::SCWPlatform::Opened existing hwdb bd_wrapper_17
TRACE::2021-03-24.21:28:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:28:30::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:28:30::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:28:30::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:28:30::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss",
					"md5Digest":	"9807d5059e3a56a689e4737d7f9befc7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"tick_rate":	"1000",
							"total_heap_size":	"4194304",
							"libOptionNames":	["tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-24.21:28:30::SCWPlatform::updated the xpfm file.
TRACE::2021-03-24.21:28:30::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:30::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:30::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:30::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-24.21:28:30::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-24.21:28:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-24.21:28:30::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_17
TRACE::2021-03-24.21:28:30::SCWPlatform::Opened existing hwdb bd_wrapper_17
TRACE::2021-03-24.21:28:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-24.21:28:30::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-24.21:28:30::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-24.21:28:30::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:32::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:32::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:32::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:33::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:33::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-25.18:48:34::SCWPlatform::Opened new HwDB with name bd_wrapper
TRACE::2021-03-25.18:48:34::SCWReader::Active system found as  platform_new
TRACE::2021-03-25.18:48:34::SCWReader::Handling sysconfig platform_new
TRACE::2021-03-25.18:48:34::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-25.18:48:34::SCWDomain:: Using the QEMU Data from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-25.18:48:34::SCWDomain:: Using the QEMU args  from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:34::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:34::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:34::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:34::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:34::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:34::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-25.18:48:34::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-25.18:48:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-25.18:48:34::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:34::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:34::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:48:34::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:34::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:34::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:48:34::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-25.18:48:34::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.18:48:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.18:48:34::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.18:48:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-25.18:48:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:34::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:34::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:48:34::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWReader::No isolation master present  
TRACE::2021-03-25.18:48:34::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-25.18:48:34::SCWDomain:: Using the QEMU Data from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-25.18:48:34::SCWDomain:: Using the QEMU args  from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:34::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:34::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:34::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Found the Hw Db part of the input DSA
ERROR::2021-03-25.18:48:34::SCWMssOS::ERROR: Please check the mss file given, could not load the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1457] File /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss doesn't exist on disk

ERROR: [Hsi 55-1535] Parsing MSS file /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss failed

TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:34::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:34::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:48:34::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-25.18:48:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-25.18:48:34::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:34::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:34::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:48:34::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:34::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:34::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:48:34::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:34::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:34::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:48:34::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:34::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:34::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:48:34::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:34::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:34::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:48:34::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.18:48:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.18:48:34::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.18:48:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-25.18:48:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:34::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:34::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:34::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:48:34::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:34::SCWReader::No isolation master present  
TRACE::2021-03-25.18:48:48::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:48::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:48::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:48::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:48::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:48::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:48::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:48::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-25.18:48:48::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-25.18:48:48::SCWPlatform:: Platform location is /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa
TRACE::2021-03-25.18:48:48::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-25.18:48:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:50::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-25.18:48:50::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:50::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:50::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:50::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:50::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:50::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:50::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:50::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:50::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:50::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:48:50::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:50::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa
TRACE::2021-03-25.18:48:50::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:50::SCWPlatform::update - Opened existing hwdb bd_wrapper_0
TRACE::2021-03-25.18:48:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:50::SCWMssOS::Doing hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2021-03-25.18:48:50::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:50::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:50::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:50::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:50::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:50::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:50::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-25.18:48:50::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-25.18:48:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:50::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:50::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:48:50::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:50::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa
TRACE::2021-03-25.18:48:50::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/tempdsa/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:50::SCWPlatform::update - Opened existing hwdb bd_wrapper_0
TRACE::2021-03-25.18:48:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:50::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.18:48:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.18:48:50::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.18:48:50::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-25.18:48:50::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:50::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.18:48:50::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.18:48:50::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.18:48:50::SCWMssOS::Completed hw sync for the mss in domain: freertos10_xilinx_domain
TRACE::2021-03-25.18:48:50::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:50::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:50::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-25.18:48:51::SCWPlatform::Opened new HwDB with name bd_wrapper_1
TRACE::2021-03-25.18:48:51::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:51::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:51::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:51::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:51::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:51::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_1
TRACE::2021-03-25.18:48:51::SCWPlatform::Opened existing hwdb bd_wrapper_1
TRACE::2021-03-25.18:48:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:51::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-25.18:48:51::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:51::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:51::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:51::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-25.18:48:51::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-25.18:48:51::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:51::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.18:48:51::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.18:48:51::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.18:48:51::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-25.18:48:51::SCWMssOS::Writing the mss file completed /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:51::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.18:48:51::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:51::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:51::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:51::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:51::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:51::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_1
TRACE::2021-03-25.18:48:51::SCWPlatform::Opened existing hwdb bd_wrapper_1
TRACE::2021-03-25.18:48:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:51::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:51::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:48:51::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:48:51::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:51::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:51::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:51::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:51::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:51::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_1
TRACE::2021-03-25.18:48:51::SCWPlatform::Opened existing hwdb bd_wrapper_1
TRACE::2021-03-25.18:48:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:51::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:51::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:48:51::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:51::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss",
					"md5Digest":	"9807d5059e3a56a689e4737d7f9befc7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"tick_rate":	"1000",
							"total_heap_size":	"4194304",
							"libOptionNames":	["tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-25.18:48:58::SCWPlatform::Started generating the artifacts platform platform_new
TRACE::2021-03-25.18:48:58::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-25.18:48:58::SCWPlatform::Started generating the artifacts for system configuration platform_new
LOG::2021-03-25.18:48:58::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-25.18:48:58::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-25.18:48:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-25.18:48:58::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-25.18:48:58::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-03-25.18:48:58::SCWSystem::Not a boot domain 
LOG::2021-03-25.18:48:58::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-03-25.18:48:58::SCWDomain::Generating domain artifcats
TRACE::2021-03-25.18:48:58::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-25.18:48:58::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/qemu/
TRACE::2021-03-25.18:48:58::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/freertos10_xilinx_domain/qemu/
TRACE::2021-03-25.18:48:58::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-25.18:48:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:48:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:48:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:48:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_1
TRACE::2021-03-25.18:48:58::SCWPlatform::Opened existing hwdb bd_wrapper_1
TRACE::2021-03-25.18:48:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:48:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:48:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:58::SCWMssOS::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp
TRACE::2021-03-25.18:48:58::SCWMssOS::Mss edits present, copying mssfile into export location /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:48:58::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2021-03-25.18:48:58::SCWMssOS::doing bsp build ... 
TRACE::2021-03-25.18:48:58::SCWMssOS::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2021-03-25.18:48:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-25.18:48:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-25.18:48:58::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-25.18:48:58::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:48:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-25.18:48:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-03-25.18:48:58::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-03-25.18:48:58::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:48:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-25.18:48:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-25.18:48:58::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-25.18:48:58::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:48:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-25.18:48:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.18:48:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.18:48:58::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:48:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-25.18:48:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2021-03-25.18:48:58::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2021-03-25.18:48:58::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:48:58::SCWMssOS::include

TRACE::2021-03-25.18:48:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-25.18:48:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.18:48:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.18:48:58::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:48:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-25.18:48:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-25.18:48:58::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-25.18:48:58::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:48:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-25.18:48:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-25.18:48:58::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-25.18:48:58::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:48:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-25.18:48:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.18:48:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.18:48:58::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:48:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-25.18:48:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-25.18:48:58::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-25.18:48:58::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:48:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-25.18:48:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-25.18:48:58::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-25.18:48:58::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:48:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-25.18:48:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "A
TRACE::2021-03-25.18:48:58::SCWMssOS::SSEMBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vf
TRACE::2021-03-25.18:48:58::SCWMssOS::pv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:48:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-25.18:48:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2021-03-25.18:48:58::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2021-03-25.18:48:58::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:48:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-25.18:48:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.18:48:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.18:48:58::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:48:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-25.18:48:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.18:48:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.18:48:58::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:48:58::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-25.18:48:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.18:48:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.18:48:58::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:48:58::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-25.18:48:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-25.18:48:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-25.18:48:58::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:48:58::SCWMssOS::Compiling gpio

TRACE::2021-03-25.18:48:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-25.18:48:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-25.18:48:59::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-25.18:48:59::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:48:59::SCWMssOS::Compiling axidma

TRACE::2021-03-25.18:48:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-25.18:48:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-25.18:48:59::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-25.18:48:59::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:48:59::SCWMssOS::Compiling cpu_cortexa9

TRACE::2021-03-25.18:48:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-25.18:48:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.18:48:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.18:48:59::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:48:59::SCWMssOS::Compiling XilFFs Library

TRACE::2021-03-25.18:48:59::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-25.18:48:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2021-03-25.18:48:59::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2021-03-25.18:48:59::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:48:59::SCWMssOS::Compiling standalone

TRACE::2021-03-25.18:49:00::SCWMssOS::Compiling FreeRTOS

TRACE::2021-03-25.18:49:01::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-25.18:49:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.18:49:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.18:49:01::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:49:01::SCWMssOS::Compiling scuwdt

TRACE::2021-03-25.18:49:01::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-25.18:49:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-25.18:49:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-25.18:49:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:49:01::SCWMssOS::Compiling dmaps

TRACE::2021-03-25.18:49:01::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-25.18:49:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-25.18:49:01::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-25.18:49:01::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:49:01::SCWMssOS::Compiling scutimer

TRACE::2021-03-25.18:49:02::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-25.18:49:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.18:49:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.18:49:02::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:49:02::SCWMssOS::Compiling xadcps

TRACE::2021-03-25.18:49:02::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-25.18:49:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-25.18:49:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-25.18:49:02::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:49:02::SCWMssOS::Compiling sdps

TRACE::2021-03-25.18:49:02::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-25.18:49:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-25.18:49:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-25.18:49:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:49:02::SCWMssOS::Compiling ddrps

TRACE::2021-03-25.18:49:02::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-25.18:49:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSE
TRACE::2021-03-25.18:49:02::SCWMssOS::MBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3
TRACE::2021-03-25.18:49:02::SCWMssOS:: -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:49:02::SCWMssOS::Compiling axi4lite_buffered_iic_master...

TRACE::2021-03-25.18:49:02::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-25.18:49:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-25.18:49:02::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-25.18:49:02::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:49:02::SCWMssOS::Compiling coresightps_dcc

TRACE::2021-03-25.18:49:02::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-25.18:49:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.18:49:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.18:49:02::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:49:02::SCWMssOS::Compiling devcfg

TRACE::2021-03-25.18:49:02::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-25.18:49:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.18:49:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.18:49:02::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:49:02::SCWMssOS::Compiling scugic

TRACE::2021-03-25.18:49:03::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-25.18:49:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.18:49:03::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.18:49:03::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:49:03::SCWMssOS::Compiling qspips

TRACE::2021-03-25.18:49:03::SCWMssOS::Finished building libraries

TRACE::2021-03-25.18:49:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-25.18:49:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-25.18:49:03::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-03-25.18:49:03::SCWSystem::Completed Processing the sysconfig platform_new
LOG::2021-03-25.18:51:24::SCWPlatform::Started generating the artifacts platform platform_new
TRACE::2021-03-25.18:51:24::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-25.18:51:24::SCWPlatform::Started generating the artifacts for system configuration platform_new
LOG::2021-03-25.18:51:24::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-25.18:51:24::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-25.18:51:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-25.18:51:24::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-25.18:51:24::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:51:24::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:51:24::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:51:24::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:51:24::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:51:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:51:24::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_1
TRACE::2021-03-25.18:51:24::SCWPlatform::Opened existing hwdb bd_wrapper_1
TRACE::2021-03-25.18:51:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:51:24::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:51:24::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:51:24::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:51:24::SCWBDomain::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-25.18:51:24::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-25.18:51:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-25.18:51:24::SCWBDomain::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl ; bash -c "make  " 
TRACE::2021-03-25.18:51:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-25.18:51:24::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-25.18:51:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-25.18:51:24::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-25.18:51:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-25.18:51:24::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-25.18:51:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-25.18:51:24::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-25.18:51:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-25.18:51:24::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-25.18:51:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-25.18:51:24::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-25.18:51:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-25.18:51:24::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-25.18:51:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-25.18:51:24::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-25.18:51:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-25.18:51:24::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-25.18:51:24::SCWBDomain::arm-none-eabi-gcc -o executable.elf  pcap.o  nand.o  qspi.o  nor.o  rsa.o  main.o  fsbl_hooks.o  md5.o  image_mover.o  ps7_init
TRACE::2021-03-25.18:51:24::SCWBDomain::.o  sd.o  fsbl_handoff.o  -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi
TRACE::2021-03-25.18:51:24::SCWBDomain::=hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lx
TRACE::2021-03-25.18:51:24::SCWBDomain::il,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-secti
TRACE::2021-03-25.18:51:24::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-25.18:51:24::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-03-25.18:51:24::SCWSystem::Not a boot domain 
LOG::2021-03-25.18:51:24::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-03-25.18:51:24::SCWDomain::Generating domain artifcats
TRACE::2021-03-25.18:51:24::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-25.18:51:24::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/freertos10_xilinx_domain/qemu/
TRACE::2021-03-25.18:51:24::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-25.18:51:24::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:51:24::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:51:24::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:51:24::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:51:24::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:51:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:51:24::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_1
TRACE::2021-03-25.18:51:24::SCWPlatform::Opened existing hwdb bd_wrapper_1
TRACE::2021-03-25.18:51:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:51:24::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:51:24::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-25.18:51:24::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-25.18:51:24::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-25.18:51:24::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-25.18:51:24::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:51:24::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:51:24::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:51:24::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-25.18:51:24::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-25.18:51:24::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:51:24::SCWMssOS::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp
TRACE::2021-03-25.18:51:24::SCWMssOS::Mss edits present, copying mssfile into export location /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:51:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-25.18:51:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-25.18:51:24::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2021-03-25.18:51:24::SCWMssOS::doing bsp build ... 
TRACE::2021-03-25.18:51:24::SCWMssOS::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2021-03-25.18:51:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-25.18:51:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-25.18:51:25::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-25.18:51:25::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-25.18:51:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-03-25.18:51:25::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-03-25.18:51:25::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-25.18:51:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-25.18:51:25::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-25.18:51:25::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-25.18:51:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.18:51:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.18:51:25::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-25.18:51:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2021-03-25.18:51:25::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2021-03-25.18:51:25::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:25::SCWMssOS::include

TRACE::2021-03-25.18:51:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-25.18:51:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.18:51:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.18:51:25::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-25.18:51:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-25.18:51:25::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-25.18:51:25::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-25.18:51:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-25.18:51:25::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-25.18:51:25::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-25.18:51:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.18:51:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.18:51:25::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-25.18:51:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-25.18:51:25::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-25.18:51:25::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-25.18:51:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-25.18:51:25::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-25.18:51:25::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-25.18:51:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "A
TRACE::2021-03-25.18:51:25::SCWMssOS::SSEMBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vf
TRACE::2021-03-25.18:51:25::SCWMssOS::pv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-25.18:51:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2021-03-25.18:51:25::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2021-03-25.18:51:25::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-25.18:51:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.18:51:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.18:51:25::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-25.18:51:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.18:51:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.18:51:25::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:25::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-25.18:51:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.18:51:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.18:51:25::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-25.18:51:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-25.18:51:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-25.18:51:25::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:25::SCWMssOS::Compiling gpio

TRACE::2021-03-25.18:51:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-25.18:51:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-25.18:51:25::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-25.18:51:25::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:25::SCWMssOS::Compiling axidma

TRACE::2021-03-25.18:51:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-25.18:51:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-25.18:51:25::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-25.18:51:25::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:25::SCWMssOS::Compiling cpu_cortexa9

TRACE::2021-03-25.18:51:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-25.18:51:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.18:51:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.18:51:25::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:25::SCWMssOS::Compiling XilFFs Library

TRACE::2021-03-25.18:51:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-25.18:51:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2021-03-25.18:51:25::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2021-03-25.18:51:25::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:25::SCWMssOS::Compiling standalone

TRACE::2021-03-25.18:51:26::SCWMssOS::Compiling FreeRTOS

TRACE::2021-03-25.18:51:27::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-25.18:51:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.18:51:27::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.18:51:27::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:27::SCWMssOS::Compiling scuwdt

TRACE::2021-03-25.18:51:27::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-25.18:51:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-25.18:51:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-25.18:51:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:27::SCWMssOS::Compiling dmaps

TRACE::2021-03-25.18:51:27::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-25.18:51:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-25.18:51:27::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-25.18:51:27::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:27::SCWMssOS::Compiling scutimer

TRACE::2021-03-25.18:51:27::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-25.18:51:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.18:51:27::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.18:51:27::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:27::SCWMssOS::Compiling xadcps

TRACE::2021-03-25.18:51:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-25.18:51:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-25.18:51:28::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-25.18:51:28::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:28::SCWMssOS::Compiling sdps

TRACE::2021-03-25.18:51:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-25.18:51:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-25.18:51:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-25.18:51:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:28::SCWMssOS::Compiling ddrps

TRACE::2021-03-25.18:51:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-25.18:51:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSE
TRACE::2021-03-25.18:51:28::SCWMssOS::MBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3
TRACE::2021-03-25.18:51:28::SCWMssOS:: -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:28::SCWMssOS::Compiling axi4lite_buffered_iic_master...

TRACE::2021-03-25.18:51:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-25.18:51:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-25.18:51:28::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-25.18:51:28::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:28::SCWMssOS::Compiling coresightps_dcc

TRACE::2021-03-25.18:51:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-25.18:51:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.18:51:28::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.18:51:28::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:28::SCWMssOS::Compiling devcfg

TRACE::2021-03-25.18:51:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-25.18:51:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.18:51:28::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.18:51:28::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:28::SCWMssOS::Compiling scugic

TRACE::2021-03-25.18:51:28::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-25.18:51:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.18:51:28::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.18:51:28::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:51:28::SCWMssOS::Compiling qspips

TRACE::2021-03-25.18:51:29::SCWMssOS::Finished building libraries

TRACE::2021-03-25.18:51:29::SCWMssOS::Copying to export directory.
TRACE::2021-03-25.18:51:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-25.18:51:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-25.18:51:29::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-03-25.18:51:29::SCWSystem::Completed Processing the sysconfig platform_new
LOG::2021-03-25.18:51:29::SCWPlatform::Completed generating the artifacts for system configuration platform_new
TRACE::2021-03-25.18:51:29::SCWPlatform::Started preparing the platform 
TRACE::2021-03-25.18:51:29::SCWSystem::Writing the bif file for system config platform_new
TRACE::2021-03-25.18:51:29::SCWSystem::dir created 
TRACE::2021-03-25.18:51:29::SCWSystem::Writing the bif 
TRACE::2021-03-25.18:51:29::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-25.18:51:29::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-25.18:51:29::SCWPlatform::Completed generating the platform
TRACE::2021-03-25.18:51:29::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:51:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.18:51:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.18:51:29::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.18:51:29::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:51:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.18:51:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.18:51:29::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.18:51:29::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:51:29::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:51:29::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:51:29::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:51:29::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:51:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:51:29::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_1
TRACE::2021-03-25.18:51:29::SCWPlatform::Opened existing hwdb bd_wrapper_1
TRACE::2021-03-25.18:51:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:51:29::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:51:29::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:51:29::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:51:29::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:51:29::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:51:29::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:51:29::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:51:29::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:51:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:51:29::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_1
TRACE::2021-03-25.18:51:29::SCWPlatform::Opened existing hwdb bd_wrapper_1
TRACE::2021-03-25.18:51:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:51:29::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:51:29::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:51:29::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:51:29::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss",
					"md5Digest":	"f0b700d86bd6dd8695d11f73e0eee270",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-25.18:51:29::SCWPlatform::updated the xpfm file.
TRACE::2021-03-25.18:51:29::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:51:29::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:51:29::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:51:29::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:51:29::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:51:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:51:29::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_1
TRACE::2021-03-25.18:51:29::SCWPlatform::Opened existing hwdb bd_wrapper_1
TRACE::2021-03-25.18:51:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:51:29::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:51:29::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:51:29::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:36::SCWPlatform::Clearing the existing platform
TRACE::2021-03-25.18:54:36::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-25.18:54:36::SCWBDomain::clearing the fsbl build
TRACE::2021-03-25.18:54:36::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:54:36::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:36::SCWSystem::Clearing the domains completed.
TRACE::2021-03-25.18:54:36::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-25.18:54:36::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:36::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:36::SCWPlatform:: Platform location is /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:36::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:36::SCWPlatform::Removing the HwDB with name /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:36::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:36::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:36::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:36::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:36::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-25.18:54:37::SCWPlatform::Opened new HwDB with name bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWReader::Active system found as  platform_new
TRACE::2021-03-25.18:54:37::SCWReader::Handling sysconfig platform_new
TRACE::2021-03-25.18:54:37::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-25.18:54:37::SCWDomain:: Using the QEMU Data from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-25.18:54:37::SCWDomain:: Using the QEMU args  from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:37::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:37::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:37::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:54:37::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:37::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:54:37::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-25.18:54:37::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-25.18:54:37::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-25.18:54:37::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:37::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:54:37::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:54:37::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:37::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:54:37::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:54:37::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-25.18:54:37::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.18:54:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.18:54:37::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.18:54:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-25.18:54:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:37::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:54:37::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:54:37::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWReader::No isolation master present  
TRACE::2021-03-25.18:54:37::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-25.18:54:37::SCWDomain:: Using the QEMU Data from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-25.18:54:37::SCWDomain:: Using the QEMU args  from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:37::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:37::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:37::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Found the Hw Db part of the input DSA
ERROR::2021-03-25.18:54:37::SCWMssOS::ERROR: Please check the mss file given, could not load the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1457] File /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss doesn't exist on disk

ERROR: [Hsi 55-1535] Parsing MSS file /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss failed

TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:37::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:54:37::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:54:37::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-25.18:54:37::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-25.18:54:37::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:37::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:54:37::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:54:37::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-25.18:54:37::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.18:54:37::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.18:54:37::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.18:54:37::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-25.18:54:37::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:37::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:54:37::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:54:37::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWReader::No isolation master present  
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:37::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:37::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:54:37::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:37::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:54:37::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:38::SCWMssOS::In reload Mss file.
TRACE::2021-03-25.18:54:38::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:38::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:38::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:38::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:38::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:38::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:38::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:54:38::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:38::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-25.18:54:38::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-25.18:54:38::SCWMssOS::ERROR: Please check the mss file given, could not load the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1457] File /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss doesn't exist on disk

ERROR: [Hsi 55-1535] Parsing MSS file /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss failed

TRACE::2021-03-25.18:54:38::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-25.18:54:38::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:38::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:38::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:38::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-25.18:54:38::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-25.18:54:38::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:38::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:38::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:38::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:38::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:38::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:38::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:38::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:54:38::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:38::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:54:38::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:38::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-25.18:54:38::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.18:54:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.18:54:38::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.18:54:38::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:38::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:38::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:38::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:38::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:38::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:38::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:54:38::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:38::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:54:38::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:38::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:38::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:38::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:38::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:38::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:38::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:38::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:38::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:54:38::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:38::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:54:38::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:38::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:38::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:38::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-25.18:54:38::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-25.18:54:38::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:46::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:46::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:46::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:46::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:46::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:46::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:46::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:54:46::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:46::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:54:46::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:46::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:46::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:46::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:46::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:46::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:46::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:46::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:54:46::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:46::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:54:46::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:49::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:49::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:49::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:49::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:49::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:49::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:49::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:54:49::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:49::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:54:49::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:49::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:49::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:49::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:49::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:54:49::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:54:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:54:49::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:54:49::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:54:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:54:49::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:54:49::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:54:49::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:55:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:55:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:55:02::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:55:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:55:02::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:02::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:55:02::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:55:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:55:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:55:02::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:55:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:55:02::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:02::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:55:02::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.18:55:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.18:55:03::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.18:55:03::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.18:55:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.18:55:03::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.18:55:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:55:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:55:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:55:03::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:55:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:55:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:55:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:55:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:55:03::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:55:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:55:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss",
					"md5Digest":	"f0b700d86bd6dd8695d11f73e0eee270",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"tick_rate":	"1000",
							"total_heap_size":	"4194304",
							"libOptionNames":	["tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-25.18:55:03::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.18:55:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.18:55:03::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.18:55:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:55:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:55:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:55:03::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:55:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:55:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::In reload Mss file.
TRACE::2021-03-25.18:55:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:55:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:55:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:55:03::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:55:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:55:03::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-25.18:55:03::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-25.18:55:03::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:55:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:55:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:55:03::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:55:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:55:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-25.18:55:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:55:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:55:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:55:03::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:55:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:55:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:55:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:55:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:55:03::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:55:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:55:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:55:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:55:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:55:03::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:55:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:55:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:55:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:55:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:55:03::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:55:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:55:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.18:55:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.18:55:03::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.18:55:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:55:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:55:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:55:03::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:55:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:55:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:55:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:03::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:04::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:04::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:04::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:04::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:55:04::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:55:04::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:55:04::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:55:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:55:04::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:04::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:55:04::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:04::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:04::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:04::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-25.18:55:04::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-25.18:55:04::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:04::SCWMssOS::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp
TRACE::2021-03-25.18:55:04::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2021-03-25.18:55:04::SCWMssOS::Removing file /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system_0.mss
LOG::2021-03-25.18:55:09::SCWPlatform::Started generating the artifacts platform platform_new
TRACE::2021-03-25.18:55:09::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-25.18:55:09::SCWPlatform::Started generating the artifacts for system configuration platform_new
LOG::2021-03-25.18:55:09::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-25.18:55:09::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-25.18:55:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-25.18:55:09::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-25.18:55:09::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-03-25.18:55:09::SCWSystem::Not a boot domain 
LOG::2021-03-25.18:55:09::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-03-25.18:55:09::SCWDomain::Generating domain artifcats
TRACE::2021-03-25.18:55:09::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-25.18:55:09::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/qemu/
TRACE::2021-03-25.18:55:09::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/freertos10_xilinx_domain/qemu/
TRACE::2021-03-25.18:55:09::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-25.18:55:09::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:09::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:09::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:09::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:55:09::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:55:09::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:55:09::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:55:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:55:09::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:09::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-25.18:55:09::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-25.18:55:09::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-25.18:55:09::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-25.18:55:09::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:09::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:09::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:09::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-25.18:55:09::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-25.18:55:09::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:09::SCWMssOS::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp
TRACE::2021-03-25.18:55:09::SCWMssOS::Mss edits present, copying mssfile into export location /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-25.18:55:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-25.18:55:09::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2021-03-25.18:55:09::SCWMssOS::doing bsp build ... 
TRACE::2021-03-25.18:55:09::SCWMssOS::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2021-03-25.18:55:09::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-25.18:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-25.18:55:09::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-25.18:55:09::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:09::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-25.18:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-03-25.18:55:09::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-03-25.18:55:09::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:09::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-25.18:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-25.18:55:09::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-25.18:55:09::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:09::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-25.18:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.18:55:09::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.18:55:09::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:09::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-25.18:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2021-03-25.18:55:09::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2021-03-25.18:55:09::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:09::SCWMssOS::include

TRACE::2021-03-25.18:55:09::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-25.18:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.18:55:09::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.18:55:09::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:09::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-25.18:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-25.18:55:09::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-25.18:55:09::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:09::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-25.18:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-25.18:55:09::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-25.18:55:09::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:09::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-25.18:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.18:55:09::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.18:55:09::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:09::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-25.18:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-25.18:55:09::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-25.18:55:09::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:09::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-25.18:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-25.18:55:09::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-25.18:55:09::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:09::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-25.18:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "A
TRACE::2021-03-25.18:55:09::SCWMssOS::SSEMBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vf
TRACE::2021-03-25.18:55:09::SCWMssOS::pv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:09::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-25.18:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2021-03-25.18:55:09::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2021-03-25.18:55:09::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:09::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-25.18:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.18:55:09::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.18:55:09::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:09::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-25.18:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.18:55:09::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.18:55:09::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:09::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-25.18:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.18:55:09::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.18:55:09::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:09::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-25.18:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-25.18:55:09::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-25.18:55:09::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:09::SCWMssOS::Compiling gpio

TRACE::2021-03-25.18:55:09::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-25.18:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-25.18:55:09::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-25.18:55:09::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:09::SCWMssOS::Compiling axidma

TRACE::2021-03-25.18:55:09::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-25.18:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-25.18:55:09::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-25.18:55:09::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:09::SCWMssOS::Compiling cpu_cortexa9

TRACE::2021-03-25.18:55:09::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-25.18:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.18:55:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.18:55:09::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:09::SCWMssOS::Compiling XilFFs Library

TRACE::2021-03-25.18:55:10::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-25.18:55:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2021-03-25.18:55:10::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2021-03-25.18:55:10::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:10::SCWMssOS::Compiling standalone

TRACE::2021-03-25.18:55:11::SCWMssOS::Compiling FreeRTOS

TRACE::2021-03-25.18:55:11::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-25.18:55:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.18:55:11::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.18:55:11::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:11::SCWMssOS::Compiling scuwdt

TRACE::2021-03-25.18:55:12::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-25.18:55:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-25.18:55:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-25.18:55:12::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:12::SCWMssOS::Compiling dmaps

TRACE::2021-03-25.18:55:12::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-25.18:55:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-25.18:55:12::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-25.18:55:12::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:12::SCWMssOS::Compiling scutimer

TRACE::2021-03-25.18:55:12::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-25.18:55:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.18:55:12::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.18:55:12::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:12::SCWMssOS::Compiling xadcps

TRACE::2021-03-25.18:55:12::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-25.18:55:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-25.18:55:12::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-25.18:55:12::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:12::SCWMssOS::Compiling sdps

TRACE::2021-03-25.18:55:13::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-25.18:55:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-25.18:55:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-25.18:55:13::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:13::SCWMssOS::Compiling ddrps

TRACE::2021-03-25.18:55:13::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-25.18:55:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSE
TRACE::2021-03-25.18:55:13::SCWMssOS::MBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3
TRACE::2021-03-25.18:55:13::SCWMssOS:: -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:13::SCWMssOS::Compiling axi4lite_buffered_iic_master...

TRACE::2021-03-25.18:55:13::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-25.18:55:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-25.18:55:13::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-25.18:55:13::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:13::SCWMssOS::Compiling coresightps_dcc

TRACE::2021-03-25.18:55:13::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-25.18:55:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.18:55:13::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.18:55:13::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:13::SCWMssOS::Compiling devcfg

TRACE::2021-03-25.18:55:13::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-25.18:55:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.18:55:13::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.18:55:13::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:13::SCWMssOS::Compiling scugic

TRACE::2021-03-25.18:55:13::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-25.18:55:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.18:55:13::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.18:55:13::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.18:55:13::SCWMssOS::Compiling qspips

TRACE::2021-03-25.18:55:13::SCWMssOS::Finished building libraries

TRACE::2021-03-25.18:55:13::SCWMssOS::Copying to export directory.
TRACE::2021-03-25.18:55:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-25.18:55:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-25.18:55:13::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-03-25.18:55:13::SCWSystem::Completed Processing the sysconfig platform_new
LOG::2021-03-25.18:55:13::SCWPlatform::Completed generating the artifacts for system configuration platform_new
TRACE::2021-03-25.18:55:13::SCWPlatform::Started preparing the platform 
TRACE::2021-03-25.18:55:13::SCWSystem::Writing the bif file for system config platform_new
TRACE::2021-03-25.18:55:13::SCWSystem::dir created 
TRACE::2021-03-25.18:55:13::SCWSystem::Writing the bif 
TRACE::2021-03-25.18:55:13::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-25.18:55:13::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-25.18:55:13::SCWPlatform::Completed generating the platform
TRACE::2021-03-25.18:55:13::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:55:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.18:55:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.18:55:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.18:55:13::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.18:55:13::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.18:55:13::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.18:55:13::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:13::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:13::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:13::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:55:13::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:55:13::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:55:13::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:55:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:55:13::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:55:13::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:55:13::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.18:55:13::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:13::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:13::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:13::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:55:13::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:55:13::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:55:13::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:55:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:55:13::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:13::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:55:13::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:13::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss",
					"md5Digest":	"9807d5059e3a56a689e4737d7f9befc7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"tick_rate":	"1000",
							"total_heap_size":	"4194304",
							"libOptionNames":	["tick_rate", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-25.18:55:13::SCWPlatform::updated the xpfm file.
TRACE::2021-03-25.18:55:13::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:13::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:13::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:13::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.18:55:13::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.18:55:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.18:55:13::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.18:55:13::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.18:55:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.18:55:13::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.18:55:13::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.18:55:13::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:20::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:20::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:20::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:20::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.20:56:20::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.20:56:20::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.20:56:20::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.20:56:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.20:56:20::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:20::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.20:56:20::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:28::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:28::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:28::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:28::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.20:56:28::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.20:56:28::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.20:56:28::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.20:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.20:56:28::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:28::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.20:56:28::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:28::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:28::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:28::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:28::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.20:56:28::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.20:56:28::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.20:56:28::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.20:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.20:56:28::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:28::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.20:56:28::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.20:56:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.20:56:32::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.20:56:32::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.20:56:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.20:56:32::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.20:56:32::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.20:56:32::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.20:56:32::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.20:56:32::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.20:56:32::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.20:56:32::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss",
					"md5Digest":	"9807d5059e3a56a689e4737d7f9befc7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"tick_rate":	"1000",
							"total_heap_size":	"4194304",
							"libOptionNames":	["tick_rate", "total_heap_size"]
						},
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-25.20:56:32::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.20:56:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.20:56:32::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.20:56:32::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.20:56:32::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.20:56:32::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::In reload Mss file.
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.20:56:32::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.20:56:32::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.20:56:32::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-25.20:56:32::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-25.20:56:32::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.20:56:32::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.20:56:32::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.20:56:32::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.20:56:32::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.20:56:32::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.20:56:32::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.20:56:32::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.20:56:32::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.20:56:32::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.20:56:32::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.20:56:32::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.20:56:32::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.20:56:32::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.20:56:32::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.20:56:32::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.20:56:32::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.20:56:32::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.20:56:32::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.20:56:32::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.20:56:32::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.20:56:32::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.20:56:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.20:56:32::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.20:56:32::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.20:56:32::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.20:56:32::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.20:56:32::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.20:56:32::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.20:56:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.20:56:32::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.20:56:32::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-25.20:56:32::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-25.20:56:32::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:32::SCWMssOS::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp
TRACE::2021-03-25.20:56:32::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2021-03-25.20:56:32::SCWMssOS::Removing file /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system_0.mss
LOG::2021-03-25.20:56:48::SCWPlatform::Started generating the artifacts platform platform_new
TRACE::2021-03-25.20:56:48::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-25.20:56:48::SCWPlatform::Started generating the artifacts for system configuration platform_new
LOG::2021-03-25.20:56:48::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-25.20:56:48::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-25.20:56:48::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-25.20:56:48::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-25.20:56:48::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-03-25.20:56:48::SCWSystem::Not a boot domain 
LOG::2021-03-25.20:56:48::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-03-25.20:56:48::SCWDomain::Generating domain artifcats
TRACE::2021-03-25.20:56:48::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-25.20:56:48::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/qemu/
TRACE::2021-03-25.20:56:48::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/freertos10_xilinx_domain/qemu/
TRACE::2021-03-25.20:56:48::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-25.20:56:48::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:48::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:48::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:48::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.20:56:48::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.20:56:48::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.20:56:48::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.20:56:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.20:56:48::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:48::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-25.20:56:48::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-25.20:56:48::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-25.20:56:48::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-25.20:56:48::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:48::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:48::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:48::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-25.20:56:48::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-25.20:56:48::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:48::SCWMssOS::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp
TRACE::2021-03-25.20:56:48::SCWMssOS::Mss edits present, copying mssfile into export location /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-25.20:56:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-25.20:56:48::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2021-03-25.20:56:48::SCWMssOS::doing bsp build ... 
TRACE::2021-03-25.20:56:48::SCWMssOS::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2021-03-25.20:56:48::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-25.20:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-25.20:56:48::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-25.20:56:48::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:48::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-25.20:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-03-25.20:56:48::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-03-25.20:56:48::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:48::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-25.20:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-25.20:56:48::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-25.20:56:48::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:48::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-25.20:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.20:56:48::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.20:56:48::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:48::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-25.20:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2021-03-25.20:56:48::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2021-03-25.20:56:48::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:48::SCWMssOS::include

TRACE::2021-03-25.20:56:48::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-25.20:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.20:56:48::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.20:56:48::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:48::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-25.20:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-25.20:56:48::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-25.20:56:48::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:48::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-25.20:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-25.20:56:48::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-25.20:56:48::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:48::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-25.20:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.20:56:48::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.20:56:48::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:48::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-25.20:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-25.20:56:48::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-25.20:56:48::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:48::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-25.20:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-25.20:56:48::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-25.20:56:48::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:48::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-25.20:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "A
TRACE::2021-03-25.20:56:48::SCWMssOS::SSEMBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vf
TRACE::2021-03-25.20:56:48::SCWMssOS::pv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:48::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-25.20:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2021-03-25.20:56:48::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2021-03-25.20:56:48::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:48::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-25.20:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.20:56:48::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.20:56:48::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:48::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-25.20:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.20:56:48::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.20:56:48::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:48::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-25.20:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-25.20:56:48::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-25.20:56:48::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:48::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-25.20:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-25.20:56:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-25.20:56:48::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:48::SCWMssOS::Compiling gpio

TRACE::2021-03-25.20:56:48::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-25.20:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-25.20:56:48::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-25.20:56:48::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:48::SCWMssOS::Compiling axidma

TRACE::2021-03-25.20:56:48::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-25.20:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-25.20:56:48::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-25.20:56:48::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:48::SCWMssOS::Compiling cpu_cortexa9

TRACE::2021-03-25.20:56:48::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-25.20:56:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.20:56:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.20:56:48::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:48::SCWMssOS::Compiling XilFFs Library

TRACE::2021-03-25.20:56:49::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-25.20:56:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2021-03-25.20:56:49::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2021-03-25.20:56:49::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:49::SCWMssOS::Compiling standalone

TRACE::2021-03-25.20:56:50::SCWMssOS::Compiling FreeRTOS

TRACE::2021-03-25.20:56:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-25.20:56:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.20:56:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.20:56:51::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:51::SCWMssOS::Compiling scuwdt

TRACE::2021-03-25.20:56:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-25.20:56:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-25.20:56:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-25.20:56:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:51::SCWMssOS::Compiling dmaps

TRACE::2021-03-25.20:56:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-25.20:56:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-25.20:56:51::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-25.20:56:51::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:51::SCWMssOS::Compiling scutimer

TRACE::2021-03-25.20:56:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-25.20:56:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.20:56:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.20:56:51::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:51::SCWMssOS::Compiling xadcps

TRACE::2021-03-25.20:56:51::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-25.20:56:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-25.20:56:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-25.20:56:51::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:51::SCWMssOS::Compiling sdps

TRACE::2021-03-25.20:56:52::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-25.20:56:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-25.20:56:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-25.20:56:52::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:52::SCWMssOS::Compiling ddrps

TRACE::2021-03-25.20:56:52::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-25.20:56:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSE
TRACE::2021-03-25.20:56:52::SCWMssOS::MBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3
TRACE::2021-03-25.20:56:52::SCWMssOS:: -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:52::SCWMssOS::Compiling axi4lite_buffered_iic_master...

TRACE::2021-03-25.20:56:52::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-25.20:56:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-25.20:56:52::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-25.20:56:52::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:52::SCWMssOS::Compiling coresightps_dcc

TRACE::2021-03-25.20:56:52::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-25.20:56:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.20:56:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.20:56:52::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:52::SCWMssOS::Compiling devcfg

TRACE::2021-03-25.20:56:52::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-25.20:56:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.20:56:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.20:56:52::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:52::SCWMssOS::Compiling scugic

TRACE::2021-03-25.20:56:52::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-25.20:56:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-25.20:56:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-25.20:56:52::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-25.20:56:52::SCWMssOS::Compiling qspips

TRACE::2021-03-25.20:56:53::SCWMssOS::Finished building libraries

TRACE::2021-03-25.20:56:53::SCWMssOS::Copying to export directory.
TRACE::2021-03-25.20:56:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-25.20:56:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-25.20:56:53::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-03-25.20:56:53::SCWSystem::Completed Processing the sysconfig platform_new
LOG::2021-03-25.20:56:53::SCWPlatform::Completed generating the artifacts for system configuration platform_new
TRACE::2021-03-25.20:56:53::SCWPlatform::Started preparing the platform 
TRACE::2021-03-25.20:56:53::SCWSystem::Writing the bif file for system config platform_new
TRACE::2021-03-25.20:56:53::SCWSystem::dir created 
TRACE::2021-03-25.20:56:53::SCWSystem::Writing the bif 
TRACE::2021-03-25.20:56:53::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-25.20:56:53::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-25.20:56:53::SCWPlatform::Completed generating the platform
TRACE::2021-03-25.20:56:53::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.20:56:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.20:56:53::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.20:56:53::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.20:56:53::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-25.20:56:53::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-25.20:56:53::SCWMssOS::Commit changes completed.
TRACE::2021-03-25.20:56:53::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:53::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:53::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:53::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.20:56:53::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.20:56:53::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.20:56:53::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.20:56:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.20:56:53::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.20:56:53::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.20:56:53::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-25.20:56:53::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:53::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:53::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:53::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.20:56:53::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.20:56:53::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.20:56:53::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.20:56:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.20:56:53::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:53::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.20:56:53::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:53::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss",
					"md5Digest":	"cb346e626f216787688bb94236183b20",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"tick_rate":	"1000",
							"total_heap_size":	"4194304",
							"libOptionNames":	["tick_rate", "total_heap_size"]
						},
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-25.20:56:53::SCWPlatform::updated the xpfm file.
TRACE::2021-03-25.20:56:53::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:53::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:53::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:53::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-25.20:56:53::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-25.20:56:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-25.20:56:53::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_3
TRACE::2021-03-25.20:56:53::SCWPlatform::Opened existing hwdb bd_wrapper_3
TRACE::2021-03-25.20:56:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-25.20:56:53::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-25.20:56:53::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-25.20:56:53::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:33::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:33::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:33::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:34::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:55:34::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:55:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-26.20:55:35::SCWPlatform::Opened new HwDB with name bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWReader::Active system found as  platform_new
TRACE::2021-03-26.20:55:35::SCWReader::Handling sysconfig platform_new
TRACE::2021-03-26.20:55:35::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-26.20:55:35::SCWDomain:: Using the QEMU Data from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-26.20:55:35::SCWDomain:: Using the QEMU args  from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:55:35::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:55:35::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:55:35::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:55:35::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:55:35::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:55:35::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-26.20:55:35::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-26.20:55:35::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-26.20:55:35::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:55:35::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:55:35::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-26.20:55:35::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:55:35::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:55:35::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-26.20:55:35::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-26.20:55:35::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-26.20:55:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-26.20:55:35::SCWMssOS::Commit changes completed.
TRACE::2021-03-26.20:55:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-26.20:55:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:55:35::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:55:35::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-26.20:55:35::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWReader::No isolation master present  
TRACE::2021-03-26.20:55:35::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-26.20:55:35::SCWDomain:: Using the QEMU Data from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-26.20:55:35::SCWDomain:: Using the QEMU args  from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:55:35::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:55:35::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:55:35::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Found the Hw Db part of the input DSA
ERROR::2021-03-26.20:55:35::SCWMssOS::ERROR: Please check the mss file given, could not load the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1457] File /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss doesn't exist on disk

ERROR: [Hsi 55-1535] Parsing MSS file /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss failed

TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:55:35::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:55:35::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-26.20:55:35::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-26.20:55:35::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-26.20:55:35::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:55:35::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:55:35::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-26.20:55:35::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:55:35::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:55:35::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-26.20:55:35::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:55:35::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:55:35::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-26.20:55:35::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:55:35::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:55:35::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-26.20:55:35::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:55:35::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:55:35::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-26.20:55:35::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:55:35::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:55:35::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-26.20:55:35::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:55:35::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:55:35::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-26.20:55:35::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-26.20:55:35::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-26.20:55:35::SCWMssOS::Commit changes completed.
TRACE::2021-03-26.20:55:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-26.20:55:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:55:35::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:55:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:55:35::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:55:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:55:35::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-26.20:55:35::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:55:35::SCWReader::No isolation master present  
LOG::2021-03-26.20:57:54::SCWPlatform::Started generating the artifacts platform platform_new
TRACE::2021-03-26.20:57:54::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-26.20:57:54::SCWPlatform::Started generating the artifacts for system configuration platform_new
LOG::2021-03-26.20:57:54::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-26.20:57:54::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-26.20:57:54::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-26.20:57:54::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-26.20:57:54::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-03-26.20:57:54::SCWSystem::Not a boot domain 
LOG::2021-03-26.20:57:54::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-03-26.20:57:54::SCWDomain::Generating domain artifcats
TRACE::2021-03-26.20:57:54::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-26.20:57:54::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/qemu/
TRACE::2021-03-26.20:57:54::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/freertos10_xilinx_domain/qemu/
TRACE::2021-03-26.20:57:54::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-26.20:57:54::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:57:54::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:57:54::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:57:54::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:57:54::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:57:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:57:54::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:57:54::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:57:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:57:54::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:57:54::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-26.20:57:54::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:57:54::SCWMssOS::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp
TRACE::2021-03-26.20:57:54::SCWMssOS::Mss edits present, copying mssfile into export location /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:57:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-26.20:57:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-26.20:57:54::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2021-03-26.20:57:54::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-26.20:57:54::SCWMssOS::Copying to export directory.
TRACE::2021-03-26.20:57:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-26.20:57:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-26.20:57:54::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-03-26.20:57:54::SCWSystem::Completed Processing the sysconfig platform_new
LOG::2021-03-26.20:58:22::SCWPlatform::Started generating the artifacts platform platform_new
TRACE::2021-03-26.20:58:22::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-26.20:58:22::SCWPlatform::Started generating the artifacts for system configuration platform_new
LOG::2021-03-26.20:58:22::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-26.20:58:22::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-26.20:58:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-26.20:58:22::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-26.20:58:22::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:58:22::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:58:22::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:58:22::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:58:22::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:58:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:58:22::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:58:22::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:58:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:58:22::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-26.20:58:22::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-26.20:58:22::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-26.20:58:22::SCWBDomain::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-26.20:58:22::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-26.20:58:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-26.20:58:22::SCWBDomain::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl ; bash -c "make  " 
TRACE::2021-03-26.20:58:22::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2021-03-26.20:58:22::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-03-26.20:58:22::SCWSystem::Not a boot domain 
LOG::2021-03-26.20:58:22::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-03-26.20:58:22::SCWDomain::Generating domain artifcats
TRACE::2021-03-26.20:58:22::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-26.20:58:22::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/freertos10_xilinx_domain/qemu/
TRACE::2021-03-26.20:58:22::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-26.20:58:22::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:58:22::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:58:22::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:58:22::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:58:22::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:58:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:58:22::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:58:22::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:58:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:58:22::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:58:22::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-26.20:58:22::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:58:22::SCWMssOS::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp
TRACE::2021-03-26.20:58:22::SCWMssOS::Mss edits present, copying mssfile into export location /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:58:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-26.20:58:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-26.20:58:22::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2021-03-26.20:58:22::SCWMssOS::doing bsp build ... 
TRACE::2021-03-26.20:58:22::SCWMssOS::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2021-03-26.20:58:22::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-26.20:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-26.20:58:22::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-26.20:58:22::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:22::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-26.20:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-03-26.20:58:22::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-03-26.20:58:22::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:22::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-26.20:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-26.20:58:22::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-26.20:58:22::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:22::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-26.20:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-26.20:58:22::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-26.20:58:22::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:22::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-26.20:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2021-03-26.20:58:22::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2021-03-26.20:58:22::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:22::SCWMssOS::include

TRACE::2021-03-26.20:58:22::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-26.20:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-26.20:58:22::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-26.20:58:22::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:22::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-26.20:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-26.20:58:22::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-26.20:58:22::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:22::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-26.20:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-26.20:58:22::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-26.20:58:22::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:22::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-26.20:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-26.20:58:22::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-26.20:58:22::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:22::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-26.20:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-26.20:58:22::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-26.20:58:22::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:22::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-26.20:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-26.20:58:22::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-26.20:58:22::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:22::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-26.20:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "A
TRACE::2021-03-26.20:58:22::SCWMssOS::SSEMBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vf
TRACE::2021-03-26.20:58:22::SCWMssOS::pv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:22::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-26.20:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2021-03-26.20:58:22::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2021-03-26.20:58:22::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:22::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-26.20:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-26.20:58:22::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-26.20:58:22::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:22::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-26.20:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-26.20:58:22::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-26.20:58:22::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:22::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-26.20:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-26.20:58:22::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-26.20:58:22::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:22::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-26.20:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-26.20:58:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-26.20:58:22::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:22::SCWMssOS::Compiling gpio

TRACE::2021-03-26.20:58:22::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-26.20:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-26.20:58:22::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-26.20:58:22::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:22::SCWMssOS::Compiling axidma

TRACE::2021-03-26.20:58:22::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-26.20:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-26.20:58:22::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-26.20:58:22::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:22::SCWMssOS::Compiling cpu_cortexa9

TRACE::2021-03-26.20:58:22::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-26.20:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-26.20:58:22::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-26.20:58:22::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:22::SCWMssOS::Compiling XilFFs Library

TRACE::2021-03-26.20:58:22::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-26.20:58:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2021-03-26.20:58:22::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2021-03-26.20:58:22::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:22::SCWMssOS::Compiling standalone

TRACE::2021-03-26.20:58:23::SCWMssOS::Compiling FreeRTOS

TRACE::2021-03-26.20:58:24::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-26.20:58:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-26.20:58:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-26.20:58:24::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:24::SCWMssOS::Compiling scuwdt

TRACE::2021-03-26.20:58:24::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-26.20:58:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-26.20:58:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-26.20:58:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:24::SCWMssOS::Compiling dmaps

TRACE::2021-03-26.20:58:24::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-26.20:58:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-26.20:58:24::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-26.20:58:24::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:24::SCWMssOS::Compiling scutimer

TRACE::2021-03-26.20:58:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-26.20:58:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-26.20:58:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-26.20:58:25::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:25::SCWMssOS::Compiling xadcps

TRACE::2021-03-26.20:58:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-26.20:58:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-26.20:58:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-26.20:58:25::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:25::SCWMssOS::Compiling sdps

TRACE::2021-03-26.20:58:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-26.20:58:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-26.20:58:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-26.20:58:25::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:25::SCWMssOS::Compiling ddrps

TRACE::2021-03-26.20:58:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-26.20:58:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSE
TRACE::2021-03-26.20:58:25::SCWMssOS::MBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3
TRACE::2021-03-26.20:58:25::SCWMssOS:: -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:25::SCWMssOS::Compiling axi4lite_buffered_iic_master...

TRACE::2021-03-26.20:58:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-26.20:58:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-26.20:58:25::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-26.20:58:25::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:25::SCWMssOS::Compiling coresightps_dcc

TRACE::2021-03-26.20:58:25::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-26.20:58:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-26.20:58:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-26.20:58:25::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:25::SCWMssOS::Compiling devcfg

TRACE::2021-03-26.20:58:26::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-26.20:58:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-26.20:58:26::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-26.20:58:26::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:26::SCWMssOS::Compiling scugic

TRACE::2021-03-26.20:58:26::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-26.20:58:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-26.20:58:26::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-26.20:58:26::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-26.20:58:26::SCWMssOS::Compiling qspips

TRACE::2021-03-26.20:58:26::SCWMssOS::Finished building libraries

TRACE::2021-03-26.20:58:26::SCWMssOS::Copying to export directory.
TRACE::2021-03-26.20:58:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-26.20:58:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-26.20:58:26::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-03-26.20:58:26::SCWSystem::Completed Processing the sysconfig platform_new
LOG::2021-03-26.20:58:26::SCWPlatform::Completed generating the artifacts for system configuration platform_new
TRACE::2021-03-26.20:58:26::SCWPlatform::Started preparing the platform 
TRACE::2021-03-26.20:58:26::SCWSystem::Writing the bif file for system config platform_new
TRACE::2021-03-26.20:58:26::SCWSystem::dir created 
TRACE::2021-03-26.20:58:26::SCWSystem::Writing the bif 
TRACE::2021-03-26.20:58:26::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-26.20:58:26::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-26.20:58:26::SCWPlatform::Completed generating the platform
TRACE::2021-03-26.20:58:26::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-26.20:58:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-26.20:58:26::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-26.20:58:26::SCWMssOS::Commit changes completed.
TRACE::2021-03-26.20:58:26::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:58:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-26.20:58:26::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-26.20:58:26::SCWMssOS::Commit changes completed.
TRACE::2021-03-26.20:58:26::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:58:26::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:58:26::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:58:26::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:58:26::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:58:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:58:26::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:58:26::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:58:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:58:26::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-26.20:58:26::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-26.20:58:26::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-26.20:58:26::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:58:26::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:58:26::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:58:26::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:58:26::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:58:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:58:26::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:58:26::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:58:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:58:26::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:58:26::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-26.20:58:26::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:58:26::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss",
					"md5Digest":	"cb346e626f216787688bb94236183b20",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"tick_rate":	"1000",
							"total_heap_size":	"4194304",
							"libOptionNames":	["tick_rate", "total_heap_size"]
						},
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-26.20:58:26::SCWPlatform::updated the xpfm file.
TRACE::2021-03-26.20:58:26::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:58:26::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:58:26::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:58:26::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-26.20:58:26::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-26.20:58:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-26.20:58:26::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_6
TRACE::2021-03-26.20:58:26::SCWPlatform::Opened existing hwdb bd_wrapper_6
TRACE::2021-03-26.20:58:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-26.20:58:26::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-26.20:58:26::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-26.20:58:26::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:57::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:57::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:57::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:57::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:57::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-27.18:36:58::SCWPlatform::Opened new HwDB with name bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWReader::Active system found as  platform_new
TRACE::2021-03-27.18:36:58::SCWReader::Handling sysconfig platform_new
TRACE::2021-03-27.18:36:58::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-27.18:36:58::SCWDomain:: Using the QEMU Data from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-27.18:36:58::SCWDomain:: Using the QEMU args  from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:58::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-27.18:36:58::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-27.18:36:58::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-27.18:36:58::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-27.18:36:58::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-27.18:36:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-27.18:36:58::SCWMssOS::Commit changes completed.
TRACE::2021-03-27.18:36:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-27.18:36:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWReader::No isolation master present  
TRACE::2021-03-27.18:36:58::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-27.18:36:58::SCWDomain:: Using the QEMU Data from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-27.18:36:58::SCWDomain:: Using the QEMU args  from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Found the Hw Db part of the input DSA
ERROR::2021-03-27.18:36:58::SCWMssOS::ERROR: Please check the mss file given, could not load the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1457] File /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss doesn't exist on disk

ERROR: [Hsi 55-1535] Parsing MSS file /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss failed

TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:58::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-27.18:36:58::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-27.18:36:58::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-27.18:36:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-27.18:36:58::SCWMssOS::Commit changes completed.
TRACE::2021-03-27.18:36:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-27.18:36:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWReader::No isolation master present  
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWMssOS::In reload Mss file.
TRACE::2021-03-27.18:36:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:59::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-27.18:36:59::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-27.18:36:59::SCWMssOS::ERROR: Please check the mss file given, could not load the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1457] File /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss doesn't exist on disk

ERROR: [Hsi 55-1535] Parsing MSS file /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss failed

TRACE::2021-03-27.18:36:59::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-27.18:36:59::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-27.18:36:59::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-27.18:36:59::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:59::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-27.18:36:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:59::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:59::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:59::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:59::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:59::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:59::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-27.18:36:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-27.18:36:59::SCWMssOS::Commit changes completed.
TRACE::2021-03-27.18:36:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:59::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:36:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:36:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:36:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:36:59::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:36:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:36:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:36:59::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:36:59::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-27.18:36:59::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-27.18:36:59::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:08::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:08::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:08::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:08::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:08::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:08::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:08::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:08::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:08::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:08::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:08::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:10::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:10::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:10::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:10::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:10::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:10::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:10::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:10::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:10::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:10::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:10::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:10::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:10::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:10::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:10::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:10::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:10::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:10::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:10::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:10::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:11::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:11::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:11::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:11::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:11::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:11::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:11::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:11::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:11::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:11::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:11::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:11::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:11::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:11::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:11::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:11::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:11::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:11::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:11::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:11::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:13::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:13::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:13::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:13::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:13::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:13::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:13::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:13::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:13::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:13::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:13::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:13::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:13::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:13::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:13::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:13::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:13::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:13::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:13::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:13::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-27.18:37:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-27.18:37:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-27.18:37:14::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-27.18:37:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-27.18:37:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss",
					"md5Digest":	"cb346e626f216787688bb94236183b20",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"clocking":	"false",
							"stdin":	"none",
							"stdout":	"none",
							"tick_rate":	"1000",
							"total_heap_size":	"4194304",
							"libOptionNames":	["clocking", "stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-27.18:37:14::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-27.18:37:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-27.18:37:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::In reload Mss file.
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:14::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-27.18:37:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-27.18:37:14::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-27.18:37:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-27.18:37:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:14::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:14::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:14::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:14::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:14::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-27.18:37:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-27.18:37:14::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:14::SCWMssOS::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp
TRACE::2021-03-27.18:37:14::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2021-03-27.18:37:14::SCWMssOS::Removing file /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system_0.mss
LOG::2021-03-27.18:37:19::SCWPlatform::Started generating the artifacts platform platform_new
TRACE::2021-03-27.18:37:19::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-27.18:37:19::SCWPlatform::Started generating the artifacts for system configuration platform_new
LOG::2021-03-27.18:37:19::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-27.18:37:19::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-27.18:37:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-27.18:37:19::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-27.18:37:19::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-03-27.18:37:19::SCWSystem::Not a boot domain 
LOG::2021-03-27.18:37:19::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-03-27.18:37:19::SCWDomain::Generating domain artifcats
TRACE::2021-03-27.18:37:19::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-27.18:37:19::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/qemu/
TRACE::2021-03-27.18:37:19::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/freertos10_xilinx_domain/qemu/
TRACE::2021-03-27.18:37:19::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-27.18:37:19::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:19::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:19::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:19::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:19::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:19::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:19::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:19::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:19::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-27.18:37:19::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-27.18:37:19::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-27.18:37:19::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-27.18:37:19::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:19::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:19::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:19::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-27.18:37:19::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-27.18:37:19::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:19::SCWMssOS::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp
TRACE::2021-03-27.18:37:19::SCWMssOS::Mss edits present, copying mssfile into export location /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:19::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-27.18:37:19::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-27.18:37:19::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2021-03-27.18:37:19::SCWMssOS::doing bsp build ... 
TRACE::2021-03-27.18:37:19::SCWMssOS::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2021-03-27.18:37:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-27.18:37:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-27.18:37:19::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-27.18:37:19::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-27.18:37:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-03-27.18:37:19::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-03-27.18:37:19::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-27.18:37:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-27.18:37:19::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-27.18:37:19::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-27.18:37:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-27.18:37:19::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-27.18:37:19::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-27.18:37:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2021-03-27.18:37:19::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2021-03-27.18:37:19::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:19::SCWMssOS::include

TRACE::2021-03-27.18:37:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-27.18:37:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-27.18:37:19::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-27.18:37:19::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-27.18:37:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-27.18:37:19::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-27.18:37:19::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-27.18:37:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-27.18:37:19::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-27.18:37:19::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-27.18:37:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-27.18:37:19::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-27.18:37:19::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-27.18:37:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-27.18:37:19::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-27.18:37:19::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-27.18:37:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-27.18:37:19::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-27.18:37:19::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-27.18:37:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "A
TRACE::2021-03-27.18:37:19::SCWMssOS::SSEMBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vf
TRACE::2021-03-27.18:37:19::SCWMssOS::pv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-27.18:37:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2021-03-27.18:37:19::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2021-03-27.18:37:19::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-27.18:37:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-27.18:37:19::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-27.18:37:19::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-27.18:37:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-27.18:37:19::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-27.18:37:19::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:19::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-27.18:37:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-27.18:37:19::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-27.18:37:19::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:19::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-27.18:37:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-27.18:37:19::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-27.18:37:19::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:19::SCWMssOS::Compiling gpio

TRACE::2021-03-27.18:37:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-27.18:37:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-27.18:37:20::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-27.18:37:20::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:20::SCWMssOS::Compiling axidma

TRACE::2021-03-27.18:37:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-27.18:37:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-27.18:37:20::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-27.18:37:20::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:20::SCWMssOS::Compiling cpu_cortexa9

TRACE::2021-03-27.18:37:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-27.18:37:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-27.18:37:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-27.18:37:20::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:20::SCWMssOS::Compiling XilFFs Library

TRACE::2021-03-27.18:37:20::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-27.18:37:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2021-03-27.18:37:20::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2021-03-27.18:37:20::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:20::SCWMssOS::Compiling standalone

TRACE::2021-03-27.18:37:22::SCWMssOS::Compiling FreeRTOS

TRACE::2021-03-27.18:37:22::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-27.18:37:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-27.18:37:22::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-27.18:37:22::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:22::SCWMssOS::Compiling scuwdt

TRACE::2021-03-27.18:37:22::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-27.18:37:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-27.18:37:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-27.18:37:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:22::SCWMssOS::Compiling dmaps

TRACE::2021-03-27.18:37:23::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-27.18:37:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-27.18:37:23::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-27.18:37:23::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:23::SCWMssOS::Compiling scutimer

TRACE::2021-03-27.18:37:23::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-27.18:37:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-27.18:37:23::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-27.18:37:23::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:23::SCWMssOS::Compiling xadcps

TRACE::2021-03-27.18:37:23::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-27.18:37:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-27.18:37:23::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-27.18:37:23::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:23::SCWMssOS::Compiling sdps

TRACE::2021-03-27.18:37:23::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-27.18:37:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-27.18:37:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-27.18:37:23::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:23::SCWMssOS::Compiling ddrps

TRACE::2021-03-27.18:37:23::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-27.18:37:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSE
TRACE::2021-03-27.18:37:23::SCWMssOS::MBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3
TRACE::2021-03-27.18:37:23::SCWMssOS:: -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:23::SCWMssOS::Compiling axi4lite_buffered_iic_master...

TRACE::2021-03-27.18:37:23::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-27.18:37:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-27.18:37:23::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-27.18:37:23::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:23::SCWMssOS::Compiling coresightps_dcc

TRACE::2021-03-27.18:37:23::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-27.18:37:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-27.18:37:23::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-27.18:37:23::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:23::SCWMssOS::Compiling devcfg

TRACE::2021-03-27.18:37:24::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-27.18:37:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-27.18:37:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-27.18:37:24::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:24::SCWMssOS::Compiling scugic

TRACE::2021-03-27.18:37:24::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-27.18:37:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-27.18:37:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-27.18:37:24::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:37:24::SCWMssOS::Compiling qspips

TRACE::2021-03-27.18:37:24::SCWMssOS::Finished building libraries

TRACE::2021-03-27.18:37:24::SCWMssOS::Copying to export directory.
TRACE::2021-03-27.18:37:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-27.18:37:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-27.18:37:24::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-03-27.18:37:24::SCWSystem::Completed Processing the sysconfig platform_new
LOG::2021-03-27.18:37:24::SCWPlatform::Completed generating the artifacts for system configuration platform_new
TRACE::2021-03-27.18:37:24::SCWPlatform::Started preparing the platform 
TRACE::2021-03-27.18:37:24::SCWSystem::Writing the bif file for system config platform_new
TRACE::2021-03-27.18:37:24::SCWSystem::dir created 
TRACE::2021-03-27.18:37:24::SCWSystem::Writing the bif 
TRACE::2021-03-27.18:37:24::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-27.18:37:24::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-27.18:37:24::SCWPlatform::Completed generating the platform
TRACE::2021-03-27.18:37:24::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:37:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-27.18:37:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-27.18:37:24::SCWMssOS::Commit changes completed.
TRACE::2021-03-27.18:37:24::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-27.18:37:24::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-27.18:37:24::SCWMssOS::Commit changes completed.
TRACE::2021-03-27.18:37:24::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:24::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:24::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:24::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:24::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:24::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:24::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:24::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:37:24::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:24::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:37:24::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:24::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:24::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:24::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:24::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:24::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:24::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:24::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:24::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:24::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:24::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss",
					"md5Digest":	"18e3d4941bb53e545189184367e64c74",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"none",
							"stdout":	"none",
							"tick_rate":	"1000",
							"total_heap_size":	"4194304",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-27.18:37:24::SCWPlatform::updated the xpfm file.
TRACE::2021-03-27.18:37:24::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:24::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:24::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:24::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:37:24::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:37:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:37:24::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:37:24::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:37:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:37:24::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:37:24::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:37:24::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:00::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:00::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:00::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:01::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:01::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened new HwDB with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWReader::Active system found as  platform_new
TRACE::2021-03-27.18:52:02::SCWReader::Handling sysconfig platform_new
TRACE::2021-03-27.18:52:02::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-27.18:52:02::SCWDomain:: Using the QEMU Data from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-27.18:52:02::SCWDomain:: Using the QEMU args  from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-27.18:52:02::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-27.18:52:02::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-27.18:52:02::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:02::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:02::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-27.18:52:02::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-27.18:52:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-27.18:52:02::SCWMssOS::Commit changes completed.
TRACE::2021-03-27.18:52:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-27.18:52:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:02::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWReader::No isolation master present  
TRACE::2021-03-27.18:52:02::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-27.18:52:02::SCWDomain:: Using the QEMU Data from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-27.18:52:02::SCWDomain:: Using the QEMU args  from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
ERROR::2021-03-27.18:52:02::SCWMssOS::ERROR: Please check the mss file given, could not load the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1457] File /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss doesn't exist on disk

ERROR: [Hsi 55-1535] Parsing MSS file /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss failed

TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:02::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-27.18:52:02::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-27.18:52:02::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:02::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:02::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:02::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:02::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:02::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:02::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:02::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:02::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:02::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:02::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:02::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-27.18:52:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-27.18:52:02::SCWMssOS::Commit changes completed.
TRACE::2021-03-27.18:52:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-27.18:52:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:02::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWReader::No isolation master present  
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:02::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:02::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:02::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:52:02::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:02::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::In reload Mss file.
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-27.18:52:03::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-27.18:52:03::SCWMssOS::ERROR: Please check the mss file given, could not load the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1457] File /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss doesn't exist on disk

ERROR: [Hsi 55-1535] Parsing MSS file /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss failed

TRACE::2021-03-27.18:52:03::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-27.18:52:03::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-27.18:52:03::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-27.18:52:03::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-27.18:52:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-27.18:52:03::SCWMssOS::Commit changes completed.
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::In reload Mss file.
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-27.18:52:03::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-27.18:52:03::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-27.18:52:03::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-27.18:52:03::SCWMssOS::Commit changes completed.
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:03::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:03::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:03::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:03::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:03::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:04::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:04::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:04::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:04::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:04::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:04::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:04::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:04::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:04::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:04::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:04::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:04::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:04::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-27.18:52:04::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-27.18:52:04::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWMssOS::In reload Mss file.
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:07::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:07::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-27.18:52:07::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-27.18:52:07::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-27.18:52:07::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-27.18:52:07::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-27.18:52:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-27.18:52:07::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:07::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:07::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:07::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:07::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:07::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:07::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:07::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:07::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:07::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:07::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:07::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:07::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:07::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:07::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:07::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:07::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:07::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:07::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:07::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:07::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:07::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:07::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:07::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:07::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:07::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:07::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:07::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:07::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:07::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:07::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:07::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:07::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:07::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-27.18:52:07::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-27.18:52:07::SCWMssOS::Commit changes completed.
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:52:07::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:52:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:52:07::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:52:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:52:07::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:52:07::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:52:07::SCWMssOS::Removing the swdes entry for  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
LOG::2021-03-27.18:54:44::SCWPlatform::Started generating the artifacts platform platform_new
TRACE::2021-03-27.18:54:44::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-27.18:54:44::SCWPlatform::Started generating the artifacts for system configuration platform_new
LOG::2021-03-27.18:54:44::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-27.18:54:44::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-27.18:54:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-27.18:54:44::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-27.18:54:44::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2021-03-27.18:54:44::SCWSystem::Not a boot domain 
LOG::2021-03-27.18:54:44::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2021-03-27.18:54:44::SCWDomain::Generating domain artifcats
TRACE::2021-03-27.18:54:44::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-27.18:54:44::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/qemu/
TRACE::2021-03-27.18:54:44::SCWMssOS::Copying the qemu file from  /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/export/platform_new/sw/platform_new/freertos10_xilinx_domain/qemu/
TRACE::2021-03-27.18:54:44::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-27.18:54:44::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:54:44::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:54:44::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:54:44::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:54:44::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:54:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:54:44::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:54:44::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:54:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:54:44::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:54:44::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:54:44::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:54:44::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:54:44::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:54:44::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-27.18:54:44::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-27.18:54:44::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:54:44::SCWMssOS::Completed writing the mss file at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp
TRACE::2021-03-27.18:54:44::SCWMssOS::Mss edits present, copying mssfile into export location /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:54:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-27.18:54:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-27.18:54:44::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2021-03-27.18:54:44::SCWMssOS::doing bsp build ... 
TRACE::2021-03-27.18:54:44::SCWMssOS::System Command Ran  cd  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2021-03-27.18:54:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-27.18:54:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-27.18:54:44::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-27.18:54:44::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-27.18:54:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2021-03-27.18:54:44::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2021-03-27.18:54:44::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-27.18:54:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-27.18:54:44::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-27.18:54:44::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-27.18:54:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-27.18:54:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-27.18:54:44::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-27.18:54:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2021-03-27.18:54:44::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2021-03-27.18:54:44::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:44::SCWMssOS::include

TRACE::2021-03-27.18:54:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-27.18:54:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-27.18:54:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-27.18:54:44::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-27.18:54:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-27.18:54:44::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-27.18:54:44::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-27.18:54:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-27.18:54:44::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-27.18:54:44::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-27.18:54:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-27.18:54:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-27.18:54:44::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-27.18:54:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-27.18:54:44::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-27.18:54:44::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-27.18:54:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-27.18:54:44::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-27.18:54:44::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-27.18:54:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "A
TRACE::2021-03-27.18:54:44::SCWMssOS::SSEMBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vf
TRACE::2021-03-27.18:54:44::SCWMssOS::pv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-27.18:54:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2021-03-27.18:54:44::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2021-03-27.18:54:44::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-27.18:54:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-27.18:54:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-27.18:54:44::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-27.18:54:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-27.18:54:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-27.18:54:44::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:44::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-27.18:54:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-27.18:54:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-27.18:54:44::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:44::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_6/src

TRACE::2021-03-27.18:54:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-27.18:54:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-27.18:54:44::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:44::SCWMssOS::Compiling gpio

TRACE::2021-03-27.18:54:45::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src

TRACE::2021-03-27.18:54:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-27.18:54:45::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-27.18:54:45::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:45::SCWMssOS::Compiling axidma

TRACE::2021-03-27.18:54:45::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src

TRACE::2021-03-27.18:54:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-03-27.18:54:45::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-03-27.18:54:45::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:45::SCWMssOS::Compiling cpu_cortexa9

TRACE::2021-03-27.18:54:45::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src

TRACE::2021-03-27.18:54:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-27.18:54:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-27.18:54:45::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:45::SCWMssOS::Compiling XilFFs Library

TRACE::2021-03-27.18:54:45::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2021-03-27.18:54:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2021-03-27.18:54:45::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2021-03-27.18:54:45::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:45::SCWMssOS::Compiling standalone

TRACE::2021-03-27.18:54:46::SCWMssOS::Compiling FreeRTOS

TRACE::2021-03-27.18:54:47::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src

TRACE::2021-03-27.18:54:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-27.18:54:47::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-27.18:54:47::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:47::SCWMssOS::Compiling scuwdt

TRACE::2021-03-27.18:54:47::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src

TRACE::2021-03-27.18:54:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-27.18:54:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-27.18:54:47::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:47::SCWMssOS::Compiling dmaps

TRACE::2021-03-27.18:54:47::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src

TRACE::2021-03-27.18:54:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-27.18:54:47::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-27.18:54:47::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:47::SCWMssOS::Compiling scutimer

TRACE::2021-03-27.18:54:47::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src

TRACE::2021-03-27.18:54:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-27.18:54:47::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-27.18:54:47::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:47::SCWMssOS::Compiling xadcps

TRACE::2021-03-27.18:54:47::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src

TRACE::2021-03-27.18:54:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-27.18:54:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-27.18:54:47::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:47::SCWMssOS::Compiling sdps

TRACE::2021-03-27.18:54:48::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src

TRACE::2021-03-27.18:54:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-27.18:54:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-27.18:54:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:48::SCWMssOS::Compiling ddrps

TRACE::2021-03-27.18:54:48::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src

TRACE::2021-03-27.18:54:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi4lite_buffered_iic_master_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSE
TRACE::2021-03-27.18:54:48::SCWMssOS::MBLER=arm-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3
TRACE::2021-03-27.18:54:48::SCWMssOS:: -mfloat-abi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:48::SCWMssOS::Compiling axi4lite_buffered_iic_master...

TRACE::2021-03-27.18:54:48::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src

TRACE::2021-03-27.18:54:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-03-27.18:54:48::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-27.18:54:48::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:48::SCWMssOS::Compiling coresightps_dcc

TRACE::2021-03-27.18:54:48::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src

TRACE::2021-03-27.18:54:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-27.18:54:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-27.18:54:48::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:48::SCWMssOS::Compiling devcfg

TRACE::2021-03-27.18:54:48::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src

TRACE::2021-03-27.18:54:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-27.18:54:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-27.18:54:48::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:48::SCWMssOS::Compiling scugic

TRACE::2021-03-27.18:54:48::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src

TRACE::2021-03-27.18:54:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-27.18:54:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-27.18:54:48::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-27.18:54:48::SCWMssOS::Compiling qspips

TRACE::2021-03-27.18:54:49::SCWMssOS::Finished building libraries

TRACE::2021-03-27.18:54:49::SCWMssOS::Copying to export directory.
TRACE::2021-03-27.18:54:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-27.18:54:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-27.18:54:49::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2021-03-27.18:54:49::SCWSystem::Completed Processing the sysconfig platform_new
LOG::2021-03-27.18:54:49::SCWPlatform::Completed generating the artifacts for system configuration platform_new
TRACE::2021-03-27.18:54:49::SCWPlatform::Started preparing the platform 
TRACE::2021-03-27.18:54:49::SCWSystem::Writing the bif file for system config platform_new
TRACE::2021-03-27.18:54:49::SCWSystem::dir created 
TRACE::2021-03-27.18:54:49::SCWSystem::Writing the bif 
TRACE::2021-03-27.18:54:49::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-27.18:54:49::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-27.18:54:49::SCWPlatform::Completed generating the platform
TRACE::2021-03-27.18:54:49::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:54:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-27.18:54:49::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-27.18:54:49::SCWMssOS::Commit changes completed.
TRACE::2021-03-27.18:54:49::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:54:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-27.18:54:49::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-27.18:54:49::SCWMssOS::Commit changes completed.
TRACE::2021-03-27.18:54:49::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:54:49::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:54:49::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:54:49::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:54:49::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:54:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:54:49::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:54:49::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:54:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:54:49::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:54:49::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:54:49::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.18:54:49::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:54:49::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:54:49::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:54:49::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:54:49::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:54:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:54:49::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:54:49::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:54:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:54:49::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:54:49::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:54:49::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:54:49::SCWWriter::formatted JSON is {
	"platformName":	"platform_new",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_new",
	"platHandOff":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/bd_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/bd_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_new",
	"systems":	[{
			"systemName":	"platform_new",
			"systemDesc":	"platform_new",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_new",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"37b915b6383b0203313859d61c5e40c1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss",
					"md5Digest":	"18e3d4941bb53e545189184367e64c74",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"none",
							"stdout":	"none",
							"tick_rate":	"1000",
							"total_heap_size":	"4194304",
							"libOptionNames":	["stdin", "stdout", "tick_rate", "total_heap_size"]
						},
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-27.18:54:49::SCWPlatform::updated the xpfm file.
TRACE::2021-03-27.18:54:49::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:54:49::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:54:49::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:54:49::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.18:54:49::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.18:54:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.18:54:49::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper_0
TRACE::2021-03-27.18:54:49::SCWPlatform::Opened existing hwdb bd_wrapper_0
TRACE::2021-03-27.18:54:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.18:54:49::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.18:54:49::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.18:54:49::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:56::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:56::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:56::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:57::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:57::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened new HwDB with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWReader::Active system found as  platform_new
TRACE::2021-03-27.20:08:58::SCWReader::Handling sysconfig platform_new
TRACE::2021-03-27.20:08:58::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-27.20:08:58::SCWDomain:: Using the QEMU Data from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-27.20:08:58::SCWDomain:: Using the QEMU args  from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-27.20:08:58::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-27.20:08:58::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-27.20:08:58::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.20:08:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.20:08:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-27.20:08:58::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-27.20:08:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-27.20:08:58::SCWMssOS::Commit changes completed.
TRACE::2021-03-27.20:08:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-27.20:08:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.20:08:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWReader::No isolation master present  
TRACE::2021-03-27.20:08:58::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-27.20:08:58::SCWDomain:: Using the QEMU Data from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-27.20:08:58::SCWDomain:: Using the QEMU args  from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
ERROR::2021-03-27.20:08:58::SCWMssOS::ERROR: Please check the mss file given, could not load the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1457] File /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss doesn't exist on disk

ERROR: [Hsi 55-1535] Parsing MSS file /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss failed

TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.20:08:58::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-03-27.20:08:58::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-27.20:08:58::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.20:08:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.20:08:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.20:08:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.20:08:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.20:08:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.20:08:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.20:08:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.20:08:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.20:08:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.20:08:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.20:08:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-27.20:08:58::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-27.20:08:58::SCWMssOS::Commit changes completed.
TRACE::2021-03-27.20:08:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-27.20:08:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-03-27.20:08:58::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-03-27.20:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-27.20:08:58::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-03-27.20:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-27.20:08:58::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-27.20:08:58::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-03-27.20:08:58::SCWReader::No isolation master present  
TRACE::2021-04-02.19:21:56::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:56::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:56::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:57::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:57::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened new HwDB with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWReader::Active system found as  platform_new
TRACE::2021-04-02.19:21:59::SCWReader::Handling sysconfig platform_new
TRACE::2021-04-02.19:21:59::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-02.19:21:59::SCWDomain:: Using the QEMU Data from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-04-02.19:21:59::SCWDomain:: Using the QEMU args  from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-02.19:21:59::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-04-02.19:21:59::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-02.19:21:59::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-02.19:21:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-02.19:21:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-04-02.19:21:59::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-02.19:21:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-02.19:21:59::SCWMssOS::Commit changes completed.
TRACE::2021-04-02.19:21:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-02.19:21:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-02.19:21:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWReader::No isolation master present  
TRACE::2021-04-02.19:21:59::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-02.19:21:59::SCWDomain:: Using the QEMU Data from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-04-02.19:21:59::SCWDomain:: Using the QEMU args  from install at  : /home/dn/Software/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
ERROR::2021-04-02.19:21:59::SCWMssOS::ERROR: Please check the mss file given, could not load the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1457] File /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss doesn't exist on disk

ERROR: [Hsi 55-1535] Parsing MSS file /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/system.mss failed

TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-02.19:21:59::SCWMssOS::No sw design opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::mss exists loading the mss file  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::Opened the sw design from mss  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::Adding the swdes entry /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss with des name system_0
TRACE::2021-04-02.19:21:59::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-02.19:21:59::SCWMssOS::Opened the sw design.  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-02.19:21:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-02.19:21:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-02.19:21:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-02.19:21:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-02.19:21:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-02.19:21:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-02.19:21:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-02.19:21:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-02.19:21:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-02.19:21:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-02.19:21:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::Saving the mss changes /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-02.19:21:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-02.19:21:59::SCWMssOS::Commit changes completed.
TRACE::2021-04-02.19:21:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-02.19:21:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to open the hw design at /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA given /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA absoulate path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform::DSA directory /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw
TRACE::2021-04-02.19:21:59::SCWPlatform:: Platform Path /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/hw/bd_wrapper.xsa
TRACE::2021-04-02.19:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-04-02.19:21:59::SCWPlatform::Trying to set the existing hwdb with name bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Opened existing hwdb bd_wrapper
TRACE::2021-04-02.19:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-02.19:21:59::SCWMssOS::Checking the sw design at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWMssOS::DEBUG:  swdes dump  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss|system_0||
/home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-04-02.19:21:59::SCWMssOS::Sw design exists and opened at  /home/dn/Project/Vivado/duna_VLFReceiver_Wu_V2/Vitis/platform_new/ps7_cortexa9_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2021-04-02.19:21:59::SCWReader::No isolation master present  
