

================================================================
== Vitis HLS Report for 'matrix_mult_hw'
================================================================
* Date:           Wed Jul 16 15:25:58 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        matrix_mult_hw
* Solution:       hls (Vivado IP Flow Target)
* Product family: spartan7
* Target device:  xc7s50-csga324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.087 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      265|      265|  2.650 us|  2.650 us|  257|  257|  loop auto-rewind stp (delay=1 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ROW_LOOP_COL_LOOP  |      263|      263|         9|          1|          1|   256|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|    616|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        2|   48|   5268|   3358|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      0|     81|    -|
|Register         |        -|    -|   1935|     32|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        2|   48|   7203|   4087|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      150|  120|  65200|  32600|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        1|   40|     11|     12|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+------+------+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------+--------------------+---------+----+------+------+-----+
    |control_s_axi_U         |control_s_axi       |        2|   0|  4724|  2606|    0|
    |mul_32s_32s_32_2_1_U1   |mul_32s_32s_32_2_1  |        0|   3|    34|    47|    0|
    |mul_32s_32s_32_2_1_U2   |mul_32s_32s_32_2_1  |        0|   3|    34|    47|    0|
    |mul_32s_32s_32_2_1_U3   |mul_32s_32s_32_2_1  |        0|   3|    34|    47|    0|
    |mul_32s_32s_32_2_1_U4   |mul_32s_32s_32_2_1  |        0|   3|    34|    47|    0|
    |mul_32s_32s_32_2_1_U5   |mul_32s_32s_32_2_1  |        0|   3|    34|    47|    0|
    |mul_32s_32s_32_2_1_U6   |mul_32s_32s_32_2_1  |        0|   3|    34|    47|    0|
    |mul_32s_32s_32_2_1_U7   |mul_32s_32s_32_2_1  |        0|   3|    34|    47|    0|
    |mul_32s_32s_32_2_1_U8   |mul_32s_32s_32_2_1  |        0|   3|    34|    47|    0|
    |mul_32s_32s_32_2_1_U9   |mul_32s_32s_32_2_1  |        0|   3|    34|    47|    0|
    |mul_32s_32s_32_2_1_U10  |mul_32s_32s_32_2_1  |        0|   3|    34|    47|    0|
    |mul_32s_32s_32_2_1_U11  |mul_32s_32s_32_2_1  |        0|   3|    34|    47|    0|
    |mul_32s_32s_32_2_1_U12  |mul_32s_32s_32_2_1  |        0|   3|    34|    47|    0|
    |mul_32s_32s_32_2_1_U13  |mul_32s_32s_32_2_1  |        0|   3|    34|    47|    0|
    |mul_32s_32s_32_2_1_U14  |mul_32s_32s_32_2_1  |        0|   3|    34|    47|    0|
    |mul_32s_32s_32_2_1_U15  |mul_32s_32s_32_2_1  |        0|   3|    34|    47|    0|
    |mul_32s_32s_32_2_1_U16  |mul_32s_32s_32_2_1  |        0|   3|    34|    47|    0|
    +------------------------+--------------------+---------+----+------+------+-----+
    |Total                   |                    |        2|  48|  5268|  3358|    0|
    +------------------------+--------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln38_1_fu_865_p2   |         +|   0|  0|  15|           8|           1|
    |add_ln38_fu_775_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln55_10_fu_934_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln55_11_fu_938_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln55_12_fu_942_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln55_13_fu_952_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln55_1_fu_902_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln55_2_fu_906_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln55_3_fu_912_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln55_4_fu_916_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln55_5_fu_920_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln55_6_fu_957_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln55_7_fu_926_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln55_8_fu_930_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln55_9_fu_948_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln55_fu_898_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln57_fu_853_p2     |         +|   0|  0|  15|           8|           8|
    |j_fu_859_p2            |         +|   0|  0|  13|           5|           1|
    |sum_1_fu_961_p2        |         +|   0|  0|  32|          32|          32|
    |ap_condition_319       |       and|   0|  0|   2|           1|           1|
    |ap_condition_982       |       and|   0|  0|   2|           1|           1|
    |icmp_ln38_fu_877_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_fu_871_p2    |      icmp|   0|  0|  14|           5|           6|
    |i_fu_789_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln38_fu_781_p3  |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 616|         524|         509|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg       |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln394_phi_fu_680_p4    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i2_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten1_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j3_load               |   9|          2|    5|         10|
    |i2_fu_240                              |   9|          2|    5|         10|
    |indvar_flatten1_fu_236                 |   9|          2|    8|         16|
    |j3_fu_244                              |   9|          2|    5|         10|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  81|         18|   39|         78|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |A_0_load_reg_1165                                 |  32|   0|   32|          0|
    |A_10_load_reg_1215                                |  32|   0|   32|          0|
    |A_11_load_reg_1220                                |  32|   0|   32|          0|
    |A_12_load_reg_1225                                |  32|   0|   32|          0|
    |A_13_load_reg_1230                                |  32|   0|   32|          0|
    |A_14_load_reg_1235                                |  32|   0|   32|          0|
    |A_15_load_reg_1240                                |  32|   0|   32|          0|
    |A_1_load_reg_1170                                 |  32|   0|   32|          0|
    |A_2_load_reg_1175                                 |  32|   0|   32|          0|
    |A_3_load_reg_1180                                 |  32|   0|   32|          0|
    |A_4_load_reg_1185                                 |  32|   0|   32|          0|
    |A_5_load_reg_1190                                 |  32|   0|   32|          0|
    |A_6_load_reg_1195                                 |  32|   0|   32|          0|
    |A_7_load_reg_1200                                 |  32|   0|   32|          0|
    |A_8_load_reg_1205                                 |  32|   0|   32|          0|
    |A_9_load_reg_1210                                 |  32|   0|   32|          0|
    |B_0_load_reg_1245                                 |  32|   0|   32|          0|
    |B_10_load_reg_1295                                |  32|   0|   32|          0|
    |B_11_load_reg_1300                                |  32|   0|   32|          0|
    |B_12_load_reg_1305                                |  32|   0|   32|          0|
    |B_13_load_reg_1310                                |  32|   0|   32|          0|
    |B_14_load_reg_1315                                |  32|   0|   32|          0|
    |B_15_load_reg_1320                                |  32|   0|   32|          0|
    |B_1_load_reg_1250                                 |  32|   0|   32|          0|
    |B_2_load_reg_1255                                 |  32|   0|   32|          0|
    |B_3_load_reg_1260                                 |  32|   0|   32|          0|
    |B_4_load_reg_1265                                 |  32|   0|   32|          0|
    |B_5_load_reg_1270                                 |  32|   0|   32|          0|
    |B_6_load_reg_1275                                 |  32|   0|   32|          0|
    |B_7_load_reg_1280                                 |  32|   0|   32|          0|
    |B_8_load_reg_1285                                 |  32|   0|   32|          0|
    |B_9_load_reg_1290                                 |  32|   0|   32|          0|
    |add_ln55_12_reg_1425                              |  32|   0|   32|          0|
    |add_ln55_13_reg_1430                              |  32|   0|   32|          0|
    |add_ln55_2_reg_1405                               |  32|   0|   32|          0|
    |add_ln55_2_reg_1405_pp0_iter5_reg                 |  32|   0|   32|          0|
    |add_ln55_5_reg_1410                               |  32|   0|   32|          0|
    |add_ln55_5_reg_1410_pp0_iter5_reg                 |  32|   0|   32|          0|
    |add_ln55_7_reg_1415                               |  32|   0|   32|          0|
    |add_ln55_8_reg_1420                               |  32|   0|   32|          0|
    |add_ln57_reg_1071                                 |   8|   0|    8|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |i2_fu_240                                         |   5|   0|    5|          0|
    |icmp_ln38_reg_1161                                |   1|   0|    1|          0|
    |icmp_ln39_reg_1156                                |   1|   0|    1|          0|
    |indvar_flatten1_fu_236                            |   8|   0|    8|          0|
    |j3_fu_244                                         |   5|   0|    5|          0|
    |mul_ln55_10_reg_1380                              |  32|   0|   32|          0|
    |mul_ln55_11_reg_1385                              |  32|   0|   32|          0|
    |mul_ln55_12_reg_1390                              |  32|   0|   32|          0|
    |mul_ln55_13_reg_1395                              |  32|   0|   32|          0|
    |mul_ln55_14_reg_1400                              |  32|   0|   32|          0|
    |mul_ln55_1_reg_1335                               |  32|   0|   32|          0|
    |mul_ln55_2_reg_1340                               |  32|   0|   32|          0|
    |mul_ln55_3_reg_1345                               |  32|   0|   32|          0|
    |mul_ln55_4_reg_1350                               |  32|   0|   32|          0|
    |mul_ln55_5_reg_1355                               |  32|   0|   32|          0|
    |mul_ln55_6_reg_1360                               |  32|   0|   32|          0|
    |mul_ln55_7_reg_1365                               |  32|   0|   32|          0|
    |mul_ln55_8_reg_1370                               |  32|   0|   32|          0|
    |mul_ln55_9_reg_1375                               |  32|   0|   32|          0|
    |mul_ln55_reg_1330                                 |  32|   0|   32|          0|
    |sum_1_reg_1435                                    |  32|   0|   32|          0|
    |sum_reg_1325                                      |  32|   0|   32|          0|
    |add_ln57_reg_1071                                 |  64|  32|    8|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |1935|  32| 1879|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|         array|
|s_axi_control_AWADDR   |   in|   14|       s_axi|         control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|         array|
|s_axi_control_ARADDR   |   in|   14|       s_axi|         control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  matrix_mult_hw|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  matrix_mult_hw|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  matrix_mult_hw|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

