#include "fpga_top.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

void fpga_top::thread_WBRAM_12_2_4_d1() {
    WBRAM_12_2_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_12_2_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C)))) {
        WBRAM_12_2_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_12_2_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_12_2_5_addr_gep_fu_10034_p3() {
    WBRAM_12_2_5_addr_gep_fu_10034_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_12_2_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_12_2_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_12_2_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_12_2_5_address0.read();
    } else {
        WBRAM_12_2_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_12_2_5_address1() {
    if (ap_sig_bdd_22524.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_12_2_5_address1 = WBRAM_12_2_5_addr_gep_fu_10034_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_12_2_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_12_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_12_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_12_2_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_12_2_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_12_2_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_12_2_5_ce0.read();
    } else {
        WBRAM_12_2_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_12_2_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C)))) {
        WBRAM_12_2_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_12_2_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_12_2_5_d1() {
    WBRAM_12_2_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_12_2_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C)))) {
        WBRAM_12_2_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_12_2_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_12_2_6_addr_gep_fu_10041_p3() {
    WBRAM_12_2_6_addr_gep_fu_10041_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_12_2_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_12_2_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_12_2_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_12_2_6_address0.read();
    } else {
        WBRAM_12_2_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_12_2_6_address1() {
    if (ap_sig_bdd_22524.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_12_2_6_address1 = WBRAM_12_2_6_addr_gep_fu_10041_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_12_2_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_12_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_12_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_12_2_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_12_2_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_12_2_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_12_2_6_ce0.read();
    } else {
        WBRAM_12_2_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_12_2_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C)))) {
        WBRAM_12_2_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_12_2_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_12_2_6_d1() {
    WBRAM_12_2_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_12_2_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C)))) {
        WBRAM_12_2_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_12_2_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_12_2_7_addr_gep_fu_10048_p3() {
    WBRAM_12_2_7_addr_gep_fu_10048_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_12_2_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_12_2_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_12_2_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_12_2_7_address0.read();
    } else {
        WBRAM_12_2_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_12_2_7_address1() {
    if (ap_sig_bdd_22524.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_12_2_7_address1 = WBRAM_12_2_7_addr_gep_fu_10048_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_12_2_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_12_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_12_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_12_2_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_12_2_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_12_2_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_12_2_7_ce0.read();
    } else {
        WBRAM_12_2_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_12_2_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C)))) {
        WBRAM_12_2_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_12_2_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_12_2_7_d1() {
    WBRAM_12_2_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_12_2_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C)))) {
        WBRAM_12_2_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_12_2_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_12_2_8_address0() {
    WBRAM_12_2_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_12_2_8_address0.read();
}

void fpga_top::thread_WBRAM_12_2_8_address1() {
    WBRAM_12_2_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_12_2_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_12_2_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_12_2_8_ce0.read();
    } else {
        WBRAM_12_2_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_12_2_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_12_2_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_12_2_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_12_2_8_d1() {
    WBRAM_12_2_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_12_2_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C)))) {
        WBRAM_12_2_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_12_2_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_0_addr_gep_fu_10055_p3() {
    WBRAM_13_0_0_addr_gep_fu_10055_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_0_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_0_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_0_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_0_0_address0.read();
    } else {
        WBRAM_13_0_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_0_0_address1() {
    if (ap_sig_bdd_22526.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_13_0_0_address1 = WBRAM_13_0_0_addr_gep_fu_10055_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_13_0_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_0_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_0_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_0_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_0_0_ce0.read();
    } else {
        WBRAM_13_0_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_0_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_0_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_0_d1() {
    WBRAM_13_0_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_0_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_0_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_0_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_1_addr_gep_fu_10062_p3() {
    WBRAM_13_0_1_addr_gep_fu_10062_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_0_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_0_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_0_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_0_1_address0.read();
    } else {
        WBRAM_13_0_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_0_1_address1() {
    if (ap_sig_bdd_22526.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_13_0_1_address1 = WBRAM_13_0_1_addr_gep_fu_10062_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_13_0_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_0_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_0_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_0_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_0_1_ce0.read();
    } else {
        WBRAM_13_0_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_0_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_0_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_1_d1() {
    WBRAM_13_0_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_0_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_0_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_0_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_2_addr_gep_fu_10069_p3() {
    WBRAM_13_0_2_addr_gep_fu_10069_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_0_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_0_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_0_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_0_2_address0.read();
    } else {
        WBRAM_13_0_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_0_2_address1() {
    if (ap_sig_bdd_22526.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_13_0_2_address1 = WBRAM_13_0_2_addr_gep_fu_10069_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_13_0_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_0_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_0_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_0_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_0_2_ce0.read();
    } else {
        WBRAM_13_0_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_0_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_0_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_2_d1() {
    WBRAM_13_0_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_0_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_0_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_0_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_3_addr_gep_fu_10076_p3() {
    WBRAM_13_0_3_addr_gep_fu_10076_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_0_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_0_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_0_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_0_3_address0.read();
    } else {
        WBRAM_13_0_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_0_3_address1() {
    if (ap_sig_bdd_22526.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_13_0_3_address1 = WBRAM_13_0_3_addr_gep_fu_10076_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_13_0_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_0_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_0_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_0_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_0_3_ce0.read();
    } else {
        WBRAM_13_0_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_0_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_0_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_3_d1() {
    WBRAM_13_0_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_0_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_0_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_0_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_4_addr_gep_fu_10083_p3() {
    WBRAM_13_0_4_addr_gep_fu_10083_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_0_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_0_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_0_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_0_4_address0.read();
    } else {
        WBRAM_13_0_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_0_4_address1() {
    if (ap_sig_bdd_22526.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_13_0_4_address1 = WBRAM_13_0_4_addr_gep_fu_10083_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_13_0_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_0_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_0_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_0_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_0_4_ce0.read();
    } else {
        WBRAM_13_0_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_0_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_0_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_4_d1() {
    WBRAM_13_0_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_0_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_0_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_0_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_5_addr_gep_fu_10090_p3() {
    WBRAM_13_0_5_addr_gep_fu_10090_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_0_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_0_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_0_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_0_5_address0.read();
    } else {
        WBRAM_13_0_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_0_5_address1() {
    if (ap_sig_bdd_22526.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_13_0_5_address1 = WBRAM_13_0_5_addr_gep_fu_10090_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_13_0_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_0_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_0_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_0_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_0_5_ce0.read();
    } else {
        WBRAM_13_0_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_0_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_0_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_5_d1() {
    WBRAM_13_0_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_0_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_0_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_0_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_6_addr_gep_fu_10097_p3() {
    WBRAM_13_0_6_addr_gep_fu_10097_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_0_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_0_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_0_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_0_6_address0.read();
    } else {
        WBRAM_13_0_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_0_6_address1() {
    if (ap_sig_bdd_22526.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_13_0_6_address1 = WBRAM_13_0_6_addr_gep_fu_10097_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_13_0_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_0_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_0_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_0_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_0_6_ce0.read();
    } else {
        WBRAM_13_0_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_0_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_0_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_6_d1() {
    WBRAM_13_0_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_0_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_0_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_0_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_7_addr_gep_fu_10104_p3() {
    WBRAM_13_0_7_addr_gep_fu_10104_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_0_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_0_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_0_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_0_7_address0.read();
    } else {
        WBRAM_13_0_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_0_7_address1() {
    if (ap_sig_bdd_22526.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_13_0_7_address1 = WBRAM_13_0_7_addr_gep_fu_10104_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_13_0_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_0_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_0_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_0_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_0_7_ce0.read();
    } else {
        WBRAM_13_0_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_0_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_0_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_7_d1() {
    WBRAM_13_0_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_0_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_0_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_0_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_8_address0() {
    WBRAM_13_0_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_0_8_address0.read();
}

void fpga_top::thread_WBRAM_13_0_8_address1() {
    WBRAM_13_0_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_0_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_0_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_0_8_ce0.read();
    } else {
        WBRAM_13_0_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_13_0_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_0_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_0_8_d1() {
    WBRAM_13_0_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_0_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_0_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_0_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_0_addr_gep_fu_10111_p3() {
    WBRAM_13_1_0_addr_gep_fu_10111_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_1_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_1_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_1_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_1_0_address0.read();
    } else {
        WBRAM_13_1_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_1_0_address1() {
    if (ap_sig_bdd_22528.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_13_1_0_address1 = WBRAM_13_1_0_addr_gep_fu_10111_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_13_1_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_1_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_1_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_1_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_1_0_ce0.read();
    } else {
        WBRAM_13_1_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_1_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_1_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_0_d1() {
    WBRAM_13_1_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_1_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_1_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_1_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_1_addr_gep_fu_10118_p3() {
    WBRAM_13_1_1_addr_gep_fu_10118_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_1_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_1_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_1_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_1_1_address0.read();
    } else {
        WBRAM_13_1_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_1_1_address1() {
    if (ap_sig_bdd_22528.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_13_1_1_address1 = WBRAM_13_1_1_addr_gep_fu_10118_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_13_1_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_1_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_1_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_1_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_1_1_ce0.read();
    } else {
        WBRAM_13_1_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_1_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_1_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_1_d1() {
    WBRAM_13_1_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_1_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_1_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_1_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_2_addr_gep_fu_10125_p3() {
    WBRAM_13_1_2_addr_gep_fu_10125_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_1_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_1_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_1_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_1_2_address0.read();
    } else {
        WBRAM_13_1_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_1_2_address1() {
    if (ap_sig_bdd_22528.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_13_1_2_address1 = WBRAM_13_1_2_addr_gep_fu_10125_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_13_1_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_1_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_1_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_1_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_1_2_ce0.read();
    } else {
        WBRAM_13_1_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_1_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_1_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_2_d1() {
    WBRAM_13_1_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_1_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_1_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_1_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_3_addr_gep_fu_10132_p3() {
    WBRAM_13_1_3_addr_gep_fu_10132_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_1_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_1_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_1_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_1_3_address0.read();
    } else {
        WBRAM_13_1_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_1_3_address1() {
    if (ap_sig_bdd_22528.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_13_1_3_address1 = WBRAM_13_1_3_addr_gep_fu_10132_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_13_1_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_1_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_1_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_1_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_1_3_ce0.read();
    } else {
        WBRAM_13_1_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_1_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_1_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_3_d1() {
    WBRAM_13_1_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_1_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_1_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_1_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_4_addr_gep_fu_10139_p3() {
    WBRAM_13_1_4_addr_gep_fu_10139_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_1_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_1_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_1_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_1_4_address0.read();
    } else {
        WBRAM_13_1_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_1_4_address1() {
    if (ap_sig_bdd_22528.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_13_1_4_address1 = WBRAM_13_1_4_addr_gep_fu_10139_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_13_1_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_1_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_1_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_1_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_1_4_ce0.read();
    } else {
        WBRAM_13_1_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_1_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_1_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_4_d1() {
    WBRAM_13_1_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_1_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_1_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_1_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_5_addr_gep_fu_10146_p3() {
    WBRAM_13_1_5_addr_gep_fu_10146_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_1_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_1_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_1_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_1_5_address0.read();
    } else {
        WBRAM_13_1_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_1_5_address1() {
    if (ap_sig_bdd_22528.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_13_1_5_address1 = WBRAM_13_1_5_addr_gep_fu_10146_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_13_1_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_1_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_1_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_1_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_1_5_ce0.read();
    } else {
        WBRAM_13_1_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_1_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_1_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_5_d1() {
    WBRAM_13_1_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_1_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_1_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_1_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_6_addr_gep_fu_10153_p3() {
    WBRAM_13_1_6_addr_gep_fu_10153_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_1_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_1_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_1_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_1_6_address0.read();
    } else {
        WBRAM_13_1_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_1_6_address1() {
    if (ap_sig_bdd_22528.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_13_1_6_address1 = WBRAM_13_1_6_addr_gep_fu_10153_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_13_1_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_1_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_1_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_1_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_1_6_ce0.read();
    } else {
        WBRAM_13_1_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_1_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_1_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_6_d1() {
    WBRAM_13_1_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_1_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_1_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_1_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_7_addr_gep_fu_10160_p3() {
    WBRAM_13_1_7_addr_gep_fu_10160_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_1_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_1_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_1_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_1_7_address0.read();
    } else {
        WBRAM_13_1_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_1_7_address1() {
    if (ap_sig_bdd_22528.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_13_1_7_address1 = WBRAM_13_1_7_addr_gep_fu_10160_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_13_1_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_1_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_1_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_1_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_1_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_1_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_1_7_ce0.read();
    } else {
        WBRAM_13_1_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_1_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_1_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_7_d1() {
    WBRAM_13_1_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_1_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_1_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_1_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_8_address0() {
    WBRAM_13_1_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_1_8_address0.read();
}

void fpga_top::thread_WBRAM_13_1_8_address1() {
    WBRAM_13_1_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_1_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_1_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_1_8_ce0.read();
    } else {
        WBRAM_13_1_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_13_1_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_1_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_1_8_d1() {
    WBRAM_13_1_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_1_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_1_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_1_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_0_addr_gep_fu_10167_p3() {
    WBRAM_13_2_0_addr_gep_fu_10167_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_2_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_2_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_2_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_2_0_address0.read();
    } else {
        WBRAM_13_2_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_2_0_address1() {
    if (ap_sig_bdd_22530.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_13_2_0_address1 = WBRAM_13_2_0_addr_gep_fu_10167_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_13_2_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_2_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_2_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_2_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_2_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_2_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_2_0_ce0.read();
    } else {
        WBRAM_13_2_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_2_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_2_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_0_d1() {
    WBRAM_13_2_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_2_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_2_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_2_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_1_addr_gep_fu_10174_p3() {
    WBRAM_13_2_1_addr_gep_fu_10174_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_2_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_2_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_2_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_2_1_address0.read();
    } else {
        WBRAM_13_2_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_2_1_address1() {
    if (ap_sig_bdd_22530.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_13_2_1_address1 = WBRAM_13_2_1_addr_gep_fu_10174_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_13_2_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_2_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_2_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_2_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_2_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_2_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_2_1_ce0.read();
    } else {
        WBRAM_13_2_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_2_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_2_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_1_d1() {
    WBRAM_13_2_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_2_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_2_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_2_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_2_addr_gep_fu_10181_p3() {
    WBRAM_13_2_2_addr_gep_fu_10181_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_2_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_2_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_2_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_2_2_address0.read();
    } else {
        WBRAM_13_2_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_2_2_address1() {
    if (ap_sig_bdd_22530.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_13_2_2_address1 = WBRAM_13_2_2_addr_gep_fu_10181_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_13_2_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_2_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_2_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_2_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_2_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_2_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_2_2_ce0.read();
    } else {
        WBRAM_13_2_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_2_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_2_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_2_d1() {
    WBRAM_13_2_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_2_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_2_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_2_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_3_addr_gep_fu_10188_p3() {
    WBRAM_13_2_3_addr_gep_fu_10188_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_2_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_2_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_2_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_2_3_address0.read();
    } else {
        WBRAM_13_2_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_2_3_address1() {
    if (ap_sig_bdd_22530.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_13_2_3_address1 = WBRAM_13_2_3_addr_gep_fu_10188_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_13_2_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_2_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_2_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_2_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_2_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_2_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_2_3_ce0.read();
    } else {
        WBRAM_13_2_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_2_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_2_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_3_d1() {
    WBRAM_13_2_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_2_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_2_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_2_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_4_addr_gep_fu_10195_p3() {
    WBRAM_13_2_4_addr_gep_fu_10195_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_2_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_2_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_2_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_2_4_address0.read();
    } else {
        WBRAM_13_2_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_2_4_address1() {
    if (ap_sig_bdd_22530.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_13_2_4_address1 = WBRAM_13_2_4_addr_gep_fu_10195_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_13_2_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_2_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_2_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_2_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_2_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_2_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_2_4_ce0.read();
    } else {
        WBRAM_13_2_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_2_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_2_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_4_d1() {
    WBRAM_13_2_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_2_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_2_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_2_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_5_addr_gep_fu_10202_p3() {
    WBRAM_13_2_5_addr_gep_fu_10202_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_2_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_2_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_2_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_2_5_address0.read();
    } else {
        WBRAM_13_2_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_2_5_address1() {
    if (ap_sig_bdd_22530.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_13_2_5_address1 = WBRAM_13_2_5_addr_gep_fu_10202_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_13_2_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_2_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_2_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_2_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_2_5_ce0.read();
    } else {
        WBRAM_13_2_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_2_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_2_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_5_d1() {
    WBRAM_13_2_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_2_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_2_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_2_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_6_addr_gep_fu_10209_p3() {
    WBRAM_13_2_6_addr_gep_fu_10209_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_2_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_2_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_2_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_2_6_address0.read();
    } else {
        WBRAM_13_2_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_2_6_address1() {
    if (ap_sig_bdd_22530.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_13_2_6_address1 = WBRAM_13_2_6_addr_gep_fu_10209_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_13_2_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_2_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_2_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_2_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_2_6_ce0.read();
    } else {
        WBRAM_13_2_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_2_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_2_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_6_d1() {
    WBRAM_13_2_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_2_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_2_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_2_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_7_addr_gep_fu_10216_p3() {
    WBRAM_13_2_7_addr_gep_fu_10216_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_2_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_13_2_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_2_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_2_7_address0.read();
    } else {
        WBRAM_13_2_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_2_7_address1() {
    if (ap_sig_bdd_22530.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_13_2_7_address1 = WBRAM_13_2_7_addr_gep_fu_10216_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_13_2_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_13_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_13_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_13_2_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_13_2_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_2_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_2_7_ce0.read();
    } else {
        WBRAM_13_2_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_2_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_2_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_7_d1() {
    WBRAM_13_2_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_2_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_2_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_2_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_8_address0() {
    WBRAM_13_2_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_2_8_address0.read();
}

void fpga_top::thread_WBRAM_13_2_8_address1() {
    WBRAM_13_2_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_13_2_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_13_2_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_13_2_8_ce0.read();
    } else {
        WBRAM_13_2_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_13_2_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_13_2_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_13_2_8_d1() {
    WBRAM_13_2_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_13_2_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D)))) {
        WBRAM_13_2_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_13_2_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_0_addr_gep_fu_10223_p3() {
    WBRAM_14_0_0_addr_gep_fu_10223_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_0_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_0_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_0_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_0_0_address0.read();
    } else {
        WBRAM_14_0_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_0_0_address1() {
    if (ap_sig_bdd_22533.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_14_0_0_address1 = WBRAM_14_0_0_addr_gep_fu_10223_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_14_0_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_0_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_0_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_0_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_0_0_ce0.read();
    } else {
        WBRAM_14_0_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_0_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_0_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_0_d1() {
    WBRAM_14_0_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_0_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_0_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_0_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_1_addr_gep_fu_10230_p3() {
    WBRAM_14_0_1_addr_gep_fu_10230_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_0_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_0_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_0_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_0_1_address0.read();
    } else {
        WBRAM_14_0_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_0_1_address1() {
    if (ap_sig_bdd_22533.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_14_0_1_address1 = WBRAM_14_0_1_addr_gep_fu_10230_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_14_0_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_0_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_0_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_0_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_0_1_ce0.read();
    } else {
        WBRAM_14_0_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_0_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_0_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_1_d1() {
    WBRAM_14_0_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_0_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_0_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_0_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_2_addr_gep_fu_10237_p3() {
    WBRAM_14_0_2_addr_gep_fu_10237_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_0_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_0_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_0_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_0_2_address0.read();
    } else {
        WBRAM_14_0_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_0_2_address1() {
    if (ap_sig_bdd_22533.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_14_0_2_address1 = WBRAM_14_0_2_addr_gep_fu_10237_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_14_0_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_0_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_0_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_0_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_0_2_ce0.read();
    } else {
        WBRAM_14_0_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_0_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_0_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_2_d1() {
    WBRAM_14_0_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_0_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_0_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_0_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_3_addr_gep_fu_10244_p3() {
    WBRAM_14_0_3_addr_gep_fu_10244_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_0_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_0_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_0_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_0_3_address0.read();
    } else {
        WBRAM_14_0_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_0_3_address1() {
    if (ap_sig_bdd_22533.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_14_0_3_address1 = WBRAM_14_0_3_addr_gep_fu_10244_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_14_0_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_0_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_0_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_0_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_0_3_ce0.read();
    } else {
        WBRAM_14_0_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_0_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_0_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_3_d1() {
    WBRAM_14_0_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_0_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_0_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_0_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_4_addr_gep_fu_10251_p3() {
    WBRAM_14_0_4_addr_gep_fu_10251_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_0_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_0_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_0_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_0_4_address0.read();
    } else {
        WBRAM_14_0_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_0_4_address1() {
    if (ap_sig_bdd_22533.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_14_0_4_address1 = WBRAM_14_0_4_addr_gep_fu_10251_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_14_0_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_0_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_0_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_0_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_0_4_ce0.read();
    } else {
        WBRAM_14_0_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_0_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_0_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_4_d1() {
    WBRAM_14_0_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_0_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_0_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_0_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_5_addr_gep_fu_10258_p3() {
    WBRAM_14_0_5_addr_gep_fu_10258_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_0_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_0_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_0_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_0_5_address0.read();
    } else {
        WBRAM_14_0_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_0_5_address1() {
    if (ap_sig_bdd_22533.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_14_0_5_address1 = WBRAM_14_0_5_addr_gep_fu_10258_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_14_0_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_0_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_0_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_0_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_0_5_ce0.read();
    } else {
        WBRAM_14_0_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_0_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_0_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_5_d1() {
    WBRAM_14_0_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_0_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_0_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_0_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_6_addr_gep_fu_10265_p3() {
    WBRAM_14_0_6_addr_gep_fu_10265_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_0_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_0_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_0_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_0_6_address0.read();
    } else {
        WBRAM_14_0_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_0_6_address1() {
    if (ap_sig_bdd_22533.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_14_0_6_address1 = WBRAM_14_0_6_addr_gep_fu_10265_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_14_0_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_0_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_0_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_0_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_0_6_ce0.read();
    } else {
        WBRAM_14_0_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_0_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_0_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_6_d1() {
    WBRAM_14_0_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_0_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_0_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_0_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_7_addr_gep_fu_10272_p3() {
    WBRAM_14_0_7_addr_gep_fu_10272_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_0_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_0_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_0_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_0_7_address0.read();
    } else {
        WBRAM_14_0_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_0_7_address1() {
    if (ap_sig_bdd_22533.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_14_0_7_address1 = WBRAM_14_0_7_addr_gep_fu_10272_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_14_0_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_0_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_0_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_0_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_0_7_ce0.read();
    } else {
        WBRAM_14_0_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_0_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_0_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_7_d1() {
    WBRAM_14_0_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_0_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_0_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_0_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_8_address0() {
    WBRAM_14_0_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_0_8_address0.read();
}

void fpga_top::thread_WBRAM_14_0_8_address1() {
    WBRAM_14_0_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_0_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_0_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_0_8_ce0.read();
    } else {
        WBRAM_14_0_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_14_0_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_0_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_0_8_d1() {
    WBRAM_14_0_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_0_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_0_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_0_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_0_addr_gep_fu_10279_p3() {
    WBRAM_14_1_0_addr_gep_fu_10279_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_1_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_1_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_1_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_1_0_address0.read();
    } else {
        WBRAM_14_1_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_1_0_address1() {
    if (ap_sig_bdd_22535.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_14_1_0_address1 = WBRAM_14_1_0_addr_gep_fu_10279_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_14_1_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_1_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_1_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_1_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_1_0_ce0.read();
    } else {
        WBRAM_14_1_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0)))) {
        WBRAM_14_1_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_1_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_0_d1() {
    WBRAM_14_1_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_1_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0)))) {
        WBRAM_14_1_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_1_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_1_addr_gep_fu_10286_p3() {
    WBRAM_14_1_1_addr_gep_fu_10286_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_1_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_1_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_1_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_1_1_address0.read();
    } else {
        WBRAM_14_1_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_1_1_address1() {
    if (ap_sig_bdd_22535.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_14_1_1_address1 = WBRAM_14_1_1_addr_gep_fu_10286_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_14_1_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_1_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_1_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_1_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_1_1_ce0.read();
    } else {
        WBRAM_14_1_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1)))) {
        WBRAM_14_1_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_1_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_1_d1() {
    WBRAM_14_1_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_1_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1)))) {
        WBRAM_14_1_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_1_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_2_addr_gep_fu_10293_p3() {
    WBRAM_14_1_2_addr_gep_fu_10293_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_1_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_1_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_1_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_1_2_address0.read();
    } else {
        WBRAM_14_1_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_1_2_address1() {
    if (ap_sig_bdd_22535.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_14_1_2_address1 = WBRAM_14_1_2_addr_gep_fu_10293_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_14_1_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_1_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_1_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_1_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_1_2_ce0.read();
    } else {
        WBRAM_14_1_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2)))) {
        WBRAM_14_1_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_1_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_2_d1() {
    WBRAM_14_1_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_1_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2)))) {
        WBRAM_14_1_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_1_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_3_addr_gep_fu_10300_p3() {
    WBRAM_14_1_3_addr_gep_fu_10300_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_1_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_1_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_1_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_1_3_address0.read();
    } else {
        WBRAM_14_1_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_1_3_address1() {
    if (ap_sig_bdd_22535.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_14_1_3_address1 = WBRAM_14_1_3_addr_gep_fu_10300_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_14_1_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_1_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_1_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_1_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_1_3_ce0.read();
    } else {
        WBRAM_14_1_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3)))) {
        WBRAM_14_1_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_1_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_3_d1() {
    WBRAM_14_1_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_1_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3)))) {
        WBRAM_14_1_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_1_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_4_addr_gep_fu_10307_p3() {
    WBRAM_14_1_4_addr_gep_fu_10307_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_1_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_1_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_1_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_1_4_address0.read();
    } else {
        WBRAM_14_1_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_1_4_address1() {
    if (ap_sig_bdd_22535.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_14_1_4_address1 = WBRAM_14_1_4_addr_gep_fu_10307_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_14_1_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_1_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_1_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_1_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_1_4_ce0.read();
    } else {
        WBRAM_14_1_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4)))) {
        WBRAM_14_1_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_1_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_4_d1() {
    WBRAM_14_1_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_1_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4)))) {
        WBRAM_14_1_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_1_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_5_addr_gep_fu_10314_p3() {
    WBRAM_14_1_5_addr_gep_fu_10314_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_1_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_1_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_1_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_1_5_address0.read();
    } else {
        WBRAM_14_1_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_1_5_address1() {
    if (ap_sig_bdd_22535.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_14_1_5_address1 = WBRAM_14_1_5_addr_gep_fu_10314_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_14_1_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_1_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_1_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_1_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_1_5_ce0.read();
    } else {
        WBRAM_14_1_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5)))) {
        WBRAM_14_1_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_1_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_5_d1() {
    WBRAM_14_1_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_1_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5)))) {
        WBRAM_14_1_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_1_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_6_addr_gep_fu_10321_p3() {
    WBRAM_14_1_6_addr_gep_fu_10321_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_1_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_1_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_1_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_1_6_address0.read();
    } else {
        WBRAM_14_1_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_1_6_address1() {
    if (ap_sig_bdd_22535.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_14_1_6_address1 = WBRAM_14_1_6_addr_gep_fu_10321_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_14_1_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_1_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_1_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_1_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_1_6_ce0.read();
    } else {
        WBRAM_14_1_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6)))) {
        WBRAM_14_1_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_1_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_6_d1() {
    WBRAM_14_1_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_1_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6)))) {
        WBRAM_14_1_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_1_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_7_addr_gep_fu_10328_p3() {
    WBRAM_14_1_7_addr_gep_fu_10328_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_1_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_1_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_1_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_1_7_address0.read();
    } else {
        WBRAM_14_1_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_1_7_address1() {
    if (ap_sig_bdd_22535.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_14_1_7_address1 = WBRAM_14_1_7_addr_gep_fu_10328_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_14_1_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_1_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_1_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_1_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_1_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_1_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_1_7_ce0.read();
    } else {
        WBRAM_14_1_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_14_1_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_1_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_7_d1() {
    WBRAM_14_1_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_1_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0)))) {
        WBRAM_14_1_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_1_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_8_address0() {
    WBRAM_14_1_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_1_8_address0.read();
}

void fpga_top::thread_WBRAM_14_1_8_address1() {
    WBRAM_14_1_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_1_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_1_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_1_8_ce0.read();
    } else {
        WBRAM_14_1_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_14_1_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_1_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_1_8_d1() {
    WBRAM_14_1_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_1_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_14_1_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_1_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_0_addr_gep_fu_10335_p3() {
    WBRAM_14_2_0_addr_gep_fu_10335_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_2_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_2_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_2_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_2_0_address0.read();
    } else {
        WBRAM_14_2_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_2_0_address1() {
    if (ap_sig_bdd_22538.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_14_2_0_address1 = WBRAM_14_2_0_addr_gep_fu_10335_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_14_2_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_2_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_2_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_2_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_2_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_2_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_2_0_ce0.read();
    } else {
        WBRAM_14_2_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_2_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_2_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_0_d1() {
    WBRAM_14_2_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_2_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_2_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_2_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_1_addr_gep_fu_10342_p3() {
    WBRAM_14_2_1_addr_gep_fu_10342_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_2_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_2_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_2_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_2_1_address0.read();
    } else {
        WBRAM_14_2_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_2_1_address1() {
    if (ap_sig_bdd_22538.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_14_2_1_address1 = WBRAM_14_2_1_addr_gep_fu_10342_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_14_2_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_2_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_2_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_2_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_2_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_2_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_2_1_ce0.read();
    } else {
        WBRAM_14_2_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_2_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_2_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_1_d1() {
    WBRAM_14_2_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_2_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_2_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_2_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_2_addr_gep_fu_10349_p3() {
    WBRAM_14_2_2_addr_gep_fu_10349_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_2_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_2_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_2_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_2_2_address0.read();
    } else {
        WBRAM_14_2_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_2_2_address1() {
    if (ap_sig_bdd_22538.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_14_2_2_address1 = WBRAM_14_2_2_addr_gep_fu_10349_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_14_2_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_2_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_2_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_2_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_2_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_2_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_2_2_ce0.read();
    } else {
        WBRAM_14_2_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_2_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_2_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_2_d1() {
    WBRAM_14_2_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_2_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_2_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_2_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_3_addr_gep_fu_10356_p3() {
    WBRAM_14_2_3_addr_gep_fu_10356_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_2_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_2_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_2_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_2_3_address0.read();
    } else {
        WBRAM_14_2_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_2_3_address1() {
    if (ap_sig_bdd_22538.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_14_2_3_address1 = WBRAM_14_2_3_addr_gep_fu_10356_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_14_2_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_2_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_2_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_2_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_2_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_2_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_2_3_ce0.read();
    } else {
        WBRAM_14_2_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_2_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_2_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_3_d1() {
    WBRAM_14_2_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_2_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_2_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_2_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_4_addr_gep_fu_10363_p3() {
    WBRAM_14_2_4_addr_gep_fu_10363_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_2_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_2_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_2_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_2_4_address0.read();
    } else {
        WBRAM_14_2_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_2_4_address1() {
    if (ap_sig_bdd_22538.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_14_2_4_address1 = WBRAM_14_2_4_addr_gep_fu_10363_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_14_2_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_2_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_2_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_2_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_2_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_2_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_2_4_ce0.read();
    } else {
        WBRAM_14_2_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_2_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_2_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_4_d1() {
    WBRAM_14_2_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_2_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_2_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_2_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_5_addr_gep_fu_10370_p3() {
    WBRAM_14_2_5_addr_gep_fu_10370_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_2_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_2_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_2_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_2_5_address0.read();
    } else {
        WBRAM_14_2_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_2_5_address1() {
    if (ap_sig_bdd_22538.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_14_2_5_address1 = WBRAM_14_2_5_addr_gep_fu_10370_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_14_2_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_2_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_2_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_2_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_2_5_ce0.read();
    } else {
        WBRAM_14_2_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_2_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_2_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_5_d1() {
    WBRAM_14_2_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_2_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_2_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_2_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_6_addr_gep_fu_10377_p3() {
    WBRAM_14_2_6_addr_gep_fu_10377_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_2_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_2_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_2_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_2_6_address0.read();
    } else {
        WBRAM_14_2_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_2_6_address1() {
    if (ap_sig_bdd_22538.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_14_2_6_address1 = WBRAM_14_2_6_addr_gep_fu_10377_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_14_2_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_2_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_2_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_2_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_2_6_ce0.read();
    } else {
        WBRAM_14_2_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_2_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_2_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_6_d1() {
    WBRAM_14_2_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_2_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_2_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_2_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_7_addr_gep_fu_10384_p3() {
    WBRAM_14_2_7_addr_gep_fu_10384_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_2_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_14_2_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_2_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_2_7_address0.read();
    } else {
        WBRAM_14_2_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_2_7_address1() {
    if (ap_sig_bdd_22538.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_14_2_7_address1 = WBRAM_14_2_7_addr_gep_fu_10384_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_14_2_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_14_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_14_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_14_2_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_14_2_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_2_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_2_7_ce0.read();
    } else {
        WBRAM_14_2_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_2_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_2_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_7_d1() {
    WBRAM_14_2_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_2_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_2_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_2_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_8_address0() {
    WBRAM_14_2_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_2_8_address0.read();
}

void fpga_top::thread_WBRAM_14_2_8_address1() {
    WBRAM_14_2_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_14_2_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_14_2_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_14_2_8_ce0.read();
    } else {
        WBRAM_14_2_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_14_2_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_14_2_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_14_2_8_d1() {
    WBRAM_14_2_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_14_2_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read())))) {
        WBRAM_14_2_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_14_2_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_0_addr_gep_fu_10391_p3() {
    WBRAM_15_0_0_addr_gep_fu_10391_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_0_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_0_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_0_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_0_0_address0.read();
    } else {
        WBRAM_15_0_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_0_0_address1() {
    if (ap_sig_bdd_22554.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_15_0_0_address1 = WBRAM_15_0_0_addr_gep_fu_10391_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_15_0_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_0_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_0_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_0_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_0_0_ce0.read();
    } else {
        WBRAM_15_0_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_0_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_0_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_0_d1() {
    WBRAM_15_0_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_0_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_0_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_0_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_1_addr_gep_fu_10398_p3() {
    WBRAM_15_0_1_addr_gep_fu_10398_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_0_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_0_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_0_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_0_1_address0.read();
    } else {
        WBRAM_15_0_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_0_1_address1() {
    if (ap_sig_bdd_22554.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_15_0_1_address1 = WBRAM_15_0_1_addr_gep_fu_10398_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_15_0_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_0_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_0_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_0_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_0_1_ce0.read();
    } else {
        WBRAM_15_0_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_0_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_0_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_1_d1() {
    WBRAM_15_0_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_0_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_0_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_0_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_2_addr_gep_fu_10405_p3() {
    WBRAM_15_0_2_addr_gep_fu_10405_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_0_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_0_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_0_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_0_2_address0.read();
    } else {
        WBRAM_15_0_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_0_2_address1() {
    if (ap_sig_bdd_22554.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_15_0_2_address1 = WBRAM_15_0_2_addr_gep_fu_10405_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_15_0_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_0_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_0_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_0_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_0_2_ce0.read();
    } else {
        WBRAM_15_0_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_0_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_0_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_2_d1() {
    WBRAM_15_0_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_0_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_0_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_0_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_3_addr_gep_fu_10412_p3() {
    WBRAM_15_0_3_addr_gep_fu_10412_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_0_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_0_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_0_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_0_3_address0.read();
    } else {
        WBRAM_15_0_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_0_3_address1() {
    if (ap_sig_bdd_22554.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_15_0_3_address1 = WBRAM_15_0_3_addr_gep_fu_10412_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_15_0_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_0_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_0_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_0_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_0_3_ce0.read();
    } else {
        WBRAM_15_0_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_0_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_0_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_3_d1() {
    WBRAM_15_0_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_0_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_0_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_0_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_4_addr_gep_fu_10419_p3() {
    WBRAM_15_0_4_addr_gep_fu_10419_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_0_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_0_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_0_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_0_4_address0.read();
    } else {
        WBRAM_15_0_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_0_4_address1() {
    if (ap_sig_bdd_22554.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_15_0_4_address1 = WBRAM_15_0_4_addr_gep_fu_10419_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_15_0_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_0_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_0_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_0_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_0_4_ce0.read();
    } else {
        WBRAM_15_0_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_0_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_0_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_4_d1() {
    WBRAM_15_0_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_0_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_0_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_0_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_5_addr_gep_fu_10426_p3() {
    WBRAM_15_0_5_addr_gep_fu_10426_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_0_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_0_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_0_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_0_5_address0.read();
    } else {
        WBRAM_15_0_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_0_5_address1() {
    if (ap_sig_bdd_22554.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_15_0_5_address1 = WBRAM_15_0_5_addr_gep_fu_10426_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_15_0_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_0_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_0_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_0_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_0_5_ce0.read();
    } else {
        WBRAM_15_0_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_0_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_0_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_5_d1() {
    WBRAM_15_0_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_0_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_0_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_0_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_6_addr_gep_fu_10433_p3() {
    WBRAM_15_0_6_addr_gep_fu_10433_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_0_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_0_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_0_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_0_6_address0.read();
    } else {
        WBRAM_15_0_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_0_6_address1() {
    if (ap_sig_bdd_22554.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_15_0_6_address1 = WBRAM_15_0_6_addr_gep_fu_10433_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_15_0_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_0_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_0_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_0_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_0_6_ce0.read();
    } else {
        WBRAM_15_0_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_0_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_0_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_6_d1() {
    WBRAM_15_0_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_0_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_0_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_0_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_7_addr_gep_fu_10440_p3() {
    WBRAM_15_0_7_addr_gep_fu_10440_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_0_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_0_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_0_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_0_7_address0.read();
    } else {
        WBRAM_15_0_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_0_7_address1() {
    if (ap_sig_bdd_22554.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_15_0_7_address1 = WBRAM_15_0_7_addr_gep_fu_10440_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_15_0_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_0_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_0_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_0_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_0_7_ce0.read();
    } else {
        WBRAM_15_0_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_0_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_0_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_7_d1() {
    WBRAM_15_0_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_0_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_0_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_0_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_8_address0() {
    WBRAM_15_0_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_0_8_address0.read();
}

void fpga_top::thread_WBRAM_15_0_8_address1() {
    WBRAM_15_0_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_0_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_0_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_0_8_ce0.read();
    } else {
        WBRAM_15_0_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_15_0_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_0_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_0_8_d1() {
    WBRAM_15_0_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_0_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_0_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_0_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_0_addr_gep_fu_10447_p3() {
    WBRAM_15_1_0_addr_gep_fu_10447_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_1_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_1_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_1_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_1_0_address0.read();
    } else {
        WBRAM_15_1_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_1_0_address1() {
    if (ap_sig_bdd_22570.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_15_1_0_address1 = WBRAM_15_1_0_addr_gep_fu_10447_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_15_1_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_1_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_1_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_1_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_1_0_ce0.read();
    } else {
        WBRAM_15_1_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_1_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_1_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_0_d1() {
    WBRAM_15_1_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_1_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_1_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_1_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_1_addr_gep_fu_10454_p3() {
    WBRAM_15_1_1_addr_gep_fu_10454_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_1_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_1_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_1_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_1_1_address0.read();
    } else {
        WBRAM_15_1_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_1_1_address1() {
    if (ap_sig_bdd_22570.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_15_1_1_address1 = WBRAM_15_1_1_addr_gep_fu_10454_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_15_1_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_1_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_1_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_1_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_1_1_ce0.read();
    } else {
        WBRAM_15_1_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_1_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_1_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_1_d1() {
    WBRAM_15_1_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_1_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_1_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_1_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_2_addr_gep_fu_10461_p3() {
    WBRAM_15_1_2_addr_gep_fu_10461_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_1_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_1_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_1_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_1_2_address0.read();
    } else {
        WBRAM_15_1_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_1_2_address1() {
    if (ap_sig_bdd_22570.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_15_1_2_address1 = WBRAM_15_1_2_addr_gep_fu_10461_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_15_1_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_1_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_1_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_1_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_1_2_ce0.read();
    } else {
        WBRAM_15_1_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_1_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_1_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_2_d1() {
    WBRAM_15_1_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_1_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_1_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_1_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_3_addr_gep_fu_10468_p3() {
    WBRAM_15_1_3_addr_gep_fu_10468_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_1_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_1_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_1_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_1_3_address0.read();
    } else {
        WBRAM_15_1_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_1_3_address1() {
    if (ap_sig_bdd_22570.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_15_1_3_address1 = WBRAM_15_1_3_addr_gep_fu_10468_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_15_1_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_1_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_1_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_1_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_1_3_ce0.read();
    } else {
        WBRAM_15_1_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_1_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_1_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_3_d1() {
    WBRAM_15_1_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_1_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_1_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_1_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_4_addr_gep_fu_10475_p3() {
    WBRAM_15_1_4_addr_gep_fu_10475_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_1_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_1_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_1_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_1_4_address0.read();
    } else {
        WBRAM_15_1_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_1_4_address1() {
    if (ap_sig_bdd_22570.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_15_1_4_address1 = WBRAM_15_1_4_addr_gep_fu_10475_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_15_1_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_1_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_1_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_1_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_1_4_ce0.read();
    } else {
        WBRAM_15_1_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_1_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_1_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_4_d1() {
    WBRAM_15_1_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_1_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_1_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_1_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_5_addr_gep_fu_10482_p3() {
    WBRAM_15_1_5_addr_gep_fu_10482_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_1_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_1_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_1_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_1_5_address0.read();
    } else {
        WBRAM_15_1_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_1_5_address1() {
    if (ap_sig_bdd_22570.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_15_1_5_address1 = WBRAM_15_1_5_addr_gep_fu_10482_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_15_1_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_1_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_1_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_1_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_1_5_ce0.read();
    } else {
        WBRAM_15_1_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_1_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_1_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_5_d1() {
    WBRAM_15_1_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_1_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_1_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_1_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_6_addr_gep_fu_10489_p3() {
    WBRAM_15_1_6_addr_gep_fu_10489_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_1_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_1_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_1_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_1_6_address0.read();
    } else {
        WBRAM_15_1_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_1_6_address1() {
    if (ap_sig_bdd_22570.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_15_1_6_address1 = WBRAM_15_1_6_addr_gep_fu_10489_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_15_1_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_1_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_1_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_1_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_1_6_ce0.read();
    } else {
        WBRAM_15_1_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_1_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_1_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_6_d1() {
    WBRAM_15_1_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_1_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_1_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_1_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_7_addr_gep_fu_10496_p3() {
    WBRAM_15_1_7_addr_gep_fu_10496_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_1_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_1_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_1_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_1_7_address0.read();
    } else {
        WBRAM_15_1_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_1_7_address1() {
    if (ap_sig_bdd_22570.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_15_1_7_address1 = WBRAM_15_1_7_addr_gep_fu_10496_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_15_1_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_1_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_1_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_1_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_1_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_1_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_1_7_ce0.read();
    } else {
        WBRAM_15_1_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_1_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_1_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_7_d1() {
    WBRAM_15_1_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_1_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_1_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_1_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_8_address0() {
    WBRAM_15_1_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_1_8_address0.read();
}

void fpga_top::thread_WBRAM_15_1_8_address1() {
    WBRAM_15_1_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_1_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_1_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_1_8_ce0.read();
    } else {
        WBRAM_15_1_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_15_1_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_1_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_1_8_d1() {
    WBRAM_15_1_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_1_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_1_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_1_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_0_addr_gep_fu_10503_p3() {
    WBRAM_15_2_0_addr_gep_fu_10503_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_2_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_2_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_2_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_2_0_address0.read();
    } else {
        WBRAM_15_2_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_2_0_address1() {
    if (ap_sig_bdd_22586.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_15_2_0_address1 = WBRAM_15_2_0_addr_gep_fu_10503_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_15_2_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_2_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_2_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_2_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_2_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_2_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_2_0_ce0.read();
    } else {
        WBRAM_15_2_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_2_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_2_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_0_d1() {
    WBRAM_15_2_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_2_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_2_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_2_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_1_addr_gep_fu_10510_p3() {
    WBRAM_15_2_1_addr_gep_fu_10510_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_2_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_2_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_2_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_2_1_address0.read();
    } else {
        WBRAM_15_2_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_2_1_address1() {
    if (ap_sig_bdd_22586.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_15_2_1_address1 = WBRAM_15_2_1_addr_gep_fu_10510_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_15_2_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_2_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_2_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_2_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_2_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_2_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_2_1_ce0.read();
    } else {
        WBRAM_15_2_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_2_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_2_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_1_d1() {
    WBRAM_15_2_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_2_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_2_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_2_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_2_addr_gep_fu_10517_p3() {
    WBRAM_15_2_2_addr_gep_fu_10517_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_2_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_2_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_2_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_2_2_address0.read();
    } else {
        WBRAM_15_2_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_2_2_address1() {
    if (ap_sig_bdd_22586.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_15_2_2_address1 = WBRAM_15_2_2_addr_gep_fu_10517_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_15_2_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_2_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_2_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_2_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_2_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_2_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_2_2_ce0.read();
    } else {
        WBRAM_15_2_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_2_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_2_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_2_d1() {
    WBRAM_15_2_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_2_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_2_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_2_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_3_addr_gep_fu_10524_p3() {
    WBRAM_15_2_3_addr_gep_fu_10524_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_2_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_2_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_2_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_2_3_address0.read();
    } else {
        WBRAM_15_2_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_2_3_address1() {
    if (ap_sig_bdd_22586.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_15_2_3_address1 = WBRAM_15_2_3_addr_gep_fu_10524_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_15_2_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_2_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_2_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_2_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_2_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_2_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_2_3_ce0.read();
    } else {
        WBRAM_15_2_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_2_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_2_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_3_d1() {
    WBRAM_15_2_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_2_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_2_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_2_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_4_addr_gep_fu_10531_p3() {
    WBRAM_15_2_4_addr_gep_fu_10531_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_2_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_2_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_2_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_2_4_address0.read();
    } else {
        WBRAM_15_2_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_2_4_address1() {
    if (ap_sig_bdd_22586.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_15_2_4_address1 = WBRAM_15_2_4_addr_gep_fu_10531_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_15_2_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_2_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_2_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_2_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_2_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_2_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_2_4_ce0.read();
    } else {
        WBRAM_15_2_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_2_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_2_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_4_d1() {
    WBRAM_15_2_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_2_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_2_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_2_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_5_addr_gep_fu_10538_p3() {
    WBRAM_15_2_5_addr_gep_fu_10538_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_2_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_2_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_2_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_2_5_address0.read();
    } else {
        WBRAM_15_2_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_2_5_address1() {
    if (ap_sig_bdd_22586.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_15_2_5_address1 = WBRAM_15_2_5_addr_gep_fu_10538_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_15_2_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_2_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_2_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_2_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_2_5_ce0.read();
    } else {
        WBRAM_15_2_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_2_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_2_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_5_d1() {
    WBRAM_15_2_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_2_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_2_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_2_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_6_addr_gep_fu_10545_p3() {
    WBRAM_15_2_6_addr_gep_fu_10545_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_2_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_2_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_2_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_2_6_address0.read();
    } else {
        WBRAM_15_2_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_2_6_address1() {
    if (ap_sig_bdd_22586.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_15_2_6_address1 = WBRAM_15_2_6_addr_gep_fu_10545_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_15_2_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_2_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_2_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_2_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_2_6_ce0.read();
    } else {
        WBRAM_15_2_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_2_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_2_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_6_d1() {
    WBRAM_15_2_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_2_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_2_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_2_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_7_addr_gep_fu_10552_p3() {
    WBRAM_15_2_7_addr_gep_fu_10552_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_2_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_15_2_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_2_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_2_7_address0.read();
    } else {
        WBRAM_15_2_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_2_7_address1() {
    if (ap_sig_bdd_22586.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_15_2_7_address1 = WBRAM_15_2_7_addr_gep_fu_10552_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_15_2_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_15_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_15_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_15_2_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_15_2_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_2_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_2_7_ce0.read();
    } else {
        WBRAM_15_2_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_2_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_2_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_7_d1() {
    WBRAM_15_2_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_2_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_2_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_2_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_8_address0() {
    WBRAM_15_2_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_2_8_address0.read();
}

void fpga_top::thread_WBRAM_15_2_8_address1() {
    WBRAM_15_2_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_15_2_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_15_2_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_15_2_8_ce0.read();
    } else {
        WBRAM_15_2_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_15_2_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_15_2_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_15_2_8_d1() {
    WBRAM_15_2_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_15_2_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_E) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_D) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_C) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_B) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_A) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_9) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_8) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_0)))) {
        WBRAM_15_2_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_15_2_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_0_addr_gep_fu_8039_p3() {
    WBRAM_1_0_0_addr_gep_fu_8039_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_0_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_0_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_0_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_0_0_address0.read();
    } else {
        WBRAM_1_0_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_0_0_address1() {
    if (ap_sig_bdd_22588.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_1_0_0_address1 = WBRAM_1_0_0_addr_gep_fu_8039_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_1_0_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_0_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_0_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_0_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_0_0_ce0.read();
    } else {
        WBRAM_1_0_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_0_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_0_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_0_d1() {
    WBRAM_1_0_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_0_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_0_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_0_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_1_addr_gep_fu_8046_p3() {
    WBRAM_1_0_1_addr_gep_fu_8046_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_0_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_0_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_0_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_0_1_address0.read();
    } else {
        WBRAM_1_0_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_0_1_address1() {
    if (ap_sig_bdd_22588.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_1_0_1_address1 = WBRAM_1_0_1_addr_gep_fu_8046_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_1_0_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_0_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_0_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_0_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_0_1_ce0.read();
    } else {
        WBRAM_1_0_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_0_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_0_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_1_d1() {
    WBRAM_1_0_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_0_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_0_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_0_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_2_addr_gep_fu_8053_p3() {
    WBRAM_1_0_2_addr_gep_fu_8053_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_0_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_0_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_0_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_0_2_address0.read();
    } else {
        WBRAM_1_0_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_0_2_address1() {
    if (ap_sig_bdd_22588.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_1_0_2_address1 = WBRAM_1_0_2_addr_gep_fu_8053_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_1_0_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_0_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_0_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_0_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_0_2_ce0.read();
    } else {
        WBRAM_1_0_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_0_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_0_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_2_d1() {
    WBRAM_1_0_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_0_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_0_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_0_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_3_addr_gep_fu_8060_p3() {
    WBRAM_1_0_3_addr_gep_fu_8060_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_0_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_0_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_0_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_0_3_address0.read();
    } else {
        WBRAM_1_0_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_0_3_address1() {
    if (ap_sig_bdd_22588.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_1_0_3_address1 = WBRAM_1_0_3_addr_gep_fu_8060_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_1_0_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_0_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_0_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_0_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_0_3_ce0.read();
    } else {
        WBRAM_1_0_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_0_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_0_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_3_d1() {
    WBRAM_1_0_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_0_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_0_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_0_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_4_addr_gep_fu_8067_p3() {
    WBRAM_1_0_4_addr_gep_fu_8067_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_0_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_0_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_0_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_0_4_address0.read();
    } else {
        WBRAM_1_0_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_0_4_address1() {
    if (ap_sig_bdd_22588.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_1_0_4_address1 = WBRAM_1_0_4_addr_gep_fu_8067_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_1_0_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_0_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_0_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_0_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_0_4_ce0.read();
    } else {
        WBRAM_1_0_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_0_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_0_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_4_d1() {
    WBRAM_1_0_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_0_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_0_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_0_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_5_addr_gep_fu_8074_p3() {
    WBRAM_1_0_5_addr_gep_fu_8074_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_0_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_0_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_0_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_0_5_address0.read();
    } else {
        WBRAM_1_0_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_0_5_address1() {
    if (ap_sig_bdd_22588.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_1_0_5_address1 = WBRAM_1_0_5_addr_gep_fu_8074_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_1_0_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_0_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_0_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_0_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_0_5_ce0.read();
    } else {
        WBRAM_1_0_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_0_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_0_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_5_d1() {
    WBRAM_1_0_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_0_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_0_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_0_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_6_addr_gep_fu_8081_p3() {
    WBRAM_1_0_6_addr_gep_fu_8081_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_0_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_0_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_0_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_0_6_address0.read();
    } else {
        WBRAM_1_0_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_0_6_address1() {
    if (ap_sig_bdd_22588.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_1_0_6_address1 = WBRAM_1_0_6_addr_gep_fu_8081_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_1_0_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_0_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_0_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_0_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_0_6_ce0.read();
    } else {
        WBRAM_1_0_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_0_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_0_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_6_d1() {
    WBRAM_1_0_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_0_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_0_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_0_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_7_addr_gep_fu_8088_p3() {
    WBRAM_1_0_7_addr_gep_fu_8088_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_0_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_0_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_0_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_0_7_address0.read();
    } else {
        WBRAM_1_0_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_0_7_address1() {
    if (ap_sig_bdd_22588.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_1_0_7_address1 = WBRAM_1_0_7_addr_gep_fu_8088_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_1_0_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_0_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_0_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_0_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_0_7_ce0.read();
    } else {
        WBRAM_1_0_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_0_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_0_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_7_d1() {
    WBRAM_1_0_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_0_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_0_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_0_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_8_address0() {
    WBRAM_1_0_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_0_8_address0.read();
}

void fpga_top::thread_WBRAM_1_0_8_address1() {
    WBRAM_1_0_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_0_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_0_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_0_8_ce0.read();
    } else {
        WBRAM_1_0_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_1_0_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_0_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_0_8_d1() {
    WBRAM_1_0_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_0_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_0_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_0_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_0_addr_gep_fu_8095_p3() {
    WBRAM_1_1_0_addr_gep_fu_8095_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_1_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_1_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_1_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_1_0_address0.read();
    } else {
        WBRAM_1_1_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_1_0_address1() {
    if (ap_sig_bdd_22590.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_1_1_0_address1 = WBRAM_1_1_0_addr_gep_fu_8095_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_1_1_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_1_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_1_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_1_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_1_0_ce0.read();
    } else {
        WBRAM_1_1_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_1_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_1_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_0_d1() {
    WBRAM_1_1_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_1_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_1_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_1_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_1_addr_gep_fu_8102_p3() {
    WBRAM_1_1_1_addr_gep_fu_8102_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_1_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_1_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_1_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_1_1_address0.read();
    } else {
        WBRAM_1_1_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_1_1_address1() {
    if (ap_sig_bdd_22590.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_1_1_1_address1 = WBRAM_1_1_1_addr_gep_fu_8102_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_1_1_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_1_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_1_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_1_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_1_1_ce0.read();
    } else {
        WBRAM_1_1_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_1_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_1_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_1_d1() {
    WBRAM_1_1_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_1_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_1_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_1_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_2_addr_gep_fu_8109_p3() {
    WBRAM_1_1_2_addr_gep_fu_8109_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_1_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_1_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_1_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_1_2_address0.read();
    } else {
        WBRAM_1_1_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_1_2_address1() {
    if (ap_sig_bdd_22590.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_1_1_2_address1 = WBRAM_1_1_2_addr_gep_fu_8109_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_1_1_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_1_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_1_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_1_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_1_2_ce0.read();
    } else {
        WBRAM_1_1_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_1_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_1_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_2_d1() {
    WBRAM_1_1_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_1_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_1_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_1_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_3_addr_gep_fu_8116_p3() {
    WBRAM_1_1_3_addr_gep_fu_8116_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_1_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_1_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_1_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_1_3_address0.read();
    } else {
        WBRAM_1_1_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_1_3_address1() {
    if (ap_sig_bdd_22590.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_1_1_3_address1 = WBRAM_1_1_3_addr_gep_fu_8116_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_1_1_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_1_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_1_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_1_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_1_3_ce0.read();
    } else {
        WBRAM_1_1_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_1_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_1_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_3_d1() {
    WBRAM_1_1_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_1_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_1_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_1_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_4_addr_gep_fu_8123_p3() {
    WBRAM_1_1_4_addr_gep_fu_8123_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_1_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_1_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_1_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_1_4_address0.read();
    } else {
        WBRAM_1_1_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_1_4_address1() {
    if (ap_sig_bdd_22590.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_1_1_4_address1 = WBRAM_1_1_4_addr_gep_fu_8123_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_1_1_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_1_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_1_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_1_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_1_4_ce0.read();
    } else {
        WBRAM_1_1_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_1_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_1_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_4_d1() {
    WBRAM_1_1_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_1_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_1_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_1_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_5_addr_gep_fu_8130_p3() {
    WBRAM_1_1_5_addr_gep_fu_8130_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_1_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_1_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_1_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_1_5_address0.read();
    } else {
        WBRAM_1_1_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_1_5_address1() {
    if (ap_sig_bdd_22590.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_1_1_5_address1 = WBRAM_1_1_5_addr_gep_fu_8130_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_1_1_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_1_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_1_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_1_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_1_5_ce0.read();
    } else {
        WBRAM_1_1_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_1_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_1_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_5_d1() {
    WBRAM_1_1_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_1_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_1_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_1_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_6_addr_gep_fu_8137_p3() {
    WBRAM_1_1_6_addr_gep_fu_8137_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_1_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_1_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_1_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_1_6_address0.read();
    } else {
        WBRAM_1_1_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_1_6_address1() {
    if (ap_sig_bdd_22590.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_1_1_6_address1 = WBRAM_1_1_6_addr_gep_fu_8137_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_1_1_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_1_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_1_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_1_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_1_6_ce0.read();
    } else {
        WBRAM_1_1_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_1_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_1_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_6_d1() {
    WBRAM_1_1_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_1_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_1_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_1_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_7_addr_gep_fu_8144_p3() {
    WBRAM_1_1_7_addr_gep_fu_8144_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_1_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_1_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_1_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_1_7_address0.read();
    } else {
        WBRAM_1_1_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_1_7_address1() {
    if (ap_sig_bdd_22590.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_1_1_7_address1 = WBRAM_1_1_7_addr_gep_fu_8144_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_1_1_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_1_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_1_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_1_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_1_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_1_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_1_7_ce0.read();
    } else {
        WBRAM_1_1_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_1_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_1_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_7_d1() {
    WBRAM_1_1_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_1_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_1_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_1_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_8_address0() {
    WBRAM_1_1_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_1_8_address0.read();
}

void fpga_top::thread_WBRAM_1_1_8_address1() {
    WBRAM_1_1_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_1_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_1_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_1_8_ce0.read();
    } else {
        WBRAM_1_1_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_1_1_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_1_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_1_8_d1() {
    WBRAM_1_1_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_1_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_1_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_1_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_0_addr_gep_fu_8151_p3() {
    WBRAM_1_2_0_addr_gep_fu_8151_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_2_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_2_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_2_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_2_0_address0.read();
    } else {
        WBRAM_1_2_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_2_0_address1() {
    if (ap_sig_bdd_22592.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_1_2_0_address1 = WBRAM_1_2_0_addr_gep_fu_8151_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_1_2_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_2_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_2_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_2_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_2_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_2_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_2_0_ce0.read();
    } else {
        WBRAM_1_2_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_2_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_2_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_0_d1() {
    WBRAM_1_2_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_2_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_2_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_2_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_1_addr_gep_fu_8158_p3() {
    WBRAM_1_2_1_addr_gep_fu_8158_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_2_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_2_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_2_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_2_1_address0.read();
    } else {
        WBRAM_1_2_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_2_1_address1() {
    if (ap_sig_bdd_22592.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_1_2_1_address1 = WBRAM_1_2_1_addr_gep_fu_8158_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_1_2_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_2_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_2_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_2_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_2_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_2_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_2_1_ce0.read();
    } else {
        WBRAM_1_2_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_2_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_2_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_1_d1() {
    WBRAM_1_2_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_2_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_2_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_2_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_2_addr_gep_fu_8165_p3() {
    WBRAM_1_2_2_addr_gep_fu_8165_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_2_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_2_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_2_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_2_2_address0.read();
    } else {
        WBRAM_1_2_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_2_2_address1() {
    if (ap_sig_bdd_22592.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_1_2_2_address1 = WBRAM_1_2_2_addr_gep_fu_8165_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_1_2_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_2_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_2_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_2_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_2_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_2_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_2_2_ce0.read();
    } else {
        WBRAM_1_2_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_2_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_2_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_2_d1() {
    WBRAM_1_2_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_2_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_2_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_2_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_3_addr_gep_fu_8172_p3() {
    WBRAM_1_2_3_addr_gep_fu_8172_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_2_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_2_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_2_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_2_3_address0.read();
    } else {
        WBRAM_1_2_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_2_3_address1() {
    if (ap_sig_bdd_22592.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_1_2_3_address1 = WBRAM_1_2_3_addr_gep_fu_8172_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_1_2_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_2_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_2_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_2_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_2_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_2_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_2_3_ce0.read();
    } else {
        WBRAM_1_2_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_2_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_2_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_3_d1() {
    WBRAM_1_2_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_2_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_2_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_2_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_4_addr_gep_fu_8179_p3() {
    WBRAM_1_2_4_addr_gep_fu_8179_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_2_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_2_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_2_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_2_4_address0.read();
    } else {
        WBRAM_1_2_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_2_4_address1() {
    if (ap_sig_bdd_22592.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_1_2_4_address1 = WBRAM_1_2_4_addr_gep_fu_8179_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_1_2_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_2_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_2_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_2_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_2_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_2_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_2_4_ce0.read();
    } else {
        WBRAM_1_2_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_2_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_2_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_4_d1() {
    WBRAM_1_2_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_2_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_2_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_2_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_5_addr_gep_fu_8186_p3() {
    WBRAM_1_2_5_addr_gep_fu_8186_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_2_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_2_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_2_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_2_5_address0.read();
    } else {
        WBRAM_1_2_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_2_5_address1() {
    if (ap_sig_bdd_22592.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_1_2_5_address1 = WBRAM_1_2_5_addr_gep_fu_8186_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_1_2_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_2_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_2_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_2_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_2_5_ce0.read();
    } else {
        WBRAM_1_2_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_2_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_2_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_5_d1() {
    WBRAM_1_2_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_2_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_2_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_2_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_6_addr_gep_fu_8193_p3() {
    WBRAM_1_2_6_addr_gep_fu_8193_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_2_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_2_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_2_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_2_6_address0.read();
    } else {
        WBRAM_1_2_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_2_6_address1() {
    if (ap_sig_bdd_22592.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_1_2_6_address1 = WBRAM_1_2_6_addr_gep_fu_8193_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_1_2_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_2_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_2_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_2_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_2_6_ce0.read();
    } else {
        WBRAM_1_2_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_2_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_2_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_6_d1() {
    WBRAM_1_2_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_2_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_2_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_2_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_7_addr_gep_fu_8200_p3() {
    WBRAM_1_2_7_addr_gep_fu_8200_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_2_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_1_2_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_2_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_2_7_address0.read();
    } else {
        WBRAM_1_2_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_2_7_address1() {
    if (ap_sig_bdd_22592.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_1_2_7_address1 = WBRAM_1_2_7_addr_gep_fu_8200_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_1_2_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_1_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_1_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_1_2_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_1_2_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_2_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_2_7_ce0.read();
    } else {
        WBRAM_1_2_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_2_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_2_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_7_d1() {
    WBRAM_1_2_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_2_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_2_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_2_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_8_address0() {
    WBRAM_1_2_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_2_8_address0.read();
}

void fpga_top::thread_WBRAM_1_2_8_address1() {
    WBRAM_1_2_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_1_2_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_1_2_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_1_2_8_ce0.read();
    } else {
        WBRAM_1_2_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_1_2_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_1_2_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_1_2_8_d1() {
    WBRAM_1_2_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_1_2_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_1)))) {
        WBRAM_1_2_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_1_2_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_0_addr_gep_fu_8207_p3() {
    WBRAM_2_0_0_addr_gep_fu_8207_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_0_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_0_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_0_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_0_0_address0.read();
    } else {
        WBRAM_2_0_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_0_0_address1() {
    if (ap_sig_bdd_22594.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_2_0_0_address1 = WBRAM_2_0_0_addr_gep_fu_8207_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_2_0_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_0_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_0_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_0_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_0_0_ce0.read();
    } else {
        WBRAM_2_0_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_0_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_0_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_0_d1() {
    WBRAM_2_0_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_0_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_0_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_0_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_1_addr_gep_fu_8214_p3() {
    WBRAM_2_0_1_addr_gep_fu_8214_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_0_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_0_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_0_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_0_1_address0.read();
    } else {
        WBRAM_2_0_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_0_1_address1() {
    if (ap_sig_bdd_22594.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_2_0_1_address1 = WBRAM_2_0_1_addr_gep_fu_8214_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_2_0_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_0_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_0_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_0_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_0_1_ce0.read();
    } else {
        WBRAM_2_0_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_0_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_0_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_1_d1() {
    WBRAM_2_0_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_0_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_0_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_0_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_2_addr_gep_fu_8221_p3() {
    WBRAM_2_0_2_addr_gep_fu_8221_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_0_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_0_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_0_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_0_2_address0.read();
    } else {
        WBRAM_2_0_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_0_2_address1() {
    if (ap_sig_bdd_22594.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_2_0_2_address1 = WBRAM_2_0_2_addr_gep_fu_8221_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_2_0_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_0_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_0_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_0_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_0_2_ce0.read();
    } else {
        WBRAM_2_0_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_0_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_0_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_2_d1() {
    WBRAM_2_0_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_0_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_0_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_0_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_3_addr_gep_fu_8228_p3() {
    WBRAM_2_0_3_addr_gep_fu_8228_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_0_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_0_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_0_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_0_3_address0.read();
    } else {
        WBRAM_2_0_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_0_3_address1() {
    if (ap_sig_bdd_22594.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_2_0_3_address1 = WBRAM_2_0_3_addr_gep_fu_8228_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_2_0_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_0_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_0_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_0_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_0_3_ce0.read();
    } else {
        WBRAM_2_0_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_0_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_0_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_3_d1() {
    WBRAM_2_0_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_0_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_0_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_0_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_4_addr_gep_fu_8235_p3() {
    WBRAM_2_0_4_addr_gep_fu_8235_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_0_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_0_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_0_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_0_4_address0.read();
    } else {
        WBRAM_2_0_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_0_4_address1() {
    if (ap_sig_bdd_22594.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_2_0_4_address1 = WBRAM_2_0_4_addr_gep_fu_8235_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_2_0_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_0_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_0_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_0_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_0_4_ce0.read();
    } else {
        WBRAM_2_0_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_0_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_0_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_4_d1() {
    WBRAM_2_0_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_0_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_0_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_0_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_5_addr_gep_fu_8242_p3() {
    WBRAM_2_0_5_addr_gep_fu_8242_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_0_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_0_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_0_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_0_5_address0.read();
    } else {
        WBRAM_2_0_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_0_5_address1() {
    if (ap_sig_bdd_22594.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_2_0_5_address1 = WBRAM_2_0_5_addr_gep_fu_8242_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_2_0_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_0_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_0_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_0_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_0_5_ce0.read();
    } else {
        WBRAM_2_0_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_0_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_0_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_5_d1() {
    WBRAM_2_0_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_0_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_0_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_0_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_6_addr_gep_fu_8249_p3() {
    WBRAM_2_0_6_addr_gep_fu_8249_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_0_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_0_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_0_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_0_6_address0.read();
    } else {
        WBRAM_2_0_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_0_6_address1() {
    if (ap_sig_bdd_22594.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_2_0_6_address1 = WBRAM_2_0_6_addr_gep_fu_8249_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_2_0_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_0_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_0_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_0_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_0_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_0_6_ce0.read();
    } else {
        WBRAM_2_0_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_0_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_0_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_6_d1() {
    WBRAM_2_0_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_0_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_0_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_0_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_7_addr_gep_fu_8256_p3() {
    WBRAM_2_0_7_addr_gep_fu_8256_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_0_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_0_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_0_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_0_7_address0.read();
    } else {
        WBRAM_2_0_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_0_7_address1() {
    if (ap_sig_bdd_22594.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_2_0_7_address1 = WBRAM_2_0_7_addr_gep_fu_8256_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_2_0_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_0_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_0_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_0_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_0_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_0_7_ce0.read();
    } else {
        WBRAM_2_0_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_0_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_0_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_7_d1() {
    WBRAM_2_0_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_0_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_0_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_0_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_8_address0() {
    WBRAM_2_0_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_0_8_address0.read();
}

void fpga_top::thread_WBRAM_2_0_8_address1() {
    WBRAM_2_0_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_0_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_0_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_0_8_ce0.read();
    } else {
        WBRAM_2_0_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_2_0_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_0_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_0_8_d1() {
    WBRAM_2_0_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_0_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_0_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_0_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_0_addr_gep_fu_8263_p3() {
    WBRAM_2_1_0_addr_gep_fu_8263_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_1_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_1_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_1_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_1_0_address0.read();
    } else {
        WBRAM_2_1_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_1_0_address1() {
    if (ap_sig_bdd_22596.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_2_1_0_address1 = WBRAM_2_1_0_addr_gep_fu_8263_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_2_1_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_1_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_1_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_1_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_1_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_1_0_ce0.read();
    } else {
        WBRAM_2_1_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_1_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_1_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_0_d1() {
    WBRAM_2_1_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_1_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_1_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_1_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_1_addr_gep_fu_8270_p3() {
    WBRAM_2_1_1_addr_gep_fu_8270_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_1_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_1_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_1_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_1_1_address0.read();
    } else {
        WBRAM_2_1_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_1_1_address1() {
    if (ap_sig_bdd_22596.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_2_1_1_address1 = WBRAM_2_1_1_addr_gep_fu_8270_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_2_1_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_1_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_1_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_1_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_1_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_1_1_ce0.read();
    } else {
        WBRAM_2_1_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_1_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_1_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_1_d1() {
    WBRAM_2_1_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_1_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_1_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_1_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_2_addr_gep_fu_8277_p3() {
    WBRAM_2_1_2_addr_gep_fu_8277_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_1_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_1_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_1_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_1_2_address0.read();
    } else {
        WBRAM_2_1_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_1_2_address1() {
    if (ap_sig_bdd_22596.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_2_1_2_address1 = WBRAM_2_1_2_addr_gep_fu_8277_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_2_1_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_1_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_1_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_1_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_1_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_1_2_ce0.read();
    } else {
        WBRAM_2_1_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_1_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_1_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_2_d1() {
    WBRAM_2_1_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_1_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_1_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_1_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_3_addr_gep_fu_8284_p3() {
    WBRAM_2_1_3_addr_gep_fu_8284_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_1_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_1_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_1_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_1_3_address0.read();
    } else {
        WBRAM_2_1_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_1_3_address1() {
    if (ap_sig_bdd_22596.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_2_1_3_address1 = WBRAM_2_1_3_addr_gep_fu_8284_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_2_1_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_1_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_1_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_1_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_1_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_1_3_ce0.read();
    } else {
        WBRAM_2_1_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_1_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_1_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_3_d1() {
    WBRAM_2_1_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_1_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_1_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_1_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_4_addr_gep_fu_8291_p3() {
    WBRAM_2_1_4_addr_gep_fu_8291_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_1_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_1_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_1_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_1_4_address0.read();
    } else {
        WBRAM_2_1_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_1_4_address1() {
    if (ap_sig_bdd_22596.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_2_1_4_address1 = WBRAM_2_1_4_addr_gep_fu_8291_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_2_1_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_1_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_1_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_1_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_1_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_1_4_ce0.read();
    } else {
        WBRAM_2_1_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_1_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_1_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_4_d1() {
    WBRAM_2_1_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_1_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_1_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_1_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_5_addr_gep_fu_8298_p3() {
    WBRAM_2_1_5_addr_gep_fu_8298_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_1_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_1_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_1_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_1_5_address0.read();
    } else {
        WBRAM_2_1_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_1_5_address1() {
    if (ap_sig_bdd_22596.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_2_1_5_address1 = WBRAM_2_1_5_addr_gep_fu_8298_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_2_1_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_1_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_1_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_1_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_1_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_1_5_ce0.read();
    } else {
        WBRAM_2_1_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_1_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_1_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_5_d1() {
    WBRAM_2_1_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_1_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_1_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_1_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_6_addr_gep_fu_8305_p3() {
    WBRAM_2_1_6_addr_gep_fu_8305_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_1_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_1_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_1_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_1_6_address0.read();
    } else {
        WBRAM_2_1_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_1_6_address1() {
    if (ap_sig_bdd_22596.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_2_1_6_address1 = WBRAM_2_1_6_addr_gep_fu_8305_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_2_1_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_1_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_1_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_1_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_1_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_1_6_ce0.read();
    } else {
        WBRAM_2_1_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_1_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_1_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_6_d1() {
    WBRAM_2_1_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_1_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_1_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_1_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_7_addr_gep_fu_8312_p3() {
    WBRAM_2_1_7_addr_gep_fu_8312_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_1_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_1_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_1_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_1_7_address0.read();
    } else {
        WBRAM_2_1_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_1_7_address1() {
    if (ap_sig_bdd_22596.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_2_1_7_address1 = WBRAM_2_1_7_addr_gep_fu_8312_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_2_1_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_1_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_1_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_1_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_1_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_1_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_1_7_ce0.read();
    } else {
        WBRAM_2_1_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_1_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_1_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_7_d1() {
    WBRAM_2_1_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_1_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_1_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_1_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_8_address0() {
    WBRAM_2_1_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_1_8_address0.read();
}

void fpga_top::thread_WBRAM_2_1_8_address1() {
    WBRAM_2_1_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_1_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_1_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_1_8_ce0.read();
    } else {
        WBRAM_2_1_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_2_1_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_1_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_1_8_d1() {
    WBRAM_2_1_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_1_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_1_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_1_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_0_addr_gep_fu_8319_p3() {
    WBRAM_2_2_0_addr_gep_fu_8319_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_2_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_2_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_2_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_2_0_address0.read();
    } else {
        WBRAM_2_2_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_2_0_address1() {
    if (ap_sig_bdd_22598.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_2_2_0_address1 = WBRAM_2_2_0_addr_gep_fu_8319_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_2_2_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_2_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_2_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_2_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_2_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_2_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_2_0_ce0.read();
    } else {
        WBRAM_2_2_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_2_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_2_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_0_d1() {
    WBRAM_2_2_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_2_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_2_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_2_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_1_addr_gep_fu_8326_p3() {
    WBRAM_2_2_1_addr_gep_fu_8326_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_2_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_2_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_2_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_2_1_address0.read();
    } else {
        WBRAM_2_2_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_2_1_address1() {
    if (ap_sig_bdd_22598.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_2_2_1_address1 = WBRAM_2_2_1_addr_gep_fu_8326_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_2_2_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_2_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_2_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_2_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_2_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_2_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_2_1_ce0.read();
    } else {
        WBRAM_2_2_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_2_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_2_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_1_d1() {
    WBRAM_2_2_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_2_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_2_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_2_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_2_addr_gep_fu_8333_p3() {
    WBRAM_2_2_2_addr_gep_fu_8333_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_2_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_2_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_2_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_2_2_address0.read();
    } else {
        WBRAM_2_2_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_2_2_address1() {
    if (ap_sig_bdd_22598.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_2_2_2_address1 = WBRAM_2_2_2_addr_gep_fu_8333_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_2_2_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_2_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_2_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_2_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_2_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_2_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_2_2_ce0.read();
    } else {
        WBRAM_2_2_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_2_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_2_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_2_d1() {
    WBRAM_2_2_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_2_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_2_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_2_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_3_addr_gep_fu_8340_p3() {
    WBRAM_2_2_3_addr_gep_fu_8340_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_2_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_2_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_2_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_2_3_address0.read();
    } else {
        WBRAM_2_2_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_2_3_address1() {
    if (ap_sig_bdd_22598.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_2_2_3_address1 = WBRAM_2_2_3_addr_gep_fu_8340_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_2_2_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_2_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_2_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_2_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_2_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_2_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_2_3_ce0.read();
    } else {
        WBRAM_2_2_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_2_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_2_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_3_d1() {
    WBRAM_2_2_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_2_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_2_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_2_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_4_addr_gep_fu_8347_p3() {
    WBRAM_2_2_4_addr_gep_fu_8347_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_2_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_2_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_2_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_2_4_address0.read();
    } else {
        WBRAM_2_2_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_2_4_address1() {
    if (ap_sig_bdd_22598.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_2_2_4_address1 = WBRAM_2_2_4_addr_gep_fu_8347_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_2_2_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_2_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_2_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_2_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_2_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_2_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_2_4_ce0.read();
    } else {
        WBRAM_2_2_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_2_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_2_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_4_d1() {
    WBRAM_2_2_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_2_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_2_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_2_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_5_addr_gep_fu_8354_p3() {
    WBRAM_2_2_5_addr_gep_fu_8354_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_2_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_2_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_2_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_2_5_address0.read();
    } else {
        WBRAM_2_2_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_2_5_address1() {
    if (ap_sig_bdd_22598.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_2_2_5_address1 = WBRAM_2_2_5_addr_gep_fu_8354_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_2_2_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_2_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_2_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_2_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_2_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_2_5_ce0.read();
    } else {
        WBRAM_2_2_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_2_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_2_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_5_d1() {
    WBRAM_2_2_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_2_5_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_2_5_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_2_5_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_6_addr_gep_fu_8361_p3() {
    WBRAM_2_2_6_addr_gep_fu_8361_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_2_6_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_2_6_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_2_6_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_2_6_address0.read();
    } else {
        WBRAM_2_2_6_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_2_6_address1() {
    if (ap_sig_bdd_22598.read()) {
        if (ap_sig_bdd_22491.read()) {
            WBRAM_2_2_6_address1 = WBRAM_2_2_6_addr_gep_fu_8361_p3.read();
        } else if (ap_sig_bdd_22489.read()) {
            WBRAM_2_2_6_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_2_6_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_2_6_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_2_6_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_2_6_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_2_6_ce0.read();
    } else {
        WBRAM_2_2_6_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_6_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_2_6_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_2_6_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_6_d1() {
    WBRAM_2_2_6_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_2_6_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_2_6_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_2_6_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_7_addr_gep_fu_8368_p3() {
    WBRAM_2_2_7_addr_gep_fu_8368_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_2_7_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_2_2_7_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_2_7_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_2_7_address0.read();
    } else {
        WBRAM_2_2_7_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_2_7_address1() {
    if (ap_sig_bdd_22598.read()) {
        if (ap_sig_bdd_22501.read()) {
            WBRAM_2_2_7_address1 = WBRAM_2_2_7_addr_gep_fu_8368_p3.read();
        } else if (ap_sig_bdd_22493.read()) {
            WBRAM_2_2_7_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_2_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_2_2_7_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_2_2_7_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_2_2_7_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_2_7_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_2_7_ce0.read();
    } else {
        WBRAM_2_2_7_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_7_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_2_7_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_2_7_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_7_d1() {
    WBRAM_2_2_7_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_2_7_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_6) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          !esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_2_7_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_2_7_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_8_address0() {
    WBRAM_2_2_8_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_2_8_address0.read();
}

void fpga_top::thread_WBRAM_2_2_8_address1() {
    WBRAM_2_2_8_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_2_2_8_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_2_2_8_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_2_2_8_ce0.read();
    } else {
        WBRAM_2_2_8_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_8_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))))) {
        WBRAM_2_2_8_ce1 = ap_const_logic_1;
    } else {
        WBRAM_2_2_8_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_2_2_8_d1() {
    WBRAM_2_2_8_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_2_2_8_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_7) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_6) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          !esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          !esl_seteq<1,2,2>(ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read(), ap_const_lv2_1) && 
          !esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_2)))) {
        WBRAM_2_2_8_we1 = ap_const_logic_1;
    } else {
        WBRAM_2_2_8_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_0_addr_gep_fu_8375_p3() {
    WBRAM_3_0_0_addr_gep_fu_8375_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_0_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_0_0_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_0_0_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_0_0_address0.read();
    } else {
        WBRAM_3_0_0_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_0_0_address1() {
    if (ap_sig_bdd_22600.read()) {
        if (ap_sig_bdd_22466.read()) {
            WBRAM_3_0_0_address1 = WBRAM_3_0_0_addr_gep_fu_8375_p3.read();
        } else if (ap_sig_bdd_22464.read()) {
            WBRAM_3_0_0_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_0_0_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_0_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_0_0_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_0_0_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_0_0_ce0.read();
    } else {
        WBRAM_3_0_0_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_0_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_0_0_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_0_0_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_0_d1() {
    WBRAM_3_0_0_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_0_0_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_0) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_0_0_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_0_0_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_1_addr_gep_fu_8382_p3() {
    WBRAM_3_0_1_addr_gep_fu_8382_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_0_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_0_1_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_0_1_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_0_1_address0.read();
    } else {
        WBRAM_3_0_1_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_0_1_address1() {
    if (ap_sig_bdd_22600.read()) {
        if (ap_sig_bdd_22471.read()) {
            WBRAM_3_0_1_address1 = WBRAM_3_0_1_addr_gep_fu_8382_p3.read();
        } else if (ap_sig_bdd_22469.read()) {
            WBRAM_3_0_1_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_0_1_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_0_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_0_1_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_0_1_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_0_1_ce0.read();
    } else {
        WBRAM_3_0_1_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_1_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_0_1_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_0_1_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_1_d1() {
    WBRAM_3_0_1_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_0_1_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_1) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_0_1_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_0_1_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_2_addr_gep_fu_8389_p3() {
    WBRAM_3_0_2_addr_gep_fu_8389_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_0_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_0_2_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_0_2_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_0_2_address0.read();
    } else {
        WBRAM_3_0_2_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_0_2_address1() {
    if (ap_sig_bdd_22600.read()) {
        if (ap_sig_bdd_22475.read()) {
            WBRAM_3_0_2_address1 = WBRAM_3_0_2_addr_gep_fu_8389_p3.read();
        } else if (ap_sig_bdd_22473.read()) {
            WBRAM_3_0_2_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_0_2_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_0_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_0_2_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_0_2_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_0_2_ce0.read();
    } else {
        WBRAM_3_0_2_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_2_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_0_2_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_0_2_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_2_d1() {
    WBRAM_3_0_2_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_0_2_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_2) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_0_2_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_0_2_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_3_addr_gep_fu_8396_p3() {
    WBRAM_3_0_3_addr_gep_fu_8396_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_0_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_0_3_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_0_3_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_0_3_address0.read();
    } else {
        WBRAM_3_0_3_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_0_3_address1() {
    if (ap_sig_bdd_22600.read()) {
        if (ap_sig_bdd_22479.read()) {
            WBRAM_3_0_3_address1 = WBRAM_3_0_3_addr_gep_fu_8396_p3.read();
        } else if (ap_sig_bdd_22477.read()) {
            WBRAM_3_0_3_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_0_3_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_0_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_0_3_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_0_3_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_0_3_ce0.read();
    } else {
        WBRAM_3_0_3_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_3_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_0_3_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_0_3_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_3_d1() {
    WBRAM_3_0_3_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_0_3_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_3) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_0_3_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_0_3_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_4_addr_gep_fu_8403_p3() {
    WBRAM_3_0_4_addr_gep_fu_8403_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_0_4_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_0_4_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_0_4_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_0_4_address0.read();
    } else {
        WBRAM_3_0_4_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_0_4_address1() {
    if (ap_sig_bdd_22600.read()) {
        if (ap_sig_bdd_22483.read()) {
            WBRAM_3_0_4_address1 = WBRAM_3_0_4_addr_gep_fu_8403_p3.read();
        } else if (ap_sig_bdd_22481.read()) {
            WBRAM_3_0_4_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_0_4_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_0_4_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_0_4_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_0_4_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_0_4_ce0.read();
    } else {
        WBRAM_3_0_4_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_4_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_0_4_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_0_4_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_4_d1() {
    WBRAM_3_0_4_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

void fpga_top::thread_WBRAM_3_0_4_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_4) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_0_4_we1 = ap_const_logic_1;
    } else {
        WBRAM_3_0_4_we1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_5_addr_gep_fu_8410_p3() {
    WBRAM_3_0_5_addr_gep_fu_8410_p3 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
}

void fpga_top::thread_WBRAM_3_0_5_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()))) {
        WBRAM_3_0_5_address0 =  (sc_lv<10>) (tmp_65_fu_18313_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_0_5_address0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_0_5_address0.read();
    } else {
        WBRAM_3_0_5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_0_5_address1() {
    if (ap_sig_bdd_22600.read()) {
        if (ap_sig_bdd_22487.read()) {
            WBRAM_3_0_5_address1 = WBRAM_3_0_5_addr_gep_fu_8410_p3.read();
        } else if (ap_sig_bdd_22485.read()) {
            WBRAM_3_0_5_address1 =  (sc_lv<10>) (tmp_26_fu_16890_p1.read());
        } else {
            WBRAM_3_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        WBRAM_3_0_5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void fpga_top::thread_WBRAM_3_0_5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it0.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it3.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp4_stg0_fsm_28.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it1.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it2.read()) && 
          !((esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_AWREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it11.read())) || (esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_WREADY.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it12.read())) || (esl_seteq<1,1,1>(memorybus_BVALID.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp4_it17.read())))))) {
        WBRAM_3_0_5_ce0 = ap_const_logic_1;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_st58_fsm_21.read())) {
        WBRAM_3_0_5_ce0 = grp_fpga_top_processInputChannel_0_fu_14915_WBRAM_3_0_5_ce0.read();
    } else {
        WBRAM_3_0_5_ce0 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it5.read()) && 
          !(ap_sig_bdd_5950.read() && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()))) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_p_0111_0_i_reg_14759_pp0_it4.read(), ap_const_lv4_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_9.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_reg_19802.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_sig_ioackin_memorybus_ARREADY.read())) && 
          !esl_seteq<1,1,1>(ap_const_lv1_0, bias_or_1x1_reg_19759.read()) && 
          esl_seteq<1,3,3>(ap_reg_ppstg_weightID_V_reg_19826_pp0_it4.read(), ap_const_lv3_5) && 
          esl_seteq<1,2,2>(ap_const_lv2_0, ap_reg_ppstg_tmp_117_reg_19822_pp0_it4.read()) && 
          esl_seteq<1,4,4>(ap_reg_ppstg_tmp_27_reg_19830_pp0_it4.read(), ap_const_lv4_3)))) {
        WBRAM_3_0_5_ce1 = ap_const_logic_1;
    } else {
        WBRAM_3_0_5_ce1 = ap_const_logic_0;
    }
}

void fpga_top::thread_WBRAM_3_0_5_d1() {
    WBRAM_3_0_5_d1 = grp_fpga_top_reg_float_s_fu_15834_ap_return.read();
}

}

