/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [40:0] _02_;
  wire [40:0] _03_;
  reg [9:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [40:0] celloutsig_1_17z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~((in_data[72] | celloutsig_0_0z) & 1'h0);
  assign celloutsig_1_0z = ~((in_data[139] | in_data[103]) & in_data[96]);
  assign celloutsig_0_0z = in_data[7] | in_data[34];
  assign celloutsig_0_4z = celloutsig_0_0z | in_data[49];
  assign celloutsig_0_10z = celloutsig_0_3z[1] | out_data[44];
  assign celloutsig_0_1z = celloutsig_0_0z | in_data[32];
  assign celloutsig_1_11z = celloutsig_1_3z | _00_;
  assign celloutsig_1_14z = celloutsig_1_11z | _01_;
  assign celloutsig_1_8z = celloutsig_1_1z ^ celloutsig_1_3z;
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z } + { in_data[177:174], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_17z = { in_data[178:157], _02_[18:11], _01_, _02_[9:2], celloutsig_1_4z, celloutsig_1_14z } + { in_data[115:106], celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z, _03_[16:14], _00_, _03_[12:11], celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z };
  reg [18:0] _16_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _16_ <= 19'h00000;
    else _16_ <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z };
  assign out_data[50:32] = _16_;
  reg [5:0] _17_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 6'h00;
    else _17_ <= { in_data[136:132], celloutsig_1_8z };
  assign { _03_[16:14], _00_, _03_[12:11] } = _17_;
  reg [16:0] _18_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 17'h00000;
    else _18_ <= { celloutsig_1_2z[3:2], celloutsig_1_2z, _03_[16:14], _00_, _03_[12:11], celloutsig_1_10z };
  assign { _02_[18:11], _01_, _02_[9:2] } = _18_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 10'h000;
    else _04_ <= { _02_[8:5], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_14z };
  assign celloutsig_1_6z = in_data[142:136] >= { in_data[139:134], celloutsig_1_4z };
  assign celloutsig_1_1z = { in_data[130:124], celloutsig_1_0z } <= { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[162:161], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z } <= { in_data[137], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[169:167], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z } <= { in_data[119:118], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, in_data[111:109] };
  assign celloutsig_0_2z = celloutsig_0_0z ? { in_data[65:64], celloutsig_0_1z, 1'h1, celloutsig_0_1z } : { in_data[79:77], 2'h0 };
  assign celloutsig_0_5z = { in_data[49:38], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z } !== { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_3z = { celloutsig_1_2z[3:2], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } !== in_data[128:124];
  assign celloutsig_1_19z = celloutsig_1_11z & in_data[103];
  assign celloutsig_1_15z = celloutsig_1_14z & celloutsig_1_4z;
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_2z } <<< { _03_[15:14], _00_, _03_[12:11] };
  assign celloutsig_0_3z = { in_data[84:81], celloutsig_0_2z } >>> { celloutsig_0_2z[3:0], celloutsig_0_2z };
  assign celloutsig_1_18z = celloutsig_1_17z[19:7] - { _04_[6], celloutsig_1_7z, celloutsig_1_6z };
  assign { _02_[40:19], _02_[10], _02_[1:0] } = { in_data[178:157], _01_, celloutsig_1_4z, celloutsig_1_14z };
  assign { _03_[40:17], _03_[13], _03_[10:0] } = { in_data[115:106], celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z, _00_, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z };
  assign { out_data[140:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z };
endmodule
