<HdlWorker Language="vhdl" Spec="cic_dec-spec.xml" version='2' datawidth='32'>

  <SpecProperty Name="N" Parameter="true" Default="3"/>

  <SpecProperty Name="M" Parameter="true" Default="1"/>

  <SpecProperty Name="R" Parameter="true" Default="4"/>

  <SpecProperty Name="DIN_WIDTH" Parameter="true"  Default="16"/>

  <!-- 
       ACC_WIDTH is not used in this worker, but kept for compatibility purposes
       It is calculated internally by the worker as ACC_WIDTH = CEIL(N*log2(R*M))+DIN_WIDTH
  -->
  <SpecProperty Name="ACC_WIDTH" Parameter="true" Default="0"/>

  <SpecProperty Name="DOUT_WIDTH" Parameter="true" Default="16"/>

  <StreamInterface Name="in"/>
  <StreamInterface Name="out" insertEOM='1'/>

</HdlWorker>
