<stg><name>AddRoundKey</name>


<trans_list>

<trans id="180" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %state_addr = getelementptr [16 x i8]* %state, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %state_addr_16 = getelementptr [16 x i8]* %state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_addr_16"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
:22  %state_load = load i8* %state_addr, align 1

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="4">
<![CDATA[
:29  %state_load_21 = load i8* %state_addr_16, align 1

]]></Node>
<StgValue><ssdm name="state_load_21"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %state_addr_17 = getelementptr [16 x i8]* %state, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="state_addr_17"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %state_addr_18 = getelementptr [16 x i8]* %state, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="state_addr_18"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
:22  %state_load = load i8* %state_addr, align 1

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="4">
<![CDATA[
:29  %state_load_21 = load i8* %state_addr_16, align 1

]]></Node>
<StgValue><ssdm name="state_load_21"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4">
<![CDATA[
:36  %state_load_22 = load i8* %state_addr_17, align 1

]]></Node>
<StgValue><ssdm name="state_load_22"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="4">
<![CDATA[
:43  %state_load_23 = load i8* %state_addr_18, align 1

]]></Node>
<StgValue><ssdm name="state_load_23"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %state_addr_19 = getelementptr [16 x i8]* %state, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="state_addr_19"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %state_addr_20 = getelementptr [16 x i8]* %state, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="state_addr_20"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4">
<![CDATA[
:36  %state_load_22 = load i8* %state_addr_17, align 1

]]></Node>
<StgValue><ssdm name="state_load_22"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="4">
<![CDATA[
:43  %state_load_23 = load i8* %state_addr_18, align 1

]]></Node>
<StgValue><ssdm name="state_load_23"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="4">
<![CDATA[
:50  %state_load_24 = load i8* %state_addr_19, align 1

]]></Node>
<StgValue><ssdm name="state_load_24"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="4">
<![CDATA[
:57  %state_load_25 = load i8* %state_addr_20, align 1

]]></Node>
<StgValue><ssdm name="state_load_25"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %state_addr_21 = getelementptr [16 x i8]* %state, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="state_addr_21"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %state_addr_22 = getelementptr [16 x i8]* %state, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="state_addr_22"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="4">
<![CDATA[
:50  %state_load_24 = load i8* %state_addr_19, align 1

]]></Node>
<StgValue><ssdm name="state_load_24"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="4">
<![CDATA[
:57  %state_load_25 = load i8* %state_addr_20, align 1

]]></Node>
<StgValue><ssdm name="state_load_25"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="4">
<![CDATA[
:64  %state_load_26 = load i8* %state_addr_21, align 1

]]></Node>
<StgValue><ssdm name="state_load_26"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="4">
<![CDATA[
:71  %state_load_27 = load i8* %state_addr_22, align 1

]]></Node>
<StgValue><ssdm name="state_load_27"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %state_addr_23 = getelementptr [16 x i8]* %state, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="state_addr_23"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %state_addr_24 = getelementptr [16 x i8]* %state, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="state_addr_24"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="4">
<![CDATA[
:64  %state_load_26 = load i8* %state_addr_21, align 1

]]></Node>
<StgValue><ssdm name="state_load_26"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="4">
<![CDATA[
:71  %state_load_27 = load i8* %state_addr_22, align 1

]]></Node>
<StgValue><ssdm name="state_load_27"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="4">
<![CDATA[
:78  %state_load_28 = load i8* %state_addr_23, align 1

]]></Node>
<StgValue><ssdm name="state_load_28"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="4">
<![CDATA[
:85  %state_load_29 = load i8* %state_addr_24, align 1

]]></Node>
<StgValue><ssdm name="state_load_29"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %state_addr_25 = getelementptr [16 x i8]* %state, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="state_addr_25"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %state_addr_26 = getelementptr [16 x i8]* %state, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="state_addr_26"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="4">
<![CDATA[
:78  %state_load_28 = load i8* %state_addr_23, align 1

]]></Node>
<StgValue><ssdm name="state_load_28"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="4">
<![CDATA[
:85  %state_load_29 = load i8* %state_addr_24, align 1

]]></Node>
<StgValue><ssdm name="state_load_29"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="4">
<![CDATA[
:92  %state_load_30 = load i8* %state_addr_25, align 1

]]></Node>
<StgValue><ssdm name="state_load_30"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="4">
<![CDATA[
:99  %state_load_31 = load i8* %state_addr_26, align 1

]]></Node>
<StgValue><ssdm name="state_load_31"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %state_addr_27 = getelementptr [16 x i8]* %state, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="state_addr_27"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %state_addr_28 = getelementptr [16 x i8]* %state, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="state_addr_28"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="4">
<![CDATA[
:92  %state_load_30 = load i8* %state_addr_25, align 1

]]></Node>
<StgValue><ssdm name="state_load_30"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="4">
<![CDATA[
:99  %state_load_31 = load i8* %state_addr_26, align 1

]]></Node>
<StgValue><ssdm name="state_load_31"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="4">
<![CDATA[
:106  %state_load_32 = load i8* %state_addr_27, align 1

]]></Node>
<StgValue><ssdm name="state_load_32"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="4">
<![CDATA[
:113  %state_load_33 = load i8* %state_addr_28, align 1

]]></Node>
<StgValue><ssdm name="state_load_33"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %round_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %round)

]]></Node>
<StgValue><ssdm name="round_read"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %state_addr_29 = getelementptr [16 x i8]* %state, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="state_addr_29"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %state_addr_30 = getelementptr [16 x i8]* %state, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="state_addr_30"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="5">
<![CDATA[
:17  %trunc_ln265 = trunc i5 %round_read to i4

]]></Node>
<StgValue><ssdm name="trunc_ln265"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:18  %shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %trunc_ln265, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="8">
<![CDATA[
:19  %zext_ln265 = zext i8 %shl_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln265"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %RoundKey_addr = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln265

]]></Node>
<StgValue><ssdm name="RoundKey_addr"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8">
<![CDATA[
:21  %RoundKey_load = load i8* %RoundKey_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25  %or_ln265 = or i8 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln265"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="8">
<![CDATA[
:26  %zext_ln265_1 = zext i8 %or_ln265 to i64

]]></Node>
<StgValue><ssdm name="zext_ln265_1"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %RoundKey_addr_176 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln265_1

]]></Node>
<StgValue><ssdm name="RoundKey_addr_176"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8">
<![CDATA[
:28  %RoundKey_load_1 = load i8* %RoundKey_addr_176, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_1"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="4">
<![CDATA[
:106  %state_load_32 = load i8* %state_addr_27, align 1

]]></Node>
<StgValue><ssdm name="state_load_32"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="4">
<![CDATA[
:113  %state_load_33 = load i8* %state_addr_28, align 1

]]></Node>
<StgValue><ssdm name="state_load_33"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="4">
<![CDATA[
:120  %state_load_34 = load i8* %state_addr_29, align 1

]]></Node>
<StgValue><ssdm name="state_load_34"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="4">
<![CDATA[
:127  %state_load_35 = load i8* %state_addr_30, align 1

]]></Node>
<StgValue><ssdm name="state_load_35"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="73" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8">
<![CDATA[
:21  %RoundKey_load = load i8* %RoundKey_addr, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23  %xor_ln265 = xor i8 %state_load, %RoundKey_load

]]></Node>
<StgValue><ssdm name="xor_ln265"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:24  store i8 %xor_ln265, i8* %state_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8">
<![CDATA[
:28  %RoundKey_load_1 = load i8* %RoundKey_addr_176, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_1"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:30  %xor_ln265_1 = xor i8 %state_load_21, %RoundKey_load_1

]]></Node>
<StgValue><ssdm name="xor_ln265_1"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:31  store i8 %xor_ln265_1, i8* %state_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:32  %or_ln265_1 = or i8 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln265_1"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="8">
<![CDATA[
:33  %zext_ln265_2 = zext i8 %or_ln265_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln265_2"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %RoundKey_addr_177 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln265_2

]]></Node>
<StgValue><ssdm name="RoundKey_addr_177"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8">
<![CDATA[
:35  %RoundKey_load_2 = load i8* %RoundKey_addr_177, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_2"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:39  %or_ln265_2 = or i8 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln265_2"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="8">
<![CDATA[
:40  %zext_ln265_3 = zext i8 %or_ln265_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln265_3"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %RoundKey_addr_178 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln265_3

]]></Node>
<StgValue><ssdm name="RoundKey_addr_178"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
:42  %RoundKey_load_3 = load i8* %RoundKey_addr_178, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_3"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="4">
<![CDATA[
:120  %state_load_34 = load i8* %state_addr_29, align 1

]]></Node>
<StgValue><ssdm name="state_load_34"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="4">
<![CDATA[
:127  %state_load_35 = load i8* %state_addr_30, align 1

]]></Node>
<StgValue><ssdm name="state_load_35"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="89" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8">
<![CDATA[
:35  %RoundKey_load_2 = load i8* %RoundKey_addr_177, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_2"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:37  %xor_ln265_2 = xor i8 %state_load_22, %RoundKey_load_2

]]></Node>
<StgValue><ssdm name="xor_ln265_2"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:38  store i8 %xor_ln265_2, i8* %state_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
:42  %RoundKey_load_3 = load i8* %RoundKey_addr_178, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_3"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:44  %xor_ln265_3 = xor i8 %state_load_23, %RoundKey_load_3

]]></Node>
<StgValue><ssdm name="xor_ln265_3"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:45  store i8 %xor_ln265_3, i8* %state_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:46  %or_ln265_3 = or i8 %shl_ln, 4

]]></Node>
<StgValue><ssdm name="or_ln265_3"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="8">
<![CDATA[
:47  %zext_ln265_4 = zext i8 %or_ln265_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln265_4"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %RoundKey_addr_179 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln265_4

]]></Node>
<StgValue><ssdm name="RoundKey_addr_179"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
:49  %RoundKey_load_4 = load i8* %RoundKey_addr_179, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_4"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:53  %or_ln265_4 = or i8 %shl_ln, 5

]]></Node>
<StgValue><ssdm name="or_ln265_4"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="8">
<![CDATA[
:54  %zext_ln265_5 = zext i8 %or_ln265_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln265_5"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %RoundKey_addr_180 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln265_5

]]></Node>
<StgValue><ssdm name="RoundKey_addr_180"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8">
<![CDATA[
:56  %RoundKey_load_5 = load i8* %RoundKey_addr_180, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="103" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
:49  %RoundKey_load_4 = load i8* %RoundKey_addr_179, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_4"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:51  %xor_ln265_4 = xor i8 %state_load_24, %RoundKey_load_4

]]></Node>
<StgValue><ssdm name="xor_ln265_4"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:52  store i8 %xor_ln265_4, i8* %state_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8">
<![CDATA[
:56  %RoundKey_load_5 = load i8* %RoundKey_addr_180, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_5"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:58  %xor_ln265_5 = xor i8 %state_load_25, %RoundKey_load_5

]]></Node>
<StgValue><ssdm name="xor_ln265_5"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:59  store i8 %xor_ln265_5, i8* %state_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:60  %or_ln265_5 = or i8 %shl_ln, 6

]]></Node>
<StgValue><ssdm name="or_ln265_5"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="8">
<![CDATA[
:61  %zext_ln265_6 = zext i8 %or_ln265_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln265_6"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %RoundKey_addr_181 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln265_6

]]></Node>
<StgValue><ssdm name="RoundKey_addr_181"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
:63  %RoundKey_load_6 = load i8* %RoundKey_addr_181, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_6"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:67  %or_ln265_6 = or i8 %shl_ln, 7

]]></Node>
<StgValue><ssdm name="or_ln265_6"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="8">
<![CDATA[
:68  %zext_ln265_7 = zext i8 %or_ln265_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln265_7"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %RoundKey_addr_182 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln265_7

]]></Node>
<StgValue><ssdm name="RoundKey_addr_182"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8">
<![CDATA[
:70  %RoundKey_load_7 = load i8* %RoundKey_addr_182, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="117" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
:63  %RoundKey_load_6 = load i8* %RoundKey_addr_181, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_6"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:65  %xor_ln265_6 = xor i8 %state_load_26, %RoundKey_load_6

]]></Node>
<StgValue><ssdm name="xor_ln265_6"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:66  store i8 %xor_ln265_6, i8* %state_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8">
<![CDATA[
:70  %RoundKey_load_7 = load i8* %RoundKey_addr_182, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_7"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:72  %xor_ln265_7 = xor i8 %state_load_27, %RoundKey_load_7

]]></Node>
<StgValue><ssdm name="xor_ln265_7"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:73  store i8 %xor_ln265_7, i8* %state_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:74  %or_ln265_7 = or i8 %shl_ln, 8

]]></Node>
<StgValue><ssdm name="or_ln265_7"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="8">
<![CDATA[
:75  %zext_ln265_8 = zext i8 %or_ln265_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln265_8"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %RoundKey_addr_183 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln265_8

]]></Node>
<StgValue><ssdm name="RoundKey_addr_183"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8">
<![CDATA[
:77  %RoundKey_load_8 = load i8* %RoundKey_addr_183, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_8"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:81  %or_ln265_8 = or i8 %shl_ln, 9

]]></Node>
<StgValue><ssdm name="or_ln265_8"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
:82  %zext_ln265_9 = zext i8 %or_ln265_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln265_9"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %RoundKey_addr_184 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln265_9

]]></Node>
<StgValue><ssdm name="RoundKey_addr_184"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8">
<![CDATA[
:84  %RoundKey_load_9 = load i8* %RoundKey_addr_184, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="131" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8">
<![CDATA[
:77  %RoundKey_load_8 = load i8* %RoundKey_addr_183, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_8"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:79  %xor_ln265_8 = xor i8 %state_load_28, %RoundKey_load_8

]]></Node>
<StgValue><ssdm name="xor_ln265_8"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:80  store i8 %xor_ln265_8, i8* %state_addr_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8">
<![CDATA[
:84  %RoundKey_load_9 = load i8* %RoundKey_addr_184, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_9"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:86  %xor_ln265_9 = xor i8 %state_load_29, %RoundKey_load_9

]]></Node>
<StgValue><ssdm name="xor_ln265_9"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:87  store i8 %xor_ln265_9, i8* %state_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:88  %or_ln265_9 = or i8 %shl_ln, 10

]]></Node>
<StgValue><ssdm name="or_ln265_9"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="8">
<![CDATA[
:89  %zext_ln265_10 = zext i8 %or_ln265_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln265_10"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %RoundKey_addr_185 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln265_10

]]></Node>
<StgValue><ssdm name="RoundKey_addr_185"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8">
<![CDATA[
:91  %RoundKey_load_10 = load i8* %RoundKey_addr_185, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_10"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:95  %or_ln265_10 = or i8 %shl_ln, 11

]]></Node>
<StgValue><ssdm name="or_ln265_10"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="8">
<![CDATA[
:96  %zext_ln265_11 = zext i8 %or_ln265_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln265_11"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %RoundKey_addr_186 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln265_11

]]></Node>
<StgValue><ssdm name="RoundKey_addr_186"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8">
<![CDATA[
:98  %RoundKey_load_11 = load i8* %RoundKey_addr_186, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="145" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8">
<![CDATA[
:91  %RoundKey_load_10 = load i8* %RoundKey_addr_185, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_10"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:93  %xor_ln265_10 = xor i8 %state_load_30, %RoundKey_load_10

]]></Node>
<StgValue><ssdm name="xor_ln265_10"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:94  store i8 %xor_ln265_10, i8* %state_addr_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8">
<![CDATA[
:98  %RoundKey_load_11 = load i8* %RoundKey_addr_186, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_11"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:100  %xor_ln265_11 = xor i8 %state_load_31, %RoundKey_load_11

]]></Node>
<StgValue><ssdm name="xor_ln265_11"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:101  store i8 %xor_ln265_11, i8* %state_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:102  %or_ln265_11 = or i8 %shl_ln, 12

]]></Node>
<StgValue><ssdm name="or_ln265_11"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="8">
<![CDATA[
:103  %zext_ln265_12 = zext i8 %or_ln265_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln265_12"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %RoundKey_addr_187 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln265_12

]]></Node>
<StgValue><ssdm name="RoundKey_addr_187"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8">
<![CDATA[
:105  %RoundKey_load_12 = load i8* %RoundKey_addr_187, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_12"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:109  %or_ln265_12 = or i8 %shl_ln, 13

]]></Node>
<StgValue><ssdm name="or_ln265_12"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="8">
<![CDATA[
:110  %zext_ln265_13 = zext i8 %or_ln265_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln265_13"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %RoundKey_addr_188 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln265_13

]]></Node>
<StgValue><ssdm name="RoundKey_addr_188"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8">
<![CDATA[
:112  %RoundKey_load_13 = load i8* %RoundKey_addr_188, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="159" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8">
<![CDATA[
:105  %RoundKey_load_12 = load i8* %RoundKey_addr_187, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_12"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:107  %xor_ln265_12 = xor i8 %state_load_32, %RoundKey_load_12

]]></Node>
<StgValue><ssdm name="xor_ln265_12"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:108  store i8 %xor_ln265_12, i8* %state_addr_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8">
<![CDATA[
:112  %RoundKey_load_13 = load i8* %RoundKey_addr_188, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_13"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:114  %xor_ln265_13 = xor i8 %state_load_33, %RoundKey_load_13

]]></Node>
<StgValue><ssdm name="xor_ln265_13"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:115  store i8 %xor_ln265_13, i8* %state_addr_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:116  %or_ln265_13 = or i8 %shl_ln, 14

]]></Node>
<StgValue><ssdm name="or_ln265_13"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="8">
<![CDATA[
:117  %zext_ln265_14 = zext i8 %or_ln265_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln265_14"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %RoundKey_addr_189 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln265_14

]]></Node>
<StgValue><ssdm name="RoundKey_addr_189"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8">
<![CDATA[
:119  %RoundKey_load_14 = load i8* %RoundKey_addr_189, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_14"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:123  %or_ln265_14 = or i8 %shl_ln, 15

]]></Node>
<StgValue><ssdm name="or_ln265_14"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="8">
<![CDATA[
:124  %zext_ln265_15 = zext i8 %or_ln265_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln265_15"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %RoundKey_addr_190 = getelementptr [176 x i8]* %RoundKey, i64 0, i64 %zext_ln265_15

]]></Node>
<StgValue><ssdm name="RoundKey_addr_190"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8">
<![CDATA[
:126  %RoundKey_load_15 = load i8* %RoundKey_addr_190, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_15"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="173" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8">
<![CDATA[
:119  %RoundKey_load_14 = load i8* %RoundKey_addr_189, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_14"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:121  %xor_ln265_14 = xor i8 %state_load_34, %RoundKey_load_14

]]></Node>
<StgValue><ssdm name="xor_ln265_14"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:122  store i8 %xor_ln265_14, i8* %state_addr_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8">
<![CDATA[
:126  %RoundKey_load_15 = load i8* %RoundKey_addr_190, align 1

]]></Node>
<StgValue><ssdm name="RoundKey_load_15"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:128  %xor_ln265_15 = xor i8 %state_load_35, %RoundKey_load_15

]]></Node>
<StgValue><ssdm name="xor_ln265_15"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="8">
<![CDATA[
:129  store i8 %xor_ln265_15, i8* %state_addr_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0">
<![CDATA[
:130  ret void

]]></Node>
<StgValue><ssdm name="ret_ln268"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
