#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov 28 19:43:17 2022
# Process ID: 20956
# Current directory: G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment3/Assignment3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22700 G:\Srilatha - Manipal\M.E - Embedded Systems\4. ACA\Lab\Verilog Programs\ACA_Assignment3\Assignment3\Assignment3.xpr
# Log file: G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment3/Assignment3/vivado.log
# Journal file: G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment3/Assignment3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment3/Assignment3/Assignment3.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment3/Assignment3'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 705.004 ; gain = 104.621
update_compile_order -fileset sources_close [ open {G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment3/Assignment3/Assignment3.srcs/sources_1/new/JK_Flip_Flop.v} w ]
add_files {{G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment3/Assignment3/Assignment3.srcs/sources_1/new/JK_Flip_Flop.v}}
update_compile_order -fileset sources_1
set_property top JK_Flip_Flop [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 28 21:22:47 2022...
