// Seed: 2001414262
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    output supply0 id_2,
    output supply0 id_3,
    output tri0 id_4
    , id_15, id_16,
    output supply0 id_5,
    input wor id_6,
    input uwire id_7,
    input tri1 id_8,
    output tri1 id_9,
    output wor id_10,
    input supply1 id_11,
    input wor id_12,
    input wire id_13
);
  wire id_17;
  assign id_10 = id_8;
  wire id_18;
  module_0(
      id_16, id_17, id_18, id_15, id_16, id_17, id_18, id_18, id_17, id_18
  );
endmodule
