Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Fri Apr 11 09:52:54 2014
| Host         : XDAT20 running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file ADDA_clock_utilization_placed.rpt
| Design       : ADDA
| Device       : xc7a100t
-----------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y1
9. Net wise resources used in clock region X0Y2

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+------------+
| Type  | Used | Available | Num Locked |
+-------+------+-----------+------------+
| BUFG  |    2 |        32 |          0 |
| BUFH  |    0 |        96 |          0 |
| BUFIO |    0 |        24 |          0 |
| MMCM  |    0 |         6 |          0 |
| BUFR  |    0 |        24 |          0 |
| BUFMR |    0 |        12 |          0 |
+-------+------+-----------+------------+


2. Details of Global Clocks
---------------------------

+-------+------------------+-------------+--------------+--------+---------------+-----------+
|       |                  |             |   Num Loads  |        |               |           |
+-------+------------------+-------------+------+-------+--------+---------------+-----------+
| Index | BUFG Cell        | Net Name    | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+------------------+-------------+------+-------+--------+---------------+-----------+
|     1 | n_0_32_BUFG_inst | n_0_32_BUFG |   32 |     8 |     no |         1.732 |     1.732 |
|     2 | clk_BUFG_inst    | clk_BUFG    |   51 |    27 |     no |         1.794 |     0.268 |
+-------+------------------+-------------+------+-------+--------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-----------------------------------------+---------------------------------------------+--------------+--------+---------------+-----------+
|       |                                         |                                             |   Num Loads  |        |               |           |
+-------+-----------------------------------------+---------------------------------------------+------+-------+--------+---------------+-----------+
| Index | Local Clk Src                           | Net Name                                    | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+-----------------------------------------+---------------------------------------------+------+-------+--------+---------------+-----------+
|     1 | PWM_component/PWM_sample_reg[1]_LDC_i_1 | PWM_component/n_2_PWM_sample_reg[1]_LDC_i_1 |    2 |     2 |     no |         0.728 |     0.133 |
|     2 | PWM_component/PWM_sample_reg[0]_LDC_i_1 | PWM_component/n_2_PWM_sample_reg[0]_LDC_i_1 |    2 |     2 |     no |         0.716 |     0.120 |
|     3 | PWM_component/PWM_sample_reg[7]_LDC_i_1 | PWM_component/n_2_PWM_sample_reg[7]_LDC_i_1 |    2 |     2 |     no |         0.685 |     0.098 |
|     4 | PWM_component/PWM_sample_reg[8]_LDC_i_1 | PWM_component/n_2_PWM_sample_reg[8]_LDC_i_1 |    2 |     2 |     no |         0.623 |     0.059 |
|     5 | PWM_component/PWM_sample_reg[6]_LDC_i_1 | PWM_component/n_2_PWM_sample_reg[6]_LDC_i_1 |    2 |     2 |     no |         0.693 |     0.140 |
|     6 | PWM_component/PWM_sample_reg[5]_LDC_i_1 | PWM_component/n_2_PWM_sample_reg[5]_LDC_i_1 |    2 |     2 |     no |         0.644 |     0.065 |
|     7 | PWM_component/PWM_sample_reg[4]_LDC_i_1 | PWM_component/n_2_PWM_sample_reg[4]_LDC_i_1 |    2 |     2 |     no |         0.933 |     0.308 |
|     8 | PWM_component/PWM_sample_reg[3]_LDC_i_1 | PWM_component/n_2_PWM_sample_reg[3]_LDC_i_1 |    2 |     2 |     no |         0.716 |     0.119 |
|     9 | PWM_component/PWM_sample_reg[9]_LDC_i_1 | PWM_component/n_2_PWM_sample_reg[9]_LDC_i_1 |    2 |     2 |     no |         0.733 |     0.059 |
|    10 | PWM_component/PWM_sample_reg[2]_LDC_i_1 | PWM_component/n_2_PWM_sample_reg[2]_LDC_i_1 |    2 |     2 |     no |         0.684 |     0.105 |
+-------+-----------------------------------------+---------------------------------------------+------+-------+--------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    40 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    80 |    0 |    20 |    0 |    40 |
| X0Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   41 | 16000 |    0 |  2400 |    0 |    40 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |   120 |    0 |    30 |    0 |    40 |
| X0Y2              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   20 | 16000 |    0 |  2400 |    0 |    40 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |   120 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    40 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    60 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs | Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |  31 |     0 |        0 |    0 | clk_BUFG       |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+


9. Net wise resources used in clock region X0Y2
-----------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs | Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |  19 |     0 |        0 |    0 | clk_BUFG       |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells n_0_32_BUFG_inst]
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports clk]

# Clock net "clk_BUFG" driven by instance "clk_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_clk_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_clk_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_clk_BUFG] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
#endgroup

# Clock net "n_0_32_BUFG" driven by instance "n_0_32_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_n_0_32_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_n_0_32_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="n_0_32_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_n_0_32_BUFG] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
#endgroup

# Clock net "PWM_component/n_2_PWM_sample_reg[1]_LDC_i_1" driven by instance "PWM_component/PWM_sample_reg[1]_LDC_i_1" located at site "SLICE_X32Y90"
#startgroup
create_pblock CLKAG_PWM_component/n_2_PWM_sample_reg[1]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_PWM_component/n_2_PWM_sample_reg[1]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="PWM_component/n_2_PWM_sample_reg[1]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_PWM_component/n_2_PWM_sample_reg[1]_LDC_i_1] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "PWM_component/n_2_PWM_sample_reg[0]_LDC_i_1" driven by instance "PWM_component/PWM_sample_reg[0]_LDC_i_1" located at site "SLICE_X32Y87"
#startgroup
create_pblock CLKAG_PWM_component/n_2_PWM_sample_reg[0]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_PWM_component/n_2_PWM_sample_reg[0]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="PWM_component/n_2_PWM_sample_reg[0]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_PWM_component/n_2_PWM_sample_reg[0]_LDC_i_1] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "PWM_component/n_2_PWM_sample_reg[7]_LDC_i_1" driven by instance "PWM_component/PWM_sample_reg[7]_LDC_i_1" located at site "SLICE_X30Y87"
#startgroup
create_pblock CLKAG_PWM_component/n_2_PWM_sample_reg[7]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_PWM_component/n_2_PWM_sample_reg[7]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="PWM_component/n_2_PWM_sample_reg[7]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_PWM_component/n_2_PWM_sample_reg[7]_LDC_i_1] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "PWM_component/n_2_PWM_sample_reg[8]_LDC_i_1" driven by instance "PWM_component/PWM_sample_reg[8]_LDC_i_1" located at site "SLICE_X29Y87"
#startgroup
create_pblock CLKAG_PWM_component/n_2_PWM_sample_reg[8]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_PWM_component/n_2_PWM_sample_reg[8]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="PWM_component/n_2_PWM_sample_reg[8]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_PWM_component/n_2_PWM_sample_reg[8]_LDC_i_1] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "PWM_component/n_2_PWM_sample_reg[6]_LDC_i_1" driven by instance "PWM_component/PWM_sample_reg[6]_LDC_i_1" located at site "SLICE_X32Y86"
#startgroup
create_pblock CLKAG_PWM_component/n_2_PWM_sample_reg[6]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_PWM_component/n_2_PWM_sample_reg[6]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="PWM_component/n_2_PWM_sample_reg[6]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_PWM_component/n_2_PWM_sample_reg[6]_LDC_i_1] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "PWM_component/n_2_PWM_sample_reg[5]_LDC_i_1" driven by instance "PWM_component/PWM_sample_reg[5]_LDC_i_1" located at site "SLICE_X36Y87"
#startgroup
create_pblock CLKAG_PWM_component/n_2_PWM_sample_reg[5]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_PWM_component/n_2_PWM_sample_reg[5]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="PWM_component/n_2_PWM_sample_reg[5]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_PWM_component/n_2_PWM_sample_reg[5]_LDC_i_1] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "PWM_component/n_2_PWM_sample_reg[4]_LDC_i_1" driven by instance "PWM_component/PWM_sample_reg[4]_LDC_i_1" located at site "SLICE_X34Y87"
#startgroup
create_pblock CLKAG_PWM_component/n_2_PWM_sample_reg[4]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_PWM_component/n_2_PWM_sample_reg[4]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="PWM_component/n_2_PWM_sample_reg[4]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_PWM_component/n_2_PWM_sample_reg[4]_LDC_i_1] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "PWM_component/n_2_PWM_sample_reg[3]_LDC_i_1" driven by instance "PWM_component/PWM_sample_reg[3]_LDC_i_1" located at site "SLICE_X33Y89"
#startgroup
create_pblock CLKAG_PWM_component/n_2_PWM_sample_reg[3]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_PWM_component/n_2_PWM_sample_reg[3]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="PWM_component/n_2_PWM_sample_reg[3]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_PWM_component/n_2_PWM_sample_reg[3]_LDC_i_1] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "PWM_component/n_2_PWM_sample_reg[9]_LDC_i_1" driven by instance "PWM_component/PWM_sample_reg[9]_LDC_i_1" located at site "SLICE_X34Y89"
#startgroup
create_pblock CLKAG_PWM_component/n_2_PWM_sample_reg[9]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_PWM_component/n_2_PWM_sample_reg[9]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="PWM_component/n_2_PWM_sample_reg[9]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_PWM_component/n_2_PWM_sample_reg[9]_LDC_i_1] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "PWM_component/n_2_PWM_sample_reg[2]_LDC_i_1" driven by instance "PWM_component/PWM_sample_reg[2]_LDC_i_1" located at site "SLICE_X31Y89"
#startgroup
create_pblock CLKAG_PWM_component/n_2_PWM_sample_reg[2]_LDC_i_1
add_cells_to_pblock [get_pblocks  CLKAG_PWM_component/n_2_PWM_sample_reg[2]_LDC_i_1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="PWM_component/n_2_PWM_sample_reg[2]_LDC_i_1"}]]]
resize_pblock [get_pblocks CLKAG_PWM_component/n_2_PWM_sample_reg[2]_LDC_i_1] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup
