0.6
2019.1
May 24 2019
15:06:07
C:/Users/13232/Desktop/vivado/zy_lab2/zy_lab2.sim/sim_1/synth/timing/xsim/LCU_sim_time_synth.v,1648543067,verilog,,C:/Users/13232/Desktop/vivado/zy_lab2/zy_lab2.srcs/sim_1/new/LCU_sim.v,,D;D_0;D_1;D_2;FSM;LCU;RAM32M_UNIQ_BASE_;glbl;register1_2;register1_3;register1_3_3;register1_4;register8_4,,,,,,,,
C:/Users/13232/Desktop/vivado/zy_lab2/zy_lab2.srcs/sim_1/new/LCU_sim.v,1648541090,verilog,,,,LCU_sim,,,,,,,,
