# vsim -c tb -do "log -r /*; vcd file build/dump.svcd; vcd add -r /*; run -all; quit -f" 
# Start time: 15:33:09 on Oct 09,2025
# Loading sv_std.std
# Loading work.tb
# Loading work.mapas
# log -r /*
#  vcd file build/dump.svcd
#  vcd add -r /*
#  run -all
# === Malha Atualizada ===
# 0 0 0 0 0 0 0 0 
# 0 0 0 0 0 0 0 0 
# 0 0 0 0 0 0 0 0 
# 0 0 0 0 0 0 0 0 
# 0 0 0 0 0 0 0 0 
# 0 0 0 0 0 0 0 0 
# 0 0 0 0 0 0 0 0 
# 0 0 0 0 0 0 0 0 
# ========================
# === Malha Atualizada ===
# 0 0 0 0 0 0 0 0 
# 0 0 0 0 0 0 0 0 
# 0 0 0 0 0 0 0 0 
# 0 0 0 0 0 0 0 0 
# 0 0 0 0 0 0 0 0 
# 0 0 0 0 0 0 0 0 
# 0 0 0 0 0 0 0 0 
# 0 0 0 0 0 0 0 0 
# ========================
# === Malha Atualizada ===
# 0 0 0 0 0 0 0 0 
# 0 0 0 0 0 0 0 0 
# 0 0 0 0 0 0 0 0 
# 0 0 0 0 0 0 0 0 
# 0 0 0 0 0 0 0 0 
# 0 0 0 0 0 0 0 0 
# 0 0 0 0 0 0 0 0 
# 0 0 0 0 0 0 0 0 
# ========================
# ** Note: $finish    : tb.sv(73)
#    Time: 65 ns  Iteration: 2  Instance: /tb
# End time: 15:33:10 on Oct 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
