do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:53 on Jul 31,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 16:24:53 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:54 on Jul 31,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 16:24:54 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:54 on Jul 31,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 16:24:54 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:54 on Jul 31,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# ** Error: ./encoding_module.sv(15): Range must be bounded by constant expressions.
# ** Error: ./encoding_module.sv(15): Range must be bounded by constant expressions.
# ** Error: ./encoding_module.sv(16): Range must be bounded by constant expressions.
# ** Error: ./encoding_module.sv(16): Range must be bounded by constant expressions.
# -- Compiling module encoding_testbench
# ** Error: (vlog-13069) ./encoding_module.sv(60): near "posedge": syntax error, unexpected posedge.
# ** Error: (vlog-13069) ./encoding_module.sv(61): near "posedge": syntax error, unexpected posedge.
# End time: 16:24:55 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 10
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./encoding_module.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:08 on Jul 31,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 16:32:09 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:09 on Jul 31,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 16:32:09 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:09 on Jul 31,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 16:32:10 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:10 on Jul 31,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# ** Error (suppressible): ./encoding_module.sv(15): (vlog-2244) Variable 'reminder' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error: ./encoding_module.sv(15): A static declaration may not use any non-static references in its initial expression
# ** Error (suppressible): ./encoding_module.sv(16): (vlog-2244) Variable 'boundry' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# ** Error: ./encoding_module.sv(16): A static declaration may not use any non-static references in its initial expression
# -- Compiling module encoding_testbench
# ** Error: (vlog-13069) ./encoding_module.sv(62): near "posedge": syntax error, unexpected posedge.
# ** Error: (vlog-13069) ./encoding_module.sv(63): near "posedge": syntax error, unexpected posedge.
# End time: 16:32:10 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 10
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./encoding_module.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:49 on Jul 31,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 16:32:49 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:49 on Jul 31,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 16:32:50 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:50 on Jul 31,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 16:32:50 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:50 on Jul 31,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# ** Error: ./encoding_module.sv(18): Range width must be constant expression.
# ** Error: ./encoding_module.sv(18): Range must be bounded by constant expressions.
# ** Error: ./encoding_module.sv(19): Range width must be constant expression.
# ** Error: ./encoding_module.sv(19): Range must be bounded by constant expressions.
# -- Compiling module encoding_testbench
# ** Error: (vlog-13069) ./encoding_module.sv(63): near "posedge": syntax error, unexpected posedge.
# ** Error: (vlog-13069) ./encoding_module.sv(64): near "posedge": syntax error, unexpected posedge.
# End time: 16:32:51 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 10
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./encoding_module.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:56 on Jul 31,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 16:33:57 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:57 on Jul 31,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 16:33:57 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:57 on Jul 31,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 16:33:57 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:57 on Jul 31,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# ** Error: (vlog-13069) ./encoding_module.sv(61): near "posedge": syntax error, unexpected posedge.
# ** Error: (vlog-13069) ./encoding_module.sv(62): near "posedge": syntax error, unexpected posedge.
# End time: 16:33:58 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 10
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./encoding_module.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:31 on Jul 31,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 16:34:32 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:32 on Jul 31,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 16:34:32 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:32 on Jul 31,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 16:34:33 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:33 on Jul 31,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 16:34:33 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 16:34:34 on Jul 31,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# ** Error: Cannot open macro file: encoding_wave.do
# Error in macro ./runlab.do line 20
# Cannot open macro file: encoding_wave.do
#     while executing
# "do encoding_wave.do"
add wave -position insertpoint  \
sim:/encoding_testbench/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft3ngh67".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3ngh67
add wave -position insertpoint  \
sim:/encoding_testbench/projections
add wave -position insertpoint  \
sim:/encoding_testbench/dut/proj_ins
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/encoding_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:37 on Jul 31,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 16:38:38 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:38 on Jul 31,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 16:38:38 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:38 on Jul 31,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 16:38:38 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:39 on Jul 31,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# ** Error: ./encoding_module.sv(19): Range width must be constant expression.
# ** Error: ./encoding_module.sv(19): Range must be bounded by constant expressions.
# -- Compiling module encoding_testbench
# End time: 16:38:39 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 10
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./encoding_module.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:34 on Jul 31,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 16:39:35 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:35 on Jul 31,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 16:39:35 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:35 on Jul 31,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 16:39:36 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:36 on Jul 31,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# ** Error: ./encoding_module.sv(19): Range must be bounded by constant expressions.
# -- Compiling module encoding_testbench
# End time: 16:39:36 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 10
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./encoding_module.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:02 on Jul 31,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 16:41:03 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:03 on Jul 31,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 16:41:03 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:03 on Jul 31,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 16:41:04 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:04 on Jul 31,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# ** Error: ./encoding_module.sv(19): Range width must be constant expression.
# ** Error: ./encoding_module.sv(19): Range width must be constant expression.
# -- Compiling module encoding_testbench
# End time: 16:41:04 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 10
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./encoding_module.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:25 on Jul 31,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 16:41:25 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:25 on Jul 31,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 16:41:26 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:26 on Jul 31,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 16:41:26 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:26 on Jul 31,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 16:41:27 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:41:28 on Jul 31,2020, Elapsed time: 0:06:54
# Errors: 17, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 16:41:28 on Jul 31,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftkm5srb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkm5srb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./encoding_module.sv(71)
#    Time: 400 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at ./encoding_module.sv line 71
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:46 on Jul 31,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 16:46:47 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:47 on Jul 31,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 16:46:47 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:47 on Jul 31,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 16:46:48 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:48 on Jul 31,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# ** Error: ./encoding_module.sv(19): Range width must be constant expression.
# ** Error: ./encoding_module.sv(19): Range width must be constant expression.
# -- Compiling module encoding_testbench
# End time: 16:46:48 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 10
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./encoding_module.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:10 on Jul 31,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 17:02:10 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:10 on Jul 31,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 17:02:11 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:11 on Jul 31,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 17:02:11 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:11 on Jul 31,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 17:02:12 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:02:15 on Jul 31,2020, Elapsed time: 0:20:47
# Errors: 5, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 17:02:15 on Jul 31,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftz60hhq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz60hhq
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./encoding_module.sv(81)
#    Time: 400 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at ./encoding_module.sv line 81
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/encoding_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:24 on Jul 31,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 17:05:25 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:25 on Jul 31,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 17:05:25 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:25 on Jul 31,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 17:05:26 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:26 on Jul 31,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 17:05:26 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:05:32 on Jul 31,2020, Elapsed time: 0:03:17
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 17:05:32 on Jul 31,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftfz1s1h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfz1s1h
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./encoding_module.sv(86)
#    Time: 400 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at ./encoding_module.sv line 86
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/encoding_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:06 on Jul 31,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 17:06:06 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:06 on Jul 31,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 17:06:07 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:07 on Jul 31,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 17:06:07 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:07 on Jul 31,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 17:06:08 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:06:10 on Jul 31,2020, Elapsed time: 0:00:38
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 17:06:10 on Jul 31,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftfc0e05".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfc0e05
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./encoding_module.sv(86)
#    Time: 400 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at ./encoding_module.sv line 86
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:35 on Jul 31,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 17:06:35 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:35 on Jul 31,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 17:06:36 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:36 on Jul 31,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 17:06:36 on Jul 31,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:36 on Jul 31,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 17:06:37 on Jul 31,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:06:38 on Jul 31,2020, Elapsed time: 0:00:28
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 17:06:38 on Jul 31,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft9jat7g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9jat7g
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./encoding_module.sv(86)
#    Time: 400 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at ./encoding_module.sv line 86
