
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//c++filt_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401720 <.init>:
  401720:	stp	x29, x30, [sp, #-16]!
  401724:	mov	x29, sp
  401728:	bl	401f40 <ferror@plt+0x3f0>
  40172c:	ldp	x29, x30, [sp], #16
  401730:	ret

Disassembly of section .plt:

0000000000401740 <memcpy@plt-0x20>:
  401740:	stp	x16, x30, [sp, #-16]!
  401744:	adrp	x16, 415000 <ferror@plt+0x134b0>
  401748:	ldr	x17, [x16, #4088]
  40174c:	add	x16, x16, #0xff8
  401750:	br	x17
  401754:	nop
  401758:	nop
  40175c:	nop

0000000000401760 <memcpy@plt>:
  401760:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401764:	ldr	x17, [x16]
  401768:	add	x16, x16, #0x0
  40176c:	br	x17

0000000000401770 <memmove@plt>:
  401770:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401774:	ldr	x17, [x16, #8]
  401778:	add	x16, x16, #0x8
  40177c:	br	x17

0000000000401780 <mkstemps@plt>:
  401780:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401784:	ldr	x17, [x16, #16]
  401788:	add	x16, x16, #0x10
  40178c:	br	x17

0000000000401790 <cplus_demangle_name_to_style@plt>:
  401790:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401794:	ldr	x17, [x16, #24]
  401798:	add	x16, x16, #0x18
  40179c:	br	x17

00000000004017a0 <strlen@plt>:
  4017a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4017a4:	ldr	x17, [x16, #32]
  4017a8:	add	x16, x16, #0x20
  4017ac:	br	x17

00000000004017b0 <fputs@plt>:
  4017b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4017b4:	ldr	x17, [x16, #40]
  4017b8:	add	x16, x16, #0x28
  4017bc:	br	x17

00000000004017c0 <bfd_scan_vma@plt>:
  4017c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4017c4:	ldr	x17, [x16, #48]
  4017c8:	add	x16, x16, #0x30
  4017cc:	br	x17

00000000004017d0 <exit@plt>:
  4017d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4017d4:	ldr	x17, [x16, #56]
  4017d8:	add	x16, x16, #0x38
  4017dc:	br	x17

00000000004017e0 <bfd_arch_list@plt>:
  4017e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4017e4:	ldr	x17, [x16, #64]
  4017e8:	add	x16, x16, #0x40
  4017ec:	br	x17

00000000004017f0 <bfd_set_default_target@plt>:
  4017f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4017f4:	ldr	x17, [x16, #72]
  4017f8:	add	x16, x16, #0x48
  4017fc:	br	x17

0000000000401800 <ftell@plt>:
  401800:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401804:	ldr	x17, [x16, #80]
  401808:	add	x16, x16, #0x50
  40180c:	br	x17

0000000000401810 <sprintf@plt>:
  401810:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401814:	ldr	x17, [x16, #88]
  401818:	add	x16, x16, #0x58
  40181c:	br	x17

0000000000401820 <putc@plt>:
  401820:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401824:	ldr	x17, [x16, #96]
  401828:	add	x16, x16, #0x60
  40182c:	br	x17

0000000000401830 <fputc@plt>:
  401830:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401834:	ldr	x17, [x16, #104]
  401838:	add	x16, x16, #0x68
  40183c:	br	x17

0000000000401840 <cplus_demangle_set_style@plt>:
  401840:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401844:	ldr	x17, [x16, #112]
  401848:	add	x16, x16, #0x70
  40184c:	br	x17

0000000000401850 <ctime@plt>:
  401850:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401854:	ldr	x17, [x16, #120]
  401858:	add	x16, x16, #0x78
  40185c:	br	x17

0000000000401860 <fclose@plt>:
  401860:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401864:	ldr	x17, [x16, #128]
  401868:	add	x16, x16, #0x80
  40186c:	br	x17

0000000000401870 <fopen@plt>:
  401870:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401874:	ldr	x17, [x16, #136]
  401878:	add	x16, x16, #0x88
  40187c:	br	x17

0000000000401880 <xrealloc@plt>:
  401880:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401884:	ldr	x17, [x16, #144]
  401888:	add	x16, x16, #0x90
  40188c:	br	x17

0000000000401890 <bfd_target_list@plt>:
  401890:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401894:	ldr	x17, [x16, #152]
  401898:	add	x16, x16, #0x98
  40189c:	br	x17

00000000004018a0 <__libc_start_main@plt>:
  4018a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #160]
  4018a8:	add	x16, x16, #0xa0
  4018ac:	br	x17

00000000004018b0 <bfd_get_error@plt>:
  4018b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #168]
  4018b8:	add	x16, x16, #0xa8
  4018bc:	br	x17

00000000004018c0 <memset@plt>:
  4018c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #176]
  4018c8:	add	x16, x16, #0xb0
  4018cc:	br	x17

00000000004018d0 <xmalloc@plt>:
  4018d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #184]
  4018d8:	add	x16, x16, #0xb8
  4018dc:	br	x17

00000000004018e0 <xmalloc_set_program_name@plt>:
  4018e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #192]
  4018e8:	add	x16, x16, #0xc0
  4018ec:	br	x17

00000000004018f0 <xstrdup@plt>:
  4018f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #200]
  4018f8:	add	x16, x16, #0xc8
  4018fc:	br	x17

0000000000401900 <getc@plt>:
  401900:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401904:	ldr	x17, [x16, #208]
  401908:	add	x16, x16, #0xd0
  40190c:	br	x17

0000000000401910 <strerror@plt>:
  401910:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401914:	ldr	x17, [x16, #216]
  401918:	add	x16, x16, #0xd8
  40191c:	br	x17

0000000000401920 <close@plt>:
  401920:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401924:	ldr	x17, [x16, #224]
  401928:	add	x16, x16, #0xe0
  40192c:	br	x17

0000000000401930 <strrchr@plt>:
  401930:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401934:	ldr	x17, [x16, #232]
  401938:	add	x16, x16, #0xe8
  40193c:	br	x17

0000000000401940 <__gmon_start__@plt>:
  401940:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401944:	ldr	x17, [x16, #240]
  401948:	add	x16, x16, #0xf0
  40194c:	br	x17

0000000000401950 <bfd_set_format@plt>:
  401950:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401954:	ldr	x17, [x16, #248]
  401958:	add	x16, x16, #0xf8
  40195c:	br	x17

0000000000401960 <mkdtemp@plt>:
  401960:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401964:	ldr	x17, [x16, #256]
  401968:	add	x16, x16, #0x100
  40196c:	br	x17

0000000000401970 <fseek@plt>:
  401970:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401974:	ldr	x17, [x16, #264]
  401978:	add	x16, x16, #0x108
  40197c:	br	x17

0000000000401980 <abort@plt>:
  401980:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401984:	ldr	x17, [x16, #272]
  401988:	add	x16, x16, #0x110
  40198c:	br	x17

0000000000401990 <access@plt>:
  401990:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401994:	ldr	x17, [x16, #280]
  401998:	add	x16, x16, #0x118
  40199c:	br	x17

00000000004019a0 <bfd_close_all_done@plt>:
  4019a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #288]
  4019a8:	add	x16, x16, #0x120
  4019ac:	br	x17

00000000004019b0 <getopt_long@plt>:
  4019b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #296]
  4019b8:	add	x16, x16, #0x128
  4019bc:	br	x17

00000000004019c0 <strcmp@plt>:
  4019c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #304]
  4019c8:	add	x16, x16, #0x130
  4019cc:	br	x17

00000000004019d0 <bfd_printable_arch_mach@plt>:
  4019d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #312]
  4019d8:	add	x16, x16, #0x138
  4019dc:	br	x17

00000000004019e0 <strtol@plt>:
  4019e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #320]
  4019e8:	add	x16, x16, #0x140
  4019ec:	br	x17

00000000004019f0 <fread@plt>:
  4019f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #328]
  4019f8:	add	x16, x16, #0x148
  4019fc:	br	x17

0000000000401a00 <bfd_iterate_over_targets@plt>:
  401a00:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #336]
  401a08:	add	x16, x16, #0x150
  401a0c:	br	x17

0000000000401a10 <free@plt>:
  401a10:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #344]
  401a18:	add	x16, x16, #0x158
  401a1c:	br	x17

0000000000401a20 <strchr@plt>:
  401a20:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #352]
  401a28:	add	x16, x16, #0x160
  401a2c:	br	x17

0000000000401a30 <bfd_openw@plt>:
  401a30:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #360]
  401a38:	add	x16, x16, #0x168
  401a3c:	br	x17

0000000000401a40 <cplus_demangle@plt>:
  401a40:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #368]
  401a48:	add	x16, x16, #0x170
  401a4c:	br	x17

0000000000401a50 <fwrite@plt>:
  401a50:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #376]
  401a58:	add	x16, x16, #0x178
  401a5c:	br	x17

0000000000401a60 <bfd_set_error_program_name@plt>:
  401a60:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #384]
  401a68:	add	x16, x16, #0x180
  401a6c:	br	x17

0000000000401a70 <fflush@plt>:
  401a70:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #392]
  401a78:	add	x16, x16, #0x188
  401a7c:	br	x17

0000000000401a80 <strcpy@plt>:
  401a80:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #400]
  401a88:	add	x16, x16, #0x190
  401a8c:	br	x17

0000000000401a90 <mkstemp@plt>:
  401a90:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #408]
  401a98:	add	x16, x16, #0x198
  401a9c:	br	x17

0000000000401aa0 <xexit@plt>:
  401aa0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #416]
  401aa8:	add	x16, x16, #0x1a0
  401aac:	br	x17

0000000000401ab0 <bfd_errmsg@plt>:
  401ab0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #424]
  401ab8:	add	x16, x16, #0x1a8
  401abc:	br	x17

0000000000401ac0 <dcgettext@plt>:
  401ac0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #432]
  401ac8:	add	x16, x16, #0x1b0
  401acc:	br	x17

0000000000401ad0 <vfprintf@plt>:
  401ad0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #440]
  401ad8:	add	x16, x16, #0x1b8
  401adc:	br	x17

0000000000401ae0 <printf@plt>:
  401ae0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #448]
  401ae8:	add	x16, x16, #0x1c0
  401aec:	br	x17

0000000000401af0 <__assert_fail@plt>:
  401af0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #456]
  401af8:	add	x16, x16, #0x1c8
  401afc:	br	x17

0000000000401b00 <__errno_location@plt>:
  401b00:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #464]
  401b08:	add	x16, x16, #0x1d0
  401b0c:	br	x17

0000000000401b10 <getenv@plt>:
  401b10:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #472]
  401b18:	add	x16, x16, #0x1d8
  401b1c:	br	x17

0000000000401b20 <__xstat@plt>:
  401b20:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #480]
  401b28:	add	x16, x16, #0x1e0
  401b2c:	br	x17

0000000000401b30 <unlink@plt>:
  401b30:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #488]
  401b38:	add	x16, x16, #0x1e8
  401b3c:	br	x17

0000000000401b40 <fprintf@plt>:
  401b40:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #496]
  401b48:	add	x16, x16, #0x1f0
  401b4c:	br	x17

0000000000401b50 <ferror@plt>:
  401b50:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #504]
  401b58:	add	x16, x16, #0x1f8
  401b5c:	br	x17

Disassembly of section .text:

0000000000401b60 <.text>:
  401b60:	stp	x29, x30, [sp, #-112]!
  401b64:	mov	x29, sp
  401b68:	str	w0, [sp, #108]
  401b6c:	ldr	x0, [x1]
  401b70:	stp	x23, x24, [sp, #48]
  401b74:	adrp	x23, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  401b78:	stp	x19, x20, [sp, #16]
  401b7c:	adrp	x24, 416000 <memcpy@GLIBC_2.17>
  401b80:	adrp	x20, 404000 <ferror@plt+0x24b0>
  401b84:	str	x0, [x23, #624]
  401b88:	adrp	x19, 404000 <ferror@plt+0x24b0>
  401b8c:	stp	x21, x22, [sp, #32]
  401b90:	add	x20, x20, #0x4d8
  401b94:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  401b98:	stp	x25, x26, [sp, #64]
  401b9c:	adrp	x22, 416000 <memcpy@GLIBC_2.17>
  401ba0:	add	x19, x19, #0x3c8
  401ba4:	stp	x27, x28, [sp, #80]
  401ba8:	add	x21, x21, #0x210
  401bac:	add	x22, x22, #0x250
  401bb0:	str	x1, [sp, #96]
  401bb4:	bl	4018e0 <xmalloc_set_program_name@plt>
  401bb8:	ldr	x0, [x23, #624]
  401bbc:	bl	401a60 <bfd_set_error_program_name@plt>
  401bc0:	add	x1, sp, #0x60
  401bc4:	add	x0, sp, #0x6c
  401bc8:	bl	403828 <ferror@plt+0x1cd8>
  401bcc:	nop
  401bd0:	ldr	w0, [sp, #108]
  401bd4:	mov	x3, x20
  401bd8:	ldr	x1, [sp, #96]
  401bdc:	mov	x2, x19
  401be0:	mov	x4, #0x0                   	// #0
  401be4:	bl	4019b0 <getopt_long@plt>
  401be8:	cmn	w0, #0x1
  401bec:	b.eq	401c40 <ferror@plt+0xf0>  // b.none
  401bf0:	cmp	w0, #0x70
  401bf4:	b.eq	401dc4 <ferror@plt+0x274>  // b.none
  401bf8:	b.gt	401d2c <ferror@plt+0x1dc>
  401bfc:	cmp	w0, #0x68
  401c00:	b.eq	401ee0 <ferror@plt+0x390>  // b.none
  401c04:	b.gt	401d84 <ferror@plt+0x234>
  401c08:	cmp	w0, #0x52
  401c0c:	b.eq	401df4 <ferror@plt+0x2a4>  // b.none
  401c10:	cmp	w0, #0x5f
  401c14:	b.ne	401d6c <ferror@plt+0x21c>  // b.any
  401c18:	mov	w0, #0x1                   	// #1
  401c1c:	str	w0, [x22]
  401c20:	ldr	w0, [sp, #108]
  401c24:	mov	x3, x20
  401c28:	ldr	x1, [sp, #96]
  401c2c:	mov	x2, x19
  401c30:	mov	x4, #0x0                   	// #0
  401c34:	bl	4019b0 <getopt_long@plt>
  401c38:	cmn	w0, #0x1
  401c3c:	b.ne	401bf0 <ferror@plt+0xa0>  // b.any
  401c40:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  401c44:	ldr	w1, [sp, #108]
  401c48:	ldr	w0, [x19, #560]
  401c4c:	cmp	w0, w1
  401c50:	b.lt	401e78 <ferror@plt+0x328>  // b.tstop
  401c54:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401c58:	ldr	w0, [x0, #536]
  401c5c:	cmp	w0, #0x8, lsl #12
  401c60:	b.eq	401c78 <ferror@plt+0x128>  // b.none
  401c64:	b.gt	401e60 <ferror@plt+0x310>
  401c68:	cmp	w0, #0x100
  401c6c:	b.eq	401c78 <ferror@plt+0x128>  // b.none
  401c70:	cmp	w0, #0x4, lsl #12
  401c74:	b.ne	401e54 <ferror@plt+0x304>  // b.any
  401c78:	adrp	x22, 416000 <memcpy@GLIBC_2.17>
  401c7c:	adrp	x24, 404000 <ferror@plt+0x24b0>
  401c80:	add	x22, x22, #0x240
  401c84:	add	x24, x24, #0x410
  401c88:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  401c8c:	adrp	x26, 415000 <ferror@plt+0x134b0>
  401c90:	add	x23, x26, #0xaf8
  401c94:	nop
  401c98:	ldr	x0, [x22]
  401c9c:	bl	401900 <getc@plt>
  401ca0:	mov	w19, w0
  401ca4:	cmn	w0, #0x1
  401ca8:	b.eq	401d1c <ferror@plt+0x1cc>  // b.none
  401cac:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  401cb0:	add	x21, x21, #0x258
  401cb4:	mov	x28, #0x0                   	// #0
  401cb8:	mov	w27, #0x8c                  	// #140
  401cbc:	nop
  401cc0:	and	x0, x19, #0xff
  401cc4:	mov	w20, w28
  401cc8:	ldrh	w0, [x23, x0, lsl #1]
  401ccc:	tst	w27, w0
  401cd0:	b.ne	401ce4 <ferror@plt+0x194>  // b.any
  401cd4:	mov	w1, w19
  401cd8:	mov	x0, x24
  401cdc:	bl	401a20 <strchr@plt>
  401ce0:	cbz	x0, 401e14 <ferror@plt+0x2c4>
  401ce4:	mov	x0, #0x7ffe                	// #32766
  401ce8:	cmp	x28, x0
  401cec:	b.eq	401e3c <ferror@plt+0x2ec>  // b.none
  401cf0:	ldr	x0, [x22]
  401cf4:	strb	w19, [x28, x21]
  401cf8:	add	w20, w20, #0x1
  401cfc:	add	x28, x28, #0x1
  401d00:	bl	401900 <getc@plt>
  401d04:	mov	w19, w0
  401d08:	cmn	w0, #0x1
  401d0c:	b.ne	401cc0 <ferror@plt+0x170>  // b.any
  401d10:	mov	x0, x21
  401d14:	strb	wzr, [x21, w20, uxtw]
  401d18:	bl	402138 <ferror@plt+0x5e8>
  401d1c:	ldr	x0, [x25, #568]
  401d20:	bl	401a70 <fflush@plt>
  401d24:	mov	w0, #0x0                   	// #0
  401d28:	b	401d50 <ferror@plt+0x200>
  401d2c:	cmp	w0, #0x74
  401d30:	b.eq	401dd4 <ferror@plt+0x284>  // b.none
  401d34:	b.le	401d9c <ferror@plt+0x24c>
  401d38:	cmp	w0, #0x76
  401d3c:	b.ne	401bd0 <ferror@plt+0x80>  // b.any
  401d40:	adrp	x0, 404000 <ferror@plt+0x24b0>
  401d44:	add	x0, x0, #0x398
  401d48:	bl	4032f0 <ferror@plt+0x17a0>
  401d4c:	mov	w0, #0x0                   	// #0
  401d50:	ldp	x19, x20, [sp, #16]
  401d54:	ldp	x21, x22, [sp, #32]
  401d58:	ldp	x23, x24, [sp, #48]
  401d5c:	ldp	x25, x26, [sp, #64]
  401d60:	ldp	x27, x28, [sp, #80]
  401d64:	ldp	x29, x30, [sp], #112
  401d68:	ret
  401d6c:	cmp	w0, #0x3f
  401d70:	b.ne	401bd0 <ferror@plt+0x80>  // b.any
  401d74:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401d78:	mov	w1, #0x1                   	// #1
  401d7c:	ldr	x0, [x0, #544]
  401d80:	bl	402000 <ferror@plt+0x4b0>
  401d84:	cmp	w0, #0x69
  401d88:	b.eq	401de4 <ferror@plt+0x294>  // b.none
  401d8c:	cmp	w0, #0x6e
  401d90:	b.ne	401bd0 <ferror@plt+0x80>  // b.any
  401d94:	str	wzr, [x22]
  401d98:	b	401bd0 <ferror@plt+0x80>
  401d9c:	cmp	w0, #0x72
  401da0:	b.eq	401e04 <ferror@plt+0x2b4>  // b.none
  401da4:	cmp	w0, #0x73
  401da8:	b.ne	401bd0 <ferror@plt+0x80>  // b.any
  401dac:	ldr	x0, [x24, #552]
  401db0:	add	x25, x24, #0x228
  401db4:	bl	401790 <cplus_demangle_name_to_style@plt>
  401db8:	cbz	w0, 401ebc <ferror@plt+0x36c>
  401dbc:	bl	401840 <cplus_demangle_set_style@plt>
  401dc0:	b	401bd0 <ferror@plt+0x80>
  401dc4:	ldr	w0, [x21]
  401dc8:	and	w0, w0, #0xfffffffe
  401dcc:	str	w0, [x21]
  401dd0:	b	401bd0 <ferror@plt+0x80>
  401dd4:	ldr	w0, [x21]
  401dd8:	orr	w0, w0, #0x10
  401ddc:	str	w0, [x21]
  401de0:	b	401bd0 <ferror@plt+0x80>
  401de4:	ldr	w0, [x21]
  401de8:	and	w0, w0, #0xfffffff7
  401dec:	str	w0, [x21]
  401df0:	b	401bd0 <ferror@plt+0x80>
  401df4:	ldr	w0, [x21]
  401df8:	and	w0, w0, #0xfffbffff
  401dfc:	str	w0, [x21]
  401e00:	b	401bd0 <ferror@plt+0x80>
  401e04:	ldr	w0, [x21]
  401e08:	orr	w0, w0, #0x40000
  401e0c:	str	w0, [x21]
  401e10:	b	401bd0 <ferror@plt+0x80>
  401e14:	cbnz	w28, 401e40 <ferror@plt+0x2f0>
  401e18:	ldr	x1, [x25, #568]
  401e1c:	mov	w0, w19
  401e20:	add	x20, x25, #0x238
  401e24:	bl	401820 <putc@plt>
  401e28:	cmp	w19, #0xa
  401e2c:	b.ne	401c98 <ferror@plt+0x148>  // b.any
  401e30:	ldr	x0, [x20]
  401e34:	bl	401a70 <fflush@plt>
  401e38:	b	401c90 <ferror@plt+0x140>
  401e3c:	mov	w20, w28
  401e40:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401e44:	add	x0, x0, #0x258
  401e48:	strb	wzr, [x0, w20, uxtw]
  401e4c:	bl	402138 <ferror@plt+0x5e8>
  401e50:	b	401e18 <ferror@plt+0x2c8>
  401e54:	cmp	w0, #0x4
  401e58:	b.eq	401c78 <ferror@plt+0x128>  // b.none
  401e5c:	b	401e6c <ferror@plt+0x31c>
  401e60:	sub	w0, w0, #0x10, lsl #12
  401e64:	tst	w0, #0xfffeffff
  401e68:	b.eq	401c78 <ferror@plt+0x128>  // b.none
  401e6c:	adrp	x0, 404000 <ferror@plt+0x24b0>
  401e70:	add	x0, x0, #0x3d8
  401e74:	bl	402620 <ferror@plt+0xad0>
  401e78:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  401e7c:	add	x19, x19, #0x230
  401e80:	add	x25, x25, #0x238
  401e84:	ldr	x1, [sp, #96]
  401e88:	ldr	x0, [x1, w0, sxtw #3]
  401e8c:	bl	402138 <ferror@plt+0x5e8>
  401e90:	ldr	x1, [x25]
  401e94:	mov	w0, #0xa                   	// #10
  401e98:	bl	401820 <putc@plt>
  401e9c:	ldr	w0, [x19]
  401ea0:	ldr	w1, [sp, #108]
  401ea4:	add	w0, w0, #0x1
  401ea8:	str	w0, [x19]
  401eac:	cmp	w0, w1
  401eb0:	b.lt	401e84 <ferror@plt+0x334>  // b.tstop
  401eb4:	mov	w0, #0x0                   	// #0
  401eb8:	b	401d50 <ferror@plt+0x200>
  401ebc:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401ec0:	adrp	x1, 404000 <ferror@plt+0x24b0>
  401ec4:	ldr	x2, [x23, #624]
  401ec8:	add	x1, x1, #0x3a0
  401ecc:	ldr	x0, [x0, #544]
  401ed0:	ldr	x3, [x25]
  401ed4:	bl	401b40 <fprintf@plt>
  401ed8:	mov	w0, #0x1                   	// #1
  401edc:	b	401d50 <ferror@plt+0x200>
  401ee0:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401ee4:	mov	w1, #0x0                   	// #0
  401ee8:	ldr	x0, [x0, #568]
  401eec:	bl	402000 <ferror@plt+0x4b0>
  401ef0:	mov	x29, #0x0                   	// #0
  401ef4:	mov	x30, #0x0                   	// #0
  401ef8:	mov	x5, x0
  401efc:	ldr	x1, [sp]
  401f00:	add	x2, sp, #0x8
  401f04:	mov	x6, sp
  401f08:	movz	x0, #0x0, lsl #48
  401f0c:	movk	x0, #0x0, lsl #32
  401f10:	movk	x0, #0x40, lsl #16
  401f14:	movk	x0, #0x1b60
  401f18:	movz	x3, #0x0, lsl #48
  401f1c:	movk	x3, #0x0, lsl #32
  401f20:	movk	x3, #0x40, lsl #16
  401f24:	movk	x3, #0x3ee0
  401f28:	movz	x4, #0x0, lsl #48
  401f2c:	movk	x4, #0x0, lsl #32
  401f30:	movk	x4, #0x40, lsl #16
  401f34:	movk	x4, #0x3f60
  401f38:	bl	4018a0 <__libc_start_main@plt>
  401f3c:	bl	401980 <abort@plt>
  401f40:	adrp	x0, 415000 <ferror@plt+0x134b0>
  401f44:	ldr	x0, [x0, #4064]
  401f48:	cbz	x0, 401f50 <ferror@plt+0x400>
  401f4c:	b	401940 <__gmon_start__@plt>
  401f50:	ret
  401f54:	nop
  401f58:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401f5c:	add	x0, x0, #0x218
  401f60:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401f64:	add	x1, x1, #0x218
  401f68:	cmp	x1, x0
  401f6c:	b.eq	401f84 <ferror@plt+0x434>  // b.none
  401f70:	adrp	x1, 403000 <ferror@plt+0x14b0>
  401f74:	ldr	x1, [x1, #3968]
  401f78:	cbz	x1, 401f84 <ferror@plt+0x434>
  401f7c:	mov	x16, x1
  401f80:	br	x16
  401f84:	ret
  401f88:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401f8c:	add	x0, x0, #0x218
  401f90:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401f94:	add	x1, x1, #0x218
  401f98:	sub	x1, x1, x0
  401f9c:	lsr	x2, x1, #63
  401fa0:	add	x1, x2, x1, asr #3
  401fa4:	cmp	xzr, x1, asr #1
  401fa8:	asr	x1, x1, #1
  401fac:	b.eq	401fc4 <ferror@plt+0x474>  // b.none
  401fb0:	adrp	x2, 403000 <ferror@plt+0x14b0>
  401fb4:	ldr	x2, [x2, #3976]
  401fb8:	cbz	x2, 401fc4 <ferror@plt+0x474>
  401fbc:	mov	x16, x2
  401fc0:	br	x16
  401fc4:	ret
  401fc8:	stp	x29, x30, [sp, #-32]!
  401fcc:	mov	x29, sp
  401fd0:	str	x19, [sp, #16]
  401fd4:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  401fd8:	ldrb	w0, [x19, #584]
  401fdc:	cbnz	w0, 401fec <ferror@plt+0x49c>
  401fe0:	bl	401f58 <ferror@plt+0x408>
  401fe4:	mov	w0, #0x1                   	// #1
  401fe8:	strb	w0, [x19, #584]
  401fec:	ldr	x19, [sp, #16]
  401ff0:	ldp	x29, x30, [sp], #32
  401ff4:	ret
  401ff8:	b	401f88 <ferror@plt+0x438>
  401ffc:	nop
  402000:	stp	x29, x30, [sp, #-48]!
  402004:	adrp	x2, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  402008:	mov	x29, sp
  40200c:	ldr	x2, [x2, #624]
  402010:	stp	x19, x20, [sp, #16]
  402014:	mov	x19, x0
  402018:	stp	x21, x22, [sp, #32]
  40201c:	mov	w21, w1
  402020:	adrp	x1, 403000 <ferror@plt+0x14b0>
  402024:	add	x1, x1, #0xf90
  402028:	bl	401b40 <fprintf@plt>
  40202c:	mov	x0, x19
  402030:	adrp	x2, 404000 <ferror@plt+0x24b0>
  402034:	adrp	x1, 403000 <ferror@plt+0x14b0>
  402038:	add	x2, x2, #0x350
  40203c:	add	x1, x1, #0xfb8
  402040:	bl	401b40 <fprintf@plt>
  402044:	mov	x0, x19
  402048:	adrp	x2, 404000 <ferror@plt+0x24b0>
  40204c:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402050:	add	x2, x2, #0x8
  402054:	add	x1, x1, #0x18
  402058:	bl	401b40 <fprintf@plt>
  40205c:	mov	x3, x19
  402060:	mov	x2, #0x184                 	// #388
  402064:	mov	x1, #0x1                   	// #1
  402068:	adrp	x0, 404000 <ferror@plt+0x24b0>
  40206c:	add	x0, x0, #0x60
  402070:	bl	401a50 <fwrite@plt>
  402074:	adrp	x1, 415000 <ferror@plt+0x134b0>
  402078:	add	x20, x1, #0xcf8
  40207c:	mov	x0, x19
  402080:	ldr	x2, [x1, #3320]
  402084:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402088:	add	x1, x1, #0x1e8
  40208c:	bl	401b40 <fprintf@plt>
  402090:	ldr	w0, [x20, #32]
  402094:	cbz	w0, 4020c0 <ferror@plt+0x570>
  402098:	adrp	x20, 415000 <ferror@plt+0x134b0>
  40209c:	adrp	x22, 404000 <ferror@plt+0x24b0>
  4020a0:	add	x20, x20, #0xd10
  4020a4:	add	x22, x22, #0x1f0
  4020a8:	ldr	x2, [x20], #24
  4020ac:	mov	x1, x22
  4020b0:	mov	x0, x19
  4020b4:	bl	401b40 <fprintf@plt>
  4020b8:	ldr	w0, [x20, #8]
  4020bc:	cbnz	w0, 4020a8 <ferror@plt+0x558>
  4020c0:	mov	x1, x19
  4020c4:	mov	w0, #0x7d                  	// #125
  4020c8:	bl	401830 <fputc@plt>
  4020cc:	mov	x3, x19
  4020d0:	mov	x2, #0x2                   	// #2
  4020d4:	mov	x1, #0x1                   	// #1
  4020d8:	adrp	x0, 404000 <ferror@plt+0x24b0>
  4020dc:	add	x0, x0, #0x1f8
  4020e0:	bl	401a50 <fwrite@plt>
  4020e4:	adrp	x0, 404000 <ferror@plt+0x24b0>
  4020e8:	mov	x3, x19
  4020ec:	add	x0, x0, #0x200
  4020f0:	mov	x2, #0x150                 	// #336
  4020f4:	mov	x1, #0x1                   	// #1
  4020f8:	bl	401a50 <fwrite@plt>
  4020fc:	cbz	w21, 402108 <ferror@plt+0x5b8>
  402100:	mov	w0, w21
  402104:	bl	4017d0 <exit@plt>
  402108:	mov	w2, #0x5                   	// #5
  40210c:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402110:	mov	x0, #0x0                   	// #0
  402114:	add	x1, x1, #0x358
  402118:	bl	401ac0 <dcgettext@plt>
  40211c:	mov	x1, x0
  402120:	adrp	x2, 404000 <ferror@plt+0x24b0>
  402124:	mov	x0, x19
  402128:	add	x2, x2, #0x370
  40212c:	bl	401b40 <fprintf@plt>
  402130:	b	402100 <ferror@plt+0x5b0>
  402134:	nop
  402138:	stp	x29, x30, [sp, #-32]!
  40213c:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  402140:	mov	x29, sp
  402144:	stp	x19, x20, [sp, #16]
  402148:	mov	x19, x0
  40214c:	ldr	w2, [x1, #592]
  402150:	ldrb	w0, [x0]
  402154:	cmp	w0, #0x2e
  402158:	cset	w1, eq  // eq = none
  40215c:	cmp	w0, #0x24
  402160:	csinc	w1, w1, wzr, ne  // ne = any
  402164:	cbnz	w2, 4021b0 <ferror@plt+0x660>
  402168:	and	x1, x1, #0xff
  40216c:	add	x0, x19, x1
  402170:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  402174:	ldr	w1, [x1, #528]
  402178:	bl	401a40 <cplus_demangle@plt>
  40217c:	mov	x20, x0
  402180:	cbz	x0, 4021e0 <ferror@plt+0x690>
  402184:	ldrb	w0, [x19]
  402188:	cmp	w0, #0x2e
  40218c:	b.eq	4021f8 <ferror@plt+0x6a8>  // b.none
  402190:	mov	x1, x20
  402194:	adrp	x0, 404000 <ferror@plt+0x24b0>
  402198:	add	x0, x0, #0x8b0
  40219c:	bl	401ae0 <printf@plt>
  4021a0:	mov	x0, x20
  4021a4:	ldp	x19, x20, [sp, #16]
  4021a8:	ldp	x29, x30, [sp], #32
  4021ac:	b	401a10 <free@plt>
  4021b0:	and	x2, x1, #0xff
  4021b4:	add	w1, w1, #0x1
  4021b8:	add	x0, x19, x2
  4021bc:	add	x1, x19, x1
  4021c0:	ldrb	w2, [x19, x2]
  4021c4:	cmp	w2, #0x5f
  4021c8:	csel	x0, x0, x1, ne  // ne = any
  4021cc:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  4021d0:	ldr	w1, [x1, #528]
  4021d4:	bl	401a40 <cplus_demangle@plt>
  4021d8:	mov	x20, x0
  4021dc:	cbnz	x0, 402184 <ferror@plt+0x634>
  4021e0:	mov	x1, x19
  4021e4:	adrp	x0, 404000 <ferror@plt+0x24b0>
  4021e8:	ldp	x19, x20, [sp, #16]
  4021ec:	add	x0, x0, #0x8b0
  4021f0:	ldp	x29, x30, [sp], #32
  4021f4:	b	401ae0 <printf@plt>
  4021f8:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  4021fc:	ldr	x1, [x1, #568]
  402200:	bl	401820 <putc@plt>
  402204:	mov	x1, x20
  402208:	adrp	x0, 404000 <ferror@plt+0x24b0>
  40220c:	add	x0, x0, #0x8b0
  402210:	bl	401ae0 <printf@plt>
  402214:	mov	x0, x20
  402218:	ldp	x19, x20, [sp, #16]
  40221c:	ldp	x29, x30, [sp], #32
  402220:	b	401a10 <free@plt>
  402224:	nop
  402228:	stp	x29, x30, [sp, #-32]!
  40222c:	mov	w1, #0x2f                  	// #47
  402230:	mov	x29, sp
  402234:	stp	x19, x20, [sp, #16]
  402238:	mov	x20, x0
  40223c:	bl	401930 <strrchr@plt>
  402240:	cbz	x0, 402298 <ferror@plt+0x748>
  402244:	sub	x19, x0, x20
  402248:	add	x0, x19, #0xb
  40224c:	bl	4018d0 <xmalloc@plt>
  402250:	mov	x1, x20
  402254:	mov	x2, x19
  402258:	mov	x20, x0
  40225c:	bl	401760 <memcpy@plt>
  402260:	add	x2, x19, #0x1
  402264:	mov	w0, #0x2f                  	// #47
  402268:	add	x2, x20, x2
  40226c:	strb	w0, [x20, x19]
  402270:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402274:	add	x1, x1, #0x678
  402278:	mov	x0, x20
  40227c:	ldr	x3, [x1]
  402280:	str	x3, [x2]
  402284:	ldrb	w1, [x1, #8]
  402288:	strb	w1, [x2, #8]
  40228c:	ldp	x19, x20, [sp, #16]
  402290:	ldp	x29, x30, [sp], #32
  402294:	ret
  402298:	mov	x0, #0x9                   	// #9
  40229c:	bl	4018d0 <xmalloc@plt>
  4022a0:	mov	x20, x0
  4022a4:	mov	x2, x0
  4022a8:	b	402270 <ferror@plt+0x720>
  4022ac:	nop
  4022b0:	cbz	w0, 4022d0 <ferror@plt+0x780>
  4022b4:	cmp	w0, #0x1
  4022b8:	b.eq	4022e4 <ferror@plt+0x794>  // b.none
  4022bc:	adrp	x1, 404000 <ferror@plt+0x24b0>
  4022c0:	mov	w2, #0x5                   	// #5
  4022c4:	add	x1, x1, #0x6a8
  4022c8:	mov	x0, #0x0                   	// #0
  4022cc:	b	401ac0 <dcgettext@plt>
  4022d0:	adrp	x1, 404000 <ferror@plt+0x24b0>
  4022d4:	mov	w2, #0x5                   	// #5
  4022d8:	add	x1, x1, #0x688
  4022dc:	mov	x0, #0x0                   	// #0
  4022e0:	b	401ac0 <dcgettext@plt>
  4022e4:	adrp	x1, 404000 <ferror@plt+0x24b0>
  4022e8:	mov	w2, #0x5                   	// #5
  4022ec:	add	x1, x1, #0x698
  4022f0:	mov	x0, #0x0                   	// #0
  4022f4:	b	401ac0 <dcgettext@plt>
  4022f8:	stp	x29, x30, [sp, #-32]!
  4022fc:	mov	x29, sp
  402300:	stp	x19, x20, [sp, #16]
  402304:	mov	x19, x0
  402308:	bl	4018b0 <bfd_get_error@plt>
  40230c:	cbnz	w0, 402364 <ferror@plt+0x814>
  402310:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402314:	mov	w2, #0x5                   	// #5
  402318:	add	x1, x1, #0x6c0
  40231c:	mov	x0, #0x0                   	// #0
  402320:	bl	401ac0 <dcgettext@plt>
  402324:	mov	x20, x0
  402328:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  40232c:	ldr	x0, [x0, #568]
  402330:	bl	401a70 <fflush@plt>
  402334:	cbz	x19, 40237c <ferror@plt+0x82c>
  402338:	mov	x4, x20
  40233c:	mov	x3, x19
  402340:	adrp	x1, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  402344:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402348:	ldp	x19, x20, [sp, #16]
  40234c:	ldp	x29, x30, [sp], #32
  402350:	ldr	x2, [x1, #624]
  402354:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402358:	ldr	x0, [x0, #544]
  40235c:	add	x1, x1, #0x6d8
  402360:	b	401b40 <fprintf@plt>
  402364:	bl	401ab0 <bfd_errmsg@plt>
  402368:	mov	x20, x0
  40236c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402370:	ldr	x0, [x0, #568]
  402374:	bl	401a70 <fflush@plt>
  402378:	cbnz	x19, 402338 <ferror@plt+0x7e8>
  40237c:	mov	x3, x20
  402380:	adrp	x2, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  402384:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402388:	adrp	x1, 404000 <ferror@plt+0x24b0>
  40238c:	ldp	x19, x20, [sp, #16]
  402390:	add	x1, x1, #0xbd0
  402394:	ldp	x29, x30, [sp], #32
  402398:	ldr	x2, [x2, #624]
  40239c:	ldr	x0, [x0, #544]
  4023a0:	b	401b40 <fprintf@plt>
  4023a4:	nop
  4023a8:	stp	x29, x30, [sp, #-80]!
  4023ac:	mov	x29, sp
  4023b0:	stp	x21, x22, [sp, #32]
  4023b4:	mov	x21, x1
  4023b8:	ldr	w1, [x1, #12]
  4023bc:	stp	x19, x20, [sp, #16]
  4023c0:	mov	w20, #0x60                  	// #96
  4023c4:	add	w1, w1, #0x1
  4023c8:	stp	x23, x24, [sp, #48]
  4023cc:	mov	x22, x0
  4023d0:	ldr	x2, [x21, #16]
  4023d4:	smull	x0, w1, w20
  4023d8:	str	w1, [x21, #12]
  4023dc:	cmp	x2, x0
  4023e0:	b.cs	402428 <ferror@plt+0x8d8>  // b.hs, b.nlast
  4023e4:	mov	w19, #0xc0                  	// #192
  4023e8:	cmp	w1, #0x3f
  4023ec:	ldr	x0, [x21, #24]
  4023f0:	smull	x1, w1, w19
  4023f4:	mov	x19, #0x3000                	// #12288
  4023f8:	csel	x19, x1, x19, gt
  4023fc:	mov	x1, x19
  402400:	bl	401880 <xrealloc@plt>
  402404:	ldr	x2, [x21, #16]
  402408:	str	x0, [x21, #24]
  40240c:	mov	w1, #0x0                   	// #0
  402410:	add	x0, x0, x2
  402414:	sub	x2, x19, x2
  402418:	bl	4018c0 <memset@plt>
  40241c:	str	x19, [x21, #16]
  402420:	ldr	w0, [x21, #12]
  402424:	smull	x0, w0, w20
  402428:	ldr	x3, [x21, #24]
  40242c:	mov	w2, #0x5                   	// #5
  402430:	ldr	x4, [x22]
  402434:	add	x3, x3, x0
  402438:	adrp	x1, 404000 <ferror@plt+0x24b0>
  40243c:	mov	x0, #0x0                   	// #0
  402440:	add	x1, x1, #0x6e8
  402444:	stur	x4, [x3, #-96]
  402448:	bl	401ac0 <dcgettext@plt>
  40244c:	mov	x19, x0
  402450:	ldr	w0, [x22, #16]
  402454:	ldr	x23, [x22]
  402458:	bl	4022b0 <ferror@plt+0x760>
  40245c:	mov	x20, x0
  402460:	ldr	w0, [x22, #12]
  402464:	bl	4022b0 <ferror@plt+0x760>
  402468:	mov	x3, x0
  40246c:	mov	x2, x20
  402470:	mov	x1, x23
  402474:	mov	x0, x19
  402478:	bl	401ae0 <printf@plt>
  40247c:	ldr	x0, [x21]
  402480:	ldr	x1, [x22]
  402484:	bl	401a30 <bfd_openw@plt>
  402488:	mov	x20, x0
  40248c:	cbz	x0, 402568 <ferror@plt+0xa18>
  402490:	mov	w1, #0x1                   	// #1
  402494:	mov	w19, #0x2                   	// #2
  402498:	bl	401950 <bfd_set_format@plt>
  40249c:	cbz	w0, 402548 <ferror@plt+0x9f8>
  4024a0:	adrp	x22, 404000 <ferror@plt+0x24b0>
  4024a4:	mov	x24, #0xffffffffffffffa0    	// #-96
  4024a8:	add	x22, x22, #0x708
  4024ac:	mov	w23, #0x1                   	// #1
  4024b0:	str	x25, [sp, #64]
  4024b4:	mov	w25, #0x60                  	// #96
  4024b8:	b	4024c8 <ferror@plt+0x978>
  4024bc:	add	w19, w19, #0x1
  4024c0:	cmp	w19, #0x59
  4024c4:	b.eq	402524 <ferror@plt+0x9d4>  // b.none
  4024c8:	ldr	x3, [x20, #8]
  4024cc:	mov	w1, w19
  4024d0:	mov	x0, x20
  4024d4:	mov	x2, #0x0                   	// #0
  4024d8:	ldr	x3, [x3, #656]
  4024dc:	blr	x3
  4024e0:	cbz	w0, 4024bc <ferror@plt+0x96c>
  4024e4:	mov	w0, w19
  4024e8:	mov	x1, #0x0                   	// #0
  4024ec:	bl	4019d0 <bfd_printable_arch_mach@plt>
  4024f0:	mov	x1, x0
  4024f4:	mov	x0, x22
  4024f8:	bl	401ae0 <printf@plt>
  4024fc:	ldr	w2, [x21, #12]
  402500:	sub	w0, w19, #0x2
  402504:	ldr	x1, [x21, #24]
  402508:	add	w19, w19, #0x1
  40250c:	cmp	w19, #0x59
  402510:	smaddl	x2, w2, w25, x24
  402514:	add	x1, x1, x2
  402518:	add	x0, x1, x0
  40251c:	strb	w23, [x0, #8]
  402520:	b.ne	4024c8 <ferror@plt+0x978>  // b.any
  402524:	ldr	x25, [sp, #64]
  402528:	mov	x0, x20
  40252c:	bl	4019a0 <bfd_close_all_done@plt>
  402530:	ldr	w0, [x21, #8]
  402534:	ldp	x19, x20, [sp, #16]
  402538:	ldp	x21, x22, [sp, #32]
  40253c:	ldp	x23, x24, [sp, #48]
  402540:	ldp	x29, x30, [sp], #80
  402544:	ret
  402548:	bl	4018b0 <bfd_get_error@plt>
  40254c:	cmp	w0, #0x5
  402550:	b.eq	402528 <ferror@plt+0x9d8>  // b.none
  402554:	ldr	x0, [x22]
  402558:	bl	4022f8 <ferror@plt+0x7a8>
  40255c:	mov	w0, #0x1                   	// #1
  402560:	str	w0, [x21, #8]
  402564:	b	402528 <ferror@plt+0x9d8>
  402568:	ldr	x0, [x21]
  40256c:	bl	4022f8 <ferror@plt+0x7a8>
  402570:	mov	w1, #0x1                   	// #1
  402574:	str	w1, [x21, #8]
  402578:	mov	w0, w1
  40257c:	ldp	x19, x20, [sp, #16]
  402580:	ldp	x21, x22, [sp, #32]
  402584:	ldp	x23, x24, [sp, #48]
  402588:	ldp	x29, x30, [sp], #80
  40258c:	ret
  402590:	stp	x29, x30, [sp, #-16]!
  402594:	mov	x29, sp
  402598:	bl	4022f8 <ferror@plt+0x7a8>
  40259c:	mov	w0, #0x1                   	// #1
  4025a0:	bl	401aa0 <xexit@plt>
  4025a4:	nop
  4025a8:	stp	x29, x30, [sp, #-80]!
  4025ac:	adrp	x2, 416000 <memcpy@GLIBC_2.17>
  4025b0:	mov	x29, sp
  4025b4:	str	x21, [sp, #32]
  4025b8:	mov	x21, x0
  4025bc:	ldr	x0, [x2, #568]
  4025c0:	stp	x19, x20, [sp, #16]
  4025c4:	mov	x19, x1
  4025c8:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  4025cc:	bl	401a70 <fflush@plt>
  4025d0:	adrp	x2, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  4025d4:	adrp	x1, 404000 <ferror@plt+0x24b0>
  4025d8:	ldr	x0, [x20, #544]
  4025dc:	add	x1, x1, #0x710
  4025e0:	ldr	x2, [x2, #624]
  4025e4:	bl	401b40 <fprintf@plt>
  4025e8:	ldp	x6, x7, [x19]
  4025ec:	mov	x1, x21
  4025f0:	ldp	x4, x5, [x19, #16]
  4025f4:	add	x2, sp, #0x30
  4025f8:	ldr	x0, [x20, #544]
  4025fc:	stp	x6, x7, [sp, #48]
  402600:	stp	x4, x5, [sp, #64]
  402604:	bl	401ad0 <vfprintf@plt>
  402608:	ldr	x1, [x20, #544]
  40260c:	mov	w0, #0xa                   	// #10
  402610:	ldp	x19, x20, [sp, #16]
  402614:	ldr	x21, [sp, #32]
  402618:	ldp	x29, x30, [sp], #80
  40261c:	b	401820 <putc@plt>
  402620:	stp	x29, x30, [sp, #-272]!
  402624:	mov	w9, #0xffffffc8            	// #-56
  402628:	mov	w8, #0xffffff80            	// #-128
  40262c:	mov	x29, sp
  402630:	add	x10, sp, #0xd0
  402634:	add	x11, sp, #0x110
  402638:	stp	x11, x11, [sp, #48]
  40263c:	str	x10, [sp, #64]
  402640:	stp	w9, w8, [sp, #72]
  402644:	ldp	x10, x11, [sp, #48]
  402648:	stp	x1, x2, [sp, #216]
  40264c:	add	x1, sp, #0x10
  402650:	ldp	x8, x9, [sp, #64]
  402654:	stp	x10, x11, [sp, #16]
  402658:	stp	x8, x9, [sp, #32]
  40265c:	str	q0, [sp, #80]
  402660:	str	q1, [sp, #96]
  402664:	str	q2, [sp, #112]
  402668:	str	q3, [sp, #128]
  40266c:	str	q4, [sp, #144]
  402670:	str	q5, [sp, #160]
  402674:	str	q6, [sp, #176]
  402678:	str	q7, [sp, #192]
  40267c:	stp	x3, x4, [sp, #232]
  402680:	stp	x5, x6, [sp, #248]
  402684:	str	x7, [sp, #264]
  402688:	bl	4025a8 <ferror@plt+0xa58>
  40268c:	mov	w0, #0x1                   	// #1
  402690:	bl	401aa0 <xexit@plt>
  402694:	nop
  402698:	stp	x29, x30, [sp, #-272]!
  40269c:	mov	w9, #0xffffffc8            	// #-56
  4026a0:	mov	w8, #0xffffff80            	// #-128
  4026a4:	mov	x29, sp
  4026a8:	add	x10, sp, #0xd0
  4026ac:	add	x11, sp, #0x110
  4026b0:	stp	x11, x11, [sp, #48]
  4026b4:	str	x10, [sp, #64]
  4026b8:	stp	w9, w8, [sp, #72]
  4026bc:	ldp	x10, x11, [sp, #48]
  4026c0:	stp	x10, x11, [sp, #16]
  4026c4:	ldp	x8, x9, [sp, #64]
  4026c8:	stp	x8, x9, [sp, #32]
  4026cc:	str	q0, [sp, #80]
  4026d0:	str	q1, [sp, #96]
  4026d4:	str	q2, [sp, #112]
  4026d8:	str	q3, [sp, #128]
  4026dc:	str	q4, [sp, #144]
  4026e0:	str	q5, [sp, #160]
  4026e4:	str	q6, [sp, #176]
  4026e8:	str	q7, [sp, #192]
  4026ec:	stp	x1, x2, [sp, #216]
  4026f0:	add	x1, sp, #0x10
  4026f4:	stp	x3, x4, [sp, #232]
  4026f8:	stp	x5, x6, [sp, #248]
  4026fc:	str	x7, [sp, #264]
  402700:	bl	4025a8 <ferror@plt+0xa58>
  402704:	ldp	x29, x30, [sp], #272
  402708:	ret
  40270c:	nop
  402710:	stp	x29, x30, [sp, #-32]!
  402714:	mov	x29, sp
  402718:	stp	x19, x20, [sp, #16]
  40271c:	adrp	x19, 404000 <ferror@plt+0x24b0>
  402720:	add	x19, x19, #0x718
  402724:	mov	x0, x19
  402728:	bl	4017f0 <bfd_set_default_target@plt>
  40272c:	cbz	w0, 40273c <ferror@plt+0xbec>
  402730:	ldp	x19, x20, [sp, #16]
  402734:	ldp	x29, x30, [sp], #32
  402738:	ret
  40273c:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402740:	add	x1, x1, #0x738
  402744:	mov	w2, #0x5                   	// #5
  402748:	mov	x0, #0x0                   	// #0
  40274c:	bl	401ac0 <dcgettext@plt>
  402750:	mov	x20, x0
  402754:	bl	4018b0 <bfd_get_error@plt>
  402758:	bl	401ab0 <bfd_errmsg@plt>
  40275c:	mov	x2, x0
  402760:	mov	x1, x19
  402764:	mov	x0, x20
  402768:	bl	402620 <ferror@plt+0xad0>
  40276c:	nop
  402770:	stp	x29, x30, [sp, #-48]!
  402774:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  402778:	mov	x29, sp
  40277c:	stp	x19, x20, [sp, #16]
  402780:	mov	x19, x0
  402784:	ldr	x0, [x1, #568]
  402788:	stp	x21, x22, [sp, #32]
  40278c:	adrp	x22, 416000 <memcpy@GLIBC_2.17>
  402790:	bl	401a70 <fflush@plt>
  402794:	mov	w2, #0x5                   	// #5
  402798:	adrp	x1, 404000 <ferror@plt+0x24b0>
  40279c:	ldr	x20, [x22, #544]
  4027a0:	add	x1, x1, #0x768
  4027a4:	mov	x0, #0x0                   	// #0
  4027a8:	bl	401ac0 <dcgettext@plt>
  4027ac:	adrp	x2, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  4027b0:	mov	x1, x0
  4027b4:	mov	x0, x20
  4027b8:	ldr	x2, [x2, #624]
  4027bc:	bl	401b40 <fprintf@plt>
  4027c0:	ldr	x2, [x19]
  4027c4:	cbz	x2, 4027ec <ferror@plt+0xc9c>
  4027c8:	adrp	x20, 404000 <ferror@plt+0x24b0>
  4027cc:	add	x21, x22, #0x220
  4027d0:	add	x20, x20, #0x8f8
  4027d4:	nop
  4027d8:	ldr	x0, [x21]
  4027dc:	mov	x1, x20
  4027e0:	bl	401b40 <fprintf@plt>
  4027e4:	ldr	x2, [x19, #8]!
  4027e8:	cbnz	x2, 4027d8 <ferror@plt+0xc88>
  4027ec:	ldr	x1, [x22, #544]
  4027f0:	mov	w0, #0xa                   	// #10
  4027f4:	ldp	x19, x20, [sp, #16]
  4027f8:	ldp	x21, x22, [sp, #32]
  4027fc:	ldp	x29, x30, [sp], #48
  402800:	b	401830 <fputc@plt>
  402804:	nop
  402808:	stp	x29, x30, [sp, #-48]!
  40280c:	mov	x29, sp
  402810:	stp	x19, x20, [sp, #16]
  402814:	mov	x20, x1
  402818:	stp	x21, x22, [sp, #32]
  40281c:	cbz	x0, 40289c <ferror@plt+0xd4c>
  402820:	mov	x19, x0
  402824:	mov	w2, #0x5                   	// #5
  402828:	adrp	x1, 404000 <ferror@plt+0x24b0>
  40282c:	mov	x0, #0x0                   	// #0
  402830:	add	x1, x1, #0x798
  402834:	bl	401ac0 <dcgettext@plt>
  402838:	mov	x2, x19
  40283c:	mov	x1, x0
  402840:	mov	x0, x20
  402844:	bl	401b40 <fprintf@plt>
  402848:	bl	401890 <bfd_target_list@plt>
  40284c:	mov	x22, x0
  402850:	ldr	x2, [x0]
  402854:	cbz	x2, 40287c <ferror@plt+0xd2c>
  402858:	adrp	x21, 404000 <ferror@plt+0x24b0>
  40285c:	add	x19, x0, #0x8
  402860:	add	x21, x21, #0x8f8
  402864:	nop
  402868:	mov	x1, x21
  40286c:	mov	x0, x20
  402870:	bl	401b40 <fprintf@plt>
  402874:	ldr	x2, [x19], #8
  402878:	cbnz	x2, 402868 <ferror@plt+0xd18>
  40287c:	mov	x1, x20
  402880:	mov	w0, #0xa                   	// #10
  402884:	bl	401830 <fputc@plt>
  402888:	mov	x0, x22
  40288c:	ldp	x19, x20, [sp, #16]
  402890:	ldp	x21, x22, [sp, #32]
  402894:	ldp	x29, x30, [sp], #48
  402898:	b	401a10 <free@plt>
  40289c:	mov	w2, #0x5                   	// #5
  4028a0:	adrp	x1, 404000 <ferror@plt+0x24b0>
  4028a4:	add	x1, x1, #0x780
  4028a8:	bl	401ac0 <dcgettext@plt>
  4028ac:	mov	x1, x0
  4028b0:	mov	x0, x20
  4028b4:	bl	401b40 <fprintf@plt>
  4028b8:	b	402848 <ferror@plt+0xcf8>
  4028bc:	nop
  4028c0:	stp	x29, x30, [sp, #-48]!
  4028c4:	mov	x29, sp
  4028c8:	stp	x19, x20, [sp, #16]
  4028cc:	mov	x20, x1
  4028d0:	stp	x21, x22, [sp, #32]
  4028d4:	cbz	x0, 402954 <ferror@plt+0xe04>
  4028d8:	mov	x19, x0
  4028dc:	mov	w2, #0x5                   	// #5
  4028e0:	adrp	x1, 404000 <ferror@plt+0x24b0>
  4028e4:	mov	x0, #0x0                   	// #0
  4028e8:	add	x1, x1, #0x7d0
  4028ec:	bl	401ac0 <dcgettext@plt>
  4028f0:	mov	x2, x19
  4028f4:	mov	x1, x0
  4028f8:	mov	x0, x20
  4028fc:	bl	401b40 <fprintf@plt>
  402900:	bl	4017e0 <bfd_arch_list@plt>
  402904:	mov	x22, x0
  402908:	ldr	x2, [x0]
  40290c:	cbz	x2, 402934 <ferror@plt+0xde4>
  402910:	adrp	x21, 404000 <ferror@plt+0x24b0>
  402914:	mov	x19, x0
  402918:	add	x21, x21, #0x8f8
  40291c:	nop
  402920:	mov	x1, x21
  402924:	mov	x0, x20
  402928:	bl	401b40 <fprintf@plt>
  40292c:	ldr	x2, [x19, #8]!
  402930:	cbnz	x2, 402920 <ferror@plt+0xdd0>
  402934:	mov	x1, x20
  402938:	mov	w0, #0xa                   	// #10
  40293c:	bl	401830 <fputc@plt>
  402940:	mov	x0, x22
  402944:	ldp	x19, x20, [sp, #16]
  402948:	ldp	x21, x22, [sp, #32]
  40294c:	ldp	x29, x30, [sp], #48
  402950:	b	401a10 <free@plt>
  402954:	mov	w2, #0x5                   	// #5
  402958:	adrp	x1, 404000 <ferror@plt+0x24b0>
  40295c:	add	x1, x1, #0x7b0
  402960:	bl	401ac0 <dcgettext@plt>
  402964:	mov	x1, x0
  402968:	mov	x0, x20
  40296c:	bl	401b40 <fprintf@plt>
  402970:	b	402900 <ferror@plt+0xdb0>
  402974:	nop
  402978:	stp	x29, x30, [sp, #-192]!
  40297c:	mov	w2, #0x5                   	// #5
  402980:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402984:	mov	x29, sp
  402988:	add	x1, x1, #0x7f0
  40298c:	mov	x0, #0x0                   	// #0
  402990:	stp	x19, x20, [sp, #16]
  402994:	bl	401ac0 <dcgettext@plt>
  402998:	adrp	x1, 404000 <ferror@plt+0x24b0>
  40299c:	add	x1, x1, #0x810
  4029a0:	bl	401ae0 <printf@plt>
  4029a4:	mov	x0, #0x0                   	// #0
  4029a8:	bl	403ed0 <ferror@plt+0x2380>
  4029ac:	mov	x2, x0
  4029b0:	add	x1, sp, #0xa0
  4029b4:	adrp	x0, 402000 <ferror@plt+0x4b0>
  4029b8:	add	x0, x0, #0x3a8
  4029bc:	stp	x2, xzr, [sp, #160]
  4029c0:	stp	xzr, xzr, [sp, #176]
  4029c4:	bl	401a00 <bfd_iterate_over_targets@plt>
  4029c8:	ldr	x0, [sp, #160]
  4029cc:	bl	401b30 <unlink@plt>
  4029d0:	ldr	x0, [sp, #160]
  4029d4:	bl	401a10 <free@plt>
  4029d8:	ldr	w19, [sp, #168]
  4029dc:	cbz	w19, 4029f0 <ferror@plt+0xea0>
  4029e0:	mov	w0, w19
  4029e4:	ldp	x19, x20, [sp, #16]
  4029e8:	ldp	x29, x30, [sp], #192
  4029ec:	ret
  4029f0:	mov	w20, #0x2                   	// #2
  4029f4:	stp	x21, x22, [sp, #32]
  4029f8:	stp	x23, x24, [sp, #48]
  4029fc:	stp	x25, x26, [sp, #64]
  402a00:	mov	w26, #0x0                   	// #0
  402a04:	stp	x27, x28, [sp, #80]
  402a08:	mov	x1, #0x0                   	// #0
  402a0c:	mov	w0, w20
  402a10:	bl	4019d0 <bfd_printable_arch_mach@plt>
  402a14:	add	w20, w20, #0x1
  402a18:	bl	4017a0 <strlen@plt>
  402a1c:	cmp	w26, w0
  402a20:	csel	w26, w26, w0, ge  // ge = tcont
  402a24:	cmp	w20, #0x59
  402a28:	b.ne	402a08 <ferror@plt+0xeb8>  // b.any
  402a2c:	adrp	x0, 404000 <ferror@plt+0x24b0>
  402a30:	add	x0, x0, #0x828
  402a34:	bl	401b10 <getenv@plt>
  402a38:	cbz	x0, 402a50 <ferror@plt+0xf00>
  402a3c:	mov	w2, #0xa                   	// #10
  402a40:	mov	x1, #0x0                   	// #0
  402a44:	bl	4019e0 <strtol@plt>
  402a48:	mov	w2, w0
  402a4c:	cbnz	w0, 402a54 <ferror@plt+0xf04>
  402a50:	mov	w2, #0x50                  	// #80
  402a54:	ldr	w1, [sp, #172]
  402a58:	cmp	w1, #0x0
  402a5c:	b.le	402c8c <ferror@plt+0x113c>
  402a60:	sub	w2, w2, w26
  402a64:	adrp	x28, 404000 <ferror@plt+0x24b0>
  402a68:	sub	w0, w2, #0x1
  402a6c:	adrp	x27, 404000 <ferror@plt+0x24b0>
  402a70:	adrp	x23, 416000 <memcpy@GLIBC_2.17>
  402a74:	adrp	x2, 404000 <ferror@plt+0x24b0>
  402a78:	add	x28, x28, #0x830
  402a7c:	add	x2, x2, #0x840
  402a80:	add	x27, x27, #0x838
  402a84:	add	x23, x23, #0x238
  402a88:	str	w0, [sp, #124]
  402a8c:	adrp	x0, 404000 <ferror@plt+0x24b0>
  402a90:	add	x0, x0, #0x890
  402a94:	str	x2, [sp, #128]
  402a98:	add	w2, w26, #0x1
  402a9c:	str	x0, [sp, #144]
  402aa0:	adrp	x0, 404000 <ferror@plt+0x24b0>
  402aa4:	add	x0, x0, #0x850
  402aa8:	str	x0, [sp, #136]
  402aac:	str	w2, [sp, #152]
  402ab0:	mov	w24, #0x60                  	// #96
  402ab4:	ldr	w22, [sp, #124]
  402ab8:	ldr	x21, [sp, #184]
  402abc:	smull	x24, w19, w24
  402ac0:	sxtw	x25, w19
  402ac4:	mov	w20, w19
  402ac8:	add	x21, x21, x24
  402acc:	nop
  402ad0:	ldr	x0, [x21]
  402ad4:	sub	w22, w22, #0x1
  402ad8:	add	x21, x21, #0x60
  402adc:	str	w1, [sp, #104]
  402ae0:	bl	4017a0 <strlen@plt>
  402ae4:	subs	w22, w22, w0
  402ae8:	b.mi	402afc <ferror@plt+0xfac>  // b.first
  402aec:	ldr	w1, [sp, #104]
  402af0:	add	w20, w20, #0x1
  402af4:	cmp	w1, w20
  402af8:	b.gt	402ad0 <ferror@plt+0xf80>
  402afc:	ldr	w1, [sp, #152]
  402b00:	mov	x2, x28
  402b04:	mov	x0, x27
  402b08:	bl	401ae0 <printf@plt>
  402b0c:	cmp	w20, w19
  402b10:	b.eq	402cb0 <ferror@plt+0x1160>  // b.none
  402b14:	mvn	w21, w19
  402b18:	add	x25, x25, #0x1
  402b1c:	add	w0, w21, w20
  402b20:	mov	x2, x24
  402b24:	add	x0, x0, x25
  402b28:	add	x0, x0, x0, lsl #1
  402b2c:	lsl	x22, x0, #5
  402b30:	ldr	x1, [sp, #184]
  402b34:	ldr	x0, [sp, #144]
  402b38:	ldr	x1, [x1, x2]
  402b3c:	add	x2, x2, #0x60
  402b40:	stp	x2, x2, [sp, #104]
  402b44:	bl	401ae0 <printf@plt>
  402b48:	ldr	x2, [sp, #104]
  402b4c:	cmp	x22, x2
  402b50:	b.ne	402b30 <ferror@plt+0xfe0>  // b.any
  402b54:	add	w21, w21, w20
  402b58:	mov	w0, #0xa                   	// #10
  402b5c:	add	x25, x21, x25
  402b60:	mov	w22, #0x2                   	// #2
  402b64:	ldr	x1, [x23]
  402b68:	add	x25, x25, x25, lsl #1
  402b6c:	lsl	x25, x25, #5
  402b70:	bl	401820 <putc@plt>
  402b74:	nop
  402b78:	mov	x1, #0x0                   	// #0
  402b7c:	mov	w0, w22
  402b80:	bl	4019d0 <bfd_printable_arch_mach@plt>
  402b84:	ldr	x1, [sp, #128]
  402b88:	bl	4019c0 <strcmp@plt>
  402b8c:	cbnz	w0, 402bb0 <ferror@plt+0x1060>
  402b90:	add	w22, w22, #0x1
  402b94:	cmp	w22, #0x59
  402b98:	b.ne	402b78 <ferror@plt+0x1028>  // b.any
  402b9c:	ldr	w1, [sp, #172]
  402ba0:	cmp	w1, w20
  402ba4:	b.le	402c8c <ferror@plt+0x113c>
  402ba8:	mov	w19, w20
  402bac:	b	402ab0 <ferror@plt+0xf60>
  402bb0:	mov	x1, #0x0                   	// #0
  402bb4:	mov	w0, w22
  402bb8:	bl	4019d0 <bfd_printable_arch_mach@plt>
  402bbc:	mov	x2, x0
  402bc0:	ldr	x0, [sp, #136]
  402bc4:	mov	w1, w26
  402bc8:	bl	401ae0 <printf@plt>
  402bcc:	cmp	w20, w19
  402bd0:	b.eq	402c78 <ferror@plt+0x1128>  // b.none
  402bd4:	sub	w0, w22, #0x2
  402bd8:	str	x0, [sp, #104]
  402bdc:	ldr	x0, [sp, #184]
  402be0:	mov	x21, x24
  402be4:	ldr	x3, [sp, #104]
  402be8:	add	x2, x0, x21
  402bec:	ldr	x1, [x23]
  402bf0:	add	x2, x2, x3
  402bf4:	ldr	x0, [x0, x21]
  402bf8:	ldrb	w2, [x2, #8]
  402bfc:	cbz	w2, 402c3c <ferror@plt+0x10ec>
  402c00:	bl	4017b0 <fputs@plt>
  402c04:	ldr	x1, [x23]
  402c08:	add	x21, x21, #0x60
  402c0c:	cmp	x25, x21
  402c10:	b.eq	402c80 <ferror@plt+0x1130>  // b.none
  402c14:	mov	w0, #0x20                  	// #32
  402c18:	bl	401820 <putc@plt>
  402c1c:	ldr	x0, [sp, #184]
  402c20:	ldr	x3, [sp, #104]
  402c24:	add	x2, x0, x21
  402c28:	ldr	x1, [x23]
  402c2c:	add	x2, x2, x3
  402c30:	ldr	x0, [x0, x21]
  402c34:	ldrb	w2, [x2, #8]
  402c38:	cbnz	w2, 402c00 <ferror@plt+0x10b0>
  402c3c:	str	x1, [sp, #112]
  402c40:	bl	4017a0 <strlen@plt>
  402c44:	sub	w2, w0, #0x1
  402c48:	ldr	x1, [sp, #112]
  402c4c:	cbz	w0, 402c08 <ferror@plt+0x10b8>
  402c50:	sub	w2, w2, #0x1
  402c54:	mov	w0, #0x2d                  	// #45
  402c58:	str	w2, [sp, #112]
  402c5c:	str	w2, [sp, #156]
  402c60:	bl	401820 <putc@plt>
  402c64:	ldr	w2, [sp, #112]
  402c68:	ldr	x1, [x23]
  402c6c:	cmn	w2, #0x1
  402c70:	b.ne	402c50 <ferror@plt+0x1100>  // b.any
  402c74:	b	402c08 <ferror@plt+0x10b8>
  402c78:	ldr	x1, [x23]
  402c7c:	nop
  402c80:	mov	w0, #0xa                   	// #10
  402c84:	bl	401820 <putc@plt>
  402c88:	b	402b90 <ferror@plt+0x1040>
  402c8c:	ldr	w19, [sp, #168]
  402c90:	ldp	x21, x22, [sp, #32]
  402c94:	mov	w0, w19
  402c98:	ldp	x19, x20, [sp, #16]
  402c9c:	ldp	x23, x24, [sp, #48]
  402ca0:	ldp	x25, x26, [sp, #64]
  402ca4:	ldp	x27, x28, [sp, #80]
  402ca8:	ldp	x29, x30, [sp], #192
  402cac:	ret
  402cb0:	add	x25, x25, #0x1
  402cb4:	mvn	w21, w20
  402cb8:	b	402b54 <ferror@plt+0x1004>
  402cbc:	nop
  402cc0:	stp	x29, x30, [sp, #-240]!
  402cc4:	mov	x29, sp
  402cc8:	stp	x19, x20, [sp, #16]
  402ccc:	mov	x20, x0
  402cd0:	mov	x19, x1
  402cd4:	stp	x21, x22, [sp, #32]
  402cd8:	mov	w21, w3
  402cdc:	cbz	w2, 402cf8 <ferror@plt+0x11a8>
  402ce0:	ldr	x2, [x19, #8]
  402ce4:	add	x1, sp, #0x70
  402ce8:	mov	x0, x19
  402cec:	ldr	x2, [x2, #480]
  402cf0:	blr	x2
  402cf4:	cbz	w0, 402d68 <ferror@plt+0x1218>
  402cf8:	ldr	x0, [x19]
  402cfc:	mov	x1, x20
  402d00:	bl	4017b0 <fputs@plt>
  402d04:	cbz	w21, 402d18 <ferror@plt+0x11c8>
  402d08:	ldrb	w0, [x19, #76]
  402d0c:	tbz	w0, #7, 402d34 <ferror@plt+0x11e4>
  402d10:	ldr	x2, [x19, #96]
  402d14:	cbnz	x2, 402d3c <ferror@plt+0x11ec>
  402d18:	mov	x1, x20
  402d1c:	mov	w0, #0xa                   	// #10
  402d20:	bl	401830 <fputc@plt>
  402d24:	ldp	x19, x20, [sp, #16]
  402d28:	ldp	x21, x22, [sp, #32]
  402d2c:	ldp	x29, x30, [sp], #240
  402d30:	ret
  402d34:	ldr	x2, [x19, #88]
  402d38:	cbz	x2, 402d18 <ferror@plt+0x11c8>
  402d3c:	mov	x0, x20
  402d40:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402d44:	add	x1, x1, #0x898
  402d48:	bl	401b40 <fprintf@plt>
  402d4c:	mov	x1, x20
  402d50:	mov	w0, #0xa                   	// #10
  402d54:	bl	401830 <fputc@plt>
  402d58:	ldp	x19, x20, [sp, #16]
  402d5c:	ldp	x21, x22, [sp, #32]
  402d60:	ldp	x29, x30, [sp], #240
  402d64:	ret
  402d68:	ldr	x1, [sp, #200]
  402d6c:	add	x0, sp, #0x30
  402d70:	str	x1, [sp, #48]
  402d74:	bl	401850 <ctime@plt>
  402d78:	mov	x2, x0
  402d7c:	cbz	x0, 402dd0 <ferror@plt+0x1280>
  402d80:	add	x22, sp, #0x48
  402d84:	add	x3, x2, #0x14
  402d88:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402d8c:	mov	x0, x22
  402d90:	add	x1, x1, #0x870
  402d94:	add	x2, x2, #0x4
  402d98:	bl	401810 <sprintf@plt>
  402d9c:	ldr	w0, [sp, #128]
  402da0:	add	x1, sp, #0x38
  402da4:	bl	403348 <ferror@plt+0x17f8>
  402da8:	strb	wzr, [sp, #66]
  402dac:	ldp	w3, w4, [sp, #136]
  402db0:	add	x2, sp, #0x39
  402db4:	ldr	x5, [sp, #160]
  402db8:	mov	x6, x22
  402dbc:	mov	x0, x20
  402dc0:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402dc4:	add	x1, x1, #0x880
  402dc8:	bl	401b40 <fprintf@plt>
  402dcc:	b	402cf8 <ferror@plt+0x11a8>
  402dd0:	mov	w2, #0x5                   	// #5
  402dd4:	add	x22, sp, #0x48
  402dd8:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402ddc:	add	x1, x1, #0x858
  402de0:	bl	401ac0 <dcgettext@plt>
  402de4:	mov	x1, x0
  402de8:	mov	x0, x22
  402dec:	bl	401810 <sprintf@plt>
  402df0:	b	402d9c <ferror@plt+0x124c>
  402df4:	nop
  402df8:	stp	x29, x30, [sp, #-32]!
  402dfc:	mov	x29, sp
  402e00:	str	x19, [sp, #16]
  402e04:	bl	402228 <ferror@plt+0x6d8>
  402e08:	mov	x19, x0
  402e0c:	bl	401a90 <mkstemp@plt>
  402e10:	cmn	w0, #0x1
  402e14:	b.eq	402e2c <ferror@plt+0x12dc>  // b.none
  402e18:	bl	401920 <close@plt>
  402e1c:	mov	x0, x19
  402e20:	ldr	x19, [sp, #16]
  402e24:	ldp	x29, x30, [sp], #32
  402e28:	ret
  402e2c:	mov	x0, x19
  402e30:	mov	x19, #0x0                   	// #0
  402e34:	bl	401a10 <free@plt>
  402e38:	b	402e1c <ferror@plt+0x12cc>
  402e3c:	nop
  402e40:	stp	x29, x30, [sp, #-16]!
  402e44:	mov	x29, sp
  402e48:	bl	402228 <ferror@plt+0x6d8>
  402e4c:	ldp	x29, x30, [sp], #16
  402e50:	b	401960 <mkdtemp@plt>
  402e54:	nop
  402e58:	stp	x29, x30, [sp, #-48]!
  402e5c:	mov	w2, #0x0                   	// #0
  402e60:	mov	x29, sp
  402e64:	stp	x19, x20, [sp, #16]
  402e68:	mov	x19, x1
  402e6c:	mov	x20, x0
  402e70:	add	x1, sp, #0x28
  402e74:	bl	4017c0 <bfd_scan_vma@plt>
  402e78:	ldr	x1, [sp, #40]
  402e7c:	ldrb	w1, [x1]
  402e80:	cbnz	w1, 402e90 <ferror@plt+0x1340>
  402e84:	ldp	x19, x20, [sp, #16]
  402e88:	ldp	x29, x30, [sp], #48
  402e8c:	ret
  402e90:	mov	w2, #0x5                   	// #5
  402e94:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402e98:	mov	x0, #0x0                   	// #0
  402e9c:	add	x1, x1, #0x8a0
  402ea0:	bl	401ac0 <dcgettext@plt>
  402ea4:	mov	x2, x20
  402ea8:	mov	x1, x19
  402eac:	bl	402620 <ferror@plt+0xad0>
  402eb0:	cbz	x0, 402fac <ferror@plt+0x145c>
  402eb4:	stp	x29, x30, [sp, #-160]!
  402eb8:	mov	x1, x0
  402ebc:	mov	x29, sp
  402ec0:	add	x2, sp, #0x20
  402ec4:	stp	x19, x20, [sp, #16]
  402ec8:	mov	x19, x0
  402ecc:	mov	w0, #0x0                   	// #0
  402ed0:	bl	401b20 <__xstat@plt>
  402ed4:	tbnz	w0, #31, 402f04 <ferror@plt+0x13b4>
  402ed8:	ldr	w0, [sp, #48]
  402edc:	and	w0, w0, #0xf000
  402ee0:	cmp	w0, #0x4, lsl #12
  402ee4:	b.eq	402fd8 <ferror@plt+0x1488>  // b.none
  402ee8:	cmp	w0, #0x8, lsl #12
  402eec:	b.ne	402f88 <ferror@plt+0x1438>  // b.any
  402ef0:	ldr	x0, [sp, #80]
  402ef4:	tbnz	x0, #63, 402fb4 <ferror@plt+0x1464>
  402ef8:	ldp	x19, x20, [sp, #16]
  402efc:	ldp	x29, x30, [sp], #160
  402f00:	ret
  402f04:	bl	401b00 <__errno_location@plt>
  402f08:	mov	x20, x0
  402f0c:	ldr	w0, [x0]
  402f10:	cmp	w0, #0x2
  402f14:	b.eq	402f5c <ferror@plt+0x140c>  // b.none
  402f18:	mov	w2, #0x5                   	// #5
  402f1c:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402f20:	mov	x0, #0x0                   	// #0
  402f24:	add	x1, x1, #0x8d0
  402f28:	bl	401ac0 <dcgettext@plt>
  402f2c:	mov	x1, x0
  402f30:	ldr	w0, [x20]
  402f34:	mov	x20, x1
  402f38:	bl	401910 <strerror@plt>
  402f3c:	mov	x2, x0
  402f40:	mov	x1, x19
  402f44:	mov	x0, x20
  402f48:	bl	402698 <ferror@plt+0xb48>
  402f4c:	mov	x0, #0xffffffffffffffff    	// #-1
  402f50:	ldp	x19, x20, [sp, #16]
  402f54:	ldp	x29, x30, [sp], #160
  402f58:	ret
  402f5c:	mov	w2, #0x5                   	// #5
  402f60:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402f64:	mov	x0, #0x0                   	// #0
  402f68:	add	x1, x1, #0x8b8
  402f6c:	bl	401ac0 <dcgettext@plt>
  402f70:	mov	x1, x19
  402f74:	bl	402698 <ferror@plt+0xb48>
  402f78:	mov	x0, #0xffffffffffffffff    	// #-1
  402f7c:	ldp	x19, x20, [sp, #16]
  402f80:	ldp	x29, x30, [sp], #160
  402f84:	ret
  402f88:	mov	w2, #0x5                   	// #5
  402f8c:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402f90:	mov	x0, #0x0                   	// #0
  402f94:	add	x1, x1, #0x920
  402f98:	bl	401ac0 <dcgettext@plt>
  402f9c:	mov	x1, x19
  402fa0:	bl	402698 <ferror@plt+0xb48>
  402fa4:	mov	x0, #0xffffffffffffffff    	// #-1
  402fa8:	b	402ef8 <ferror@plt+0x13a8>
  402fac:	mov	x0, #0xffffffffffffffff    	// #-1
  402fb0:	ret
  402fb4:	mov	w2, #0x5                   	// #5
  402fb8:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402fbc:	mov	x0, #0x0                   	// #0
  402fc0:	add	x1, x1, #0x948
  402fc4:	bl	401ac0 <dcgettext@plt>
  402fc8:	mov	x1, x19
  402fcc:	bl	402698 <ferror@plt+0xb48>
  402fd0:	mov	x0, #0xffffffffffffffff    	// #-1
  402fd4:	b	402ef8 <ferror@plt+0x13a8>
  402fd8:	mov	w2, #0x5                   	// #5
  402fdc:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402fe0:	mov	x0, #0x0                   	// #0
  402fe4:	add	x1, x1, #0x900
  402fe8:	bl	401ac0 <dcgettext@plt>
  402fec:	mov	x1, x19
  402ff0:	bl	402698 <ferror@plt+0xb48>
  402ff4:	mov	x0, #0xffffffffffffffff    	// #-1
  402ff8:	b	402ef8 <ferror@plt+0x13a8>
  402ffc:	nop
  403000:	stp	x29, x30, [sp, #-64]!
  403004:	mov	x29, sp
  403008:	stp	x19, x20, [sp, #16]
  40300c:	cbz	x0, 4030d4 <ferror@plt+0x1584>
  403010:	mov	x19, x0
  403014:	ldr	x0, [x0, #208]
  403018:	cbz	x0, 4030b8 <ferror@plt+0x1568>
  40301c:	ldrb	w1, [x0, #76]
  403020:	tbnz	w1, #7, 4030b8 <ferror@plt+0x1568>
  403024:	stp	x21, x22, [sp, #32]
  403028:	ldr	x21, [x0]
  40302c:	stp	x23, x24, [sp, #48]
  403030:	adrp	x24, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  403034:	mov	x0, x21
  403038:	bl	4017a0 <strlen@plt>
  40303c:	ldr	x23, [x19]
  403040:	mov	x20, x0
  403044:	add	x22, x24, #0x258
  403048:	mov	x0, x23
  40304c:	bl	4017a0 <strlen@plt>
  403050:	ldr	x1, [x24, #600]
  403054:	add	x20, x20, x0
  403058:	add	x20, x20, #0x3
  40305c:	cmp	x1, x20
  403060:	b.cc	403094 <ferror@plt+0x1544>  // b.lo, b.ul, b.last
  403064:	ldr	x0, [x22, #8]
  403068:	mov	x3, x23
  40306c:	mov	x2, x21
  403070:	adrp	x1, 404000 <ferror@plt+0x24b0>
  403074:	add	x1, x1, #0x9b0
  403078:	bl	401810 <sprintf@plt>
  40307c:	ldr	x0, [x22, #8]
  403080:	ldp	x19, x20, [sp, #16]
  403084:	ldp	x21, x22, [sp, #32]
  403088:	ldp	x23, x24, [sp, #48]
  40308c:	ldp	x29, x30, [sp], #64
  403090:	ret
  403094:	cbnz	x1, 4030c8 <ferror@plt+0x1578>
  403098:	add	x0, x20, x20, lsr #1
  40309c:	str	x0, [x24, #600]
  4030a0:	bl	4018d0 <xmalloc@plt>
  4030a4:	str	x0, [x22, #8]
  4030a8:	ldr	x1, [x19, #208]
  4030ac:	ldr	x23, [x19]
  4030b0:	ldr	x21, [x1]
  4030b4:	b	403068 <ferror@plt+0x1518>
  4030b8:	ldr	x0, [x19]
  4030bc:	ldp	x19, x20, [sp, #16]
  4030c0:	ldp	x29, x30, [sp], #64
  4030c4:	ret
  4030c8:	ldr	x0, [x22, #8]
  4030cc:	bl	401a10 <free@plt>
  4030d0:	b	403098 <ferror@plt+0x1548>
  4030d4:	adrp	x3, 404000 <ferror@plt+0x24b0>
  4030d8:	adrp	x1, 404000 <ferror@plt+0x24b0>
  4030dc:	adrp	x0, 404000 <ferror@plt+0x24b0>
  4030e0:	add	x3, x3, #0x9e0
  4030e4:	add	x1, x1, #0x988
  4030e8:	add	x0, x0, #0x9a0
  4030ec:	mov	w2, #0x281                 	// #641
  4030f0:	stp	x21, x22, [sp, #32]
  4030f4:	stp	x23, x24, [sp, #48]
  4030f8:	bl	401af0 <__assert_fail@plt>
  4030fc:	nop
  403100:	stp	x29, x30, [sp, #-288]!
  403104:	mov	x29, sp
  403108:	stp	x19, x20, [sp, #16]
  40310c:	mov	x19, x0
  403110:	stp	x21, x22, [sp, #32]
  403114:	mov	x22, x2
  403118:	mov	x21, x3
  40311c:	stp	x23, x24, [sp, #48]
  403120:	mov	x23, x1
  403124:	str	q0, [sp, #128]
  403128:	str	q1, [sp, #144]
  40312c:	str	q2, [sp, #160]
  403130:	str	q3, [sp, #176]
  403134:	str	q4, [sp, #192]
  403138:	str	q5, [sp, #208]
  40313c:	str	q6, [sp, #224]
  403140:	str	q7, [sp, #240]
  403144:	stp	x4, x5, [sp, #256]
  403148:	stp	x6, x7, [sp, #272]
  40314c:	bl	4018b0 <bfd_get_error@plt>
  403150:	cbnz	w0, 403250 <ferror@plt+0x1700>
  403154:	adrp	x1, 404000 <ferror@plt+0x24b0>
  403158:	mov	w2, #0x5                   	// #5
  40315c:	add	x1, x1, #0x6c0
  403160:	mov	x0, #0x0                   	// #0
  403164:	bl	401ac0 <dcgettext@plt>
  403168:	mov	x24, x0
  40316c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403170:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  403174:	ldr	x0, [x0, #568]
  403178:	bl	401a70 <fflush@plt>
  40317c:	adrp	x0, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  403180:	add	x4, sp, #0x100
  403184:	ldr	x1, [x20, #544]
  403188:	add	x5, sp, #0x120
  40318c:	ldr	x0, [x0, #624]
  403190:	mov	w3, #0xffffffe0            	// #-32
  403194:	mov	w2, #0xffffff80            	// #-128
  403198:	stp	x5, x5, [sp, #96]
  40319c:	str	x4, [sp, #112]
  4031a0:	stp	w3, w2, [sp, #120]
  4031a4:	bl	4017b0 <fputs@plt>
  4031a8:	cbz	x23, 4031d4 <ferror@plt+0x1684>
  4031ac:	cbz	x19, 40325c <ferror@plt+0x170c>
  4031b0:	ldr	x0, [x20, #544]
  4031b4:	cbz	x22, 4031d8 <ferror@plt+0x1688>
  4031b8:	ldr	x3, [x22]
  4031bc:	cbz	x3, 4031d8 <ferror@plt+0x1688>
  4031c0:	mov	x2, x19
  4031c4:	adrp	x1, 404000 <ferror@plt+0x24b0>
  4031c8:	add	x1, x1, #0x9b8
  4031cc:	bl	401b40 <fprintf@plt>
  4031d0:	b	4031e8 <ferror@plt+0x1698>
  4031d4:	ldr	x0, [x20, #544]
  4031d8:	adrp	x1, 404000 <ferror@plt+0x24b0>
  4031dc:	mov	x2, x19
  4031e0:	add	x1, x1, #0x9c8
  4031e4:	bl	401b40 <fprintf@plt>
  4031e8:	ldr	x0, [x20, #544]
  4031ec:	cbz	x21, 40322c <ferror@plt+0x16dc>
  4031f0:	mov	x3, x0
  4031f4:	mov	x2, #0x2                   	// #2
  4031f8:	mov	x1, #0x1                   	// #1
  4031fc:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403200:	add	x0, x0, #0x9d0
  403204:	bl	401a50 <fwrite@plt>
  403208:	ldp	x6, x7, [sp, #96]
  40320c:	mov	x1, x21
  403210:	ldp	x4, x5, [sp, #112]
  403214:	add	x2, sp, #0x40
  403218:	ldr	x0, [x20, #544]
  40321c:	stp	x6, x7, [sp, #64]
  403220:	stp	x4, x5, [sp, #80]
  403224:	bl	401ad0 <vfprintf@plt>
  403228:	ldr	x0, [x20, #544]
  40322c:	mov	x2, x24
  403230:	adrp	x1, 404000 <ferror@plt+0x24b0>
  403234:	add	x1, x1, #0x9d8
  403238:	bl	401b40 <fprintf@plt>
  40323c:	ldp	x19, x20, [sp, #16]
  403240:	ldp	x21, x22, [sp, #32]
  403244:	ldp	x23, x24, [sp, #48]
  403248:	ldp	x29, x30, [sp], #288
  40324c:	ret
  403250:	bl	401ab0 <bfd_errmsg@plt>
  403254:	mov	x24, x0
  403258:	b	40316c <ferror@plt+0x161c>
  40325c:	mov	x0, x23
  403260:	bl	403000 <ferror@plt+0x14b0>
  403264:	mov	x19, x0
  403268:	b	4031b0 <ferror@plt+0x1660>
  40326c:	nop
  403270:	ldrb	w1, [x0]
  403274:	cmp	w1, #0x2f
  403278:	b.eq	4032e4 <ferror@plt+0x1794>  // b.none
  40327c:	cbz	w1, 4032b4 <ferror@plt+0x1764>
  403280:	cmp	w1, #0x2e
  403284:	b.eq	4032bc <ferror@plt+0x176c>  // b.none
  403288:	ldrb	w1, [x0]
  40328c:	nop
  403290:	cmp	w1, #0x2f
  403294:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403298:	b.eq	4032a8 <ferror@plt+0x1758>  // b.none
  40329c:	ldrb	w1, [x0, #1]!
  4032a0:	b	403290 <ferror@plt+0x1740>
  4032a4:	ldrb	w1, [x0, #1]!
  4032a8:	cmp	w1, #0x2f
  4032ac:	b.eq	4032a4 <ferror@plt+0x1754>  // b.none
  4032b0:	cbnz	w1, 403280 <ferror@plt+0x1730>
  4032b4:	mov	w0, #0x1                   	// #1
  4032b8:	ret
  4032bc:	ldrb	w1, [x0, #1]
  4032c0:	cmp	w1, #0x2e
  4032c4:	b.eq	4032d0 <ferror@plt+0x1780>  // b.none
  4032c8:	add	x0, x0, #0x1
  4032cc:	b	403290 <ferror@plt+0x1740>
  4032d0:	ldrb	w1, [x0, #2]
  4032d4:	add	x0, x0, #0x2
  4032d8:	cmp	w1, #0x2f
  4032dc:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4032e0:	b.ne	40329c <ferror@plt+0x174c>  // b.any
  4032e4:	mov	w0, #0x0                   	// #0
  4032e8:	ret
  4032ec:	nop
  4032f0:	stp	x29, x30, [sp, #-16]!
  4032f4:	mov	x1, x0
  4032f8:	adrp	x2, 404000 <ferror@plt+0x24b0>
  4032fc:	mov	x29, sp
  403300:	add	x2, x2, #0x810
  403304:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403308:	add	x0, x0, #0xa00
  40330c:	bl	401ae0 <printf@plt>
  403310:	adrp	x1, 404000 <ferror@plt+0x24b0>
  403314:	add	x1, x1, #0xa10
  403318:	mov	w2, #0x5                   	// #5
  40331c:	mov	x0, #0x0                   	// #0
  403320:	bl	401ac0 <dcgettext@plt>
  403324:	bl	401ae0 <printf@plt>
  403328:	adrp	x1, 404000 <ferror@plt+0x24b0>
  40332c:	add	x1, x1, #0xa48
  403330:	mov	w2, #0x5                   	// #5
  403334:	mov	x0, #0x0                   	// #0
  403338:	bl	401ac0 <dcgettext@plt>
  40333c:	bl	401ae0 <printf@plt>
  403340:	mov	w0, #0x0                   	// #0
  403344:	bl	4017d0 <exit@plt>
  403348:	and	x2, x0, #0xf000
  40334c:	mov	w6, #0x64                  	// #100
  403350:	cmp	x2, #0x4, lsl #12
  403354:	b.eq	403398 <ferror@plt+0x1848>  // b.none
  403358:	cmp	x2, #0xa, lsl #12
  40335c:	mov	w6, #0x6c                  	// #108
  403360:	b.eq	403398 <ferror@plt+0x1848>  // b.none
  403364:	cmp	x2, #0x6, lsl #12
  403368:	mov	w6, #0x62                  	// #98
  40336c:	b.eq	403398 <ferror@plt+0x1848>  // b.none
  403370:	cmp	x2, #0x2, lsl #12
  403374:	mov	w6, #0x63                  	// #99
  403378:	b.eq	403398 <ferror@plt+0x1848>  // b.none
  40337c:	cmp	x2, #0xc, lsl #12
  403380:	mov	w6, #0x73                  	// #115
  403384:	b.eq	403398 <ferror@plt+0x1848>  // b.none
  403388:	cmp	x2, #0x1, lsl #12
  40338c:	mov	w6, #0x70                  	// #112
  403390:	mov	w2, #0x2d                  	// #45
  403394:	csel	w6, w6, w2, eq  // eq = none
  403398:	tst	x0, #0x100
  40339c:	mov	w2, #0x2d                  	// #45
  4033a0:	mov	w5, #0x72                  	// #114
  4033a4:	csel	w11, w5, w2, ne  // ne = any
  4033a8:	tst	x0, #0x80
  4033ac:	mov	w4, #0x77                  	// #119
  4033b0:	csel	w10, w4, w2, ne  // ne = any
  4033b4:	tst	x0, #0x40
  4033b8:	mov	w3, #0x78                  	// #120
  4033bc:	csel	w7, w3, w2, ne  // ne = any
  4033c0:	tst	x0, #0x20
  4033c4:	strb	w6, [x1]
  4033c8:	csel	w9, w5, w2, ne  // ne = any
  4033cc:	tst	x0, #0x10
  4033d0:	csel	w8, w4, w2, ne  // ne = any
  4033d4:	tst	x0, #0x8
  4033d8:	csel	w6, w3, w2, ne  // ne = any
  4033dc:	tst	x0, #0x4
  4033e0:	csel	w5, w5, w2, ne  // ne = any
  4033e4:	tst	x0, #0x2
  4033e8:	csel	w4, w4, w2, ne  // ne = any
  4033ec:	tst	x0, #0x1
  4033f0:	csel	w2, w3, w2, ne  // ne = any
  4033f4:	strb	w11, [x1, #1]
  4033f8:	strb	w10, [x1, #2]
  4033fc:	strb	w7, [x1, #3]
  403400:	strb	w9, [x1, #4]
  403404:	strb	w8, [x1, #5]
  403408:	strb	w6, [x1, #6]
  40340c:	strb	w5, [x1, #7]
  403410:	strb	w4, [x1, #8]
  403414:	strb	w2, [x1, #9]
  403418:	tbz	w0, #11, 403430 <ferror@plt+0x18e0>
  40341c:	cmp	w7, w3
  403420:	mov	w4, #0x73                  	// #115
  403424:	mov	w3, #0x53                  	// #83
  403428:	csel	w3, w3, w4, ne  // ne = any
  40342c:	strb	w3, [x1, #3]
  403430:	tbz	w0, #10, 403448 <ferror@plt+0x18f8>
  403434:	cmp	w6, #0x78
  403438:	mov	w4, #0x73                  	// #115
  40343c:	mov	w3, #0x53                  	// #83
  403440:	csel	w3, w3, w4, ne  // ne = any
  403444:	strb	w3, [x1, #6]
  403448:	tbz	w0, #9, 403460 <ferror@plt+0x1910>
  40344c:	cmp	w2, #0x78
  403450:	mov	w0, #0x54                  	// #84
  403454:	mov	w2, #0x74                  	// #116
  403458:	csel	w0, w0, w2, ne  // ne = any
  40345c:	strb	w0, [x1, #9]
  403460:	ret
  403464:	nop
  403468:	stp	x29, x30, [sp, #-48]!
  40346c:	mov	x29, sp
  403470:	str	x21, [sp, #32]
  403474:	cbz	x0, 403510 <ferror@plt+0x19c0>
  403478:	stp	x19, x20, [sp, #16]
  40347c:	mov	x20, x0
  403480:	ldr	x0, [x0]
  403484:	cbz	x0, 4034f0 <ferror@plt+0x19a0>
  403488:	sub	x3, x20, #0x8
  40348c:	mov	x1, #0x1                   	// #1
  403490:	mov	w0, w1
  403494:	add	x1, x1, #0x1
  403498:	ldr	x2, [x3, x1, lsl #3]
  40349c:	cbnz	x2, 403490 <ferror@plt+0x1940>
  4034a0:	add	w0, w0, #0x1
  4034a4:	sbfiz	x0, x0, #3, #32
  4034a8:	bl	4018d0 <xmalloc@plt>
  4034ac:	mov	x21, x0
  4034b0:	ldr	x0, [x20]
  4034b4:	cbz	x0, 403508 <ferror@plt+0x19b8>
  4034b8:	mov	x19, #0x0                   	// #0
  4034bc:	nop
  4034c0:	bl	4018f0 <xstrdup@plt>
  4034c4:	str	x0, [x21, x19]
  4034c8:	add	x19, x19, #0x8
  4034cc:	ldr	x0, [x20, x19]
  4034d0:	cbnz	x0, 4034c0 <ferror@plt+0x1970>
  4034d4:	add	x19, x21, x19
  4034d8:	str	xzr, [x19]
  4034dc:	ldp	x19, x20, [sp, #16]
  4034e0:	mov	x0, x21
  4034e4:	ldr	x21, [sp, #32]
  4034e8:	ldp	x29, x30, [sp], #48
  4034ec:	ret
  4034f0:	mov	x0, #0x8                   	// #8
  4034f4:	bl	4018d0 <xmalloc@plt>
  4034f8:	mov	x21, x0
  4034fc:	ldr	x0, [x20]
  403500:	cbnz	x0, 4034b8 <ferror@plt+0x1968>
  403504:	nop
  403508:	mov	x19, x21
  40350c:	b	4034d8 <ferror@plt+0x1988>
  403510:	mov	x21, #0x0                   	// #0
  403514:	b	4034e0 <ferror@plt+0x1990>
  403518:	cbz	x0, 403554 <ferror@plt+0x1a04>
  40351c:	stp	x29, x30, [sp, #-32]!
  403520:	mov	x29, sp
  403524:	stp	x19, x20, [sp, #16]
  403528:	mov	x20, x0
  40352c:	ldr	x0, [x0]
  403530:	cbz	x0, 403544 <ferror@plt+0x19f4>
  403534:	mov	x19, x20
  403538:	bl	401a10 <free@plt>
  40353c:	ldr	x0, [x19, #8]!
  403540:	cbnz	x0, 403538 <ferror@plt+0x19e8>
  403544:	mov	x0, x20
  403548:	ldp	x19, x20, [sp, #16]
  40354c:	ldp	x29, x30, [sp], #32
  403550:	b	401a10 <free@plt>
  403554:	ret
  403558:	stp	x29, x30, [sp, #-112]!
  40355c:	mov	x29, sp
  403560:	stp	x27, x28, [sp, #80]
  403564:	mov	x27, #0x0                   	// #0
  403568:	cbz	x0, 403694 <ferror@plt+0x1b44>
  40356c:	stp	x19, x20, [sp, #16]
  403570:	mov	x19, x0
  403574:	mov	x27, #0x0                   	// #0
  403578:	stp	x21, x22, [sp, #32]
  40357c:	mov	w20, #0x0                   	// #0
  403580:	adrp	x21, 415000 <ferror@plt+0x134b0>
  403584:	stp	x23, x24, [sp, #48]
  403588:	mov	w24, #0x0                   	// #0
  40358c:	mov	w23, #0x0                   	// #0
  403590:	stp	x25, x26, [sp, #64]
  403594:	bl	4017a0 <strlen@plt>
  403598:	add	x0, x0, #0x1
  40359c:	bl	4018d0 <xmalloc@plt>
  4035a0:	mov	x22, x0
  4035a4:	mov	x25, #0x0                   	// #0
  4035a8:	mov	w26, #0x0                   	// #0
  4035ac:	nop
  4035b0:	ldr	x2, [x21, #4056]
  4035b4:	ldrb	w0, [x19]
  4035b8:	ldrh	w0, [x2, x0, lsl #1]
  4035bc:	tbz	w0, #6, 4035cc <ferror@plt+0x1a7c>
  4035c0:	ldrb	w1, [x19, #1]!
  4035c4:	ldrh	w1, [x2, x1, lsl #1]
  4035c8:	tbnz	w1, #6, 4035c0 <ferror@plt+0x1a70>
  4035cc:	lsl	x2, x25, #3
  4035d0:	cbz	w26, 4035e4 <ferror@plt+0x1a94>
  4035d4:	sub	w0, w26, #0x1
  4035d8:	add	x28, x27, x2
  4035dc:	cmp	w0, w25
  4035e0:	b.gt	40360c <ferror@plt+0x1abc>
  4035e4:	str	x2, [sp, #104]
  4035e8:	cbz	x27, 40371c <ferror@plt+0x1bcc>
  4035ec:	lsl	w26, w26, #1
  4035f0:	mov	x0, x27
  4035f4:	sbfiz	x1, x26, #3, #32
  4035f8:	bl	401880 <xrealloc@plt>
  4035fc:	ldr	x2, [sp, #104]
  403600:	mov	x27, x0
  403604:	add	x28, x27, x2
  403608:	str	xzr, [x27, x2]
  40360c:	ldrb	w1, [x19]
  403610:	cbz	w1, 403740 <ferror@plt+0x1bf0>
  403614:	ldr	x4, [x21, #4056]
  403618:	mov	x2, x22
  40361c:	nop
  403620:	ldrh	w3, [x4, w1, sxtw #1]
  403624:	tbz	w3, #6, 403634 <ferror@plt+0x1ae4>
  403628:	orr	w3, w24, w23
  40362c:	orr	w3, w3, w20
  403630:	cbz	w3, 4036a4 <ferror@plt+0x1b54>
  403634:	cbz	w20, 4036b4 <ferror@plt+0x1b64>
  403638:	mov	w20, #0x0                   	// #0
  40363c:	strb	w1, [x2], #1
  403640:	ldrb	w1, [x19, #1]!
  403644:	cbnz	w1, 403620 <ferror@plt+0x1ad0>
  403648:	strb	wzr, [x2]
  40364c:	mov	x0, x22
  403650:	bl	4018f0 <xstrdup@plt>
  403654:	stp	x0, xzr, [x28]
  403658:	ldr	x3, [x21, #4056]
  40365c:	ldrb	w1, [x19]
  403660:	ldrh	w0, [x3, w1, sxtw #1]
  403664:	tbz	w0, #6, 403674 <ferror@plt+0x1b24>
  403668:	ldrb	w1, [x19, #1]!
  40366c:	ldrh	w2, [x3, w1, sxtw #1]
  403670:	tbnz	w2, #6, 403668 <ferror@plt+0x1b18>
  403674:	add	x25, x25, #0x1
  403678:	cbnz	w1, 4035b0 <ferror@plt+0x1a60>
  40367c:	mov	x0, x22
  403680:	bl	401a10 <free@plt>
  403684:	ldp	x19, x20, [sp, #16]
  403688:	ldp	x21, x22, [sp, #32]
  40368c:	ldp	x23, x24, [sp, #48]
  403690:	ldp	x25, x26, [sp, #64]
  403694:	mov	x0, x27
  403698:	ldp	x27, x28, [sp, #80]
  40369c:	ldp	x29, x30, [sp], #112
  4036a0:	ret
  4036a4:	mov	w24, #0x0                   	// #0
  4036a8:	mov	w23, #0x0                   	// #0
  4036ac:	mov	w20, #0x0                   	// #0
  4036b0:	b	403648 <ferror@plt+0x1af8>
  4036b4:	cmp	w1, #0x5c
  4036b8:	b.eq	4036d8 <ferror@plt+0x1b88>  // b.none
  4036bc:	cbz	w23, 4036e0 <ferror@plt+0x1b90>
  4036c0:	cmp	w1, #0x27
  4036c4:	b.eq	4036d0 <ferror@plt+0x1b80>  // b.none
  4036c8:	strb	w1, [x2], #1
  4036cc:	b	403640 <ferror@plt+0x1af0>
  4036d0:	mov	w23, #0x0                   	// #0
  4036d4:	b	403640 <ferror@plt+0x1af0>
  4036d8:	mov	w20, #0x1                   	// #1
  4036dc:	b	403640 <ferror@plt+0x1af0>
  4036e0:	cbz	w24, 4036f8 <ferror@plt+0x1ba8>
  4036e4:	mov	w20, w23
  4036e8:	cmp	w1, #0x22
  4036ec:	b.ne	4036c8 <ferror@plt+0x1b78>  // b.any
  4036f0:	mov	w24, #0x0                   	// #0
  4036f4:	b	403640 <ferror@plt+0x1af0>
  4036f8:	mov	w20, w24
  4036fc:	cmp	w1, #0x27
  403700:	mov	w23, #0x1                   	// #1
  403704:	b.eq	403640 <ferror@plt+0x1af0>  // b.none
  403708:	cmp	w1, #0x22
  40370c:	b.eq	403734 <ferror@plt+0x1be4>  // b.none
  403710:	mov	w23, w24
  403714:	strb	w1, [x2], #1
  403718:	b	403640 <ferror@plt+0x1af0>
  40371c:	mov	x0, #0x40                  	// #64
  403720:	bl	4018d0 <xmalloc@plt>
  403724:	mov	w26, #0x8                   	// #8
  403728:	mov	x27, x0
  40372c:	ldr	x2, [sp, #104]
  403730:	b	403604 <ferror@plt+0x1ab4>
  403734:	mov	w23, w24
  403738:	mov	w24, #0x1                   	// #1
  40373c:	b	403640 <ferror@plt+0x1af0>
  403740:	mov	x2, x22
  403744:	b	403648 <ferror@plt+0x1af8>
  403748:	cbz	x1, 403820 <ferror@plt+0x1cd0>
  40374c:	stp	x29, x30, [sp, #-80]!
  403750:	mov	x29, sp
  403754:	stp	x21, x22, [sp, #32]
  403758:	ldr	x21, [x0]
  40375c:	stp	x23, x24, [sp, #48]
  403760:	mov	x24, x0
  403764:	cbz	x21, 403818 <ferror@plt+0x1cc8>
  403768:	adrp	x22, 415000 <ferror@plt+0x134b0>
  40376c:	stp	x19, x20, [sp, #16]
  403770:	mov	x20, x1
  403774:	ldr	x22, [x22, #4056]
  403778:	mov	w23, #0x22                  	// #34
  40377c:	str	x25, [sp, #64]
  403780:	mov	w25, #0x27                  	// #39
  403784:	ldrb	w19, [x21]
  403788:	cbnz	w19, 403798 <ferror@plt+0x1c48>
  40378c:	b	4037f4 <ferror@plt+0x1ca4>
  403790:	ldrb	w19, [x21, #1]!
  403794:	cbz	w19, 4037f4 <ferror@plt+0x1ca4>
  403798:	ldrh	w2, [x22, w19, sxtw #1]
  40379c:	mov	x1, x20
  4037a0:	mov	w0, #0x5c                  	// #92
  4037a4:	tbnz	w2, #6, 4037b8 <ferror@plt+0x1c68>
  4037a8:	cmp	w19, w0
  4037ac:	ccmp	w19, w25, #0x4, ne  // ne = any
  4037b0:	ccmp	w19, w23, #0x4, ne  // ne = any
  4037b4:	b.ne	4037c4 <ferror@plt+0x1c74>  // b.any
  4037b8:	bl	401830 <fputc@plt>
  4037bc:	cmn	w0, #0x1
  4037c0:	b.eq	4037d8 <ferror@plt+0x1c88>  // b.none
  4037c4:	mov	w0, w19
  4037c8:	mov	x1, x20
  4037cc:	bl	401830 <fputc@plt>
  4037d0:	cmn	w0, #0x1
  4037d4:	b.ne	403790 <ferror@plt+0x1c40>  // b.any
  4037d8:	ldp	x19, x20, [sp, #16]
  4037dc:	mov	w0, #0x1                   	// #1
  4037e0:	ldr	x25, [sp, #64]
  4037e4:	ldp	x21, x22, [sp, #32]
  4037e8:	ldp	x23, x24, [sp, #48]
  4037ec:	ldp	x29, x30, [sp], #80
  4037f0:	ret
  4037f4:	mov	x1, x20
  4037f8:	mov	w0, #0xa                   	// #10
  4037fc:	bl	401830 <fputc@plt>
  403800:	cmn	w0, #0x1
  403804:	b.eq	4037d8 <ferror@plt+0x1c88>  // b.none
  403808:	ldr	x21, [x24, #8]!
  40380c:	cbnz	x21, 403784 <ferror@plt+0x1c34>
  403810:	ldp	x19, x20, [sp, #16]
  403814:	ldr	x25, [sp, #64]
  403818:	mov	w0, #0x0                   	// #0
  40381c:	b	4037e4 <ferror@plt+0x1c94>
  403820:	mov	w0, #0x1                   	// #1
  403824:	ret
  403828:	stp	x29, x30, [sp, #-288]!
  40382c:	mov	x29, sp
  403830:	ldr	w3, [x0]
  403834:	stp	x23, x24, [sp, #48]
  403838:	mov	x24, x0
  40383c:	cmp	w3, #0x1
  403840:	ldr	x0, [x1]
  403844:	str	x0, [sp, #152]
  403848:	b.le	4039b0 <ferror@plt+0x1e60>
  40384c:	stp	x27, x28, [sp, #80]
  403850:	adrp	x27, 415000 <ferror@plt+0x134b0>
  403854:	mov	w23, #0x0                   	// #0
  403858:	stp	x21, x22, [sp, #32]
  40385c:	mov	x21, x1
  403860:	ldr	x1, [x27, #4056]
  403864:	mov	w27, #0x1                   	// #1
  403868:	stp	x19, x20, [sp, #16]
  40386c:	mov	w20, #0x7d0                 	// #2000
  403870:	stp	x25, x26, [sp, #64]
  403874:	adrp	x26, 404000 <ferror@plt+0x24b0>
  403878:	add	x25, sp, #0xa0
  40387c:	add	x26, x26, #0xb70
  403880:	str	x1, [sp, #96]
  403884:	b	403978 <ferror@plt+0x1e28>
  403888:	subs	w20, w20, #0x1
  40388c:	b.eq	403b3c <ferror@plt+0x1fec>  // b.none
  403890:	add	x28, x1, #0x1
  403894:	mov	x2, x25
  403898:	mov	x1, x28
  40389c:	mov	w0, #0x0                   	// #0
  4038a0:	bl	401b20 <__xstat@plt>
  4038a4:	tbnz	w0, #31, 4039bc <ferror@plt+0x1e6c>
  4038a8:	ldr	w0, [sp, #176]
  4038ac:	and	w0, w0, #0xf000
  4038b0:	cmp	w0, #0x4, lsl #12
  4038b4:	b.eq	403b60 <ferror@plt+0x2010>  // b.none
  4038b8:	mov	x0, x28
  4038bc:	mov	x1, x26
  4038c0:	bl	401870 <fopen@plt>
  4038c4:	mov	x28, x0
  4038c8:	cbz	x0, 4039bc <ferror@plt+0x1e6c>
  4038cc:	mov	w2, #0x2                   	// #2
  4038d0:	mov	x1, #0x0                   	// #0
  4038d4:	bl	401970 <fseek@plt>
  4038d8:	cmn	w0, #0x1
  4038dc:	b.eq	403958 <ferror@plt+0x1e08>  // b.none
  4038e0:	mov	x0, x28
  4038e4:	bl	401800 <ftell@plt>
  4038e8:	str	x0, [sp, #104]
  4038ec:	cmn	x0, #0x1
  4038f0:	b.eq	403958 <ferror@plt+0x1e08>  // b.none
  4038f4:	mov	x0, x28
  4038f8:	mov	w2, #0x0                   	// #0
  4038fc:	mov	x1, #0x0                   	// #0
  403900:	bl	401970 <fseek@plt>
  403904:	cmn	w0, #0x1
  403908:	b.eq	403958 <ferror@plt+0x1e08>  // b.none
  40390c:	ldr	x5, [sp, #104]
  403910:	str	x5, [sp, #112]
  403914:	add	x0, x5, #0x1
  403918:	bl	4018d0 <xmalloc@plt>
  40391c:	str	x0, [sp, #104]
  403920:	ldr	x5, [sp, #112]
  403924:	mov	x1, #0x1                   	// #1
  403928:	mov	x3, x28
  40392c:	mov	x2, x5
  403930:	bl	4019f0 <fread@plt>
  403934:	mov	x1, x0
  403938:	ldr	x5, [sp, #112]
  40393c:	cmp	x5, x0
  403940:	b.eq	4039cc <ferror@plt+0x1e7c>  // b.none
  403944:	mov	x0, x28
  403948:	str	x1, [sp, #112]
  40394c:	bl	401b50 <ferror@plt>
  403950:	cbz	w0, 4039c8 <ferror@plt+0x1e78>
  403954:	nop
  403958:	mov	x0, x28
  40395c:	bl	401860 <fclose@plt>
  403960:	ldr	w3, [x24]
  403964:	mov	w23, w27
  403968:	add	w27, w27, #0x1
  40396c:	cmp	w3, w27
  403970:	b.le	4039a0 <ferror@plt+0x1e50>
  403974:	ldr	x0, [x21]
  403978:	sxtw	x19, w27
  40397c:	sbfiz	x22, x27, #3, #32
  403980:	ldr	x1, [x0, x19, lsl #3]
  403984:	ldrb	w2, [x1]
  403988:	cmp	w2, #0x40
  40398c:	b.eq	403888 <ferror@plt+0x1d38>  // b.none
  403990:	mov	w23, w27
  403994:	add	w27, w27, #0x1
  403998:	cmp	w3, w27
  40399c:	b.gt	403974 <ferror@plt+0x1e24>
  4039a0:	ldp	x19, x20, [sp, #16]
  4039a4:	ldp	x21, x22, [sp, #32]
  4039a8:	ldp	x25, x26, [sp, #64]
  4039ac:	ldp	x27, x28, [sp, #80]
  4039b0:	ldp	x23, x24, [sp, #48]
  4039b4:	ldp	x29, x30, [sp], #288
  4039b8:	ret
  4039bc:	ldr	w3, [x24]
  4039c0:	mov	w23, w27
  4039c4:	b	403994 <ferror@plt+0x1e44>
  4039c8:	ldr	x1, [sp, #112]
  4039cc:	ldr	x0, [sp, #104]
  4039d0:	strb	wzr, [x0, x1]
  4039d4:	mov	x1, x0
  4039d8:	ldrb	w0, [x0]
  4039dc:	cbnz	w0, 4039ec <ferror@plt+0x1e9c>
  4039e0:	b	403ae0 <ferror@plt+0x1f90>
  4039e4:	ldrb	w0, [x1, #1]!
  4039e8:	cbz	w0, 403ae0 <ferror@plt+0x1f90>
  4039ec:	ldr	x2, [sp, #96]
  4039f0:	ldrh	w0, [x2, w0, sxtw #1]
  4039f4:	tbnz	w0, #6, 4039e4 <ferror@plt+0x1e94>
  4039f8:	ldr	x0, [sp, #104]
  4039fc:	bl	403558 <ferror@plt+0x1a08>
  403a00:	mov	x5, x0
  403a04:	ldr	x9, [x21]
  403a08:	ldr	x0, [sp, #152]
  403a0c:	cmp	x9, x0
  403a10:	b.eq	403b88 <ferror@plt+0x2038>  // b.none
  403a14:	ldr	x1, [x5]
  403a18:	cbz	x1, 403b28 <ferror@plt+0x1fd8>
  403a1c:	mov	x1, #0x0                   	// #0
  403a20:	add	x1, x1, #0x1
  403a24:	lsl	x6, x1, #3
  403a28:	ldr	x2, [x5, x1, lsl #3]
  403a2c:	cbnz	x2, 403a20 <ferror@plt+0x1ed0>
  403a30:	add	x7, x19, x1
  403a34:	mov	w8, w1
  403a38:	lsl	x7, x7, #3
  403a3c:	ldr	x0, [x9, x19, lsl #3]
  403a40:	stp	x5, x1, [sp, #112]
  403a44:	stp	x6, x7, [sp, #128]
  403a48:	str	w8, [sp, #148]
  403a4c:	bl	401a10 <free@plt>
  403a50:	ldrsw	x2, [x24]
  403a54:	ldr	x1, [sp, #120]
  403a58:	add	x2, x2, #0x1
  403a5c:	ldr	x0, [x21]
  403a60:	add	x1, x2, x1
  403a64:	lsl	x1, x1, #3
  403a68:	bl	401880 <xrealloc@plt>
  403a6c:	mov	x1, x0
  403a70:	ldr	w2, [x24]
  403a74:	add	x4, x22, #0x8
  403a78:	ldr	x7, [sp, #136]
  403a7c:	sub	w2, w2, w27
  403a80:	str	x1, [x21]
  403a84:	add	x1, x1, x4
  403a88:	add	x0, x0, x7
  403a8c:	sbfiz	x2, x2, #3, #32
  403a90:	bl	401770 <memmove@plt>
  403a94:	mov	w27, w23
  403a98:	ldr	x5, [sp, #112]
  403a9c:	ldr	x6, [sp, #128]
  403aa0:	mov	x1, x5
  403aa4:	ldr	x0, [x21]
  403aa8:	mov	x2, x6
  403aac:	add	x0, x0, x22
  403ab0:	bl	401760 <memcpy@plt>
  403ab4:	ldr	w1, [x24]
  403ab8:	ldr	w8, [sp, #148]
  403abc:	sub	w1, w1, #0x1
  403ac0:	ldr	x5, [sp, #112]
  403ac4:	add	w1, w1, w8
  403ac8:	str	w1, [x24]
  403acc:	mov	x0, x5
  403ad0:	bl	401a10 <free@plt>
  403ad4:	ldr	x0, [sp, #104]
  403ad8:	bl	401a10 <free@plt>
  403adc:	b	403958 <ferror@plt+0x1e08>
  403ae0:	mov	x0, #0x8                   	// #8
  403ae4:	bl	4018d0 <xmalloc@plt>
  403ae8:	mov	x5, x0
  403aec:	ldr	x9, [x21]
  403af0:	ldr	x0, [sp, #152]
  403af4:	str	xzr, [x5]
  403af8:	cmp	x0, x9
  403afc:	b.ne	403b28 <ferror@plt+0x1fd8>  // b.any
  403b00:	str	x5, [sp, #112]
  403b04:	bl	403468 <ferror@plt+0x1918>
  403b08:	mov	x7, x22
  403b0c:	mov	x9, x0
  403b10:	mov	w8, #0x0                   	// #0
  403b14:	mov	x1, #0x0                   	// #0
  403b18:	mov	x6, #0x0                   	// #0
  403b1c:	str	x0, [x21]
  403b20:	ldr	x5, [sp, #112]
  403b24:	b	403a3c <ferror@plt+0x1eec>
  403b28:	mov	x7, x22
  403b2c:	mov	w8, #0x0                   	// #0
  403b30:	mov	x1, #0x0                   	// #0
  403b34:	mov	x6, #0x0                   	// #0
  403b38:	b	403a3c <ferror@plt+0x1eec>
  403b3c:	adrp	x3, 415000 <ferror@plt+0x134b0>
  403b40:	adrp	x1, 404000 <ferror@plt+0x24b0>
  403b44:	ldr	x2, [x0]
  403b48:	add	x1, x1, #0xb10
  403b4c:	ldr	x3, [x3, #4048]
  403b50:	ldr	x0, [x3]
  403b54:	bl	401b40 <fprintf@plt>
  403b58:	mov	w0, #0x1                   	// #1
  403b5c:	bl	401aa0 <xexit@plt>
  403b60:	adrp	x0, 415000 <ferror@plt+0x134b0>
  403b64:	adrp	x1, 404000 <ferror@plt+0x24b0>
  403b68:	ldr	x2, [x21]
  403b6c:	add	x1, x1, #0xb40
  403b70:	ldr	x0, [x0, #4048]
  403b74:	ldr	x2, [x2]
  403b78:	ldr	x0, [x0]
  403b7c:	bl	401b40 <fprintf@plt>
  403b80:	mov	w0, #0x1                   	// #1
  403b84:	bl	401aa0 <xexit@plt>
  403b88:	ldr	x1, [x5]
  403b8c:	stp	x1, x5, [sp, #112]
  403b90:	ldr	x0, [sp, #152]
  403b94:	bl	403468 <ferror@plt+0x1918>
  403b98:	mov	x9, x0
  403b9c:	str	x0, [x21]
  403ba0:	ldp	x1, x5, [sp, #112]
  403ba4:	b	403a18 <ferror@plt+0x1ec8>
  403ba8:	mov	x1, x0
  403bac:	cbz	x0, 403bd8 <ferror@plt+0x2088>
  403bb0:	ldr	x2, [x1]
  403bb4:	mov	w0, #0x0                   	// #0
  403bb8:	cbz	x2, 403bd4 <ferror@plt+0x2084>
  403bbc:	sub	x1, x1, #0x8
  403bc0:	mov	x2, #0x1                   	// #1
  403bc4:	mov	w0, w2
  403bc8:	add	x2, x2, #0x1
  403bcc:	ldr	x3, [x1, x2, lsl #3]
  403bd0:	cbnz	x3, 403bc4 <ferror@plt+0x2074>
  403bd4:	ret
  403bd8:	mov	w0, #0x0                   	// #0
  403bdc:	ret
  403be0:	stp	x29, x30, [sp, #-64]!
  403be4:	mov	x29, sp
  403be8:	stp	x21, x22, [sp, #32]
  403bec:	adrp	x21, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  403bf0:	stp	x19, x20, [sp, #16]
  403bf4:	ldr	x19, [x21, #616]
  403bf8:	cbz	x19, 403c10 <ferror@plt+0x20c0>
  403bfc:	mov	x0, x19
  403c00:	ldp	x19, x20, [sp, #16]
  403c04:	ldp	x21, x22, [sp, #32]
  403c08:	ldp	x29, x30, [sp], #64
  403c0c:	ret
  403c10:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403c14:	add	x0, x0, #0xb88
  403c18:	str	x23, [sp, #48]
  403c1c:	bl	401b10 <getenv@plt>
  403c20:	mov	x20, x0
  403c24:	cbz	x0, 403c9c <ferror@plt+0x214c>
  403c28:	mov	w1, #0x7                   	// #7
  403c2c:	bl	401990 <access@plt>
  403c30:	cbnz	w0, 403c9c <ferror@plt+0x214c>
  403c34:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403c38:	add	x0, x0, #0xb90
  403c3c:	bl	401b10 <getenv@plt>
  403c40:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403c44:	add	x0, x0, #0xb98
  403c48:	bl	401b10 <getenv@plt>
  403c4c:	mov	x0, x20
  403c50:	bl	4017a0 <strlen@plt>
  403c54:	mov	x22, x0
  403c58:	add	w0, w0, #0x2
  403c5c:	add	w23, w22, #0x1
  403c60:	and	x22, x22, #0xffffffff
  403c64:	bl	4018d0 <xmalloc@plt>
  403c68:	mov	x19, x0
  403c6c:	mov	x1, x20
  403c70:	bl	401a80 <strcpy@plt>
  403c74:	mov	w0, #0x2f                  	// #47
  403c78:	str	x19, [x21, #616]
  403c7c:	strb	w0, [x19, x22]
  403c80:	mov	x0, x19
  403c84:	strb	wzr, [x19, x23]
  403c88:	ldp	x19, x20, [sp, #16]
  403c8c:	ldp	x21, x22, [sp, #32]
  403c90:	ldr	x23, [sp, #48]
  403c94:	ldp	x29, x30, [sp], #64
  403c98:	ret
  403c9c:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403ca0:	add	x0, x0, #0xb90
  403ca4:	bl	401b10 <getenv@plt>
  403ca8:	mov	x20, x0
  403cac:	cbz	x0, 403cbc <ferror@plt+0x216c>
  403cb0:	mov	w1, #0x7                   	// #7
  403cb4:	bl	401990 <access@plt>
  403cb8:	cbz	w0, 403c40 <ferror@plt+0x20f0>
  403cbc:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403cc0:	add	x0, x0, #0xb98
  403cc4:	bl	401b10 <getenv@plt>
  403cc8:	mov	x20, x0
  403ccc:	cbz	x0, 403cdc <ferror@plt+0x218c>
  403cd0:	mov	w1, #0x7                   	// #7
  403cd4:	bl	401990 <access@plt>
  403cd8:	cbz	w0, 403c4c <ferror@plt+0x20fc>
  403cdc:	adrp	x20, 404000 <ferror@plt+0x24b0>
  403ce0:	add	x20, x20, #0xb80
  403ce4:	mov	x0, x20
  403ce8:	mov	w1, #0x7                   	// #7
  403cec:	bl	401990 <access@plt>
  403cf0:	cbnz	w0, 403d04 <ferror@plt+0x21b4>
  403cf4:	mov	x22, #0x4                   	// #4
  403cf8:	mov	x23, #0x5                   	// #5
  403cfc:	mov	x0, #0x6                   	// #6
  403d00:	b	403c64 <ferror@plt+0x2114>
  403d04:	adrp	x20, 404000 <ferror@plt+0x24b0>
  403d08:	add	x20, x20, #0xbd8
  403d0c:	add	x19, x20, #0x10
  403d10:	mov	w1, #0x7                   	// #7
  403d14:	mov	x0, x19
  403d18:	bl	401990 <access@plt>
  403d1c:	cbnz	w0, 403d34 <ferror@plt+0x21e4>
  403d20:	mov	x20, x19
  403d24:	mov	x22, #0x8                   	// #8
  403d28:	mov	x23, #0x9                   	// #9
  403d2c:	mov	x0, #0xa                   	// #10
  403d30:	b	403c64 <ferror@plt+0x2114>
  403d34:	mov	x0, x20
  403d38:	mov	w1, #0x7                   	// #7
  403d3c:	bl	401990 <access@plt>
  403d40:	cbnz	w0, 403d54 <ferror@plt+0x2204>
  403d44:	mov	x22, #0x8                   	// #8
  403d48:	mov	x23, #0x9                   	// #9
  403d4c:	mov	x0, #0xa                   	// #10
  403d50:	b	403c64 <ferror@plt+0x2114>
  403d54:	add	x20, x20, #0x20
  403d58:	mov	w1, #0x7                   	// #7
  403d5c:	mov	x0, x20
  403d60:	bl	401990 <access@plt>
  403d64:	cbz	w0, 403cf4 <ferror@plt+0x21a4>
  403d68:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403d6c:	mov	x22, #0x1                   	// #1
  403d70:	add	x20, x0, #0xb78
  403d74:	mov	x23, #0x2                   	// #2
  403d78:	mov	x0, #0x3                   	// #3
  403d7c:	b	403c64 <ferror@plt+0x2114>
  403d80:	stp	x29, x30, [sp, #-80]!
  403d84:	mov	x29, sp
  403d88:	stp	x19, x20, [sp, #16]
  403d8c:	stp	x21, x22, [sp, #32]
  403d90:	mov	x22, x0
  403d94:	mov	x21, x1
  403d98:	stp	x23, x24, [sp, #48]
  403d9c:	str	x25, [sp, #64]
  403da0:	bl	403be0 <ferror@plt+0x2090>
  403da4:	mov	x23, x0
  403da8:	cbz	x22, 403e6c <ferror@plt+0x231c>
  403dac:	mov	x0, x22
  403db0:	bl	4017a0 <strlen@plt>
  403db4:	sxtw	x24, w0
  403db8:	add	x20, x24, #0x7
  403dbc:	cbz	x21, 403e80 <ferror@plt+0x2330>
  403dc0:	mov	x0, x21
  403dc4:	bl	4017a0 <strlen@plt>
  403dc8:	mov	w25, w0
  403dcc:	sxtw	x19, w0
  403dd0:	mov	x0, x23
  403dd4:	bl	4017a0 <strlen@plt>
  403dd8:	mov	x2, x0
  403ddc:	add	x0, x20, x19
  403de0:	add	x0, x0, w2, sxtw
  403de4:	sxtw	x19, w2
  403de8:	bl	4018d0 <xmalloc@plt>
  403dec:	mov	x20, x0
  403df0:	mov	x1, x23
  403df4:	bl	401a80 <strcpy@plt>
  403df8:	mov	x1, x22
  403dfc:	add	x0, x20, x19
  403e00:	bl	401a80 <strcpy@plt>
  403e04:	adrp	x3, 404000 <ferror@plt+0x24b0>
  403e08:	add	x3, x3, #0xba8
  403e0c:	add	x2, x19, x24
  403e10:	mov	x1, x21
  403e14:	add	x4, x20, x2
  403e18:	add	x0, x2, #0x6
  403e1c:	ldr	w5, [x3]
  403e20:	add	x0, x20, x0
  403e24:	str	w5, [x20, x2]
  403e28:	ldur	w2, [x3, #3]
  403e2c:	stur	w2, [x4, #3]
  403e30:	bl	401a80 <strcpy@plt>
  403e34:	mov	w1, w25
  403e38:	mov	x0, x20
  403e3c:	bl	401780 <mkstemps@plt>
  403e40:	cmn	w0, #0x1
  403e44:	b.eq	403e94 <ferror@plt+0x2344>  // b.none
  403e48:	bl	401920 <close@plt>
  403e4c:	cbnz	w0, 403ec8 <ferror@plt+0x2378>
  403e50:	mov	x0, x20
  403e54:	ldp	x19, x20, [sp, #16]
  403e58:	ldp	x21, x22, [sp, #32]
  403e5c:	ldp	x23, x24, [sp, #48]
  403e60:	ldr	x25, [sp, #64]
  403e64:	ldp	x29, x30, [sp], #80
  403e68:	ret
  403e6c:	adrp	x22, 404000 <ferror@plt+0x24b0>
  403e70:	mov	x20, #0x9                   	// #9
  403e74:	add	x22, x22, #0xba0
  403e78:	mov	x24, #0x2                   	// #2
  403e7c:	cbnz	x21, 403dc0 <ferror@plt+0x2270>
  403e80:	adrp	x21, 404000 <ferror@plt+0x24b0>
  403e84:	mov	w25, #0x0                   	// #0
  403e88:	add	x21, x21, #0x350
  403e8c:	mov	x19, #0x0                   	// #0
  403e90:	b	403dd0 <ferror@plt+0x2280>
  403e94:	adrp	x0, 415000 <ferror@plt+0x134b0>
  403e98:	ldr	x0, [x0, #4048]
  403e9c:	ldr	x19, [x0]
  403ea0:	bl	401b00 <__errno_location@plt>
  403ea4:	ldr	w0, [x0]
  403ea8:	bl	401910 <strerror@plt>
  403eac:	mov	x3, x0
  403eb0:	mov	x2, x23
  403eb4:	adrp	x1, 404000 <ferror@plt+0x24b0>
  403eb8:	add	x1, x1, #0xbb0
  403ebc:	mov	x0, x19
  403ec0:	bl	401b40 <fprintf@plt>
  403ec4:	bl	401980 <abort@plt>
  403ec8:	bl	401980 <abort@plt>
  403ecc:	nop
  403ed0:	mov	x1, x0
  403ed4:	mov	x0, #0x0                   	// #0
  403ed8:	b	403d80 <ferror@plt+0x2230>
  403edc:	nop
  403ee0:	stp	x29, x30, [sp, #-64]!
  403ee4:	mov	x29, sp
  403ee8:	stp	x19, x20, [sp, #16]
  403eec:	adrp	x20, 415000 <ferror@plt+0x134b0>
  403ef0:	add	x20, x20, #0xaf0
  403ef4:	stp	x21, x22, [sp, #32]
  403ef8:	adrp	x21, 415000 <ferror@plt+0x134b0>
  403efc:	add	x21, x21, #0xae8
  403f00:	sub	x20, x20, x21
  403f04:	mov	w22, w0
  403f08:	stp	x23, x24, [sp, #48]
  403f0c:	mov	x23, x1
  403f10:	mov	x24, x2
  403f14:	bl	401720 <memcpy@plt-0x40>
  403f18:	cmp	xzr, x20, asr #3
  403f1c:	b.eq	403f48 <ferror@plt+0x23f8>  // b.none
  403f20:	asr	x20, x20, #3
  403f24:	mov	x19, #0x0                   	// #0
  403f28:	ldr	x3, [x21, x19, lsl #3]
  403f2c:	mov	x2, x24
  403f30:	add	x19, x19, #0x1
  403f34:	mov	x1, x23
  403f38:	mov	w0, w22
  403f3c:	blr	x3
  403f40:	cmp	x20, x19
  403f44:	b.ne	403f28 <ferror@plt+0x23d8>  // b.any
  403f48:	ldp	x19, x20, [sp, #16]
  403f4c:	ldp	x21, x22, [sp, #32]
  403f50:	ldp	x23, x24, [sp, #48]
  403f54:	ldp	x29, x30, [sp], #64
  403f58:	ret
  403f5c:	nop
  403f60:	ret

Disassembly of section .fini:

0000000000403f64 <.fini>:
  403f64:	stp	x29, x30, [sp, #-16]!
  403f68:	mov	x29, sp
  403f6c:	ldp	x29, x30, [sp], #16
  403f70:	ret
