blk_ram256_1024_bb.v,verilog,xil_defaultlib,../../../../nvdla_bp.srcs/sources_1/ip/blk_ram256_1024_bb/sim/blk_ram256_1024_bb.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
