<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xsrio_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xsrio_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This header file contains identifiers and macros that can be used to access the Axi srio gen2 device. The driver APIs/functions are defined in xsrio.h.<p>
<dl compact><dt><b>Note:</b></dt><dd></dd></dl>
MODIFICATION HISTORY:<p>
Ver Who Date Changes ----- ---- -------- --------------------------------------------------------- 1.0 adk 16/04/14 Initial release. 
<p>
<code>#include &quot;xil_types.h&quot;</code><br>
<code>#include &quot;xil_io.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Device registers</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#cc969a484c50ea4e3e95f1b3df61ebd1">XSRIO_DEV_ID_CAR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#6e82a9549f6b043685f690504e36d18d">XSRIO_DEV_INFO_CAR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#e637246cb38e05ee0c45efe6b015cf22">XSRIO_ASM_ID_CAR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#0a374935c36028d19713e9e20c70fd02">XSRIO_ASM_INFO_CAR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#31631dc7c8e3825f9eebf55eceb9276c">XSRIO_PEF_CAR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#2de6fa687a321ffc6b8b5b6820aa9c01">XSRIO_SWP_INFO_CAR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#69985d6165e3fa364463111f4256fbae">XSRIO_SRC_OPS_CAR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#72bd2d0faf74dbec6aace2ed94312d64">XSRIO_DST_OPS_CAR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1c</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#8e89450347c827075edf26407edfb98d">XSRIO_PELL_CTRL_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x4c</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#9fb3caff90af811c1902281a4150d41b">XSRIO_LCS0_BASEADDR_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x58</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#451080ed4b6ca48eaa0b9e9bf2309551">XSRIO_LCS1_BASEADDR_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x5c</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#0c5f6ec68b52687e8d52de4514c8fdaa">XSRIO_BASE_DID_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x60</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#d6137704093dd22661918a3406a3db66">XSRIO_HOST_DID_LOCK_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x68</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#e9f01405a82515c2bab2a77324eede5f">XSRIO_COMPONENT_TAG_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x6c</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#d53cabf64fd24e149870353e80ada8de">XSRIO_EFB_HEADER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#5f01387193380529f67248122c9f7eaf">XSRIO_PORT_LINK_TOUT_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x120</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#0ae611ff7670e93ce749b4561c827f32">XSRIO_PORT_RESP_TOUT_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x124</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#1b7c2a361136858df6ba7cdfe39ee7e8">XSRIO_PORT_GEN_CTL_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x13c</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#d9610ab0b5c227f8f1c1cd7ec4c5f8f6">XSRIO_PORT_N_MNT_REQ_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x140</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#e740044f7bab22884d1d7a20a257ad27">XSRIO_PORT_N_MNT_RES_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x144</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#77c02a1de157d6528a841d392d2cb910">XSRIO_PORT_N_ACKID_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x148</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#f2a5a0ab7d105763c12f021442ab41b6">XSRIO_PORT_N_ERR_STS_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x158</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#6eb9b423ac3d8ea60efda026f7975131">XSRIO_PORT_N_CTL_CSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x15c</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#5668c15c796aae964083872e2512a92c">XSRIO_EFB_LPSL_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#65480f8a73f03dc760fa1d7756a25d5f">XSRIO_SL_HEADER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#27c322c89e18e45bc3cd46f1ae1e5499">XSRIO_SLS0_CSR_OFFSET</a>(n)&nbsp;&nbsp;&nbsp;(0x10 + n*0x20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#4ca2a06f87bd30e76450a1e3bb75989f">XSRIO_SLS1_CSR_OFFSET</a>(n)&nbsp;&nbsp;&nbsp;(0x14 + n*0x20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a1c6ac95a9cd47d21519ae0148733f6b">XSRIO_IMP_WCSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ba2b8de52330e8dbfd1c5eeb0cc8ebe6">XSRIO_IMP_BCSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#d55bcce039416036319d4b7782d9b236">XSRIO_IMP_MRIR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10100</td></tr>

<tr><td colspan="2"><br><h2>Device Identity CAR bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_DEV_ID_CAR_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#6536bcd31c47979062319fe33b52839e">XSRIO_DEV_ID_DEVID_CAR_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#658b582cfb26fb40504e64d7db102e3c">XSRIO_DEV_ID_VDRID_CAR_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#c8dd8f9d46acb831758f2ecde1cdf03b">XSRIO_DEV_ID_DEVID_CAR_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>Device Information CAR bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_DEV_INFO_CAR_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#e96d26b4cebff9fd25d1d80dde1b0c32">XSRIO_DEV_INFO_CAR_PATCH_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#22bd64560b2b54b512fa8233baa2a93d">XSRIO_DEV_INFO_CAR_MINREV_MASK</a>&nbsp;&nbsp;&nbsp;0x000000F0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#f490ef36750ea934bcbaf44fe60c0e63">XSRIO_DEV_INFO_CAR_MAJREV_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#afc8013280d21056d89d1e81337b7116">XSRIO_DEV_INFO_CAR_DEVREV_MASK</a>&nbsp;&nbsp;&nbsp;0x000F0000</td></tr>

<tr><td colspan="2"><br><h2>Assembly Identity CAR bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_ASM_ID_CAR_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#9fb2c207d6a8842834f2522737f76fe7">XSRIO_ASM_ID_CAR_ASMID_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#59a2b254e76f5bc82af87c26855207f8">XSRIO_ASM_ID_CAR_ASMVID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a0e7f2ff736db5514fad12778150cce8">XSRIO_ASM_ID_CAR_ASMID_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>Assembly Device Information CAR bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_ASM_INFO_CAR_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#03d8874df76dd0446b30cb24d8f81706">XSRIO_ASM_INFO_CAR_ASMREV_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#366cd385ae8b74f4c35a31c003f7b2ce">XSRIO_ASM_INFO_CAR_EFP_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#97047fd603a3209775801747c840739b">XSRIO_ASM_INFO_CAR_ASMREV_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>Processing Element Features CAR bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_PEF_CAR_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#c6290798fbfbc8407e3d50c085e61f86">XSRIO_PEF_CAR_EAS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#9e4f34f9f4ae2dd10a93b59bc0a1ce39">XSRIO_PEF_CAR_EF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#1ee6ca4efe6ad83f980562802a9f0aac">XSRIO_PEF_CAR_CTS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#0e618034cb58f5371d38c4557cdf234a">XSRIO_PEF_CAR_CRF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#64f9ffd0ea0972acd70f18801d9fc8e0">XSRIO_PEF_CAR_MPORT_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#2957f0ca518a616bac33ed9c738f9974">XSRIO_PEF_CAR_SWITCH_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#e5f25bc288c9828246d683953b60691f">XSRIO_PEF_CAR_PROCESSOR_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#85575f802d0df0f17553877c764d1133">XSRIO_PEF_CAR_MEMORY_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#e58776d6c541345b37d709e8790a69b1">XSRIO_PEF_CAR_BRIDGE_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td colspan="2"><br><h2>Source Operations CAR bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_SRC_OPS_CAR_OFFSET register and XSRIO_DST_OPS_CAR register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#68e5c24827bcf3ade67d60be9a67860a">XSRIO_SRCDST_OPS_CAR_PORT_WRITE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ae5d843b78972497afd0bc52609935a2">XSRIO_SRCDST_OPS_CAR_ATOMIC_SWP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#7878a099ae8bacd923a2b648c49451d8">XSRIO_SRCDST_OPS_CAR_ATOMIC_CLR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#e53137af29442276b01014625465f599">XSRIO_SRCDST_OPS_CAR_ATOMIC_SET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#4ac55d60835180f36d611f4b15f84e6d">XSRIO_SRCDST_OPS_CAR_ATOMIC_DECR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#8eb9a6947b96bb0c5b84e62e108be9c0">XSRIO_SRCDST_OPS_CAR_ATOMIC_INCR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#6a670ba95be97d6ae7978df1bf18460a">XSRIO_SRCDST_OPS_CAR_ATOMIC_TSWP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#2a56bcd8fd8d29a0d287fc5b5c7a9085">XSRIO_SRCDST_OPS_CAR_ATOMIC_CSWP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#211fe2cc89597bfedd5543b53933deff">XSRIO_SRCDST_OPS_CAR_DOORBELL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#858f6aa7e51e9712cdf3803a778181b3">XSRIO_SRCDST_OPS_CAR_DATA_MSG_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#3aba64811e3d3769b83ff3784c2f678e">XSRIO_SRCDST_OPS_CAR_WRITE_RESPONSE_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#10a19b75a0d9a21f5de2e65016fbe850">XSRIO_SRCDST_OPS_CAR_SWRITE_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#c7c2114843a5a998a43e9a20b457cc62">XSRIO_SRCDST_OPS_CAR_WRITE_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#66bf68874e525e37e1a5dec844597a46">XSRIO_SRCDST_OPS_CAR_READ_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td colspan="2"><br><h2>PE Logical layer Control CSR bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_PELL_CTRL_CSR_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#3ba4351d2b58560910e561eac175f9fd">XSRIO_PELL_CTRL_CSR_EAC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>

<tr><td colspan="2"><br><h2>Local Configuration Space Base Address 1 CSR bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_LCS1_BASEADDR_CSR_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#fbdc06b28b050a0dc92bf5ac737bcb40">XSRIO_LCS1_BASEADDR_LCSBA_CSR_MASK</a>&nbsp;&nbsp;&nbsp;0x7FE00000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#3fb2a46661b8ba31f9e54b0db8f7e4f0">XSRIO_LCS1_BASEADDR_LCSBA_CSR_SHIFT</a>&nbsp;&nbsp;&nbsp;21</td></tr>

<tr><td colspan="2"><br><h2>Base Device ID CSR bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_BASE_DID_CSR_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#8e00e4f63c78c83f8c7323cf94201521">XSRIO_BASE_DID_CSR_LBDID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#f7ac8385a9779241ef538e614313516a">XSRIO_BASE_DID_CSR_BDID_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#b94148af352cb8b32a3cc0811295fc84">XSRIO_BASE_DID_CSR_BDID_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>Host Base Device ID CSR bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_HOST_DID_LOCK_CSR_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#1cb8b8b0f8213acef51f75fc5f21e1f0">XSRIO_HOST_DID_LOCK_CSR_HBDID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td colspan="2"><br><h2>LP - Serial Register Block header bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_EFB_HEADER_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a008d600853863beaffb098c15dcfdd4">XSRIO_EFB_HEADER_EFID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#2461166ddc651c8c50f447782865dbad">XSRIO_EFB_HEADER_EFP_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a6752652307f6c8d4b2258bdd133230f">XSRIO_EFB_HEADER_EFP_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>Port Link timeout value CSR bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_PORT_LINK_TOUT_CSR_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#42f8adacdd0068bb2da1416bcac55759">XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#0849d3a167af762ed690205c741120aa">XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td colspan="2"><br><h2>Port response timeout value CSR bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_PORT_RESP_TOUT_CSR_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#835c18d3a3617d0d1f74e60f360d4f7e">XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#4b86b9d4603f793a5ed80e086a409618">XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td colspan="2"><br><h2>Port General Control CSR bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_PORT_GEN_CTL_CSR_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#5f95f8eb75f14f327a775fd54abbe8e4">XSRIO_PORT_GEN_CTL_CSR_DISCOVERED_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#545d3fd59a2d83d9bc95cd7c8d50d468">XSRIO_PORT_GEN_CTL_CSR_MENABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#64095c6c15e25847104aa5b99256aece">XSRIO_PORT_GEN_CTL_CSR_HOST_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td colspan="2"><br><h2>Port n maintenance request CSR bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_PORT_N_MNT_REQ_CSR_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#11bee6c067db80783d0f367974f80e8a">XSRIO_PORT_N_MNT_REQ_CSR_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000007</td></tr>

<tr><td colspan="2"><br><h2>Port n maintenance response CSR bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_PORT_N_MNT_RES_CSR_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#15d68a013730e5cd7b7e57bffedfe60b">XSRIO_PORT_N_MNT_RES_CSR_LS_MASK</a>&nbsp;&nbsp;&nbsp;0x0000001F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#eb0b5c607e253a9c4c60480ba5d07060">XSRIO_PORT_N_MNT_RES_CSR_ACKS_MASK</a>&nbsp;&nbsp;&nbsp;0x000007E0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#cecd1c2de8d99ebf6bd8e21914cd9127">XSRIO_PORT_N_MNT_RES_CSR_RVALID_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td colspan="2"><br><h2>Port n local ack ID CSR bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_PORT_N_ACKID_CSR_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#d709810f1b583e02a7dcffccaae34c5c">XSRIO_PORT_N_ACKID_CSR_OBACKID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#e22b82cc60ff0bc005f4b7b62399cb09">XSRIO_PORT_N_ACKID_CSR_OSACKID_MASK</a>&nbsp;&nbsp;&nbsp;0x00003F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#84a4448c2bb266d05f097f6a7a713fb0">XSRIO_PORT_N_ACKID_CSR_IBACKID_MASK</a>&nbsp;&nbsp;&nbsp;0x3F000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#1135264a46691eaccd08c5338c4ad508">XSRIO_PORT_N_ACKID_CSR_CLSACKID_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#038a684723f33340c45114d835e76921">XSRIO_PORT_N_ACKID_CSR_RESET_OBACKID_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFC0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#cfa7ae55d239529537a0a4ef695f877a">XSRIO_PORT_N_ACKID_CSR_RESET_IBACKID_MASK</a>&nbsp;&nbsp;&nbsp;0xC0FFFFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#8153ca9b69405f3204be4335635ca5a6">XSRIO_PORT_N_ACKID_CSR_IBACKID_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td colspan="2"><br><h2>Port n Error and Status CSR bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_PORT_N_ERR_STS_CSR_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#4fc5354ca24cffb7750e6eca985dbd64">XSRIO_PORT_N_ERR_STS_CSR_PUINT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#bfe656ba06387ddef804fa332919d98c">XSRIO_PORT_N_ERR_STS_CSR_POK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#4e8e35e17a6b0fa75a845d752db05e16">XSRIO_PORT_N_ERR_STS_CSR_PERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#595bbb6cc6856350986778db98c3290c">XSRIO_PORT_N_ERR_STS_CSR_IERRS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#3293c79e459ae3a1e20d509830e15154">XSRIO_PORT_N_ERR_STS_CSR_IERRE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#3082334a9df2866b6968ed3b4e1cfea4">XSRIO_PORT_N_ERR_STS_CSR_IRTS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#412bd0c9df37968342a36b4bdaf254da">XSRIO_PORT_N_ERR_STS_CSR_OERRS_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#85709de9441825d3678619156dddbff6">XSRIO_PORT_N_ERR_STS_CSR_OERRE_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#88e22cca394b7c04a3eda27b4c9b8152">XSRIO_PORT_N_ERR_STS_CSR_ORTS_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#17f3c0e0da7618354fa3aa2e59bbe3bd">XSRIO_PORT_N_ERR_STS_CSR_OR_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#dbb1dc2671b8b9397567f8eee1603b91">XSRIO_PORT_N_ERR_STS_CSR_ORE_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#efb5958ada7db77381477b29547878bb">XSRIO_PORT_N_ERR_STS_CSR_FLOWCNTL_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#3a9a2bca206c20ee30a1c775367a2f4a">XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQ_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#3e0262e9b4b62835ae03ff0d7eee6e71">XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQE_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#5a75b177b3bb9914be327d56e9c0cfc0">XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQS_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#973aaa84d4fa19bfb255c44dab5b4ae0">XSRIO_PORT_N_ERR_STS_CSR_ERR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x001FFF07</td></tr>

<tr><td colspan="2"><br><h2>Port n Control CSR bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_PORT_N_CTL_CSR_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#348d502271d03e33b98928be1761ac6d">XSRIO_PORT_N_CTL_CSR_PTYPE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#675e5b3aa1de33b57692de80b6083ad7">XSRIO_PORT_N_CTL_CSR_EPWDS_MASK</a>&nbsp;&nbsp;&nbsp;0x00003000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#0acbccfc912a14b1f4783021c94709a6">XSRIO_PORT_N_CTL_CSR_EPWOR_MASK</a>&nbsp;&nbsp;&nbsp;0x0000C000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#eba3182f066cc37f21e564245b8e6502">XSRIO_PORT_N_CTL_CSR_ENUMB_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#529caf1eae1a817e6f49ac1f50bc57ba">XSRIO_PORT_N_CTL_CSR_MCENT_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#f721664957e2707709777ff6334ea6c4">XSRIO_PORT_N_CTL_CSR_ERRD_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#75ab1a0f6c02a278fdc53bca0452f89d">XSRIO_PORT_N_CTL_CSR_IPE_MASK</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#813ee7d0f84746fc5bc2995bb4001b0e">XSRIO_PORT_N_CTL_CSR_OPE_MASK</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#47cf14310929ed2b83305cbb5998684a">XSRIO_PORT_N_CTL_CSR_PD_MASK</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#278b29027ef52ffba01aae370a38585a">XSRIO_PORT_N_CTL_CSR_PWO_MASK</a>&nbsp;&nbsp;&nbsp;0x07000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#cf36a35e45a80f750018e7691d39c648">XSRIO_PORT_N_CTL_CSR_RESET_PWO_MASK</a>&nbsp;&nbsp;&nbsp;0xF8FFFFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#719842fe2eb684d1ddd351ee00ff01c5">XSRIO_PORT_N_CTL_CSR_IPW_MASK</a>&nbsp;&nbsp;&nbsp;0x38000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#090cf0afd679a9ee1ab3c447f146bf79">XSRIO_PORT_N_CTL_CSR_PW_MASK</a>&nbsp;&nbsp;&nbsp;0xc0000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a0b3a5b5f2875059382e7e3f7937fdcf">XSRIO_PORT_N_CTL_CSR_STATUS_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00F00000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#2d0a921e24f0eca436a3c0413443cd0d">XSRIO_PORT_N_CTL_CSR_PWO_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#44c8c10cf6a5c7f7d010c88ab7b707f2">XSRIO_PORT_N_CTL_CSR_PW_SHIFT</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td colspan="2"><br><h2>LP -Serial Lane Register Block Header bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_SL_HEADER_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#dba807d4c9f6ab693194093aa16f168a">XSRIO_SL_HEADER_EFID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#4d7bbdbf621131e265a030ab29a1a598">XSRIO_SL_HEADER_EFP_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#33dc4e1ed13ab3e50b457e478be9a637">XSRIO_SL_HEADER_EFP_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>LP -Seral Lane n Status 0 CSRS bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_SLS0_CSR(x) register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#dc5bbc42e21f811bd5f00c4f01f28912">XSRIO_SLS0_CSR_PORT_NUM_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#894662d9ac618c0045a4db0eb26fd177">XSRIO_SLS0_CSR_LANE_NUM_MASK</a>&nbsp;&nbsp;&nbsp;0x00F00000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#b7ee06eeae1faf404df5b1ed30fd4d3c">XSRIO_SLS0_CSR_TRANSMIT_TYPE_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#909486258a0057ce527936ebbce36551">XSRIO_SLS0_CSR_TRANSMIT_MODE_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#9b1453469d5fd639cb2fd2c8e0247c0a">XSRIO_SLS0_CSR_RCV_INPUT_INV_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#70d596c92404c3bb9f26b31dda5a338e">XSRIO_SLS0_CSR_RCV_TRAINED_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#1f6955c890a38cb80446fb214883180d">XSRIO_SLS0_CSR_RCVLANE_SYNC_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#23e6c2988550f81521fc9be020cec657">XSRIO_SLS0_CSR_RCVLANE_RDY_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#99eaaefac2985c66f6fd83a937fdd2bb">XSRIO_SLS0_CSR_DECODING_ERRORS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#2bf6e7e6f4e310c410be5a90155681c3">XSRIO_SLS0_CSR_LANESYNC_CHAN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ea6d761ee195bca08b968a37e21fb697">XSRIO_SLS0_CSR_RCVTRAINED_CHAN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#6d71a710a2382dd1ef8c33a6302501b3">XSRIO_SLS0_CSR_STAT1_IMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="057086b28de71fcc7f3e0a8a5e4bb131"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_DECODING_ERRORS_SHIFT" ref="057086b28de71fcc7f3e0a8a5e4bb131" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XSRIO_SLS0_CSR_DECODING_ERRORS_SHIFT</b>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td colspan="2"><br><h2>LP -Seral Lane n Status 1 CSRS bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_SLS1_CSR(x) register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ecc6b6a854f1b5da4caa82b1dafac4b9">XSRIO_SLS1_CSR_SCRDSCR_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#fa4da2f759c410ceb006c59c228ac60c">XSRIO_SLS1_CSR_CPTEIS_MASK</a>&nbsp;&nbsp;&nbsp;0x00030000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#c847164c3c1cb57420122e0a178f81e2">XSRIO_SLS1_CSR_CPTEDS_MASK</a>&nbsp;&nbsp;&nbsp;0x000C0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#601a74c87ed2f268d47b7d42d17bbd3d">XSRIO_SLS1_CSR_LANENUM_MASK</a>&nbsp;&nbsp;&nbsp;0x00F00000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#81500bb221a3987c6ba2ab113bd09d0c">XSRIO_SLS1_CSR_RXPORT_WIDTH_MASK</a>&nbsp;&nbsp;&nbsp;0x07000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a2ea79b1fc011ac04065873ecf149419">XSRIO_SLS1_CSR_CPLR_TRAINED_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ea8545a5196ef5582e6a2da7040b706f">XSRIO_SLS1_CSR_IMPDEFINED_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#66afa67cf45319202cc4f5e2537e9778">XSRIO_SLS1_CSR_VALCHANGED_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#4d077da98584644b84771da16e5207ec">XSRIO_SLS1_CSR_IDLE2_INFO_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#22beffaba60e417e3fee0792da931d96">XSRIO_SLS1_CSR_IDLE2_REC_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td colspan="2"><br><h2>Water Mark CSRS bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_IMP_WCSR_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#6ecde596883f973ffb274721854a7570">XSRIO_IMP_WCSR_WM2_MASK</a>&nbsp;&nbsp;&nbsp;0x003F0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#a573c08d8d7074e6c3bac349f8f54227">XSRIO_IMP_WCSR_WM1_MASK</a>&nbsp;&nbsp;&nbsp;0x00003F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#fe67b3ba1b091e59613266aab1e58c72">XSRIO_IMP_WCSR_WM0_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#92b01cdef8a12320cb63ea733783ce93">XSRIO_IMP_WCSR_WM1_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#0b000e65e5f8a772c784a2cdc72e6ae6">XSRIO_IMP_WCSR_WM2_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>Buffer Control CSRS bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_IMP_BCSR_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ae8a0051fe5859c3390adc1741b32443">XSRIO_IMP_BCSR_RXFLOW_CNTLONLY_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#c7d4b6a3f3b4801ea02a9a43301e8381">XSRIO_IMP_BCSR_UNIFIED_CLK_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#76bf460bd1926954e09d5252e9dbd6f8">XSRIO_IMP_BCSR_TX_FLOW_CNTL_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#73f6a44226c91884a964bd63fee2f71e">XSRIO_IMP_BCSR_TXREQ_REORDER_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#d85c9aac5f3e1147106452f55a67f63d">XSRIO_IMP_BCSR_TXSIZE_MASK</a>&nbsp;&nbsp;&nbsp;0x07FF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#6b255e69984a5001826f4d05c84d54d3">XSRIO_IMP_BCSR_FRX_FLOW_CNTL_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#4d392873a22dd595d89124d1f1fd5c7e">XSRIO_IMP_BCSR_RXSIZE_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#02650dd2725aa5443ca035c2bf597973">XSRIO_IMP_BCSR_TXSIZE_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td colspan="2"><br><h2>Maintenance Request Information Register bit definitions.</h2></td></tr>
<tr><td colspan="2">These bits are associated with the XSRIO_IMP_MRIR_OFFSET register. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#fd5d4e48ef44ce345755febdf391a25b">XSRIO_IMP_MRIR_REQ_TID_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#74f08cdfe0ad4e8c6ef691d091ac29db">XSRIO_IMP_MRIR_REQ_PRIO_MASK</a>&nbsp;&nbsp;&nbsp;0x00060000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#66af552718fcb3609db4a13f02ce5eb0">XSRIO_IMP_MRIR_REQ_CRF_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ae95b1025e3af65e2dc2b9f947201588">XSRIO_IMP_MRIR_REQ_DESTID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="b5e75c7bd8f4457cc1dca1ac7e4e2934"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_MRIR_REQ_PRIO_SHIFT" ref="b5e75c7bd8f4457cc1dca1ac7e4e2934" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XSRIO_IMP_MRIR_REQ_PRIO_SHIFT</b>&nbsp;&nbsp;&nbsp;17</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="da63a84faa066ede138d376bcdbf1f44"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_MRIR_REQ_CRF_SHIFT" ref="da63a84faa066ede138d376bcdbf1f44" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XSRIO_IMP_MRIR_REQ_CRF_SHIFT</b>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="65acafe857e2400ae7b7ec6c9030a256"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_MRIR_REQ_TID_SHIFT" ref="65acafe857e2400ae7b7ec6c9030a256" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>XSRIO_IMP_MRIR_REQ_TID_SHIFT</b>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#ffc4702ff0ba3acca4356d0eba68a607">XSrio_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddress) + (RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xsrio__hw_8h.html#075251f8e37b2f93d48f793792c6a9ed">XSrio_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddress) + (RegOffset), (Data))</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="9fb2c207d6a8842834f2522737f76fe7"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_ASM_ID_CAR_ASMID_MASK" ref="9fb2c207d6a8842834f2522737f76fe7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_ASM_ID_CAR_ASMID_MASK&nbsp;&nbsp;&nbsp;0xFFFF0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Assembly ID Mask     </td>
  </tr>
</table>
<a class="anchor" name="a0e7f2ff736db5514fad12778150cce8"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_ASM_ID_CAR_ASMID_SHIFT" ref="a0e7f2ff736db5514fad12778150cce8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_ASM_ID_CAR_ASMID_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Assembly ID Shift     </td>
  </tr>
</table>
<a class="anchor" name="59a2b254e76f5bc82af87c26855207f8"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_ASM_ID_CAR_ASMVID_MASK" ref="59a2b254e76f5bc82af87c26855207f8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_ASM_ID_CAR_ASMVID_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Assembly Vendor ID Mask     </td>
  </tr>
</table>
<a class="anchor" name="e637246cb38e05ee0c45efe6b015cf22"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_ASM_ID_CAR_OFFSET" ref="e637246cb38e05ee0c45efe6b015cf22" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_ASM_ID_CAR_OFFSET&nbsp;&nbsp;&nbsp;0x08          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Assembly Identity CAR     </td>
  </tr>
</table>
<a class="anchor" name="03d8874df76dd0446b30cb24d8f81706"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_ASM_INFO_CAR_ASMREV_MASK" ref="03d8874df76dd0446b30cb24d8f81706" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_ASM_INFO_CAR_ASMREV_MASK&nbsp;&nbsp;&nbsp;0xFFFF0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Assembly Revision Mask     </td>
  </tr>
</table>
<a class="anchor" name="97047fd603a3209775801747c840739b"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_ASM_INFO_CAR_ASMREV_SHIFT" ref="97047fd603a3209775801747c840739b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_ASM_INFO_CAR_ASMREV_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Assembly Revision Shift     </td>
  </tr>
</table>
<a class="anchor" name="366cd385ae8b74f4c35a31c003f7b2ce"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_ASM_INFO_CAR_EFP_MASK" ref="366cd385ae8b74f4c35a31c003f7b2ce" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_ASM_INFO_CAR_EFP_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Extended Features Pointer Mask     </td>
  </tr>
</table>
<a class="anchor" name="0a374935c36028d19713e9e20c70fd02"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_ASM_INFO_CAR_OFFSET" ref="0a374935c36028d19713e9e20c70fd02" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_ASM_INFO_CAR_OFFSET&nbsp;&nbsp;&nbsp;0x0C          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Assembly Information CAR     </td>
  </tr>
</table>
<a class="anchor" name="f7ac8385a9779241ef538e614313516a"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_BASE_DID_CSR_BDID_MASK" ref="f7ac8385a9779241ef538e614313516a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_BASE_DID_CSR_BDID_MASK&nbsp;&nbsp;&nbsp;0x00FF0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Base Device ID Mask(8-bit device ID)     </td>
  </tr>
</table>
<a class="anchor" name="b94148af352cb8b32a3cc0811295fc84"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_BASE_DID_CSR_BDID_SHIFT" ref="b94148af352cb8b32a3cc0811295fc84" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_BASE_DID_CSR_BDID_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Base Device ID Shift     </td>
  </tr>
</table>
<a class="anchor" name="8e00e4f63c78c83f8c7323cf94201521"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_BASE_DID_CSR_LBDID_MASK" ref="8e00e4f63c78c83f8c7323cf94201521" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_BASE_DID_CSR_LBDID_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Large Base Device ID Mask(16-bit device ID)     </td>
  </tr>
</table>
<a class="anchor" name="0c5f6ec68b52687e8d52de4514c8fdaa"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_BASE_DID_CSR_OFFSET" ref="0c5f6ec68b52687e8d52de4514c8fdaa" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_BASE_DID_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x60          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Base Device ID CSR     </td>
  </tr>
</table>
<a class="anchor" name="e9f01405a82515c2bab2a77324eede5f"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_COMPONENT_TAG_CSR_OFFSET" ref="e9f01405a82515c2bab2a77324eede5f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_COMPONENT_TAG_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x6c          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Component Tag CSR     </td>
  </tr>
</table>
<a class="anchor" name="cc969a484c50ea4e3e95f1b3df61ebd1"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_DEV_ID_CAR_OFFSET" ref="cc969a484c50ea4e3e95f1b3df61ebd1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_DEV_ID_CAR_OFFSET&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Capability Address Register Space 0x00-0x3C Registers Device Identity CAR     </td>
  </tr>
</table>
<a class="anchor" name="6536bcd31c47979062319fe33b52839e"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_DEV_ID_DEVID_CAR_MASK" ref="6536bcd31c47979062319fe33b52839e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_DEV_ID_DEVID_CAR_MASK&nbsp;&nbsp;&nbsp;0xFFFF0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID Mask     </td>
  </tr>
</table>
<a class="anchor" name="c8dd8f9d46acb831758f2ecde1cdf03b"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_DEV_ID_DEVID_CAR_SHIFT" ref="c8dd8f9d46acb831758f2ecde1cdf03b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_DEV_ID_DEVID_CAR_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device ID shift     </td>
  </tr>
</table>
<a class="anchor" name="658b582cfb26fb40504e64d7db102e3c"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_DEV_ID_VDRID_CAR_MASK" ref="658b582cfb26fb40504e64d7db102e3c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_DEV_ID_VDRID_CAR_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device Vendor ID Mask     </td>
  </tr>
</table>
<a class="anchor" name="afc8013280d21056d89d1e81337b7116"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_DEV_INFO_CAR_DEVREV_MASK" ref="afc8013280d21056d89d1e81337b7116" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_DEV_INFO_CAR_DEVREV_MASK&nbsp;&nbsp;&nbsp;0x000F0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device Revision Lable Mask     </td>
  </tr>
</table>
<a class="anchor" name="f490ef36750ea934bcbaf44fe60c0e63"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_DEV_INFO_CAR_MAJREV_MASK" ref="f490ef36750ea934bcbaf44fe60c0e63" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_DEV_INFO_CAR_MAJREV_MASK&nbsp;&nbsp;&nbsp;0x00000F00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Major Revision Mask     </td>
  </tr>
</table>
<a class="anchor" name="22bd64560b2b54b512fa8233baa2a93d"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_DEV_INFO_CAR_MINREV_MASK" ref="22bd64560b2b54b512fa8233baa2a93d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_DEV_INFO_CAR_MINREV_MASK&nbsp;&nbsp;&nbsp;0x000000F0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Minor Revision Mask     </td>
  </tr>
</table>
<a class="anchor" name="6e82a9549f6b043685f690504e36d18d"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_DEV_INFO_CAR_OFFSET" ref="6e82a9549f6b043685f690504e36d18d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_DEV_INFO_CAR_OFFSET&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device Information CAR     </td>
  </tr>
</table>
<a class="anchor" name="e96d26b4cebff9fd25d1d80dde1b0c32"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_DEV_INFO_CAR_PATCH_MASK" ref="e96d26b4cebff9fd25d1d80dde1b0c32" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_DEV_INFO_CAR_PATCH_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Patch Mask     </td>
  </tr>
</table>
<a class="anchor" name="72bd2d0faf74dbec6aace2ed94312d64"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_DST_OPS_CAR_OFFSET" ref="72bd2d0faf74dbec6aace2ed94312d64" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_DST_OPS_CAR_OFFSET&nbsp;&nbsp;&nbsp;0x1c          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Destination operations CAR     </td>
  </tr>
</table>
<a class="anchor" name="a008d600853863beaffb098c15dcfdd4"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_EFB_HEADER_EFID_MASK" ref="a008d600853863beaffb098c15dcfdd4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_EFB_HEADER_EFID_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Extended Features ID Mask     </td>
  </tr>
</table>
<a class="anchor" name="2461166ddc651c8c50f447782865dbad"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_EFB_HEADER_EFP_MASK" ref="2461166ddc651c8c50f447782865dbad" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_EFB_HEADER_EFP_MASK&nbsp;&nbsp;&nbsp;0xFFFF0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Extended Features Pointer Mask     </td>
  </tr>
</table>
<a class="anchor" name="a6752652307f6c8d4b2258bdd133230f"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_EFB_HEADER_EFP_SHIFT" ref="a6752652307f6c8d4b2258bdd133230f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_EFB_HEADER_EFP_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Extended Features Pointer Shift     </td>
  </tr>
</table>
<a class="anchor" name="d53cabf64fd24e149870353e80ada8de"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_EFB_HEADER_OFFSET" ref="d53cabf64fd24e149870353e80ada8de" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_EFB_HEADER_OFFSET&nbsp;&nbsp;&nbsp;0x100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Extended Feature Register Space 0x0100-0xFFFC Registers Extended features LP Serial Register Block Header     </td>
  </tr>
</table>
<a class="anchor" name="5668c15c796aae964083872e2512a92c"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_EFB_LPSL_OFFSET" ref="5668c15c796aae964083872e2512a92c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_EFB_LPSL_OFFSET&nbsp;&nbsp;&nbsp;0x0400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
LP-Serial Lane Extended Features offset     </td>
  </tr>
</table>
<a class="anchor" name="1cb8b8b0f8213acef51f75fc5f21e1f0"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_HOST_DID_LOCK_CSR_HBDID_MASK" ref="1cb8b8b0f8213acef51f75fc5f21e1f0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_HOST_DID_LOCK_CSR_HBDID_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Host Base Device ID Mask     </td>
  </tr>
</table>
<a class="anchor" name="d6137704093dd22661918a3406a3db66"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_HOST_DID_LOCK_CSR_OFFSET" ref="d6137704093dd22661918a3406a3db66" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_HOST_DID_LOCK_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x68          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Host Base Device ID Lock CSR     </td>
  </tr>
</table>
<a class="anchor" name="6b255e69984a5001826f4d05c84d54d3"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_BCSR_FRX_FLOW_CNTL_MASK" ref="6b255e69984a5001826f4d05c84d54d3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_IMP_BCSR_FRX_FLOW_CNTL_MASK&nbsp;&nbsp;&nbsp;0x00008000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Force Rx flow Control Mask     </td>
  </tr>
</table>
<a class="anchor" name="ba2b8de52330e8dbfd1c5eeb0cc8ebe6"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_BCSR_OFFSET" ref="ba2b8de52330e8dbfd1c5eeb0cc8ebe6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_IMP_BCSR_OFFSET&nbsp;&nbsp;&nbsp;0x10004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Buffer Control CSR     </td>
  </tr>
</table>
<a class="anchor" name="ae8a0051fe5859c3390adc1741b32443"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_BCSR_RXFLOW_CNTLONLY_MASK" ref="ae8a0051fe5859c3390adc1741b32443" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_IMP_BCSR_RXFLOW_CNTLONLY_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Rx Flow Control Only Mask     </td>
  </tr>
</table>
<a class="anchor" name="4d392873a22dd595d89124d1f1fd5c7e"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_BCSR_RXSIZE_MASK" ref="4d392873a22dd595d89124d1f1fd5c7e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_IMP_BCSR_RXSIZE_MASK&nbsp;&nbsp;&nbsp;0x000000FF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Rx size Mask     </td>
  </tr>
</table>
<a class="anchor" name="76bf460bd1926954e09d5252e9dbd6f8"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_BCSR_TX_FLOW_CNTL_MASK" ref="76bf460bd1926954e09d5252e9dbd6f8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_IMP_BCSR_TX_FLOW_CNTL_MASK&nbsp;&nbsp;&nbsp;0x20000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tx Flow Control Mask     </td>
  </tr>
</table>
<a class="anchor" name="73f6a44226c91884a964bd63fee2f71e"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_BCSR_TXREQ_REORDER_MASK" ref="73f6a44226c91884a964bd63fee2f71e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_IMP_BCSR_TXREQ_REORDER_MASK&nbsp;&nbsp;&nbsp;0x10000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tx Request Reorder Mask     </td>
  </tr>
</table>
<a class="anchor" name="d85c9aac5f3e1147106452f55a67f63d"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_BCSR_TXSIZE_MASK" ref="d85c9aac5f3e1147106452f55a67f63d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_IMP_BCSR_TXSIZE_MASK&nbsp;&nbsp;&nbsp;0x07FF0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tx size Mask     </td>
  </tr>
</table>
<a class="anchor" name="02650dd2725aa5443ca035c2bf597973"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_BCSR_TXSIZE_SHIFT" ref="02650dd2725aa5443ca035c2bf597973" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_IMP_BCSR_TXSIZE_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tx size shift     </td>
  </tr>
</table>
<a class="anchor" name="c7d4b6a3f3b4801ea02a9a43301e8381"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_BCSR_UNIFIED_CLK_MASK" ref="c7d4b6a3f3b4801ea02a9a43301e8381" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_IMP_BCSR_UNIFIED_CLK_MASK&nbsp;&nbsp;&nbsp;0x40000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Buffer Control Mask     </td>
  </tr>
</table>
<a class="anchor" name="d55bcce039416036319d4b7782d9b236"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_MRIR_OFFSET" ref="d55bcce039416036319d4b7782d9b236" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_IMP_MRIR_OFFSET&nbsp;&nbsp;&nbsp;0x10100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Maintenance Request Information Register     </td>
  </tr>
</table>
<a class="anchor" name="66af552718fcb3609db4a13f02ce5eb0"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_MRIR_REQ_CRF_MASK" ref="66af552718fcb3609db4a13f02ce5eb0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_IMP_MRIR_REQ_CRF_MASK&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Request CRF Mask     </td>
  </tr>
</table>
<a class="anchor" name="ae95b1025e3af65e2dc2b9f947201588"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_MRIR_REQ_DESTID_MASK" ref="ae95b1025e3af65e2dc2b9f947201588" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_IMP_MRIR_REQ_DESTID_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Request Destination ID Mask     </td>
  </tr>
</table>
<a class="anchor" name="74f08cdfe0ad4e8c6ef691d091ac29db"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_MRIR_REQ_PRIO_MASK" ref="74f08cdfe0ad4e8c6ef691d091ac29db" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_IMP_MRIR_REQ_PRIO_MASK&nbsp;&nbsp;&nbsp;0x00060000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Request Priority Mask     </td>
  </tr>
</table>
<a class="anchor" name="fd5d4e48ef44ce345755febdf391a25b"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_MRIR_REQ_TID_MASK" ref="fd5d4e48ef44ce345755febdf391a25b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_IMP_MRIR_REQ_TID_MASK&nbsp;&nbsp;&nbsp;0xFF000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Request TID Mask     </td>
  </tr>
</table>
<a class="anchor" name="a1c6ac95a9cd47d21519ae0148733f6b"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_WCSR_OFFSET" ref="a1c6ac95a9cd47d21519ae0148733f6b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_IMP_WCSR_OFFSET&nbsp;&nbsp;&nbsp;0x10000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Implementation Defined Space 0x010000 - 0xFFFFFC Registers Water Mark CSR     </td>
  </tr>
</table>
<a class="anchor" name="fe67b3ba1b091e59613266aab1e58c72"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_WCSR_WM0_MASK" ref="fe67b3ba1b091e59613266aab1e58c72" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_IMP_WCSR_WM0_MASK&nbsp;&nbsp;&nbsp;0x0000003F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Water Mark 0 Mask     </td>
  </tr>
</table>
<a class="anchor" name="a573c08d8d7074e6c3bac349f8f54227"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_WCSR_WM1_MASK" ref="a573c08d8d7074e6c3bac349f8f54227" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_IMP_WCSR_WM1_MASK&nbsp;&nbsp;&nbsp;0x00003F00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Water Mark 1 Mask     </td>
  </tr>
</table>
<a class="anchor" name="92b01cdef8a12320cb63ea733783ce93"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_WCSR_WM1_SHIFT" ref="92b01cdef8a12320cb63ea733783ce93" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_IMP_WCSR_WM1_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Water Mark 1 Shift     </td>
  </tr>
</table>
<a class="anchor" name="6ecde596883f973ffb274721854a7570"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_WCSR_WM2_MASK" ref="6ecde596883f973ffb274721854a7570" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_IMP_WCSR_WM2_MASK&nbsp;&nbsp;&nbsp;0x003F0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Water Mark 2 Mask     </td>
  </tr>
</table>
<a class="anchor" name="0b000e65e5f8a772c784a2cdc72e6ae6"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_IMP_WCSR_WM2_SHIFT" ref="0b000e65e5f8a772c784a2cdc72e6ae6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_IMP_WCSR_WM2_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Water Mark 2 Shift     </td>
  </tr>
</table>
<a class="anchor" name="9fb3caff90af811c1902281a4150d41b"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_LCS0_BASEADDR_CSR_OFFSET" ref="9fb3caff90af811c1902281a4150d41b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_LCS0_BASEADDR_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x58          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Local Configuration Space 0 Base Address CSR     </td>
  </tr>
</table>
<a class="anchor" name="451080ed4b6ca48eaa0b9e9bf2309551"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_LCS1_BASEADDR_CSR_OFFSET" ref="451080ed4b6ca48eaa0b9e9bf2309551" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_LCS1_BASEADDR_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x5c          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Local Configuration Space 1 Base Address CSR     </td>
  </tr>
</table>
<a class="anchor" name="fbdc06b28b050a0dc92bf5ac737bcb40"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_LCS1_BASEADDR_LCSBA_CSR_MASK" ref="fbdc06b28b050a0dc92bf5ac737bcb40" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_LCS1_BASEADDR_LCSBA_CSR_MASK&nbsp;&nbsp;&nbsp;0x7FE00000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
LCSBA Mask     </td>
  </tr>
</table>
<a class="anchor" name="3fb2a46661b8ba31f9e54b0db8f7e4f0"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_LCS1_BASEADDR_LCSBA_CSR_SHIFT" ref="3fb2a46661b8ba31f9e54b0db8f7e4f0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_LCS1_BASEADDR_LCSBA_CSR_SHIFT&nbsp;&nbsp;&nbsp;21          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
LCSBA Shift     </td>
  </tr>
</table>
<a class="anchor" name="e58776d6c541345b37d709e8790a69b1"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PEF_CAR_BRIDGE_MASK" ref="e58776d6c541345b37d709e8790a69b1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PEF_CAR_BRIDGE_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Bridge Mask     </td>
  </tr>
</table>
<a class="anchor" name="0e618034cb58f5371d38c4557cdf234a"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PEF_CAR_CRF_MASK" ref="0e618034cb58f5371d38c4557cdf234a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PEF_CAR_CRF_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
CRF Support Mask     </td>
  </tr>
</table>
<a class="anchor" name="1ee6ca4efe6ad83f980562802a9f0aac"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PEF_CAR_CTS_MASK" ref="1ee6ca4efe6ad83f980562802a9f0aac" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PEF_CAR_CTS_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Common Transport Large System support Mask     </td>
  </tr>
</table>
<a class="anchor" name="c6290798fbfbc8407e3d50c085e61f86"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PEF_CAR_EAS_MASK" ref="c6290798fbfbc8407e3d50c085e61f86" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PEF_CAR_EAS_MASK&nbsp;&nbsp;&nbsp;0x00000007          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Extended Addressing Support Mask     </td>
  </tr>
</table>
<a class="anchor" name="9e4f34f9f4ae2dd10a93b59bc0a1ce39"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PEF_CAR_EF_MASK" ref="9e4f34f9f4ae2dd10a93b59bc0a1ce39" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PEF_CAR_EF_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Extended Features Mask     </td>
  </tr>
</table>
<a class="anchor" name="85575f802d0df0f17553877c764d1133"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PEF_CAR_MEMORY_MASK" ref="85575f802d0df0f17553877c764d1133" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PEF_CAR_MEMORY_MASK&nbsp;&nbsp;&nbsp;0x40000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Memory Mask     </td>
  </tr>
</table>
<a class="anchor" name="64f9ffd0ea0972acd70f18801d9fc8e0"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PEF_CAR_MPORT_MASK" ref="64f9ffd0ea0972acd70f18801d9fc8e0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PEF_CAR_MPORT_MASK&nbsp;&nbsp;&nbsp;0x08000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Multi Port Mask     </td>
  </tr>
</table>
<a class="anchor" name="31631dc7c8e3825f9eebf55eceb9276c"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PEF_CAR_OFFSET" ref="31631dc7c8e3825f9eebf55eceb9276c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PEF_CAR_OFFSET&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Processing Element Features CAR     </td>
  </tr>
</table>
<a class="anchor" name="e5f25bc288c9828246d683953b60691f"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PEF_CAR_PROCESSOR_MASK" ref="e5f25bc288c9828246d683953b60691f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PEF_CAR_PROCESSOR_MASK&nbsp;&nbsp;&nbsp;0x20000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Processor Mask     </td>
  </tr>
</table>
<a class="anchor" name="2957f0ca518a616bac33ed9c738f9974"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PEF_CAR_SWITCH_MASK" ref="2957f0ca518a616bac33ed9c738f9974" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PEF_CAR_SWITCH_MASK&nbsp;&nbsp;&nbsp;0x10000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Switch Mask     </td>
  </tr>
</table>
<a class="anchor" name="3ba4351d2b58560910e561eac175f9fd"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PELL_CTRL_CSR_EAC_MASK" ref="3ba4351d2b58560910e561eac175f9fd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PELL_CTRL_CSR_EAC_MASK&nbsp;&nbsp;&nbsp;0x00000007          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Extended Addressing Control Mask     </td>
  </tr>
</table>
<a class="anchor" name="8e89450347c827075edf26407edfb98d"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PELL_CTRL_CSR_OFFSET" ref="8e89450347c827075edf26407edfb98d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PELL_CTRL_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x4c          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Command and Status Register Space 0x040-0xFC Registers PE Logical layer Control CSR     </td>
  </tr>
</table>
<a class="anchor" name="5f95f8eb75f14f327a775fd54abbe8e4"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_GEN_CTL_CSR_DISCOVERED_MASK" ref="5f95f8eb75f14f327a775fd54abbe8e4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_GEN_CTL_CSR_DISCOVERED_MASK&nbsp;&nbsp;&nbsp;0x20000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Discovered Mask     </td>
  </tr>
</table>
<a class="anchor" name="64095c6c15e25847104aa5b99256aece"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_GEN_CTL_CSR_HOST_MASK" ref="64095c6c15e25847104aa5b99256aece" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_GEN_CTL_CSR_HOST_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Host Mask     </td>
  </tr>
</table>
<a class="anchor" name="545d3fd59a2d83d9bc95cd7c8d50d468"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_GEN_CTL_CSR_MENABLE_MASK" ref="545d3fd59a2d83d9bc95cd7c8d50d468" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_GEN_CTL_CSR_MENABLE_MASK&nbsp;&nbsp;&nbsp;0x40000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master Enable Mask     </td>
  </tr>
</table>
<a class="anchor" name="1b7c2a361136858df6ba7cdfe39ee7e8"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_GEN_CTL_CSR_OFFSET" ref="1b7c2a361136858df6ba7cdfe39ee7e8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_GEN_CTL_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x13c          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
General Control CSR     </td>
  </tr>
</table>
<a class="anchor" name="5f01387193380529f67248122c9f7eaf"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_LINK_TOUT_CSR_OFFSET" ref="5f01387193380529f67248122c9f7eaf" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_LINK_TOUT_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x120          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port Link Timeout CSR     </td>
  </tr>
</table>
<a class="anchor" name="42f8adacdd0068bb2da1416bcac55759"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_MASK" ref="42f8adacdd0068bb2da1416bcac55759" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_MASK&nbsp;&nbsp;&nbsp;0xFFFFFF00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Timeout Value Mask     </td>
  </tr>
</table>
<a class="anchor" name="0849d3a167af762ed690205c741120aa"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_SHIFT" ref="0849d3a167af762ed690205c741120aa" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_LINK_TOUT_CSR_TOUTVAL_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Timeout Value Shift     </td>
  </tr>
</table>
<a class="anchor" name="1135264a46691eaccd08c5338c4ad508"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ACKID_CSR_CLSACKID_MASK" ref="1135264a46691eaccd08c5338c4ad508" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ACKID_CSR_CLSACKID_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Clear Outstanding ACK ID Mask     </td>
  </tr>
</table>
<a class="anchor" name="84a4448c2bb266d05f097f6a7a713fb0"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ACKID_CSR_IBACKID_MASK" ref="84a4448c2bb266d05f097f6a7a713fb0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ACKID_CSR_IBACKID_MASK&nbsp;&nbsp;&nbsp;0x3F000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
In bound ACK ID Mask     </td>
  </tr>
</table>
<a class="anchor" name="8153ca9b69405f3204be4335635ca5a6"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ACKID_CSR_IBACKID_SHIFT" ref="8153ca9b69405f3204be4335635ca5a6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ACKID_CSR_IBACKID_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
In bound ACK ID shift     </td>
  </tr>
</table>
<a class="anchor" name="d709810f1b583e02a7dcffccaae34c5c"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ACKID_CSR_OBACKID_MASK" ref="d709810f1b583e02a7dcffccaae34c5c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ACKID_CSR_OBACKID_MASK&nbsp;&nbsp;&nbsp;0x0000003F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Out bound ACK ID Mask     </td>
  </tr>
</table>
<a class="anchor" name="77c02a1de157d6528a841d392d2cb910"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ACKID_CSR_OFFSET" ref="77c02a1de157d6528a841d392d2cb910" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ACKID_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x148          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port n Local Ack ID CSR     </td>
  </tr>
</table>
<a class="anchor" name="e22b82cc60ff0bc005f4b7b62399cb09"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ACKID_CSR_OSACKID_MASK" ref="e22b82cc60ff0bc005f4b7b62399cb09" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ACKID_CSR_OSACKID_MASK&nbsp;&nbsp;&nbsp;0x00003F00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Out Standing ACK ID Mask     </td>
  </tr>
</table>
<a class="anchor" name="cfa7ae55d239529537a0a4ef695f877a"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ACKID_CSR_RESET_IBACKID_MASK" ref="cfa7ae55d239529537a0a4ef695f877a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ACKID_CSR_RESET_IBACKID_MASK&nbsp;&nbsp;&nbsp;0xC0FFFFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
In bound ACK ID Reset Mask     </td>
  </tr>
</table>
<a class="anchor" name="038a684723f33340c45114d835e76921"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ACKID_CSR_RESET_OBACKID_MASK" ref="038a684723f33340c45114d835e76921" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ACKID_CSR_RESET_OBACKID_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFC0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Out bound ACK ID Reset Mask     </td>
  </tr>
</table>
<a class="anchor" name="eba3182f066cc37f21e564245b8e6502"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_ENUMB_MASK" ref="eba3182f066cc37f21e564245b8e6502" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_CTL_CSR_ENUMB_MASK&nbsp;&nbsp;&nbsp;0x00020000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enumeration Boundary Mask     </td>
  </tr>
</table>
<a class="anchor" name="675e5b3aa1de33b57692de80b6083ad7"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_EPWDS_MASK" ref="675e5b3aa1de33b57692de80b6083ad7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_CTL_CSR_EPWDS_MASK&nbsp;&nbsp;&nbsp;0x00003000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Extended Port Width Support Mask     </td>
  </tr>
</table>
<a class="anchor" name="0acbccfc912a14b1f4783021c94709a6"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_EPWOR_MASK" ref="0acbccfc912a14b1f4783021c94709a6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_CTL_CSR_EPWOR_MASK&nbsp;&nbsp;&nbsp;0x0000C000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Extended Port Width Override Mask     </td>
  </tr>
</table>
<a class="anchor" name="f721664957e2707709777ff6334ea6c4"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_ERRD_MASK" ref="f721664957e2707709777ff6334ea6c4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_CTL_CSR_ERRD_MASK&nbsp;&nbsp;&nbsp;0x00100000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Error Checking Disable Mask     </td>
  </tr>
</table>
<a class="anchor" name="75ab1a0f6c02a278fdc53bca0452f89d"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_IPE_MASK" ref="75ab1a0f6c02a278fdc53bca0452f89d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_CTL_CSR_IPE_MASK&nbsp;&nbsp;&nbsp;0x00200000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Input port enable Mask     </td>
  </tr>
</table>
<a class="anchor" name="719842fe2eb684d1ddd351ee00ff01c5"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_IPW_MASK" ref="719842fe2eb684d1ddd351ee00ff01c5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_CTL_CSR_IPW_MASK&nbsp;&nbsp;&nbsp;0x38000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Initialized Port width Mask     </td>
  </tr>
</table>
<a class="anchor" name="529caf1eae1a817e6f49ac1f50bc57ba"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_MCENT_MASK" ref="529caf1eae1a817e6f49ac1f50bc57ba" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_CTL_CSR_MCENT_MASK&nbsp;&nbsp;&nbsp;0x00080000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Multi-cast Event Participant Mask     </td>
  </tr>
</table>
<a class="anchor" name="6eb9b423ac3d8ea60efda026f7975131"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_OFFSET" ref="6eb9b423ac3d8ea60efda026f7975131" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_CTL_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x15c          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port n Control CSR     </td>
  </tr>
</table>
<a class="anchor" name="813ee7d0f84746fc5bc2995bb4001b0e"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_OPE_MASK" ref="813ee7d0f84746fc5bc2995bb4001b0e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_CTL_CSR_OPE_MASK&nbsp;&nbsp;&nbsp;0x00400000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Output port enable Mask     </td>
  </tr>
</table>
<a class="anchor" name="47cf14310929ed2b83305cbb5998684a"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_PD_MASK" ref="47cf14310929ed2b83305cbb5998684a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_CTL_CSR_PD_MASK&nbsp;&nbsp;&nbsp;0x00800000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Output port disable Mask     </td>
  </tr>
</table>
<a class="anchor" name="348d502271d03e33b98928be1761ac6d"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_PTYPE_MASK" ref="348d502271d03e33b98928be1761ac6d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_CTL_CSR_PTYPE_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port Type Mask     </td>
  </tr>
</table>
<a class="anchor" name="090cf0afd679a9ee1ab3c447f146bf79"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_PW_MASK" ref="090cf0afd679a9ee1ab3c447f146bf79" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_CTL_CSR_PW_MASK&nbsp;&nbsp;&nbsp;0xc0000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port width Mask     </td>
  </tr>
</table>
<a class="anchor" name="44c8c10cf6a5c7f7d010c88ab7b707f2"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_PW_SHIFT" ref="44c8c10cf6a5c7f7d010c88ab7b707f2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_CTL_CSR_PW_SHIFT&nbsp;&nbsp;&nbsp;30          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port width Shift     </td>
  </tr>
</table>
<a class="anchor" name="278b29027ef52ffba01aae370a38585a"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_PWO_MASK" ref="278b29027ef52ffba01aae370a38585a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_CTL_CSR_PWO_MASK&nbsp;&nbsp;&nbsp;0x07000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port width Override Mask     </td>
  </tr>
</table>
<a class="anchor" name="2d0a921e24f0eca436a3c0413443cd0d"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_PWO_SHIFT" ref="2d0a921e24f0eca436a3c0413443cd0d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_CTL_CSR_PWO_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port width Override Shift     </td>
  </tr>
</table>
<a class="anchor" name="cf36a35e45a80f750018e7691d39c648"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_RESET_PWO_MASK" ref="cf36a35e45a80f750018e7691d39c648" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_CTL_CSR_RESET_PWO_MASK&nbsp;&nbsp;&nbsp;0xF8FFFFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port width Override Reset Mask     </td>
  </tr>
</table>
<a class="anchor" name="a0b3a5b5f2875059382e7e3f7937fdcf"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_CTL_CSR_STATUS_ALL_MASK" ref="a0b3a5b5f2875059382e7e3f7937fdcf" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_CTL_CSR_STATUS_ALL_MASK&nbsp;&nbsp;&nbsp;0x00F00000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port Status All Mask     </td>
  </tr>
</table>
<a class="anchor" name="973aaa84d4fa19bfb255c44dab5b4ae0"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_ERR_ALL_MASK" ref="973aaa84d4fa19bfb255c44dab5b4ae0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ERR_STS_CSR_ERR_ALL_MASK&nbsp;&nbsp;&nbsp;0x001FFF07          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port Errors Mask     </td>
  </tr>
</table>
<a class="anchor" name="efb5958ada7db77381477b29547878bb"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_FLOWCNTL_MASK" ref="efb5958ada7db77381477b29547878bb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ERR_STS_CSR_FLOWCNTL_MASK&nbsp;&nbsp;&nbsp;0x08000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Flow Control Mode Mask     </td>
  </tr>
</table>
<a class="anchor" name="3a9a2bca206c20ee30a1c775367a2f4a"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQ_MASK" ref="3a9a2bca206c20ee30a1c775367a2f4a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQ_MASK&nbsp;&nbsp;&nbsp;0x20000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Idle sequence Mask     </td>
  </tr>
</table>
<a class="anchor" name="3e0262e9b4b62835ae03ff0d7eee6e71"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQE_MASK" ref="3e0262e9b4b62835ae03ff0d7eee6e71" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQE_MASK&nbsp;&nbsp;&nbsp;0x40000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Idle sequence 2 Enable Mask     </td>
  </tr>
</table>
<a class="anchor" name="5a75b177b3bb9914be327d56e9c0cfc0"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQS_MASK" ref="5a75b177b3bb9914be327d56e9c0cfc0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ERR_STS_CSR_IDL_SEQS_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Idle sequence 2 support Mask     </td>
  </tr>
</table>
<a class="anchor" name="3293c79e459ae3a1e20d509830e15154"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_IERRE_MASK" ref="3293c79e459ae3a1e20d509830e15154" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ERR_STS_CSR_IERRE_MASK&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Input Error encountered Mask     </td>
  </tr>
</table>
<a class="anchor" name="595bbb6cc6856350986778db98c3290c"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_IERRS_MASK" ref="595bbb6cc6856350986778db98c3290c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ERR_STS_CSR_IERRS_MASK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Input Error stopped Mask     </td>
  </tr>
</table>
<a class="anchor" name="3082334a9df2866b6968ed3b4e1cfea4"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_IRTS_MASK" ref="3082334a9df2866b6968ed3b4e1cfea4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ERR_STS_CSR_IRTS_MASK&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Input Retry Stopped Mask     </td>
  </tr>
</table>
<a class="anchor" name="85709de9441825d3678619156dddbff6"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_OERRE_MASK" ref="85709de9441825d3678619156dddbff6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ERR_STS_CSR_OERRE_MASK&nbsp;&nbsp;&nbsp;0x00020000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Output error encountered Mask     </td>
  </tr>
</table>
<a class="anchor" name="412bd0c9df37968342a36b4bdaf254da"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_OERRS_MASK" ref="412bd0c9df37968342a36b4bdaf254da" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ERR_STS_CSR_OERRS_MASK&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Output error Stopped Mask     </td>
  </tr>
</table>
<a class="anchor" name="f2a5a0ab7d105763c12f021442ab41b6"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_OFFSET" ref="f2a5a0ab7d105763c12f021442ab41b6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ERR_STS_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x158          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port n Error and Status CSR     </td>
  </tr>
</table>
<a class="anchor" name="17f3c0e0da7618354fa3aa2e59bbe3bd"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_OR_MASK" ref="17f3c0e0da7618354fa3aa2e59bbe3bd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ERR_STS_CSR_OR_MASK&nbsp;&nbsp;&nbsp;0x00080000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Output Retried Mask     </td>
  </tr>
</table>
<a class="anchor" name="dbb1dc2671b8b9397567f8eee1603b91"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_ORE_MASK" ref="dbb1dc2671b8b9397567f8eee1603b91" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ERR_STS_CSR_ORE_MASK&nbsp;&nbsp;&nbsp;0x00100000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Output Retry Encountered Mask     </td>
  </tr>
</table>
<a class="anchor" name="88e22cca394b7c04a3eda27b4c9b8152"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_ORTS_MASK" ref="88e22cca394b7c04a3eda27b4c9b8152" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ERR_STS_CSR_ORTS_MASK&nbsp;&nbsp;&nbsp;0x00040000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Output Retry Stopped Mask     </td>
  </tr>
</table>
<a class="anchor" name="4e8e35e17a6b0fa75a845d752db05e16"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_PERR_MASK" ref="4e8e35e17a6b0fa75a845d752db05e16" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ERR_STS_CSR_PERR_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port Error Mask     </td>
  </tr>
</table>
<a class="anchor" name="bfe656ba06387ddef804fa332919d98c"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_POK_MASK" ref="bfe656ba06387ddef804fa332919d98c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ERR_STS_CSR_POK_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port Ok Mask     </td>
  </tr>
</table>
<a class="anchor" name="4fc5354ca24cffb7750e6eca985dbd64"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_ERR_STS_CSR_PUINT_MASK" ref="4fc5354ca24cffb7750e6eca985dbd64" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_ERR_STS_CSR_PUINT_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port un-initialized Mask     </td>
  </tr>
</table>
<a class="anchor" name="11bee6c067db80783d0f367974f80e8a"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_MNT_REQ_CSR_CMD_MASK" ref="11bee6c067db80783d0f367974f80e8a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_MNT_REQ_CSR_CMD_MASK&nbsp;&nbsp;&nbsp;0x00000007          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Command Mask     </td>
  </tr>
</table>
<a class="anchor" name="d9610ab0b5c227f8f1c1cd7ec4c5f8f6"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_MNT_REQ_CSR_OFFSET" ref="d9610ab0b5c227f8f1c1cd7ec4c5f8f6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_MNT_REQ_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x140          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port n Link Maintenance Request CSR     </td>
  </tr>
</table>
<a class="anchor" name="eb0b5c607e253a9c4c60480ba5d07060"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_MNT_RES_CSR_ACKS_MASK" ref="eb0b5c607e253a9c4c60480ba5d07060" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_MNT_RES_CSR_ACKS_MASK&nbsp;&nbsp;&nbsp;0x000007E0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ack ID status Mask     </td>
  </tr>
</table>
<a class="anchor" name="15d68a013730e5cd7b7e57bffedfe60b"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_MNT_RES_CSR_LS_MASK" ref="15d68a013730e5cd7b7e57bffedfe60b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_MNT_RES_CSR_LS_MASK&nbsp;&nbsp;&nbsp;0x0000001F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
link status Mask     </td>
  </tr>
</table>
<a class="anchor" name="e740044f7bab22884d1d7a20a257ad27"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_MNT_RES_CSR_OFFSET" ref="e740044f7bab22884d1d7a20a257ad27" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_MNT_RES_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x144          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port n Maintenance Response CSR     </td>
  </tr>
</table>
<a class="anchor" name="cecd1c2de8d99ebf6bd8e21914cd9127"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_N_MNT_RES_CSR_RVALID_MASK" ref="cecd1c2de8d99ebf6bd8e21914cd9127" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_N_MNT_RES_CSR_RVALID_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Response Valid Mask     </td>
  </tr>
</table>
<a class="anchor" name="0ae611ff7670e93ce749b4561c827f32"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_RESP_TOUT_CSR_OFFSET" ref="0ae611ff7670e93ce749b4561c827f32" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_RESP_TOUT_CSR_OFFSET&nbsp;&nbsp;&nbsp;0x124          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port Response Timeout CSR     </td>
  </tr>
</table>
<a class="anchor" name="835c18d3a3617d0d1f74e60f360d4f7e"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_MASK" ref="835c18d3a3617d0d1f74e60f360d4f7e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_MASK&nbsp;&nbsp;&nbsp;0xFFFFFF00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Response Timeout Value Mask     </td>
  </tr>
</table>
<a class="anchor" name="4b86b9d4603f793a5ed80e086a409618"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_SHIFT" ref="4b86b9d4603f793a5ed80e086a409618" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_PORT_RESP_TOUT_CSR_TOUTVAL_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Response Timeout Shift     </td>
  </tr>
</table>
<a class="anchor" name="ffc4702ff0ba3acca4356d0eba68a607"></a><!-- doxytag: member="xsrio_hw.h::XSrio_ReadReg" ref="ffc4702ff0ba3acca4356d0eba68a607" args="(BaseAddress, RegOffset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSrio_ReadReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Macro to read register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the SRIO </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>Value of the register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xsrio__hw_8h.html#ffc4702ff0ba3acca4356d0eba68a607">XSrio_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="dba807d4c9f6ab693194093aa16f168a"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SL_HEADER_EFID_MASK" ref="dba807d4c9f6ab693194093aa16f168a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SL_HEADER_EFID_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Extended Features ID Mask     </td>
  </tr>
</table>
<a class="anchor" name="4d7bbdbf621131e265a030ab29a1a598"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SL_HEADER_EFP_MASK" ref="4d7bbdbf621131e265a030ab29a1a598" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SL_HEADER_EFP_MASK&nbsp;&nbsp;&nbsp;0xFFFF0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Extended Features Pointer Mask     </td>
  </tr>
</table>
<a class="anchor" name="33dc4e1ed13ab3e50b457e478be9a637"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SL_HEADER_EFP_SHIFT" ref="33dc4e1ed13ab3e50b457e478be9a637" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SL_HEADER_EFP_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Extended Features Pointer Shift     </td>
  </tr>
</table>
<a class="anchor" name="65480f8a73f03dc760fa1d7756a25d5f"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SL_HEADER_OFFSET" ref="65480f8a73f03dc760fa1d7756a25d5f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SL_HEADER_OFFSET&nbsp;&nbsp;&nbsp;0x00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Serial Lane Block Header     </td>
  </tr>
</table>
<a class="anchor" name="99eaaefac2985c66f6fd83a937fdd2bb"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_DECODING_ERRORS_MASK" ref="99eaaefac2985c66f6fd83a937fdd2bb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS0_CSR_DECODING_ERRORS_MASK&nbsp;&nbsp;&nbsp;0x00000F00          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
8B/10B Decoding errors Mask     </td>
  </tr>
</table>
<a class="anchor" name="894662d9ac618c0045a4db0eb26fd177"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_LANE_NUM_MASK" ref="894662d9ac618c0045a4db0eb26fd177" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS0_CSR_LANE_NUM_MASK&nbsp;&nbsp;&nbsp;0x00F00000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Lane Number Mask     </td>
  </tr>
</table>
<a class="anchor" name="2bf6e7e6f4e310c410be5a90155681c3"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_LANESYNC_CHAN_MASK" ref="2bf6e7e6f4e310c410be5a90155681c3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS0_CSR_LANESYNC_CHAN_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
lane_sync state change Mask     </td>
  </tr>
</table>
<a class="anchor" name="27c322c89e18e45bc3cd46f1ae1e5499"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_OFFSET" ref="27c322c89e18e45bc3cd46f1ae1e5499" args="(n)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS0_CSR_OFFSET          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">n&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(0x10 + n*0x20)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Serial Lane N Status 0 CSR     </td>
  </tr>
</table>
<a class="anchor" name="dc5bbc42e21f811bd5f00c4f01f28912"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_PORT_NUM_MASK" ref="dc5bbc42e21f811bd5f00c4f01f28912" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS0_CSR_PORT_NUM_MASK&nbsp;&nbsp;&nbsp;0xFF000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port Number Mask     </td>
  </tr>
</table>
<a class="anchor" name="9b1453469d5fd639cb2fd2c8e0247c0a"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_RCV_INPUT_INV_MASK" ref="9b1453469d5fd639cb2fd2c8e0247c0a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS0_CSR_RCV_INPUT_INV_MASK&nbsp;&nbsp;&nbsp;0x00008000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Receiver Input Inverted Mask     </td>
  </tr>
</table>
<a class="anchor" name="70d596c92404c3bb9f26b31dda5a338e"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_RCV_TRAINED_MASK" ref="70d596c92404c3bb9f26b31dda5a338e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS0_CSR_RCV_TRAINED_MASK&nbsp;&nbsp;&nbsp;0x00004000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Receiver Trained Mask     </td>
  </tr>
</table>
<a class="anchor" name="23e6c2988550f81521fc9be020cec657"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_RCVLANE_RDY_MASK" ref="23e6c2988550f81521fc9be020cec657" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS0_CSR_RCVLANE_RDY_MASK&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Receive Lane Ready Mask     </td>
  </tr>
</table>
<a class="anchor" name="1f6955c890a38cb80446fb214883180d"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_RCVLANE_SYNC_MASK" ref="1f6955c890a38cb80446fb214883180d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS0_CSR_RCVLANE_SYNC_MASK&nbsp;&nbsp;&nbsp;0x00002000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Receive Lane Sync Mask     </td>
  </tr>
</table>
<a class="anchor" name="ea6d761ee195bca08b968a37e21fb697"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_RCVTRAINED_CHAN_MASK" ref="ea6d761ee195bca08b968a37e21fb697" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS0_CSR_RCVTRAINED_CHAN_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
rcvr_train state changed Mask     </td>
  </tr>
</table>
<a class="anchor" name="6d71a710a2382dd1ef8c33a6302501b3"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_STAT1_IMP_MASK" ref="6d71a710a2382dd1ef8c33a6302501b3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS0_CSR_STAT1_IMP_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Status 1 CSR Implemented Mask     </td>
  </tr>
</table>
<a class="anchor" name="909486258a0057ce527936ebbce36551"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_TRANSMIT_MODE_MASK" ref="909486258a0057ce527936ebbce36551" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS0_CSR_TRANSMIT_MODE_MASK&nbsp;&nbsp;&nbsp;0x00040000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transmitter Mode Mask     </td>
  </tr>
</table>
<a class="anchor" name="b7ee06eeae1faf404df5b1ed30fd4d3c"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS0_CSR_TRANSMIT_TYPE_MASK" ref="b7ee06eeae1faf404df5b1ed30fd4d3c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS0_CSR_TRANSMIT_TYPE_MASK&nbsp;&nbsp;&nbsp;0x00080000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transmitter Type Mask     </td>
  </tr>
</table>
<a class="anchor" name="a2ea79b1fc011ac04065873ecf149419"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_CPLR_TRAINED_MASK" ref="a2ea79b1fc011ac04065873ecf149419" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS1_CSR_CPLR_TRAINED_MASK&nbsp;&nbsp;&nbsp;0x08000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Connected port lane Receiver trained Mask     </td>
  </tr>
</table>
<a class="anchor" name="c847164c3c1cb57420122e0a178f81e2"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_CPTEDS_MASK" ref="c847164c3c1cb57420122e0a178f81e2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS1_CSR_CPTEDS_MASK&nbsp;&nbsp;&nbsp;0x000C0000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Connected port transmit Emphasis Tap(-1) Status Mask     </td>
  </tr>
</table>
<a class="anchor" name="fa4da2f759c410ceb006c59c228ac60c"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_CPTEIS_MASK" ref="fa4da2f759c410ceb006c59c228ac60c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS1_CSR_CPTEIS_MASK&nbsp;&nbsp;&nbsp;0x00030000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Connected port transmit Emphasis Tap(+1) Status Mask     </td>
  </tr>
</table>
<a class="anchor" name="4d077da98584644b84771da16e5207ec"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_IDLE2_INFO_MASK" ref="4d077da98584644b84771da16e5207ec" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS1_CSR_IDLE2_INFO_MASK&nbsp;&nbsp;&nbsp;0x40000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
IDLE2 Information Current Mask     </td>
  </tr>
</table>
<a class="anchor" name="22beffaba60e417e3fee0792da931d96"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_IDLE2_REC_MASK" ref="22beffaba60e417e3fee0792da931d96" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS1_CSR_IDLE2_REC_MASK&nbsp;&nbsp;&nbsp;0x80000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
IDLE2 Received Mask     </td>
  </tr>
</table>
<a class="anchor" name="ea8545a5196ef5582e6a2da7040b706f"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_IMPDEFINED_MASK" ref="ea8545a5196ef5582e6a2da7040b706f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS1_CSR_IMPDEFINED_MASK&nbsp;&nbsp;&nbsp;0x10000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Implementation defined Mask     </td>
  </tr>
</table>
<a class="anchor" name="601a74c87ed2f268d47b7d42d17bbd3d"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_LANENUM_MASK" ref="601a74c87ed2f268d47b7d42d17bbd3d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS1_CSR_LANENUM_MASK&nbsp;&nbsp;&nbsp;0x00F00000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Lane number within connected port     </td>
  </tr>
</table>
<a class="anchor" name="4ca2a06f87bd30e76450a1e3bb75989f"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_OFFSET" ref="4ca2a06f87bd30e76450a1e3bb75989f" args="(n)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS1_CSR_OFFSET          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">n&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(0x14 + n*0x20)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Serial Lane N Status 1 CSR     </td>
  </tr>
</table>
<a class="anchor" name="81500bb221a3987c6ba2ab113bd09d0c"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_RXPORT_WIDTH_MASK" ref="81500bb221a3987c6ba2ab113bd09d0c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS1_CSR_RXPORT_WIDTH_MASK&nbsp;&nbsp;&nbsp;0x07000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Receive port width Mask     </td>
  </tr>
</table>
<a class="anchor" name="ecc6b6a854f1b5da4caa82b1dafac4b9"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_SCRDSCR_EN_MASK" ref="ecc6b6a854f1b5da4caa82b1dafac4b9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS1_CSR_SCRDSCR_EN_MASK&nbsp;&nbsp;&nbsp;0x00008000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Connected port Scrambling/Descrambling Enabled Mask     </td>
  </tr>
</table>
<a class="anchor" name="66afa67cf45319202cc4f5e2537e9778"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SLS1_CSR_VALCHANGED_MASK" ref="66afa67cf45319202cc4f5e2537e9778" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SLS1_CSR_VALCHANGED_MASK&nbsp;&nbsp;&nbsp;0x20000000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Values Changed Mask     </td>
  </tr>
</table>
<a class="anchor" name="69985d6165e3fa364463111f4256fbae"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRC_OPS_CAR_OFFSET" ref="69985d6165e3fa364463111f4256fbae" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SRC_OPS_CAR_OFFSET&nbsp;&nbsp;&nbsp;0x18          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Source operations CAR     </td>
  </tr>
</table>
<a class="anchor" name="7878a099ae8bacd923a2b648c49451d8"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_ATOMIC_CLR_MASK" ref="7878a099ae8bacd923a2b648c49451d8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SRCDST_OPS_CAR_ATOMIC_CLR_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Atomic Clear Mask     </td>
  </tr>
</table>
<a class="anchor" name="2a56bcd8fd8d29a0d287fc5b5c7a9085"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_ATOMIC_CSWP_MASK" ref="2a56bcd8fd8d29a0d287fc5b5c7a9085" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SRCDST_OPS_CAR_ATOMIC_CSWP_MASK&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Atomic compare and Swap Mask     </td>
  </tr>
</table>
<a class="anchor" name="4ac55d60835180f36d611f4b15f84e6d"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_ATOMIC_DECR_MASK" ref="4ac55d60835180f36d611f4b15f84e6d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SRCDST_OPS_CAR_ATOMIC_DECR_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Atomic Decrement Mask     </td>
  </tr>
</table>
<a class="anchor" name="8eb9a6947b96bb0c5b84e62e108be9c0"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_ATOMIC_INCR_MASK" ref="8eb9a6947b96bb0c5b84e62e108be9c0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SRCDST_OPS_CAR_ATOMIC_INCR_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Atomic Increment Mask     </td>
  </tr>
</table>
<a class="anchor" name="e53137af29442276b01014625465f599"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_ATOMIC_SET_MASK" ref="e53137af29442276b01014625465f599" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SRCDST_OPS_CAR_ATOMIC_SET_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Atomic Set Mask     </td>
  </tr>
</table>
<a class="anchor" name="ae5d843b78972497afd0bc52609935a2"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_ATOMIC_SWP_MASK" ref="ae5d843b78972497afd0bc52609935a2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SRCDST_OPS_CAR_ATOMIC_SWP_MASK&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Atomic Swap Mask     </td>
  </tr>
</table>
<a class="anchor" name="6a670ba95be97d6ae7978df1bf18460a"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_ATOMIC_TSWP_MASK" ref="6a670ba95be97d6ae7978df1bf18460a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SRCDST_OPS_CAR_ATOMIC_TSWP_MASK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Atomic test and swap Mask     </td>
  </tr>
</table>
<a class="anchor" name="858f6aa7e51e9712cdf3803a778181b3"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_DATA_MSG_MASK" ref="858f6aa7e51e9712cdf3803a778181b3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SRCDST_OPS_CAR_DATA_MSG_MASK&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data Message Mask     </td>
  </tr>
</table>
<a class="anchor" name="211fe2cc89597bfedd5543b53933deff"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_DOORBELL_MASK" ref="211fe2cc89597bfedd5543b53933deff" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SRCDST_OPS_CAR_DOORBELL_MASK&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Doorbell Mask     </td>
  </tr>
</table>
<a class="anchor" name="68e5c24827bcf3ade67d60be9a67860a"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_PORT_WRITE_MASK" ref="68e5c24827bcf3ade67d60be9a67860a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SRCDST_OPS_CAR_PORT_WRITE_MASK&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Port write operation Mask     </td>
  </tr>
</table>
<a class="anchor" name="66bf68874e525e37e1a5dec844597a46"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_READ_MASK" ref="66bf68874e525e37e1a5dec844597a46" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SRCDST_OPS_CAR_READ_MASK&nbsp;&nbsp;&nbsp;0x00008000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read Mask     </td>
  </tr>
</table>
<a class="anchor" name="10a19b75a0d9a21f5de2e65016fbe850"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_SWRITE_MASK" ref="10a19b75a0d9a21f5de2e65016fbe850" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SRCDST_OPS_CAR_SWRITE_MASK&nbsp;&nbsp;&nbsp;0x00002000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Streaming Write Mask     </td>
  </tr>
</table>
<a class="anchor" name="c7c2114843a5a998a43e9a20b457cc62"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_WRITE_MASK" ref="c7c2114843a5a998a43e9a20b457cc62" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SRCDST_OPS_CAR_WRITE_MASK&nbsp;&nbsp;&nbsp;0x00004000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write Mask     </td>
  </tr>
</table>
<a class="anchor" name="3aba64811e3d3769b83ff3784c2f678e"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SRCDST_OPS_CAR_WRITE_RESPONSE_MASK" ref="3aba64811e3d3769b83ff3784c2f678e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SRCDST_OPS_CAR_WRITE_RESPONSE_MASK&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write with Response Mask     </td>
  </tr>
</table>
<a class="anchor" name="2de6fa687a321ffc6b8b5b6820aa9c01"></a><!-- doxytag: member="xsrio_hw.h::XSRIO_SWP_INFO_CAR_OFFSET" ref="2de6fa687a321ffc6b8b5b6820aa9c01" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSRIO_SWP_INFO_CAR_OFFSET&nbsp;&nbsp;&nbsp;0x14          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Switch Port Information CAR     </td>
  </tr>
</table>
<a class="anchor" name="075251f8e37b2f93d48f793792c6a9ed"></a><!-- doxytag: member="xsrio_hw.h::XSrio_WriteReg" ref="075251f8e37b2f93d48f793792c6a9ed" args="(BaseAddress, RegOffset, Data)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XSrio_WriteReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>Data&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddress) + (RegOffset), (Data))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Macro to write register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the SRIO. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the data to write.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void XSRIO_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data) </dd></dl>
    </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
