# Component constraints for D:\WORK\Study\Cypress_Study\Study\UART_Serial.cydsn\TopDesign\TopDesign.cysch
# Project: D:\WORK\Study\Cypress_Study\Study\UART_Serial.cydsn\UART_Serial.cyprj
# Date: Mon, 20 Mar 2023 09:30:31 GMT
