Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date             : Thu Jul 11 04:39:12 2019
| Host             : linrack6.ee.columbia.edu running 64-bit Red Hat Enterprise Linux Workstation release 6.10 (Santiago)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7k160tffg676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.327        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.211        |
| Device Static (W)        | 0.116        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.026 |       28 |       --- |             --- |
| Slice Logic              |     0.011 |     2707 |       --- |             --- |
|   LUT as Logic           |     0.009 |     1076 |    101400 |            1.06 |
|   LUT as Distributed RAM |    <0.001 |       84 |     35000 |            0.24 |
|   Register               |    <0.001 |     1216 |    202800 |            0.60 |
|   CARRY4                 |    <0.001 |       57 |     25350 |            0.22 |
|   F7/F8 Muxes            |    <0.001 |        8 |    101400 |           <0.01 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       76 |       --- |             --- |
| Signals                  |     0.008 |     2228 |       --- |             --- |
| Block RAM                |     0.002 |        2 |       325 |            0.62 |
| MMCM                     |     0.106 |        1 |         8 |           12.50 |
| I/O                      |     0.059 |       65 |       400 |           16.25 |
| Static Power             |     0.116 |          |           |                 |
| Total                    |     0.327 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.090 |       0.049 |      0.041 |
| Vccaux    |       1.800 |     0.082 |       0.064 |      0.018 |
| Vcco33    |       3.300 |     0.013 |       0.012 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.005 |       0.004 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------+----------------------------------------------------------+-----------------+
| Clock                     | Domain                                                   | Constraint (ns) |
+---------------------------+----------------------------------------------------------+-----------------+
| decoder_fast_32b/state[0] | decoder_fast_32b/state[0]                                |             5.0 |
| decoder_fast_32b/state[1] | decoder_fast_32b/state[1]                                |             5.0 |
| decoder_fast_32b/state[2] | decoder_fast_32b/state[2]                                |             5.0 |
| decoder_fast_32b/state[3] | decoder_fast_32b/state[3]                                |             5.0 |
| decoder_fast_32b/state[4] | decoder_fast_32b/state[4]                                |             5.0 |
| decoder_fast_32b/state[5] | decoder_fast_32b/state[5]                                |             5.0 |
| encoder_fast_32b/state[0] | encoder_fast_32b/state[0]                                |             5.0 |
| encoder_fast_32b/state[1] | encoder_fast_32b/state[1]                                |             5.0 |
| encoder_fast_32b/state[2] | encoder_fast_32b/state[2]                                |             5.0 |
| encoder_fast_32b/state[3] | encoder_fast_32b/state[3]                                |             5.0 |
| encoder_fast_32b/state[4] | encoder_fast_32b/state[4]                                |             5.0 |
| encoder_fast_32b/state[5] | encoder_fast_32b/state[5]                                |             5.0 |
| mmcm0_clk0                | okHI/mmcm0_clk0                                          |             9.9 |
| mmcm0_clkfb               | okHI/mmcm0_clkfb                                         |             9.9 |
| okUH0                     | okUH[0]                                                  |             9.9 |
| relay_controller/state[0] | relay_controller/state[0]                                |             5.0 |
| relay_controller/state[1] | relay_controller/state[1]                                |             5.0 |
| relay_controller/state[2] | relay_controller/state_reg_n_0_[2]                       |             5.0 |
| relay_controller/state[3] | relay_controller/state_reg_n_0_[3]                       |             5.0 |
| relay_controller/state[4] | relay_controller/state_reg_n_0_[4]                       |             5.0 |
| relay_controller/state[5] | relay_controller/state[5]                                |             5.0 |
| relay_controller/state[6] | relay_controller/state[6]                                |             5.0 |
| slow_clock                | relay_controller/relay_clock_generator/counter_reg[13]_0 |             5.0 |
| slower_clock              | relay_controller/relay_clock_generator/S[0]              |             5.0 |
| sys_clk                   | sys_clkp                                                 |             5.0 |
+---------------------------+----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| top                            |     0.211 |
|   decoder_fast_32b             |     0.006 |
|   encoder_fast_32b             |     0.007 |
|   frontpanel_fifo_32b_fpgatopc |     0.003 |
|     U0                         |     0.003 |
|       inst_fifo_gen            |     0.003 |
|   frontpanel_fifo_32b_pctofpga |     0.002 |
|     U0                         |     0.002 |
|       inst_fifo_gen            |     0.002 |
|   okHI                         |     0.131 |
|     core0                      |     0.014 |
|       core0                    |     0.014 |
|   relay_controller             |     0.011 |
|     relay_shift_register       |     0.003 |
+--------------------------------+-----------+


