/* $NoKeywords:$ */
/**
 * @file
 *
 * GFx tables
 *
 *
 *
 * @xrefitem bom "File Content Label" "Release Content"
 * @e project:     AGESA
 * @e sub-project: GNB
 * @e \$Revision: 281181 $   @e \$Date: 2013-12-18 02:18:55 -0600 (Wed, 18 Dec 2013) $
 *
 */
/*
*****************************************************************************
*
* Copyright 2008 - 2014 ADVANCED MICRO DEVICES, INC.  All Rights Reserved.
*
* AMD is granting you permission to use this software (the Materials)
* pursuant to the terms and conditions of your Software License Agreement
* with AMD.  This header does *NOT* give you permission to use the Materials
* or any rights under AMD's intellectual property.  Your use of any portion
* of these Materials shall constitute your acceptance of those terms and
* conditions.  If you do not agree to the terms and conditions of the Software
* License Agreement, please do not use any portion of these Materials.
*
* CONFIDENTIALITY:  The Materials and all other information, identified as
* confidential and provided to you by AMD shall be kept confidential in
* accordance with the terms and conditions of the Software License Agreement.
*
* LIMITATION OF LIABILITY: THE MATERIALS AND ANY OTHER RELATED INFORMATION
* PROVIDED TO YOU BY AMD ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED
* WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
* MERCHANTABILITY, NONINFRINGEMENT, TITLE, FITNESS FOR ANY PARTICULAR PURPOSE,
* OR WARRANTIES ARISING FROM CONDUCT, COURSE OF DEALING, OR USAGE OF TRADE.
* IN NO EVENT SHALL AMD OR ITS LICENSORS BE LIABLE FOR ANY DAMAGES WHATSOEVER
* (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS
* INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF AMD'S NEGLIGENCE,
* GROSS NEGLIGENCE, THE USE OF OR INABILITY TO USE THE MATERIALS OR ANY OTHER
* RELATED INFORMATION PROVIDED TO YOU BY AMD, EVEN IF AMD HAS BEEN ADVISED OF
* THE POSSIBILITY OF SUCH DAMAGES.  BECAUSE SOME JURISDICTIONS PROHIBIT THE
* EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES,
* THE ABOVE LIMITATION MAY NOT APPLY TO YOU.
*
* AMD does not assume any responsibility for any errors which may appear in
* the Materials or any other related information provided to you by AMD, or
* result from use of the Materials or any related information.
*
* You agree that you will not reverse engineer or decompile the Materials.
*
* NO SUPPORT OBLIGATION: AMD is not obligated to furnish, support, or make any
* further information, software, technical information, know-how, or show-how
* available to you.  Additionally, AMD retains the right to modify the
* Materials at any time, without notice, and is not obligated to provide such
* modified Materials to you.
*
* U.S. GOVERNMENT RESTRICTED RIGHTS: The Materials are provided with
* "RESTRICTED RIGHTS." Use, duplication, or disclosure by the Government is
* subject to the restrictions as set forth in FAR 52.227-14 and
* DFAR252.227-7013, et seq., or its successor.  Use of the Materials by the
* Government constitutes acknowledgement of AMD's proprietary rights in them.
*
* EXPORT ASSURANCE:  You agree and certify that neither the Materials, nor any
* direct product thereof will be exported directly or indirectly, into any
* country prohibited by the United States Export Administration Act and the
* regulations thereunder, without the required authorization from the U.S.
* government nor will be used for any purpose prohibited by the same.
* ***************************************************************************
*
*/
/*----------------------------------------------------------------------------------------
 *                             M O D U L E S    U S E D
 *----------------------------------------------------------------------------------------
 */
#include  "AGESA.h"
#include  "Gnb.h"
#include  "GnbPcie.h"
#include  "GnbCommonLib.h"
#include  "GnbTable.h"
#include  "GnbRegistersTN.h"
#include  "cpuFamilyTranslation.h"
#include  "GnbInitTN.h"

/*----------------------------------------------------------------------------------------
 *                   D E F I N I T I O N S    A N D    M A C R O S
 *----------------------------------------------------------------------------------------
 */


/*----------------------------------------------------------------------------------------
 *                  T Y P E D E F S     A N D     S T R U C T U  R E S
 *----------------------------------------------------------------------------------------
 */


/*----------------------------------------------------------------------------------------
 *           P R O T O T Y P E S     O F     L O C A L     F U  N C T I O N S
 *----------------------------------------------------------------------------------------
 */


/*----------------------------------------------------------------------------------------
 *           T A B L E S
 *----------------------------------------------------------------------------------------
 */

GNB_TABLE ROMDATA GfxGmcClockGatingDisableTN [] = {
  //2.1 Disable clock-gating
  GNB_ENTRY_WR (GMMx20C0_TYPE, GMMx20C0_ADDRESS, 0x00000C80),
  GNB_ENTRY_WR (GMMx2478_TYPE, GMMx2478_ADDRESS, 0x00000400),
  GNB_ENTRY_WR (GMMx20B8_TYPE, GMMx20B8_ADDRESS, 0x00000400),
  GNB_ENTRY_WR (GMMx20BC_TYPE, GMMx20BC_ADDRESS, 0x00000400),
  GNB_ENTRY_WR (GMMx2648_TYPE, GMMx2648_ADDRESS, 0x00000400),
  GNB_ENTRY_WR (GMMx264C_TYPE, GMMx264C_ADDRESS, 0x00000400),
  GNB_ENTRY_WR (GMMx2650_TYPE, GMMx2650_ADDRESS, 0x00000400),
  GNB_ENTRY_WR (GMMx15C0_TYPE, GMMx15C0_ADDRESS, 0x00001401),
  GNB_ENTRY_TERMINATE
};


GNB_TABLE ROMDATA GfxGmcInitTableTN [] = {
  //Enable Garlic interface on UNB Through F5x178[19] = 0
  GNB_ENTRY_RMW (D18F5x178_TYPE, D18F5x178_ADDRESS, D18F5x178_SwGfxDis_MASK, 0 << D18F5x178_SwGfxDis_OFFSET),
  //2.2 System memory address translation
  GNB_ENTRY_COPY (GMMx2814_TYPE, GMMx2814_ADDRESS,  0, 32, D18F2x40_dct0_TYPE, D18F2x40_dct0_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx2818_TYPE, GMMx2818_ADDRESS,  0, 32, D18F2x40_dct1_TYPE, D18F2x40_dct1_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx281C_TYPE, GMMx281C_ADDRESS,  0, 32, D18F2x44_dct0_TYPE, D18F2x44_dct0_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx2820_TYPE, GMMx2820_ADDRESS,  0, 32, D18F2x44_dct1_TYPE, D18F2x44_dct1_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx2824_TYPE, GMMx2824_ADDRESS,  0, 32, D18F2x48_dct0_TYPE, D18F2x48_dct0_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx2828_TYPE, GMMx2828_ADDRESS,  0, 32, D18F2x48_dct1_TYPE, D18F2x48_dct1_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx282C_TYPE, GMMx282C_ADDRESS,  0, 32, D18F2x4C_dct0_TYPE, D18F2x4C_dct0_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx2830_TYPE, GMMx2830_ADDRESS,  0, 32, D18F2x4C_dct1_TYPE, D18F2x4C_dct1_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx2834_TYPE, GMMx2834_ADDRESS,  0, 32, D18F2x60_dct0_TYPE, D18F2x60_dct0_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx2838_TYPE, GMMx2838_ADDRESS,  0, 32, D18F2x64_dct0_TYPE, D18F2x64_dct0_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx283C_TYPE, GMMx283C_ADDRESS,  0, 32, D18F2x60_dct1_TYPE, D18F2x60_dct1_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx2840_TYPE, GMMx2840_ADDRESS,  0, 32, D18F2x64_dct1_TYPE, D18F2x64_dct1_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx2844_TYPE, GMMx2844_ADDRESS,  0,  8, D18F2x80_dct0_TYPE, D18F2x80_dct0_ADDRESS,  0,  8),
  GNB_ENTRY_COPY (GMMx2844_TYPE, GMMx2844_ADDRESS, 16,  1, D18F2x94_dct0_TYPE, D18F2x94_dct0_ADDRESS, 22,  1),
  GNB_ENTRY_COPY (GMMx2844_TYPE, GMMx2844_ADDRESS, 19,  1, D18F2xA8_dct0_TYPE, D18F2xA8_dct0_ADDRESS, 20,  1),
  GNB_ENTRY_COPY (GMMx2848_TYPE, GMMx2848_ADDRESS,  0,  8, D18F2x80_dct1_TYPE, D18F2x80_dct1_ADDRESS,  0,  8),
  GNB_ENTRY_COPY (GMMx2848_TYPE, GMMx2848_ADDRESS, 16,  1, D18F2x94_dct1_TYPE, D18F2x94_dct1_ADDRESS, 22,  1),
  GNB_ENTRY_COPY (GMMx2848_TYPE, GMMx2848_ADDRESS, 19,  1, D18F2xA8_dct1_TYPE, D18F2xA8_dct1_ADDRESS, 20,  1),
  GNB_ENTRY_COPY (GMMx284C_TYPE, GMMx284C_ADDRESS,  0, 32, D18F2x110_TYPE, D18F2x110_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx2850_TYPE, GMMx2850_ADDRESS,  0, 32, D18F2x114_TYPE, D18F2x114_ADDRESS,  0, 32),
  GNB_ENTRY_COPY (GMMx2854_TYPE, GMMx2854_ADDRESS,  0, 32, D18F1xF0_TYPE,  D18F1xF0_ADDRESS,   0, 32),
  //GNB_ENTRY_COPY (GMMx2858_TYPE, GMMx2858_ADDRESS,  0, 32, ????, ????,  0, 32),
  GNB_ENTRY_COPY (GMMx285C_TYPE, GMMx285C_ADDRESS,  0, 32, D18F2x10C_TYPE, D18F2x10C_ADDRESS,  0, 32),
  // 2.4 RENG init
  GNB_ENTRY_RMW (GMMx28D4_TYPE, GMMx28D4_ADDRESS, GMMx28D4_RENG_EXECUTE_ON_PWR_UP_MASK, 0 << GMMx28D4_RENG_EXECUTE_ON_PWR_UP_OFFSET),
  GNB_ENTRY_RMW (GMMx28D8_TYPE, GMMx28D8_ADDRESS, GMMx28D8_RENG_EXECUTE_ON_REG_UPDATE_MASK, 0 << GMMx28D8_RENG_EXECUTE_ON_REG_UPDATE_OFFSET),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x00000000),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x001b0a05),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x0000001D),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x00080500),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x00000027),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x0001050c),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x0000002a),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x1000051e),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x000000ff),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x000000ff),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x0000002e),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x00010536),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x00000031),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x0001053e),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x00000034),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x00010546),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x00000037),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x001a054e),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x00000053),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x0001056f),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x00000056),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x00010572),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x00000059),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x00020575),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x0000005d),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x00000800),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x0000005f),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x001a0801),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x0000007b),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x0001082a),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x0000007e),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x0014082d),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x00000094),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x00040843),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x0000009a),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x00170851),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x000000b3),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x001d086a),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x000000d2),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x00000891),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x000000d4),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x00000893),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x000000d6),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x00020895),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x000000da),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x00020899),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x000000de),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x0002089d),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x000000e2),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x000208a1),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x000000e6),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x003608cd),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x0000011e),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x0029090c),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x00000149),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x0016094d),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x00000161),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x000d096d),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x00000170),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x0009097f),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x0000017b),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x000a098a),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x00000187),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x000d0998),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x00000196),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x000409a7),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x0000019c),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x003709cd),
  GNB_ENTRY_WR (GMMx28CC_TYPE, GMMx28CC_ADDRESS, 0x000001d5),
  GNB_ENTRY_WR (GMMx28D0_TYPE, GMMx28D0_ADDRESS, 0x000f0a21),
  GNB_ENTRY_WR (GMMx28D4_TYPE, GMMx28D4_ADDRESS, 0x795e5000),
  GNB_ENTRY_WR (GMMx28D8_TYPE, GMMx28D8_ADDRESS, 0x200cf01d),
  // 2.5
  GNB_ENTRY_RMW (GMMx5490_TYPE, GMMx5490_ADDRESS, GMMx5490_FB_WRITE_EN_MASK | GMMx5490_FB_READ_EN_MASK, (1 << GMMx5490_FB_READ_EN_OFFSET) | (1 << GMMx5490_FB_WRITE_EN_OFFSET)),
  // 2.6 Performance tuning
  GNB_ENTRY_WR (GMMx27D0_TYPE, GMMx27D0_ADDRESS, 0x10734847),
  GNB_ENTRY_WR (GMMx27C0_TYPE, GMMx27C0_ADDRESS, 0x00032005),
  GNB_ENTRY_WR (GMMx27C4_TYPE, GMMx27C4_ADDRESS, 0x00C12008),
  GNB_ENTRY_WR (GMMx27D4_TYPE, GMMx27D4_ADDRESS, 0x00003d3c),
  GNB_ENTRY_WR (GMMx277C_TYPE, GMMx277C_ADDRESS, 0x00000007),
  GNB_ENTRY_WR (GMMx2198_TYPE, GMMx2198_ADDRESS, 0x000221b1),
  GNB_ENTRY_WR (GMMx2750_TYPE, GMMx2750_ADDRESS, 0x00080A20),
  GNB_ENTRY_WR (GMMx201C_TYPE, GMMx201C_ADDRESS, 0x66660006),
  GNB_ENTRY_WR (GMMx2020_TYPE, GMMx2020_ADDRESS, 0x70770007),
  GNB_ENTRY_WR (GMMx2018_TYPE, GMMx2018_ADDRESS, 0x66070050),
  GNB_ENTRY_WR (GMMx2014_TYPE, GMMx2014_ADDRESS, 0x77550000),
  GNB_ENTRY_WR (GMMx2794_TYPE, GMMx2794_ADDRESS, 0xfcfcfdfc),
  GNB_ENTRY_WR (GMMx2798_TYPE, GMMx2798_ADDRESS, 0xfcfcfdfc),
  GNB_ENTRY_WR (GMMx27A4_TYPE, GMMx27A4_ADDRESS, 0x00ffffff),
  GNB_ENTRY_WR (GMMx27A8_TYPE, GMMx27A8_ADDRESS, 0x00ffffff),
/// All swizzling should remain OFF(CMOS default is off right now.)
//swizzle 2 channel
//  GNB_ENTRY_WR (GMMx2860_TYPE, GMMx2860_ADDRESS, 0x32009870),//new add GMMx2860
//  GNB_ENTRY_WR (GMMx2864_TYPE, GMMx2864_ADDRESS, 0x32009870),//new add GMMx2864
//swizzle 1 channel
//  GNB_ENTRY_WR (GMMx2860_TYPE, GMMx2860_ADDRESS, 0x32100876),//new add GMMx2860
// The reason is because a UNB feature called BankSwap is enabled by default which serves a very similar purpose to GMC swizzling.
// The settings above represent correct programming only when UNB BankSwap is disabled.
  GNB_ENTRY_WR (GMMx278C_TYPE, GMMx278C_ADDRESS, 0x00000004),
  GNB_ENTRY_WR (GMMx2790_TYPE, GMMx2790_ADDRESS, 0x00000004),
  GNB_ENTRY_WR (GMMx2628_TYPE, GMMx2628_ADDRESS, 0x44111222),
  GNB_ENTRY_WR (GMMx25E0_TYPE, GMMx25E0_ADDRESS, 0x00000004),
  GNB_ENTRY_WR (GMMx262C_TYPE, GMMx262C_ADDRESS, 0x11222111),
  GNB_ENTRY_WR (GMMx25E4_TYPE, GMMx25E4_ADDRESS, 0x00000002),
  //2.7 Miscellaneous programming
  GNB_ENTRY_WR (GMMx20B4_TYPE, GMMx20B4_ADDRESS, 0x00000000),
  //2.8 Enabling garlic interface
  GNB_ENTRY_RMW (GMMx2878_TYPE, GMMx2878_ADDRESS, GMMx2878_GARLIC_ENABLE_MASK, 1 << GMMx2878_GARLIC_ENABLE_OFFSET),
  // Limit number of garlic credits to 12
  GNB_ENTRY_WR (GMMx276C_TYPE, GMMx276C_ADDRESS, 0x000000ff),
  GNB_ENTRY_WR (GMMx2898_TYPE, GMMx2898_ADDRESS, 0x01800360),
  GNB_ENTRY_RMW (GMMx289C_TYPE, GMMx289C_ADDRESS, GMMx289C_EN_64_BYTE_WRITE_MASK, 1 << GMMx289C_EN_64_BYTE_WRITE_OFFSET),
  GNB_ENTRY_REV_RMW (AMD_F15_TN_A0, GMMx289C_TYPE, GMMx289C_ADDRESS, GMMx289C_EN_64_BYTE_WRITE_MASK, 0 << GMMx289C_EN_64_BYTE_WRITE_OFFSET),
  GNB_ENTRY_RMW (GMMxC64_TYPE, GMMxC64_ADDRESS, GMMxC64_MCIFMEM_CACHE_MODE_DIS_MASK, 0 << GMMxC64_MCIFMEM_CACHE_MODE_DIS_OFFSET),
  GNB_ENTRY_REV_RMW (AMD_F15_TN_A0, GMMxC64_TYPE, GMMxC64_ADDRESS, GMMxC64_MCIFMEM_CACHE_MODE_DIS_MASK, 1 << GMMxC64_MCIFMEM_CACHE_MODE_DIS_OFFSET),
  //2.10 UVD and VCE latency
  //These settings are to improve UVD and VCE latency.
  //They need these settings to get good memory performance.
  GNB_ENTRY_WR (GMMx2750_TYPE, GMMx2750_ADDRESS, 0x00080200),
  GNB_ENTRY_WR (GMMx2190_TYPE, GMMx2190_ADDRESS, 0x001EA1A1),
  GNB_ENTRY_WR (GMMx2180_TYPE, GMMx2180_ADDRESS, 0x0000A1E1),
  GNB_ENTRY_WR (GMMx218C_TYPE, GMMx218C_ADDRESS, 0x0000A1F1),
  GNB_ENTRY_WR (GMMx2188_TYPE, GMMx2188_ADDRESS, 0x0000A1F1),
  GNB_ENTRY_WR (GMMx21F0_TYPE, GMMx21F0_ADDRESS, 0x0000A1F1),
  GNB_ENTRY_WR (GMMx21EC_TYPE, GMMx21EC_ADDRESS, 0x0000A1F1),
  GNB_ENTRY_WR (GMMx21F8_TYPE, GMMx21F8_ADDRESS, 0x0000A1E1),
  GNB_ENTRY_WR (GMMx21F4_TYPE, GMMx21F4_ADDRESS, 0x0000A1E1),
  GNB_ENTRY_RMW (GMMx690_TYPE, GMMx690_ADDRESS, GMMx690_VceStaticScreenVoteEn_MASK, 1 << GMMx690_VceStaticScreenVoteEn_OFFSET),
  GNB_ENTRY_RMW (GMMx21A8_TYPE, GMMx21A8_ADDRESS, GMMx21A8_STALL_MODE_MASK, 0),
//MC Performance settings base on memory channel configuration, so, move settings to GfxGmcInitializeSequencerTN()
//  GNB_ENTRY_WR (GMMx2214_TYPE, GMMx2214_ADDRESS, 0x00000003),
  GNB_ENTRY_WR (GMMx2218_TYPE, GMMx2218_ADDRESS, 0x0000000C),
  GNB_ENTRY_WR (GMMx2888_TYPE, GMMx2888_ADDRESS, 0x000007DE),
  GNB_ENTRY_WR (GMMx25C8_TYPE, GMMx25C8_ADDRESS, 0x00403932),
  GNB_ENTRY_WR (GMMx2114_TYPE, GMMx2114_ADDRESS, 0x00000015),
  //2.11 Remove blackout
  GNB_ENTRY_WR (GMMx25C0_TYPE, GMMx25C0_ADDRESS, 0x00000000),
  GNB_ENTRY_WR (GMMx20EC_TYPE, GMMx20EC_ADDRESS, 0x000001DC),
  GNB_ENTRY_WR (GMMx20D4_TYPE, GMMx20D4_ADDRESS, 0x00000016),
  GNB_ENTRY_WR (GMMx20AC_TYPE, GMMx20AC_ADDRESS, 0x00000000),
//Corruption after TDR and un-hotplug of monitor which is related to the Lower Power Tiling feature.
  GNB_ENTRY_RMW (GMMx2760_TYPE, GMMx2760_ADDRESS, GMMx2760_NOOFBANK_MASK | GMMx2760_NOOFCOLS_MASK, (1 << GMMx2760_NOOFBANK_OFFSET) | (1 << GMMx2760_NOOFCOLS_OFFSET)),
  GNB_ENTRY_TERMINATE
};

GNB_TABLE ROMDATA GfxGmcClockGatingEnableTN [] = {
  GNB_ENTRY_WR (GMMx20C0_TYPE, GMMx20C0_ADDRESS, 0x00040c80),
  GNB_ENTRY_WR (GMMx2478_TYPE, GMMx2478_ADDRESS, 0x00040400),
  GNB_ENTRY_WR (GMMx20B8_TYPE, GMMx20B8_ADDRESS, 0x00040400),
  GNB_ENTRY_WR (GMMx20BC_TYPE, GMMx20BC_ADDRESS, 0x00040400),
  GNB_ENTRY_WR (GMMx2648_TYPE, GMMx2648_ADDRESS, 0x00040400),
  GNB_ENTRY_WR (GMMx264C_TYPE, GMMx264C_ADDRESS, 0x00040400),
  GNB_ENTRY_WR (GMMx2650_TYPE, GMMx2650_ADDRESS, 0x00040400),
  GNB_ENTRY_WR (GMMx15C0_TYPE, GMMx15C0_ADDRESS, 0x00041401),
  //In addition to above registers it is necessary to reset override bits for VMC, MCB, and MCD blocks
  //Implement in GnbCgttOverrideTN
  GNB_ENTRY_TERMINATE
};

GNB_TABLE ROMDATA GfxEnvInitTableTN [] = {
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    GMMxE60_TYPE,
    GMMxE60_ADDRESS,
    0x0,
    (0x1 << GMMxE60_SOFT_RESET_BIF_OFFSET) | (0x1 << GMMxE60_SOFT_RESET_CEC_OFFSET) |
    (0x1 << GMMxE60_SOFT_RESET_DC_OFFSET)  | (0x1 << GMMxE60_SOFT_RESET_CG_OFFSET) |
    (0x1 << GMMxE60_SOFT_RESET_DRM_OFFSET) | (0x1 << GMMxE60_SOFT_RESET_DRMDMA1_OFFSET) |
    (0x1 << GMMxE60_SOFT_RESET_HDP_OFFSET) | (0x1 << GMMxE60_SOFT_RESET_GRBM_OFFSET) |
    (0x1 << GMMxE60_SOFT_RESET_MC_OFFSET)  | (0x1 << GMMxE60_SOFT_RESET_IH_OFFSET) |
    (0x1 << GMMxE60_SOFT_RESET_ROM_OFFSET) | (0x1 << GMMxE60_SOFT_RESET_RLC_OFFSET) |
    (0x1 << GMMxE60_SOFT_RESET_VMC_OFFSET) | (0x1 << GMMxE60_SOFT_RESET_SEM_OFFSET) |
    (0x1 << GMMxE60_SOFT_RESET_XSP_OFFSET) | (0x1 << GMMxE60_SOFT_RESET_UVD_OFFSET) |
    (0x1 << GMMxE60_SOFT_RESET_VCE_OFFSET) | (0x1 << GMMxE60_SOFT_RESET_DRMDMA_OFFSET)
    ),
//---------------------------------------------------------------------------
// Configure GMC Power Island
  GNB_ENTRY_WR (
    D0F0xBC_xE0300004_TYPE,
    D0F0xBC_xE0300004_ADDRESS,
    (10 << PGFSM_DELAY_REG0_ResetDelay_OFFSET) | (4 << PGFSM_DELAY_REG0_IsolationDelay_OFFSET) |
    (5 << PGFSM_DELAY_REG0_MemShutdownDelay_OFFSET)
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300000_TYPE,
    D0F0xBC_xE0300000_ADDRESS,
    (0xff << D0F0xBC_xE0300000_FsmAddr_OFFSET) | (1 << D0F0xBC_xE0300000_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG0_ADDRESS << D0F0xBC_xE0300000_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300004_TYPE,
    D0F0xBC_xE0300004_ADDRESS,
    (90 << PGFSM_DELAY_REG1_MotherDelay_OFFSET) | (50 << PGFSM_DELAY_REG1_DaughterDelay_OFFSET)
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300000_TYPE,
    D0F0xBC_xE0300000_ADDRESS,
    (0xff << D0F0xBC_xE0300000_FsmAddr_OFFSET) | (1 << D0F0xBC_xE0300000_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG1_ADDRESS << D0F0xBC_xE0300000_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300004_TYPE,
    D0F0xBC_xE0300004_ADDRESS,
    0x0
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300000_TYPE,
    D0F0xBC_xE0300000_ADDRESS,
    (0xff << D0F0xBC_xE0300000_FsmAddr_OFFSET) | (1 << D0F0xBC_xE0300000_WriteOp_OFFSET) | (1 << D0F0xBC_xE0300000_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
// Shutdown GMC if integrated GFX disabled
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0003024_TYPE,
    D0F0xBC_xE0003024_ADDRESS,
    0x1,
    0x1
    ),
  GNB_ENTRY_PROPERTY_WR (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0300000_TYPE,
    D0F0xBC_xE0300000_ADDRESS,
    (0xff << D0F0xBC_xE0300000_FsmAddr_OFFSET) | (1 << D0F0xBC_xE0300000_PowerDown_OFFSET) |
    (1 << D0F0xBC_xE0300000_P1Select_OFFSET) | (1 << D0F0xBC_xE0300000_P2Select_OFFSET)
    ),
  GNB_ENTRY_PROPERTY_POLL (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0300200_TYPE,
    D0F0xBC_xE0300200_ADDRESS,
    D0F0xBC_xE0300200_P1IsoN_MASK,
    0
    ),
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0003024_TYPE,
    D0F0xBC_xE0003024_ADDRESS,
    0x1,
    0x0
    ),
//---------------------------------------------------------------------------
// Configure UVD Power Island
  GNB_ENTRY_WR (
    D0F0xBC_xE0300040_TYPE,
    D0F0xBC_xE0300040_ADDRESS,
    (10 << PGFSM_DELAY_REG0_ResetDelay_OFFSET) | (50 << PGFSM_DELAY_REG0_IsolationDelay_OFFSET) |
    (5 << PGFSM_DELAY_REG0_MemShutdownDelay_OFFSET)
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE030003C_TYPE,
    D0F0xBC_xE030003C_ADDRESS,
    (0xff << D0F0xBC_xE030003C_FsmAddr_OFFSET) | (1 << D0F0xBC_xE030003C_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG0_ADDRESS << D0F0xBC_xE030003C_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300040_TYPE,
    D0F0xBC_xE0300040_ADDRESS,
    (50 << PGFSM_DELAY_REG1_MotherDelay_OFFSET) | (50 << PGFSM_DELAY_REG1_DaughterDelay_OFFSET)
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE030003C_TYPE,
    D0F0xBC_xE030003C_ADDRESS,
    (0xff << D0F0xBC_xE030003C_FsmAddr_OFFSET) | (1 << D0F0xBC_xE030003C_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG1_ADDRESS << D0F0xBC_xE030003C_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300040_TYPE,
    D0F0xBC_xE0300040_ADDRESS,
    0x0
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE030003C_TYPE,
    D0F0xBC_xE030003C_ADDRESS,
    (0xff << D0F0xBC_xE030003C_FsmAddr_OFFSET) | (1 << D0F0xBC_xE030003C_WriteOp_OFFSET) | (1 << D0F0xBC_xE030003C_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
// Shutdown UVD if integrated GFX disabled
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0003024_TYPE,
    D0F0xBC_xE0003024_ADDRESS,
    0x1,
    0x1
    ),
  GNB_ENTRY_PROPERTY_WR (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE030003C_TYPE,
    D0F0xBC_xE030003C_ADDRESS,
    (0xff << D0F0xBC_xE030003C_FsmAddr_OFFSET) | (1 << D0F0xBC_xE030003C_PowerDown_OFFSET) |
    (1 << D0F0xBC_xE030003C_P1Select_OFFSET) | (1 << D0F0xBC_xE030003C_P2Select_OFFSET)
    ),
  GNB_ENTRY_PROPERTY_POLL (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0300218_TYPE,
    D0F0xBC_xE0300218_ADDRESS,
    D0F0xBC_xE0300218_P1IsoN_MASK,
    0x0
    ),
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0300324_TYPE,
    D0F0xBC_xE0300324_ADDRESS,
    D0F0xBC_xE0300324_UvdPgfsmClockEn_MASK,
    0x0
    ),
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0003024_TYPE,
    D0F0xBC_xE0003024_ADDRESS,
    0x1,
    0x0
    ),
//---------------------------------------------------------------------------
// Configure VCE Power Island
  GNB_ENTRY_WR (
    D0F0xBC_xE0300028_TYPE,
    D0F0xBC_xE0300028_ADDRESS,
    (10 << PGFSM_DELAY_REG0_ResetDelay_OFFSET) | (50 << PGFSM_DELAY_REG0_IsolationDelay_OFFSET) |
    (5 << PGFSM_DELAY_REG0_MemShutdownDelay_OFFSET)
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300024_TYPE,
    D0F0xBC_xE0300024_ADDRESS,
    (0xff << D0F0xBC_xE0300024_FsmAddr_OFFSET) | (1 << D0F0xBC_xE0300024_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG0_ADDRESS << D0F0xBC_xE0300024_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300028_TYPE,
    D0F0xBC_xE0300028_ADDRESS,
    (50 << PGFSM_DELAY_REG1_MotherDelay_OFFSET) | (50 << PGFSM_DELAY_REG1_DaughterDelay_OFFSET)
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300024_TYPE,
    D0F0xBC_xE0300024_ADDRESS,
    (0xff << D0F0xBC_xE0300024_FsmAddr_OFFSET) | (1 << D0F0xBC_xE0300024_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG1_ADDRESS << D0F0xBC_xE0300024_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300028_TYPE,
    D0F0xBC_xE0300028_ADDRESS,
    0x0
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300024_TYPE,
    D0F0xBC_xE0300024_ADDRESS,
    (0xff << D0F0xBC_xE0300024_FsmAddr_OFFSET) | (1 << D0F0xBC_xE0300024_WriteOp_OFFSET) | (1 << D0F0xBC_xE0300024_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
// Shutdown VCE if integrated GFX disabled
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0003024_TYPE,
    D0F0xBC_xE0003024_ADDRESS,
    0x1,
    0x1
    ),
  GNB_ENTRY_PROPERTY_WR (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0300024_TYPE,
    D0F0xBC_xE0300024_ADDRESS,
    (0xff << D0F0xBC_xE0300024_FsmAddr_OFFSET) | (1 << D0F0xBC_xE0300024_PowerDown_OFFSET) |
    (1 << D0F0xBC_xE0300024_P1Select_OFFSET) | (1 << D0F0xBC_xE0300024_P2Select_OFFSET)
    ),
  GNB_ENTRY_PROPERTY_POLL (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE030020C_TYPE,
    D0F0xBC_xE030020C_ADDRESS,
    D0F0xBC_xE030020C_P1IsoN_MASK,
    0x0
    ),
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0300324_TYPE,
    D0F0xBC_xE0300324_ADDRESS,
    D0F0xBC_xE0300324_VcePgfsmClockEn_MASK,
    0x0
    ),
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0003024_TYPE,
    D0F0xBC_xE0003024_ADDRESS,
    0x1,
    0x0
    ),

//---------------------------------------------------------------------------
// Configure DCE Power Island
  // Step 1: Take control over DC2 PGFSM. By default display sends power up/down commands.
  GNB_ENTRY_WR (
    D0F0xBC_xE03002DC_TYPE,
    D0F0xBC_xE03002DC_ADDRESS,
    (1 << D0F0xBC_xE03002DC_DC2_PGFSM_CONTROL_OFFSET)
    ),
  //Step 2: Read CC_RCU_FUSES register
  //If Internal GPU is fused off go to Step 3, ELSE Go to Step 4.

  //Step 3: Enable PGFSM commands during reset
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0003024_TYPE,
    D0F0xBC_xE0003024_ADDRESS,
    0x1,
    0x1
    ),
  //Step 4:
  GNB_ENTRY_WR (
    D0F0xBC_xE0300034_TYPE,
    D0F0xBC_xE0300034_ADDRESS,
    (10 << PGFSM_DELAY_REG0_ResetDelay_OFFSET) | (50 << PGFSM_DELAY_REG0_IsolationDelay_OFFSET) |
    (5 << PGFSM_DELAY_REG0_MemShutdownDelay_OFFSET)
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300030_TYPE,
    D0F0xBC_xE0300030_ADDRESS,
    (0xff << D0F0xBC_xE0300030_FsmAddr_OFFSET) | (1 << D0F0xBC_xE0300030_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG0_ADDRESS << D0F0xBC_xE0300030_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300034_TYPE,
    D0F0xBC_xE0300034_ADDRESS,
    (50 << PGFSM_DELAY_REG1_MotherDelay_OFFSET) | (50 << PGFSM_DELAY_REG1_DaughterDelay_OFFSET)
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300030_TYPE,
    D0F0xBC_xE0300030_ADDRESS,
    (0xff << D0F0xBC_xE0300030_FsmAddr_OFFSET) | (1 << D0F0xBC_xE0300030_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG1_ADDRESS << D0F0xBC_xE0300030_WriteOp_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300034_TYPE,
    D0F0xBC_xE0300034_ADDRESS,
    0x0
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300030_TYPE,
    D0F0xBC_xE0300030_ADDRESS,
    (0xff << D0F0xBC_xE0300030_FsmAddr_OFFSET) | (1 << D0F0xBC_xE0300030_WriteOp_OFFSET) | (1 << D0F0xBC_xE0300030_WriteOp_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  //Step 5: IF (cc_rcu_fuses.f.gpu_dis == 0x1) Skip Step6 ELSE Go to Step 6
  //Step 6: Disable PGFSM commands during reset. Move to after shutdown DCE.
  //Step 7: Release control over DC2 PGFSM. Move to after shutdown DCE.

// Shutdown DCE if integrated GFX disabled
  //Step 1: Take control over DC2 PGFSM. By default display sends power up down commands.
  //Step 2: Read CC_RCU_FUSES register
  //Step 3: Enable PGFSM commands during reset
  //Step 4: Make sure SCLK frequency is below 400Mhz
  //Step 5: Enable PGFSM clock
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0300324_TYPE,
    D0F0xBC_xE0300324_ADDRESS,
    D0F0xBC_xE0300324_Dc2PgfsmClockEn_MASK,
    (1 << D0F0xBC_xE0300324_Dc2PgfsmClockEn_OFFSET)
    ),
  //Step 6
  GNB_ENTRY_PROPERTY_WR (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0300030_TYPE,
    D0F0xBC_xE0300030_ADDRESS,
    (0xff << D0F0xBC_xE0300030_FsmAddr_OFFSET) | (1 << D0F0xBC_xE0300030_PowerDown_OFFSET) |
    (1 << D0F0xBC_xE0300030_P1Select_OFFSET) | (1 << D0F0xBC_xE0300030_P2Select_OFFSET)
    ),
  //Step 7
  GNB_ENTRY_PROPERTY_POLL (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0300210_TYPE,
    D0F0xBC_xE0300210_ADDRESS,
    D0F0xBC_xE0300210_P1IsoN_MASK,
    (0 << D0F0xBC_xE0300210_P1IsoN_OFFSET)
    ),
  //Step 8: Restore previous SCLK divider
  //Step 9: Wait PSO daughter to be asserted
  GNB_ENTRY_PROPERTY_POLL (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0300210_TYPE,
    D0F0xBC_xE0300210_ADDRESS,
    D0F0xBC_xE0300210_P1PsoDaug_MASK,
    (1 << D0F0xBC_xE0300210_P1PsoDaug_OFFSET)
    ),
  //Step 10: Turn off PGFSM clock
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0300324_TYPE,
    D0F0xBC_xE0300324_ADDRESS,
    D0F0xBC_xE0300324_Dc2PgfsmClockEn_MASK,
    (0 << D0F0xBC_xE0300324_Dc2PgfsmClockEn_OFFSET)
    ),
  //Step 11: Disable PGFSM commands during reset. Same final 2 step as DCE power island
  GNB_ENTRY_RMW (
    D0F0xBC_xE0003024_TYPE,
    D0F0xBC_xE0003024_ADDRESS,
    0x1,
    0x0
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE03002DC_TYPE,
    D0F0xBC_xE03002DC_ADDRESS,
    (0 << D0F0xBC_xE03002DC_DC2_PGFSM_CONTROL_OFFSET)
    ),

//---------------------------------------------------------------------------
// Configure GFX Power Island

  //Step 3
  GNB_ENTRY_WR (
    D0F0xBC_xE0300058_TYPE,
    D0F0xBC_xE0300058_ADDRESS,
    (5 << PGFSM_DELAY_REG0_MemShutdownDelay_OFFSET) | (4 << PGFSM_DELAY_REG0_IsolationDelay_OFFSET) |
    (10 << PGFSM_DELAY_REG0_ResetDelay_OFFSET) //reg0
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300054_TYPE,
    D0F0xBC_xE0300054_ADDRESS,
    (0xff << D0F0xBC_xE0300054_FsmAddr_OFFSET) | (1 << D0F0xBC_xE0300054_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG0_ADDRESS << D0F0xBC_xE0300054_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300058_TYPE,
    D0F0xBC_xE0300058_ADDRESS,
    (50 << PGFSM_DELAY_REG1_MotherDelay_OFFSET) | (50 << PGFSM_DELAY_REG1_DaughterDelay_OFFSET) //reg1
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300054_TYPE,
    D0F0xBC_xE0300054_ADDRESS,
    (0xff << D0F0xBC_xE0300054_FsmAddr_OFFSET) | (1 << D0F0xBC_xE0300054_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG1_ADDRESS << D0F0xBC_xE0300054_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300058_TYPE,
    D0F0xBC_xE0300058_ADDRESS,
    0 // control
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300054_TYPE,
    D0F0xBC_xE0300054_ADDRESS,
    (0xff << D0F0xBC_xE0300054_FsmAddr_OFFSET) | (1 << D0F0xBC_xE0300054_WriteOp_OFFSET) |
    (PGFSM_CONTROL_REG_ADDRESS << D0F0xBC_xE0300054_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  // Step 4
  GNB_ENTRY_WR (
    D0F0xBC_xE0300074_TYPE,
    D0F0xBC_xE0300074_ADDRESS,
    (5 << PGFSM_DELAY_REG0_MemShutdownDelay_OFFSET) | (4 << PGFSM_DELAY_REG0_IsolationDelay_OFFSET) |
    (10 << PGFSM_DELAY_REG0_ResetDelay_OFFSET) //reg0
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300070_TYPE,
    D0F0xBC_xE0300070_ADDRESS,
    (0xff << D0F0xBC_xE0300070_FsmAddr_OFFSET) | (1 << D0F0xBC_xE0300070_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG0_ADDRESS << D0F0xBC_xE0300070_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300074_TYPE,
    D0F0xBC_xE0300074_ADDRESS,
    (50 << PGFSM_DELAY_REG1_MotherDelay_OFFSET) | (50 << PGFSM_DELAY_REG1_DaughterDelay_OFFSET) //reg1
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300070_TYPE,
    D0F0xBC_xE0300070_ADDRESS,
    (0xff << D0F0xBC_xE0300070_FsmAddr_OFFSET) | (1 << D0F0xBC_xE0300070_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG1_ADDRESS << D0F0xBC_xE0300070_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300074_TYPE,
    D0F0xBC_xE0300074_ADDRESS,
    0 // control
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300070_TYPE,
    D0F0xBC_xE0300070_ADDRESS,
    (0xff << D0F0xBC_xE0300070_FsmAddr_OFFSET) | (1 << D0F0xBC_xE0300070_WriteOp_OFFSET) |
    (PGFSM_CONTROL_REG_ADDRESS << D0F0xBC_xE0300070_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  // Step 5
  GNB_ENTRY_WR (
    D0F0xBC_xE0300090_TYPE,
    D0F0xBC_xE0300090_ADDRESS,
    (5 << PGFSM_DELAY_REG0_MemShutdownDelay_OFFSET) | (4 << PGFSM_DELAY_REG0_IsolationDelay_OFFSET) |
    (10 << PGFSM_DELAY_REG0_ResetDelay_OFFSET) //reg0
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE030008C_TYPE,
    D0F0xBC_xE030008C_ADDRESS,
    (0xff << D0F0xBC_xE030008C_FsmAddr_OFFSET) | (1 << D0F0xBC_xE030008C_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG0_ADDRESS << D0F0xBC_xE030008C_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300090_TYPE,
    D0F0xBC_xE0300090_ADDRESS,
    (50 << PGFSM_DELAY_REG1_MotherDelay_OFFSET) | (50 << PGFSM_DELAY_REG1_DaughterDelay_OFFSET) //reg1
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE030008C_TYPE,
    D0F0xBC_xE030008C_ADDRESS,
    (0xff << D0F0xBC_xE030008C_FsmAddr_OFFSET) | (1 << D0F0xBC_xE030008C_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG1_ADDRESS << D0F0xBC_xE030008C_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300090_TYPE,
    D0F0xBC_xE0300090_ADDRESS,
    0 // control
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE030008C_TYPE,
    D0F0xBC_xE030008C_ADDRESS,
    (0xff << D0F0xBC_xE030008C_FsmAddr_OFFSET) | (1 << D0F0xBC_xE030008C_WriteOp_OFFSET) |
    (PGFSM_CONTROL_REG_ADDRESS << D0F0xBC_xE030008C_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  // Step 6
  GNB_ENTRY_WR (
    D0F0xBC_xE03000AC_TYPE,
    D0F0xBC_xE03000AC_ADDRESS,
    (5 << PGFSM_DELAY_REG0_MemShutdownDelay_OFFSET) | (4 << PGFSM_DELAY_REG0_IsolationDelay_OFFSET) |
    (10 << PGFSM_DELAY_REG0_ResetDelay_OFFSET) //reg0
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE03000A8_TYPE,
    D0F0xBC_xE03000A8_ADDRESS,
    (0xff << D0F0xBC_xE03000A8_FsmAddr_OFFSET) | (1 << D0F0xBC_xE03000A8_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG0_ADDRESS << D0F0xBC_xE03000A8_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE03000AC_TYPE,
    D0F0xBC_xE03000AC_ADDRESS,
    (50 << PGFSM_DELAY_REG1_MotherDelay_OFFSET) | (50 << PGFSM_DELAY_REG1_DaughterDelay_OFFSET) //reg1
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE03000A8_TYPE,
    D0F0xBC_xE03000A8_ADDRESS,
    (0xff << D0F0xBC_xE03000A8_FsmAddr_OFFSET) | (1 << D0F0xBC_xE03000A8_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG1_ADDRESS << D0F0xBC_xE03000A8_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE03000AC_TYPE,
    D0F0xBC_xE03000AC_ADDRESS,
    0 // control
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE03000A8_TYPE,
    D0F0xBC_xE03000A8_ADDRESS,
    (0xff << D0F0xBC_xE03000A8_FsmAddr_OFFSET) | (1 << D0F0xBC_xE03000A8_WriteOp_OFFSET) |
    (PGFSM_CONTROL_REG_ADDRESS << D0F0xBC_xE03000A8_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  // Step 7
  GNB_ENTRY_WR (
    D0F0xBC_xE03000C8_TYPE,
    D0F0xBC_xE03000C8_ADDRESS,
    (5 << PGFSM_DELAY_REG0_MemShutdownDelay_OFFSET) | (4 << PGFSM_DELAY_REG0_IsolationDelay_OFFSET) |
    (10 << PGFSM_DELAY_REG0_ResetDelay_OFFSET) //reg0
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE03000C4_TYPE,
    D0F0xBC_xE03000C4_ADDRESS,
    (0xff << D0F0xBC_xE03000C4_FsmAddr_OFFSET) | (1 << D0F0xBC_xE03000C4_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG0_ADDRESS << D0F0xBC_xE03000C4_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE03000C8_TYPE,
    D0F0xBC_xE03000C8_ADDRESS,
    (50 << PGFSM_DELAY_REG1_MotherDelay_OFFSET) | (50 << PGFSM_DELAY_REG1_DaughterDelay_OFFSET) //reg1
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE03000C4_TYPE,
    D0F0xBC_xE03000C4_ADDRESS,
    (0xff << D0F0xBC_xE03000C4_FsmAddr_OFFSET) | (1 << D0F0xBC_xE03000C4_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG1_ADDRESS << D0F0xBC_xE03000C4_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE03000C8_TYPE,
    D0F0xBC_xE03000C8_ADDRESS,
    0 // control
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE03000C4_TYPE,
    D0F0xBC_xE03000C4_ADDRESS,
    (0xff << D0F0xBC_xE03000C4_FsmAddr_OFFSET) | (1 << D0F0xBC_xE03000C4_WriteOp_OFFSET) |
    (PGFSM_CONTROL_REG_ADDRESS << D0F0xBC_xE03000C4_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  // Step 8
  GNB_ENTRY_WR (
    D0F0xBC_xE03000E4_TYPE,
    D0F0xBC_xE03000E4_ADDRESS,
    (5 << PGFSM_DELAY_REG0_MemShutdownDelay_OFFSET) | (4 << PGFSM_DELAY_REG0_IsolationDelay_OFFSET) |
    (10 << PGFSM_DELAY_REG0_ResetDelay_OFFSET) //reg0
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE03000E0_TYPE,
    D0F0xBC_xE03000E0_ADDRESS,
    (0xff << D0F0xBC_xE03000E0_FsmAddr_OFFSET) | (1 << D0F0xBC_xE03000E0_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG0_ADDRESS << D0F0xBC_xE03000E0_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE03000E4_TYPE,
    D0F0xBC_xE03000E4_ADDRESS,
    (50 << PGFSM_DELAY_REG1_MotherDelay_OFFSET) | (50 << PGFSM_DELAY_REG1_DaughterDelay_OFFSET) //reg1
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE03000E0_TYPE,
    D0F0xBC_xE03000E0_ADDRESS,
    (0xff << D0F0xBC_xE03000E0_FsmAddr_OFFSET) | (1 << D0F0xBC_xE03000E0_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG1_ADDRESS << D0F0xBC_xE03000E0_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE03000E4_TYPE,
    D0F0xBC_xE03000E4_ADDRESS,
    0 // control
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE03000E0_TYPE,
    D0F0xBC_xE03000E0_ADDRESS,
    (0xff << D0F0xBC_xE03000E0_FsmAddr_OFFSET) | (1 << D0F0xBC_xE03000E0_WriteOp_OFFSET) |
    (PGFSM_CONTROL_REG_ADDRESS << D0F0xBC_xE03000E0_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  // Step 9
  GNB_ENTRY_WR (
    D0F0xBC_xE0300100_TYPE,
    D0F0xBC_xE0300100_ADDRESS,
    (5 << PGFSM_DELAY_REG0_MemShutdownDelay_OFFSET) | (4 << PGFSM_DELAY_REG0_IsolationDelay_OFFSET) |
    (10 << PGFSM_DELAY_REG0_ResetDelay_OFFSET) //reg0
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE03000FC_TYPE,
    D0F0xBC_xE03000FC_ADDRESS,
    (0xff << D0F0xBC_xE03000FC_FsmAddr_OFFSET) | (1 << D0F0xBC_xE03000FC_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG0_ADDRESS << D0F0xBC_xE03000FC_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300100_TYPE,
    D0F0xBC_xE0300100_ADDRESS,
    (50 << PGFSM_DELAY_REG1_MotherDelay_OFFSET) | (50 << PGFSM_DELAY_REG1_DaughterDelay_OFFSET) //reg1
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE03000FC_TYPE,
    D0F0xBC_xE03000FC_ADDRESS,
    (0xff << D0F0xBC_xE03000FC_FsmAddr_OFFSET) | (1 << D0F0xBC_xE03000FC_WriteOp_OFFSET) |
    (PGFSM_DELAY_REG1_ADDRESS << D0F0xBC_xE03000FC_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  GNB_ENTRY_WR (
    D0F0xBC_xE0300100_TYPE,
    D0F0xBC_xE0300100_ADDRESS,
    0 // control
    ),
  GNB_ENTRY_WR (
    D0F0xBC_xE03000FC_TYPE,
    D0F0xBC_xE03000FC_ADDRESS,
    (0xff << D0F0xBC_xE03000FC_FsmAddr_OFFSET) | (1 << D0F0xBC_xE03000FC_WriteOp_OFFSET) |
    (PGFSM_CONTROL_REG_ADDRESS << D0F0xBC_xE03000FC_RegAddr_OFFSET)
    ),
  GNB_ENTRY_STALL (1),
  // Step 10
    GNB_ENTRY_RMW (
    D0F0xBC_xE0300328_TYPE,
    D0F0xBC_xE0300328_ADDRESS,
    D0F0xBC_xE0300328_Simd0PgfsmClockEn_MASK | D0F0xBC_xE0300328_Simd1PgfsmClockEn_MASK |
    D0F0xBC_xE0300328_Simd2PgfsmClockEn_MASK | D0F0xBC_xE0300328_Simd3PgfsmClockEn_MASK |
    D0F0xBC_xE0300328_Simd4PgfsmClockEn_MASK | D0F0xBC_xE0300328_Simd5PgfsmClockEn_MASK |
    D0F0xBC_xE0300328_GfxPgfsmClockEn_MASK,
    0x0
    ),
  // Step 12
  GNB_ENTRY_RMW (
    D0F0xBC_xE0003024_TYPE,
    D0F0xBC_xE0003024_ADDRESS,
    0x1,
    0x0
    ),
// Shutdown Gfx if integrated GFX disabled
  // Step 2
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0003024_TYPE,
    D0F0xBC_xE0003024_ADDRESS,
    0x1,
    0x1
    ),
  // Step 3: Save current SCLK. Make sure SCLK frequency is below 400Mhz
  // Step 5
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0300328_TYPE,
    D0F0xBC_xE0300328_ADDRESS,
    D0F0xBC_xE0300328_Simd0PgfsmClockEn_MASK | D0F0xBC_xE0300328_Simd1PgfsmClockEn_MASK |
    D0F0xBC_xE0300328_Simd2PgfsmClockEn_MASK | D0F0xBC_xE0300328_Simd3PgfsmClockEn_MASK |
    D0F0xBC_xE0300328_Simd4PgfsmClockEn_MASK | D0F0xBC_xE0300328_Simd5PgfsmClockEn_MASK |
    D0F0xBC_xE0300328_GfxPgfsmClockEn_MASK,
    (1 << D0F0xBC_xE0300328_Simd0PgfsmClockEn_OFFSET) | (1 << D0F0xBC_xE0300328_Simd1PgfsmClockEn_OFFSET) |
    (1 << D0F0xBC_xE0300328_Simd2PgfsmClockEn_OFFSET) | (1 << D0F0xBC_xE0300328_Simd3PgfsmClockEn_OFFSET) |
    (1 << D0F0xBC_xE0300328_Simd4PgfsmClockEn_OFFSET) | (1 << D0F0xBC_xE0300328_Simd5PgfsmClockEn_OFFSET) |
    (1 << D0F0xBC_xE0300328_GfxPgfsmClockEn_OFFSET)
    ),
  // Step 6
  GNB_ENTRY_PROPERTY_WR (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0300054_TYPE,
    D0F0xBC_xE0300054_ADDRESS,
    (0xff << D0F0xBC_xE0300054_FsmAddr_OFFSET) | (1 << D0F0xBC_xE0300054_PowerDown_OFFSET) |
    (1 << D0F0xBC_xE0300054_P1Select_OFFSET) | (1 << D0F0xBC_xE0300054_P2Select_OFFSET)
    ),
  // Step 7
  GNB_ENTRY_PROPERTY_WR (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0300070_TYPE,
    D0F0xBC_xE0300070_ADDRESS,
    (0xff << D0F0xBC_xE0300070_FsmAddr_OFFSET) | (1 << D0F0xBC_xE0300070_PowerDown_OFFSET) |
    (1 << D0F0xBC_xE0300070_P1Select_OFFSET) | (1 << D0F0xBC_xE0300070_P2Select_OFFSET)
    ),
  // Step 8
  GNB_ENTRY_PROPERTY_WR (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE030008C_TYPE,
    D0F0xBC_xE030008C_ADDRESS,
    (0xff << D0F0xBC_xE030008C_FsmAddr_OFFSET) | (1 << D0F0xBC_xE030008C_PowerDown_OFFSET) |
    (1 << D0F0xBC_xE030008C_P1Select_OFFSET) | (1 << D0F0xBC_xE030008C_P2Select_OFFSET)
    ),
  // Step 9
  GNB_ENTRY_PROPERTY_WR (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE03000A8_TYPE,
    D0F0xBC_xE03000A8_ADDRESS,
    (0xff << D0F0xBC_xE03000A8_FsmAddr_OFFSET) | (1 << D0F0xBC_xE03000A8_PowerDown_OFFSET) |
    (1 << D0F0xBC_xE03000A8_P1Select_OFFSET) | (1 << D0F0xBC_xE03000A8_P2Select_OFFSET)
    ),
  // Step 10
  GNB_ENTRY_PROPERTY_WR (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE03000C4_TYPE,
    D0F0xBC_xE03000C4_ADDRESS,
    (0xff << D0F0xBC_xE03000C4_FsmAddr_OFFSET) | (1 << D0F0xBC_xE03000C4_PowerDown_OFFSET) |
    (1 << D0F0xBC_xE03000C4_P1Select_OFFSET) | (1 << D0F0xBC_xE03000C4_P2Select_OFFSET)
    ),
  // Step 11
  GNB_ENTRY_PROPERTY_WR (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE03000E0_TYPE,
    D0F0xBC_xE03000E0_ADDRESS,
    (0xff << D0F0xBC_xE03000E0_FsmAddr_OFFSET) | (1 << D0F0xBC_xE03000E0_PowerDown_OFFSET) |
    (1 << D0F0xBC_xE03000E0_P1Select_OFFSET) | (1 << D0F0xBC_xE03000E0_P2Select_OFFSET)
    ),
  // Step 12
  GNB_ENTRY_PROPERTY_WR (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE03000FC_TYPE,
    D0F0xBC_xE03000FC_ADDRESS,
    (0xff << D0F0xBC_xE03000FC_FsmAddr_OFFSET) | (1 << D0F0xBC_xE03000FC_PowerDown_OFFSET) |
    (1 << D0F0xBC_xE03000FC_P1Select_OFFSET) | (1 << D0F0xBC_xE03000FC_P2Select_OFFSET)
    ),
  // Step 13
  GNB_ENTRY_PROPERTY_POLL (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE03002F4_TYPE,
    D0F0xBC_xE03002F4_ADDRESS,
    0xFFFFFFFF,
    0
    ),
  // Step 14
  GNB_ENTRY_PROPERTY_POLL (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE03002F0_TYPE,
    D0F0xBC_xE03002F0_ADDRESS,
    0xFFFFFFFF,
    0
    ),
  // Step 15: Restore SCLK that is saved in step 4
  // Step 16
  GNB_ENTRY_FULL_POLL (
    TABLE_PROPERTY_IGFX_DISABLED,
    AMD_F15_TN_GT_A0,
    D0F0xBC_xE03002FC_TYPE,
    D0F0xBC_xE03002FC_ADDRESS,
    0xFFFFFFFF,
    0x3FFFFFFF
    ),
  // Step 17
  GNB_ENTRY_FULL_POLL (
    TABLE_PROPERTY_IGFX_DISABLED,
    AMD_F15_TN_GT_A0,
    D0F0xBC_xE03002E4_TYPE,
    D0F0xBC_xE03002E4_ADDRESS,
    0xFFFFFFFF,
    0x3FFFF
    ),
  // Step 18
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0300328_TYPE,
    D0F0xBC_xE0300328_ADDRESS,
    D0F0xBC_xE0300328_Simd0PgfsmClockEn_MASK | D0F0xBC_xE0300328_Simd1PgfsmClockEn_MASK |
    D0F0xBC_xE0300328_Simd2PgfsmClockEn_MASK | D0F0xBC_xE0300328_Simd3PgfsmClockEn_MASK |
    D0F0xBC_xE0300328_Simd4PgfsmClockEn_MASK | D0F0xBC_xE0300328_Simd5PgfsmClockEn_MASK |
    D0F0xBC_xE0300328_GfxPgfsmClockEn_MASK,
    0
    ),
  // Step 19
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0003024_TYPE,
    D0F0xBC_xE0003024_ADDRESS,
    0x1,
    0x0
    ),
//---------------------------------------------------------------------------
// Isolate DC, SYS and CP tile when Internal Graphics is disabled
  // Step 2: Reduce SCLK frequency to 100Mhz. Save current SCLK divider.
  // Step 3
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_xE0003034_TYPE,
    D0F0xBC_xE0003034_ADDRESS,
    D0F0xBC_xE0003034_SysIso_MASK | D0F0xBC_xE0003034_CpIso_MASK |
    D0F0xBC_xE0003034_Dc0Iso_MASK | D0F0xBC_xE0003034_Dc1Iso_MASK |
    D0F0xBC_xE0003034_DciIso_MASK | D0F0xBC_xE0003034_DcipgIso_MASK,
    (1 << D0F0xBC_xE0003034_SysIso_OFFSET) | (1 << D0F0xBC_xE0003034_CpIso_OFFSET) |
    (1 << D0F0xBC_xE0003034_Dc0Iso_OFFSET) | (1 << D0F0xBC_xE0003034_Dc1Iso_OFFSET) |
    (1 << D0F0xBC_xE0003034_DciIso_OFFSET) | (1 << D0F0xBC_xE0003034_DcipgIso_OFFSET)
    ),
  //Step 4: Restore pervious SCLK frequency

//---------------------------------------------------------------------------
// For IOMMU add logic of GfxDis
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F2xF4_x57_TYPE,
    D0F2xF4_x57_ADDRESS,
    D0F2xF4_x57_L1ImuIntGfxDis_MASK,
    (0x1 << D0F2xF4_x57_L1ImuIntGfxDis_OFFSET)
    ),
//---------------------------------------------------------------------------
//programming sequence update when powering down GFX on No-GPU fused parts
//In order to make the SMU estimated VDDNB power correct and keep the actual power low,
//SBIOS needs to enable SCLK deep sleep and set a flag to tell SMU that GFX is powered down.
//After GFX is powered down, simply execute these 3 writes.
  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    D0F0xBC_x1F154_TYPE,
    D0F0xBC_x1F154_ADDRESS,
    D0F0xBC_x1F154_GfxPwrGaterState_MASK,
    0
    ),

  GNB_ENTRY_PROPERTY_RMW (
    TABLE_PROPERTY_IGFX_DISABLED,
    GMMx790_TYPE,
    GMMx790_ADDRESS,
    GMMx790_SclkRunningMask_MASK | GMMx790_EnableDs_MASK,
    (0 << GMMx790_SclkRunningMask_OFFSET) | (1 << GMMx790_EnableDs_OFFSET)
    ),

  GNB_ENTRY_TERMINATE
};