// Seed: 660785336
`timescale 1ps / 1 ps
module module_0 (
    input reg id_0,
    output id_1,
    input id_2,
    output id_3,
    input id_4,
    output reg id_5
);
  always @(posedge id_4 or posedge id_0) begin
    if (1'b0) begin
      #1 begin
        id_5 <= id_0;
      end
      id_3 <= 1;
      id_3 = id_4;
      id_3 = 1;
      #1 begin
        id_1 = 1;
      end
      id_3 <= 1;
    end
    id_5 = 1;
  end
endmodule
