<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICC_HSRE</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ICC_HSRE, Interrupt Controller Hyp System Register Enable register</h1><p>The ICC_HSRE characteristics are:</p><h2>Purpose</h2>
          <p>Controls whether the System register interface or the memory-mapped interface to the GIC CPU interface is used for EL2.</p>
        <p>This 
        register
       is part of:</p><ul><li>The GIC system registers functional group.</li><li>The Virtualization registers functional group.</li><li>The GIC control registers functional group.</li></ul><h2>Configuration</h2><p>There are no configuration notes.</p><h2>Attributes</h2>
          <p>ICC_HSRE is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ICC_HSRE bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#Enable">Enable</a></td><td class="lr" colspan="1"><a href="#DIB">DIB</a></td><td class="lr" colspan="1"><a href="#DFB">DFB</a></td><td class="lr" colspan="1"><a href="#SRE">SRE</a></td></tr></tbody></table><h4 id="0">
                Bits [31:4]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="Enable">Enable, bit [3]
              </h4>
              <p>Enable. Enables lower Exception level access to <a href="AArch32-icc_sre.html">ICC_SRE</a>.</p>
            <table class="valuetable"><tr><th>Enable</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Non-secure EL1 accesses to <a href="AArch32-icc_sre.html">ICC_SRE</a> trap to EL2.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Non-secure EL1 accesses to <a href="AArch32-icc_sre.html">ICC_SRE</a> do not trap to EL2.</p>
                </td></tr></table>
              <p>If ICC_HSRE.SRE is RAO/WI, an implementation is permitted to make the Enable bit RAO/WI.</p>
            
              <p>If ICC_HSRE.SRE is 0, the Enable bit behaves as 1 for all purposes other than reading the value of the bit.</p>
            <h4 id="DIB">DIB, bit [2]
              </h4>
              <p>Disable IRQ bypass.</p>
            <table class="valuetable"><tr><th>DIB</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>IRQ bypass enabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>IRQ bypass disabled.</p>
                </td></tr></table>
              <p>If EL3 is implemented and <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS is 0, this field is a read-only alias of ICC_MSRE.DIB.</p>
            
              <p>If EL3 is implemented and <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS is 1, this field is a read-write alias of ICC_MSRE.DIB.</p>
            
              <p>In systems that do not support IRQ bypass, this bit is RAO/WI.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="DFB">DFB, bit [1]
              </h4>
              <p>Disable FIQ bypass.</p>
            <table class="valuetable"><tr><th>DFB</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>FIQ bypass enabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>FIQ bypass disabled.</p>
                </td></tr></table>
              <p>If EL3 is implemented and <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS is 0, this field is a read-only alias of ICC_MSRE.DFB.</p>
            
              <p>If EL3 is implemented and <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS is 1, this field is a read-write alias of ICC_MSRE.DFB.</p>
            
              <p>In systems that do not support FIQ bypass, this bit is RAO/WI.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="SRE">SRE, bit [0]
              </h4>
              <p>System Register Enable.</p>
            <table class="valuetable"><tr><th>SRE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The memory-mapped interface must be used. Accesses at EL2 or below to any ICH_* System register, or any EL1 or EL2 ICC_* register other than <a href="AArch32-icc_sre.html">ICC_SRE</a> or ICC_HSRE, are <span class="arm-defined-word">UNDEFINED</span>.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The System register interface to the ICH_* registers and the EL1 and EL2 ICC_* registers is enabled for EL2.</p>
                </td></tr></table>
              <p>If software changes this bit from 1 to 0, the results are <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
            
              <p>If an implementation supports only a System register interface to the GIC CPU interface, this bit is RAO/WI.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><div class="access_mechanisms"><h2>Accessing the ICC_HSRE</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  
    &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  
    &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 4, 
                &lt;Rt&gt;, c12, c9, 5</td><td>100</td><td>101</td><td>1100</td><td>1111</td><td>1001</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;syntax&gt;
      </th><th class="accessibility_control" colspan="1">
          Control
        </th><th colspan="3">
        Accessibility
      </th></tr><tr><th class="accessibility_control">TGE</th><th>EL0</th><th>EL1</th><th>EL2</th></tr></table>
            <p>The GIC architecture permits, but does not require, that registers can be shared between memory-mapped registers and the equivalent System registers. This means that if the memory-mapped registers have been accessed while ICC_HSRE.SRE==0, then the System registers might be modified. Therefore, software must only rely on the reset values of the System registers if there has been no use of the GIC functionality while the memory-mapped registers are in use. Otherwise, the System register values must be treated as <span class="arm-defined-word">UNKNOWN</span>.</p>
          <h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>Â®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.</p></div><p>
        When
        EL2 is implemented
        :
      </p><ul><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T12==1, accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright Â© 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
