{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693945231007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693945231007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 16:20:30 2023 " "Processing started: Tue Sep 05 16:20:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693945231007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693945231007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg_count_top -c reg_count_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off reg_count_top -c reg_count_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693945231007 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1693945231208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file x7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 x7seg-x7seg " "Found design unit 1: x7seg-x7seg" {  } { { "x7seg.vhd" "" { Text "C:/Users/Aluno/Documents/Aula 05-09/x7seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693945231492 ""} { "Info" "ISGN_ENTITY_NAME" "1 x7seg " "Found entity 1: x7seg" {  } { { "x7seg.vhd" "" { Text "C:/Users/Aluno/Documents/Aula 05-09/x7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693945231492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693945231492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_count-reg_count " "Found design unit 1: reg_count-reg_count" {  } { { "reg_count.vhd" "" { Text "C:/Users/Aluno/Documents/Aula 05-09/reg_count.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693945231492 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_count " "Found entity 1: reg_count" {  } { { "reg_count.vhd" "" { Text "C:/Users/Aluno/Documents/Aula 05-09/reg_count.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693945231492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693945231492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-reg " "Found design unit 1: reg-reg" {  } { { "reg.vhd" "" { Text "C:/Users/Aluno/Documents/Aula 05-09/reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693945231492 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Aluno/Documents/Aula 05-09/reg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693945231492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693945231492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux88.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux88.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux88-mux88 " "Found design unit 1: mux88-mux88" {  } { { "mux88.vhd" "" { Text "C:/Users/Aluno/Documents/Aula 05-09/mux88.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693945231492 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux88 " "Found entity 1: mux88" {  } { { "mux88.vhd" "" { Text "C:/Users/Aluno/Documents/Aula 05-09/mux88.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693945231492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693945231492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadd-halfadd " "Found design unit 1: halfadd-halfadd" {  } { { "halfadd.vhd" "" { Text "C:/Users/Aluno/Documents/Aula 05-09/halfadd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693945231492 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadd " "Found entity 1: halfadd" {  } { { "halfadd.vhd" "" { Text "C:/Users/Aluno/Documents/Aula 05-09/halfadd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693945231492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693945231492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-fulladd " "Found design unit 1: fulladd-fulladd" {  } { { "fulladd.vhd" "" { Text "C:/Users/Aluno/Documents/Aula 05-09/fulladd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693945231508 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "C:/Users/Aluno/Documents/Aula 05-09/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693945231508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693945231508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_pulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_pulse-clock_pulse " "Found design unit 1: clock_pulse-clock_pulse" {  } { { "clock_pulse.vhd" "" { Text "C:/Users/Aluno/Documents/Aula 05-09/clock_pulse.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693945231508 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_pulse " "Found entity 1: clock_pulse" {  } { { "clock_pulse.vhd" "" { Text "C:/Users/Aluno/Documents/Aula 05-09/clock_pulse.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693945231508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693945231508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-clkdiv " "Found design unit 1: clkdiv-clkdiv" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Aluno/Documents/Aula 05-09/clkdiv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693945231508 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Aluno/Documents/Aula 05-09/clkdiv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693945231508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693945231508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder8-behavioral " "Found design unit 1: adder8-behavioral" {  } { { "adder8.vhd" "" { Text "C:/Users/Aluno/Documents/Aula 05-09/adder8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693945231508 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder8 " "Found entity 1: adder8" {  } { { "adder8.vhd" "" { Text "C:/Users/Aluno/Documents/Aula 05-09/adder8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693945231508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693945231508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_count_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_count_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_count_top-structural " "Found design unit 1: reg_count_top-structural" {  } { { "reg_count_top.vhd" "" { Text "C:/Users/Aluno/Documents/Aula 05-09/reg_count_top.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693945231508 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_count_top " "Found entity 1: reg_count_top" {  } { { "reg_count_top.vhd" "" { Text "C:/Users/Aluno/Documents/Aula 05-09/reg_count_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693945231508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693945231508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg_count_top " "Elaborating entity \"reg_count_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1693945231534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:divider " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:divider\"" {  } { { "reg_count_top.vhd" "divider" { Text "C:/Users/Aluno/Documents/Aula 05-09/reg_count_top.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693945231534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pulse clock_pulse:clkpulse " "Elaborating entity \"clock_pulse\" for hierarchy \"clock_pulse:clkpulse\"" {  } { { "reg_count_top.vhd" "clkpulse" { Text "C:/Users/Aluno/Documents/Aula 05-09/reg_count_top.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693945231534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_count reg_count:regcount " "Elaborating entity \"reg_count\" for hierarchy \"reg_count:regcount\"" {  } { { "reg_count_top.vhd" "regcount" { Text "C:/Users/Aluno/Documents/Aula 05-09/reg_count_top.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693945231534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder8 reg_count:regcount\|adder8:SUM8 " "Elaborating entity \"adder8\" for hierarchy \"reg_count:regcount\|adder8:SUM8\"" {  } { { "reg_count.vhd" "SUM8" { Text "C:/Users/Aluno/Documents/Aula 05-09/reg_count.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693945231534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux88 reg_count:regcount\|mux88:MUX " "Elaborating entity \"mux88\" for hierarchy \"reg_count:regcount\|mux88:MUX\"" {  } { { "reg_count.vhd" "MUX" { Text "C:/Users/Aluno/Documents/Aula 05-09/reg_count.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693945231534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg_count:regcount\|reg:R " "Elaborating entity \"reg\" for hierarchy \"reg_count:regcount\|reg:R\"" {  } { { "reg_count.vhd" "R" { Text "C:/Users/Aluno/Documents/Aula 05-09/reg_count.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693945231534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x7seg x7seg:disp7seg " "Elaborating entity \"x7seg\" for hierarchy \"x7seg:disp7seg\"" {  } { { "reg_count_top.vhd" "disp7seg" { Text "C:/Users/Aluno/Documents/Aula 05-09/reg_count_top.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693945231544 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dp VCC " "Pin \"dp\" is stuck at VCC" {  } { { "reg_count_top.vhd" "" { Text "C:/Users/Aluno/Documents/Aula 05-09/reg_count_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693945231776 "|reg_count_top|dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1693945231776 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1693945231812 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1693945231877 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1693945231960 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693945231960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1693945231981 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1693945231981 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1693945231981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1693945231981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693945231992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 16:20:31 2023 " "Processing ended: Tue Sep 05 16:20:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693945231992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693945231992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693945231992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693945231992 ""}
