digraph "CFG for '_ZL7findRHSPdS_S_S_i' function" {
	label="CFG for '_ZL7findRHSPdS_S_S_i' function";

	Node0x61686a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %7, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 2, !range !4, !invariant.load !5\l  %19 = zext i16 %18 to i32\l  %20 = mul i32 %15, %19\l  %21 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %22 = add i32 %20, %21\l  %23 = mul nsw i32 %22, %4\l  %24 = add nsw i32 %14, %23\l  %25 = sext i32 %24 to i64\l  %26 = getelementptr inbounds double, double addrspace(1)* %1, i64 %25\l  %27 = load double, double addrspace(1)* %26, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %28 = getelementptr inbounds double, double addrspace(1)* %0, i64 %25\l  %29 = load double, double addrspace(1)* %28, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %30 = fsub contract double %27, %29\l  %31 = fmul contract double %30, 0x3FE5555555555555\l  %32 = getelementptr inbounds double, double addrspace(1)* %3, i64 %25\l  %33 = load double, double addrspace(1)* %32, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %34 = fsub contract double %33, %31\l  %35 = getelementptr inbounds double, double addrspace(1)* %2, i64 %25\l  %36 = load double, double addrspace(1)* %35, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %37 = fadd contract double %36, %34\l  store double %37, double addrspace(1)* %35, align 8, !tbaa !7\l  %38 = load double, double addrspace(1)* %26, align 8, !tbaa !7\l  store double %38, double addrspace(1)* %28, align 8, !tbaa !7\l  ret void\l}"];
}
