Simulator report for lab5
Sat Mar 02 12:29:48 2024
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 200.0 ms     ;
; Simulation Netlist Size     ; 218 nodes    ;
; Simulation Coverage         ;      57.89 % ;
; Total Number of Transitions ; 3065         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Option                                                                                     ; Setting      ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Simulation mode                                                                            ; Functional   ; Timing        ;
; Start time                                                                                 ; 0 ns         ; 0 ns          ;
; Simulation results format                                                                  ; CVWF         ;               ;
; Vector input source                                                                        ; lab5 (1).vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On           ; On            ;
; Check outputs                                                                              ; Off          ; Off           ;
; Report simulation coverage                                                                 ; On           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On           ; On            ;
; Display missing 1-value coverage report                                                    ; On           ; On            ;
; Display missing 0-value coverage report                                                    ; On           ; On            ;
; Detect setup and hold time violations                                                      ; Off          ; Off           ;
; Detect glitches                                                                            ; Off          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off          ; Off           ;
; Generate Signal Activity File                                                              ; Off          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off          ; Off           ;
; Group bus channels in simulation results                                                   ; Off          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off          ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto         ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      57.89 % ;
; Total nodes checked                                 ; 218          ;
; Total output ports checked                          ; 228          ;
; Total output ports with complete 1/0-value coverage ; 132          ;
; Total output ports with no 1/0-value coverage       ; 32           ;
; Total output ports with no 1-value coverage         ; 75           ;
; Total output ports with no 0-value coverage         ; 53           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                            ; Output Port Name                                                                                                       ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; |lab5|busy                                                                                                           ; |lab5|busy                                                                                                             ; pin_out          ;
; |lab5|inst1                                                                                                          ; |lab5|inst1                                                                                                            ; out0             ;
; |lab5|inst                                                                                                           ; |lab5|inst                                                                                                             ; out0             ;
; |lab5|busy4                                                                                                          ; |lab5|busy4                                                                                                            ; pin_out          ;
; |lab5|REQS[4]                                                                                                        ; |lab5|REQS[4]                                                                                                          ; out              ;
; |lab5|REQS[3]                                                                                                        ; |lab5|REQS[3]                                                                                                          ; out              ;
; |lab5|REQS[2]                                                                                                        ; |lab5|REQS[2]                                                                                                          ; out              ;
; |lab5|REQS[1]                                                                                                        ; |lab5|REQS[1]                                                                                                          ; out              ;
; |lab5|REQS[0]                                                                                                        ; |lab5|REQS[0]                                                                                                          ; out              ;
; |lab5|clk                                                                                                            ; |lab5|clk                                                                                                              ; out              ;
; |lab5|busy2                                                                                                          ; |lab5|busy2                                                                                                            ; pin_out          ;
; |lab5|busy1                                                                                                          ; |lab5|busy1                                                                                                            ; pin_out          ;
; |lab5|busy3                                                                                                          ; |lab5|busy3                                                                                                            ; pin_out          ;
; |lab5|busy5                                                                                                          ; |lab5|busy5                                                                                                            ; pin_out          ;
; |lab5|giveAccess                                                                                                     ; |lab5|giveAccess                                                                                                       ; pin_out          ;
; |lab5|addr[1]                                                                                                        ; |lab5|addr[1]                                                                                                          ; pin_out          ;
; |lab5|addr[0]                                                                                                        ; |lab5|addr[0]                                                                                                          ; pin_out          ;
; |lab5|address[1]                                                                                                     ; |lab5|address[1]                                                                                                       ; out0             ;
; |lab5|address[0]                                                                                                     ; |lab5|address[0]                                                                                                       ; out0             ;
; |lab5|data[3]                                                                                                        ; |lab5|data[3]                                                                                                          ; pin_out          ;
; |lab5|data[2]                                                                                                        ; |lab5|data[2]                                                                                                          ; pin_out          ;
; |lab5|data[1]                                                                                                        ; |lab5|data[1]                                                                                                          ; pin_out          ;
; |lab5|data[0]                                                                                                        ; |lab5|data[0]                                                                                                          ; pin_out          ;
; |lab5|data~4                                                                                                         ; |lab5|data~4                                                                                                           ; out0             ;
; |lab5|data~5                                                                                                         ; |lab5|data~5                                                                                                           ; out0             ;
; |lab5|data~6                                                                                                         ; |lab5|data~6                                                                                                           ; out0             ;
; |lab5|data~7                                                                                                         ; |lab5|data~7                                                                                                           ; out0             ;
; |lab5|slave_data1[1]                                                                                                 ; |lab5|slave_data1[1]                                                                                                   ; pin_out          ;
; |lab5|slave_data1[0]                                                                                                 ; |lab5|slave_data1[0]                                                                                                   ; pin_out          ;
; |lab5|slave_data2[3]                                                                                                 ; |lab5|slave_data2[3]                                                                                                   ; pin_out          ;
; |lab5|slave_data2[2]                                                                                                 ; |lab5|slave_data2[2]                                                                                                   ; pin_out          ;
; |lab5|slave_data2[0]                                                                                                 ; |lab5|slave_data2[0]                                                                                                   ; pin_out          ;
; |lab5|slave:inst16|lpm_compare3:inst1|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]  ; |lab5|slave:inst16|lpm_compare3:inst1|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]    ; out0             ;
; |lab5|slave:inst15|lpm_compare3:inst1|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]  ; |lab5|slave:inst15|lpm_compare3:inst1|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]    ; out0             ;
; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                    ; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                      ; regout           ;
; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                    ; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                      ; regout           ;
; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |lab5|slave:inst14|lpm_compare3:inst1|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]  ; |lab5|slave:inst14|lpm_compare3:inst1|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]    ; out0             ;
; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                    ; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                      ; regout           ;
; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |lab5|master:inst2|inst14                                                                                            ; |lab5|master:inst2|inst14                                                                                              ; out0             ;
; |lab5|master:inst2|inst4                                                                                             ; |lab5|master:inst2|inst4                                                                                               ; out0             ;
; |lab5|master:inst2|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_3ri:auto_generated|aneb_result_wire[0]  ; |lab5|master:inst2|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_3ri:auto_generated|aneb_result_wire[0]    ; out0             ;
; |lab5|master:inst2|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_3ri:auto_generated|data_wire[0]         ; |lab5|master:inst2|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_3ri:auto_generated|data_wire[0]           ; out0             ;
; |lab5|master:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0    ; |lab5|master:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0      ; sumout           ;
; |lab5|master:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0    ; |lab5|master:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |lab5|master:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1    ; |lab5|master:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1      ; sumout           ;
; |lab5|master:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1    ; |lab5|master:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |lab5|master:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2    ; |lab5|master:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2      ; sumout           ;
; |lab5|master:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[2]  ; |lab5|master:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]               ; regout           ;
; |lab5|master:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[1]  ; |lab5|master:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]               ; regout           ;
; |lab5|master:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[0]  ; |lab5|master:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]               ; regout           ;
; |lab5|master:inst2|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] ; |lab5|master:inst2|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]   ; out0             ;
; |lab5|master:inst2|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]        ; |lab5|master:inst2|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]          ; out0             ;
; |lab5|master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |lab5|master:inst2|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |lab5|master:inst4|inst14                                                                                            ; |lab5|master:inst4|inst14                                                                                              ; out0             ;
; |lab5|master:inst4|inst4                                                                                             ; |lab5|master:inst4|inst4                                                                                               ; out0             ;
; |lab5|master:inst4|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_3ri:auto_generated|aneb_result_wire[0]  ; |lab5|master:inst4|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_3ri:auto_generated|aneb_result_wire[0]    ; out0             ;
; |lab5|master:inst4|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_3ri:auto_generated|data_wire[0]         ; |lab5|master:inst4|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_3ri:auto_generated|data_wire[0]           ; out0             ;
; |lab5|master:inst4|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1           ; |lab5|master:inst4|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1             ; out0             ;
; |lab5|master:inst4|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout             ; |lab5|master:inst4|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout               ; out0             ;
; |lab5|master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0    ; |lab5|master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0      ; sumout           ;
; |lab5|master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0    ; |lab5|master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |lab5|master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1    ; |lab5|master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1      ; sumout           ;
; |lab5|master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1    ; |lab5|master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |lab5|master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2    ; |lab5|master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2      ; sumout           ;
; |lab5|master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[2]  ; |lab5|master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]               ; regout           ;
; |lab5|master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[1]  ; |lab5|master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]               ; regout           ;
; |lab5|master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[0]  ; |lab5|master:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]               ; regout           ;
; |lab5|master:inst4|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] ; |lab5|master:inst4|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]   ; out0             ;
; |lab5|master:inst4|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]        ; |lab5|master:inst4|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]          ; out0             ;
; |lab5|master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |lab5|master:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |lab5|master:inst3|inst14                                                                                            ; |lab5|master:inst3|inst14                                                                                              ; out0             ;
; |lab5|master:inst3|inst4                                                                                             ; |lab5|master:inst3|inst4                                                                                               ; out0             ;
; |lab5|master:inst3|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_3ri:auto_generated|aneb_result_wire[0]  ; |lab5|master:inst3|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_3ri:auto_generated|aneb_result_wire[0]    ; out0             ;
; |lab5|master:inst3|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_3ri:auto_generated|data_wire[0]         ; |lab5|master:inst3|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_3ri:auto_generated|data_wire[0]           ; out0             ;
; |lab5|master:inst3|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1           ; |lab5|master:inst3|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1             ; out0             ;
; |lab5|master:inst3|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout             ; |lab5|master:inst3|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout               ; out0             ;
; |lab5|master:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0    ; |lab5|master:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0      ; sumout           ;
; |lab5|master:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0    ; |lab5|master:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |lab5|master:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1    ; |lab5|master:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1      ; sumout           ;
; |lab5|master:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1    ; |lab5|master:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |lab5|master:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2    ; |lab5|master:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2      ; sumout           ;
; |lab5|master:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[2]  ; |lab5|master:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]               ; regout           ;
; |lab5|master:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[1]  ; |lab5|master:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]               ; regout           ;
; |lab5|master:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[0]  ; |lab5|master:inst3|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]               ; regout           ;
; |lab5|master:inst3|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] ; |lab5|master:inst3|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]   ; out0             ;
; |lab5|master:inst3|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]        ; |lab5|master:inst3|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]          ; out0             ;
; |lab5|master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |lab5|master:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |lab5|lpm_compare4:inst7|lpm_compare:lpm_compare_component|cmpr_uqi:auto_generated|aeb_int~0                         ; |lab5|lpm_compare4:inst7|lpm_compare:lpm_compare_component|cmpr_uqi:auto_generated|aeb_int~0                           ; out0             ;
; |lab5|lpm_compare4:inst7|lpm_compare:lpm_compare_component|cmpr_uqi:auto_generated|ageb                              ; |lab5|lpm_compare4:inst7|lpm_compare:lpm_compare_component|cmpr_uqi:auto_generated|ageb                                ; out0             ;
; |lab5|arbitr:inst19|inst4                                                                                            ; |lab5|arbitr:inst19|inst4                                                                                              ; out0             ;
; |lab5|master:inst8|inst14                                                                                            ; |lab5|master:inst8|inst14                                                                                              ; out0             ;
; |lab5|master:inst8|inst4                                                                                             ; |lab5|master:inst8|inst4                                                                                               ; out0             ;
; |lab5|master:inst8|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_3ri:auto_generated|aneb_result_wire[0]  ; |lab5|master:inst8|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_3ri:auto_generated|aneb_result_wire[0]    ; out0             ;
; |lab5|master:inst8|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_3ri:auto_generated|data_wire[0]         ; |lab5|master:inst8|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_3ri:auto_generated|data_wire[0]           ; out0             ;
; |lab5|master:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0    ; |lab5|master:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0      ; sumout           ;
; |lab5|master:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0    ; |lab5|master:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |lab5|master:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1    ; |lab5|master:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1      ; sumout           ;
; |lab5|master:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1    ; |lab5|master:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |lab5|master:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2    ; |lab5|master:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2      ; sumout           ;
; |lab5|master:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[2]  ; |lab5|master:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]               ; regout           ;
; |lab5|master:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[1]  ; |lab5|master:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]               ; regout           ;
; |lab5|master:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[0]  ; |lab5|master:inst8|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]               ; regout           ;
; |lab5|master:inst8|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] ; |lab5|master:inst8|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]   ; out0             ;
; |lab5|master:inst8|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]        ; |lab5|master:inst8|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]          ; out0             ;
; |lab5|master:inst8|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |lab5|master:inst8|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |lab5|master:inst5|inst14                                                                                            ; |lab5|master:inst5|inst14                                                                                              ; out0             ;
; |lab5|master:inst5|inst4                                                                                             ; |lab5|master:inst5|inst4                                                                                               ; out0             ;
; |lab5|master:inst5|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_3ri:auto_generated|aneb_result_wire[0]  ; |lab5|master:inst5|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_3ri:auto_generated|aneb_result_wire[0]    ; out0             ;
; |lab5|master:inst5|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_3ri:auto_generated|data_wire[0]         ; |lab5|master:inst5|lpm_compare0:inst5|lpm_compare:lpm_compare_component|cmpr_3ri:auto_generated|data_wire[0]           ; out0             ;
; |lab5|master:inst5|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1           ; |lab5|master:inst5|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout~1             ; out0             ;
; |lab5|master:inst5|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout             ; |lab5|master:inst5|lpm_mux0:inst12|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout               ; out0             ;
; |lab5|master:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0    ; |lab5|master:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0      ; sumout           ;
; |lab5|master:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0    ; |lab5|master:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |lab5|master:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1    ; |lab5|master:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1      ; sumout           ;
; |lab5|master:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1    ; |lab5|master:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |lab5|master:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2    ; |lab5|master:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_comb_bita2      ; sumout           ;
; |lab5|master:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[2]  ; |lab5|master:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]               ; regout           ;
; |lab5|master:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[1]  ; |lab5|master:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]               ; regout           ;
; |lab5|master:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|counter_reg_bit1a[0]  ; |lab5|master:inst5|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]               ; regout           ;
; |lab5|master:inst5|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] ; |lab5|master:inst5|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]   ; out0             ;
; |lab5|master:inst5|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]        ; |lab5|master:inst5|lpm_compare2:inst11|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]          ; out0             ;
; |lab5|master:inst5|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                    ; |lab5|master:inst5|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                      ; regout           ;
; |lab5|lpm_compare4:inst7|lpm_compare:lpm_compare_component|cmpr_uqi:auto_generated|op_1~0                            ; |lab5|lpm_compare4:inst7|lpm_compare:lpm_compare_component|cmpr_uqi:auto_generated|op_1~0                              ; out0             ;
; |lab5|lpm_compare4:inst7|lpm_compare:lpm_compare_component|cmpr_uqi:auto_generated|op_1~1                            ; |lab5|lpm_compare4:inst7|lpm_compare:lpm_compare_component|cmpr_uqi:auto_generated|op_1~1                              ; out0             ;
; |lab5|lpm_compare4:inst7|lpm_compare:lpm_compare_component|cmpr_uqi:auto_generated|op_1~2                            ; |lab5|lpm_compare4:inst7|lpm_compare:lpm_compare_component|cmpr_uqi:auto_generated|op_1~2                              ; out0             ;
; |lab5|lpm_compare4:inst7|lpm_compare:lpm_compare_component|cmpr_uqi:auto_generated|op_1~3                            ; |lab5|lpm_compare4:inst7|lpm_compare:lpm_compare_component|cmpr_uqi:auto_generated|op_1~3                              ; out0             ;
; |lab5|lpm_compare4:inst7|lpm_compare:lpm_compare_component|cmpr_uqi:auto_generated|op_1~4                            ; |lab5|lpm_compare4:inst7|lpm_compare:lpm_compare_component|cmpr_uqi:auto_generated|op_1~4                              ; out0             ;
; |lab5|lpm_compare4:inst7|lpm_compare:lpm_compare_component|cmpr_uqi:auto_generated|op_1~5                            ; |lab5|lpm_compare4:inst7|lpm_compare:lpm_compare_component|cmpr_uqi:auto_generated|op_1~5                              ; out0             ;
; |lab5|lpm_compare4:inst7|lpm_compare:lpm_compare_component|cmpr_uqi:auto_generated|op_1~6                            ; |lab5|lpm_compare4:inst7|lpm_compare:lpm_compare_component|cmpr_uqi:auto_generated|op_1~6                              ; out0             ;
; |lab5|lpm_compare4:inst7|lpm_compare:lpm_compare_component|cmpr_uqi:auto_generated|op_1~7                            ; |lab5|lpm_compare4:inst7|lpm_compare:lpm_compare_component|cmpr_uqi:auto_generated|op_1~7                              ; out0             ;
+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                       ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+
; Node Name                                                                    ; Output Port Name                                                             ; Output Port Type ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+
; |lab5|data[7]                                                                ; |lab5|data[7]                                                                ; pin_out          ;
; |lab5|data[6]                                                                ; |lab5|data[6]                                                                ; pin_out          ;
; |lab5|data[5]                                                                ; |lab5|data[5]                                                                ; pin_out          ;
; |lab5|data[4]                                                                ; |lab5|data[4]                                                                ; pin_out          ;
; |lab5|data~0                                                                 ; |lab5|data~0                                                                 ; out0             ;
; |lab5|data~1                                                                 ; |lab5|data~1                                                                 ; out0             ;
; |lab5|data~2                                                                 ; |lab5|data~2                                                                 ; out0             ;
; |lab5|data~3                                                                 ; |lab5|data~3                                                                 ; out0             ;
; |lab5|slave_data1[7]                                                         ; |lab5|slave_data1[7]                                                         ; pin_out          ;
; |lab5|slave_data1[6]                                                         ; |lab5|slave_data1[6]                                                         ; pin_out          ;
; |lab5|slave_data1[5]                                                         ; |lab5|slave_data1[5]                                                         ; pin_out          ;
; |lab5|slave_data1[4]                                                         ; |lab5|slave_data1[4]                                                         ; pin_out          ;
; |lab5|slave_data1[3]                                                         ; |lab5|slave_data1[3]                                                         ; pin_out          ;
; |lab5|slave_data2[7]                                                         ; |lab5|slave_data2[7]                                                         ; pin_out          ;
; |lab5|slave_data2[6]                                                         ; |lab5|slave_data2[6]                                                         ; pin_out          ;
; |lab5|slave_data2[5]                                                         ; |lab5|slave_data2[5]                                                         ; pin_out          ;
; |lab5|slave_data2[4]                                                         ; |lab5|slave_data2[4]                                                         ; pin_out          ;
; |lab5|slave_data2[1]                                                         ; |lab5|slave_data2[1]                                                         ; pin_out          ;
; |lab5|slave_data3[7]                                                         ; |lab5|slave_data3[7]                                                         ; pin_out          ;
; |lab5|slave_data3[6]                                                         ; |lab5|slave_data3[6]                                                         ; pin_out          ;
; |lab5|slave_data3[5]                                                         ; |lab5|slave_data3[5]                                                         ; pin_out          ;
; |lab5|slave_data3[4]                                                         ; |lab5|slave_data3[4]                                                         ; pin_out          ;
; |lab5|slave_data3[3]                                                         ; |lab5|slave_data3[3]                                                         ; pin_out          ;
; |lab5|slave_data3[0]                                                         ; |lab5|slave_data3[0]                                                         ; pin_out          ;
; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]            ; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]            ; regout           ;
; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]            ; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]            ; regout           ;
; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]            ; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]            ; regout           ;
; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]            ; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]            ; regout           ;
; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]            ; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]            ; regout           ;
; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]            ; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]            ; regout           ;
; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]            ; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]            ; regout           ;
; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]            ; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]            ; regout           ;
; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]            ; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]            ; regout           ;
; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]            ; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]            ; regout           ;
; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]            ; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]            ; regout           ;
; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]            ; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]            ; regout           ;
; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]            ; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]            ; regout           ;
; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]            ; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]            ; regout           ;
; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]            ; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]            ; regout           ;
; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]            ; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]            ; regout           ;
; |lab5|master:inst2|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[7] ; |lab5|master:inst2|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[7] ; out              ;
; |lab5|master:inst2|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[6] ; |lab5|master:inst2|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[6] ; out              ;
; |lab5|master:inst2|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[5] ; |lab5|master:inst2|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[5] ; out              ;
; |lab5|master:inst2|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[4] ; |lab5|master:inst2|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[4] ; out              ;
; |lab5|master:inst2|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[3] ; |lab5|master:inst2|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[3] ; out              ;
; |lab5|master:inst2|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[1] ; |lab5|master:inst2|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |lab5|master:inst2|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[0] ; |lab5|master:inst2|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |lab5|master:inst2|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[1] ; |lab5|master:inst2|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |lab5|master:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[7] ; |lab5|master:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[7] ; out              ;
; |lab5|master:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[6] ; |lab5|master:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[6] ; out              ;
; |lab5|master:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[5] ; |lab5|master:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[5] ; out              ;
; |lab5|master:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[4] ; |lab5|master:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[4] ; out              ;
; |lab5|master:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[3] ; |lab5|master:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[3] ; out              ;
; |lab5|master:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[0] ; |lab5|master:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |lab5|master:inst3|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[7] ; |lab5|master:inst3|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[7] ; out              ;
; |lab5|master:inst3|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[6] ; |lab5|master:inst3|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[6] ; out              ;
; |lab5|master:inst3|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[5] ; |lab5|master:inst3|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[5] ; out              ;
; |lab5|master:inst3|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[4] ; |lab5|master:inst3|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[4] ; out              ;
; |lab5|master:inst3|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[3] ; |lab5|master:inst3|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[3] ; out              ;
; |lab5|master:inst3|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[1] ; |lab5|master:inst3|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |lab5|master:inst3|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0] ; |lab5|master:inst3|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |lab5|master:inst8|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[7] ; |lab5|master:inst8|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[7] ; out              ;
; |lab5|master:inst8|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[6] ; |lab5|master:inst8|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[6] ; out              ;
; |lab5|master:inst8|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[5] ; |lab5|master:inst8|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[5] ; out              ;
; |lab5|master:inst8|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[4] ; |lab5|master:inst8|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[4] ; out              ;
; |lab5|master:inst8|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[2] ; |lab5|master:inst8|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |lab5|master:inst8|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[1] ; |lab5|master:inst8|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |lab5|master:inst8|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[0] ; |lab5|master:inst8|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |lab5|master:inst8|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0] ; |lab5|master:inst8|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |lab5|master:inst5|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[7] ; |lab5|master:inst5|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[7] ; out              ;
; |lab5|master:inst5|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[6] ; |lab5|master:inst5|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[6] ; out              ;
; |lab5|master:inst5|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[5] ; |lab5|master:inst5|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[5] ; out              ;
; |lab5|master:inst5|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[4] ; |lab5|master:inst5|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[4] ; out              ;
; |lab5|master:inst5|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[3] ; |lab5|master:inst5|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[3] ; out              ;
; |lab5|master:inst5|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[1] ; |lab5|master:inst5|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                       ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+
; Node Name                                                                    ; Output Port Name                                                             ; Output Port Type ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+
; |lab5|slave_data1[7]                                                         ; |lab5|slave_data1[7]                                                         ; pin_out          ;
; |lab5|slave_data1[6]                                                         ; |lab5|slave_data1[6]                                                         ; pin_out          ;
; |lab5|slave_data1[5]                                                         ; |lab5|slave_data1[5]                                                         ; pin_out          ;
; |lab5|slave_data1[4]                                                         ; |lab5|slave_data1[4]                                                         ; pin_out          ;
; |lab5|slave_data1[3]                                                         ; |lab5|slave_data1[3]                                                         ; pin_out          ;
; |lab5|slave_data1[2]                                                         ; |lab5|slave_data1[2]                                                         ; pin_out          ;
; |lab5|slave_data2[7]                                                         ; |lab5|slave_data2[7]                                                         ; pin_out          ;
; |lab5|slave_data2[6]                                                         ; |lab5|slave_data2[6]                                                         ; pin_out          ;
; |lab5|slave_data2[5]                                                         ; |lab5|slave_data2[5]                                                         ; pin_out          ;
; |lab5|slave_data2[4]                                                         ; |lab5|slave_data2[4]                                                         ; pin_out          ;
; |lab5|slave_data2[1]                                                         ; |lab5|slave_data2[1]                                                         ; pin_out          ;
; |lab5|slave_data3[7]                                                         ; |lab5|slave_data3[7]                                                         ; pin_out          ;
; |lab5|slave_data3[6]                                                         ; |lab5|slave_data3[6]                                                         ; pin_out          ;
; |lab5|slave_data3[5]                                                         ; |lab5|slave_data3[5]                                                         ; pin_out          ;
; |lab5|slave_data3[4]                                                         ; |lab5|slave_data3[4]                                                         ; pin_out          ;
; |lab5|slave_data3[3]                                                         ; |lab5|slave_data3[3]                                                         ; pin_out          ;
; |lab5|slave_data3[2]                                                         ; |lab5|slave_data3[2]                                                         ; pin_out          ;
; |lab5|slave_data3[1]                                                         ; |lab5|slave_data3[1]                                                         ; pin_out          ;
; |lab5|slave_data3[0]                                                         ; |lab5|slave_data3[0]                                                         ; pin_out          ;
; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]            ; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]            ; regout           ;
; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]            ; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]            ; regout           ;
; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]            ; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]            ; regout           ;
; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]            ; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]            ; regout           ;
; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]            ; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]            ; regout           ;
; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]            ; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]            ; regout           ;
; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]            ; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]            ; regout           ;
; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]            ; |lab5|slave:inst16|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]            ; regout           ;
; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]            ; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]            ; regout           ;
; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]            ; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]            ; regout           ;
; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]            ; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]            ; regout           ;
; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]            ; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]            ; regout           ;
; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]            ; |lab5|slave:inst15|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]            ; regout           ;
; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]            ; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[7]            ; regout           ;
; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]            ; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[6]            ; regout           ;
; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]            ; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]            ; regout           ;
; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]            ; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]            ; regout           ;
; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]            ; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]            ; regout           ;
; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]            ; |lab5|slave:inst14|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]            ; regout           ;
; |lab5|master:inst2|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[2] ; |lab5|master:inst2|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |lab5|master:inst2|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0] ; |lab5|master:inst2|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |lab5|master:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[2] ; |lab5|master:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |lab5|master:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[1] ; |lab5|master:inst4|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |lab5|master:inst4|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[1] ; |lab5|master:inst4|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |lab5|master:inst4|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0] ; |lab5|master:inst4|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |lab5|master:inst3|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[2] ; |lab5|master:inst3|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |lab5|master:inst3|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[0] ; |lab5|master:inst3|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |lab5|master:inst3|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[1] ; |lab5|master:inst3|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |lab5|master:inst8|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[3] ; |lab5|master:inst8|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[3] ; out              ;
; |lab5|master:inst8|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[1] ; |lab5|master:inst8|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |lab5|master:inst5|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[2] ; |lab5|master:inst5|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[2] ; out              ;
; |lab5|master:inst5|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[1] ; |lab5|master:inst5|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[1] ; out              ;
; |lab5|master:inst5|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[0] ; |lab5|master:inst5|lpm_bustri2:inst9|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
; |lab5|master:inst5|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0] ; |lab5|master:inst5|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0] ; out              ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat Mar 02 12:29:47 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab5 -c lab5
Info: Using vector source file "//Mac/Home/Desktop/lab5upd/lab5 (1).vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      57.89 %
Info: Number of transitions in simulation is 3065
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 321 megabytes
    Info: Processing ended: Sat Mar 02 12:29:48 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


