;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP 0, 80
	CMP #-6, <-20
	DJN 11, @-809
	CMP 0, 80
	SUB 0, 80
	SLT -0, 2
	ADD 260, 501
	SPL -600, -10
	SLT -0, 2
	JMN 0, -0
	SUB @121, 106
	JMP <-127, 100
	DJN -1, @-20
	DJN 0, #2
	SUB 0, 0
	SLT #0, @2
	SUB #-72, @201
	SUB -207, <-126
	SLT -0, 2
	SUB -207, <-126
	SUB -7, <-126
	SUB @121, 106
	MOV @-127, 100
	SPL 0, <402
	SUB 0, 0
	SPL 0, <402
	SUB 0, 80
	SUB 12, @910
	SUB 0, 80
	SUB 0, 80
	SUB 12, 15
	JMZ <-127, 100
	SUB @127, <103
	SUB #-6, <-20
	SUB @127, <103
	SPL @300, 90
	SUB @121, 106
	JMN 0, 90
	SPL @300, 90
	CMP -207, <-126
	CMP 0, 80
	SUB #0, 8
	ADD 210, 30
	CMP -207, <-126
	DJN @62, #200
	SUB 100, 8
	SUB 0, 0
	MOV -7, <-20
