$date
	Tue Dec  2 11:45:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module core_tb $end
$var wire 32 ! pc_addr [31:0] $end
$var wire 32 " instr [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst_n $end
$scope module u_core $end
$var wire 1 % branch_taken $end
$var wire 1 # clk $end
$var wire 1 & jump_taken $end
$var wire 1 ' mem_to_reg $end
$var wire 1 ( mem_write $end
$var wire 32 ) pc_addr [31:0] $end
$var wire 1 * reg_write $end
$var wire 1 $ rst_n $end
$var wire 1 + zero_flag $end
$var wire 32 , wdata [31:0] $end
$var wire 32 - rs2_data [31:0] $end
$var wire 5 . rs2 [4:0] $end
$var wire 32 / rs1_data [31:0] $end
$var wire 5 0 rs1 [4:0] $end
$var wire 5 1 rd [4:0] $end
$var wire 32 2 pc_next [31:0] $end
$var wire 32 3 pc_curr [31:0] $end
$var wire 7 4 opcode [6:0] $end
$var wire 1 5 is_u_type $end
$var wire 1 6 is_store $end
$var wire 1 7 is_s_type $end
$var wire 1 8 is_r_type $end
$var wire 1 9 is_load $end
$var wire 1 : is_j_type $end
$var wire 1 ; is_i_type $end
$var wire 1 < is_b_type $end
$var wire 32 = instr [31:0] $end
$var wire 32 > imm [31:0] $end
$var wire 7 ? funct7 [6:0] $end
$var wire 3 @ funct3 [2:0] $end
$var wire 32 A dmem_rdata [31:0] $end
$var wire 32 B alu_src_b [31:0] $end
$var wire 32 C alu_result [31:0] $end
$var wire 2 D alu_op [1:0] $end
$var wire 4 E alu_ctrl [3:0] $end
$scope module u_alu $end
$var wire 32 F b [31:0] $end
$var wire 1 + zero $end
$var wire 4 G alu_ctrl [3:0] $end
$var wire 32 H a [31:0] $end
$var parameter 4 I ALU_ADD $end
$var parameter 4 J ALU_AND $end
$var parameter 4 K ALU_OR $end
$var parameter 4 L ALU_SLL $end
$var parameter 4 M ALU_SLT $end
$var parameter 4 N ALU_SLTU $end
$var parameter 4 O ALU_SRA $end
$var parameter 4 P ALU_SRL $end
$var parameter 4 Q ALU_SUB $end
$var parameter 4 R ALU_XOR $end
$var reg 32 S result [31:0] $end
$upscope $end
$scope module u_alu_control $end
$var wire 2 T alu_op [1:0] $end
$var wire 7 U funct7 [6:0] $end
$var wire 3 V funct3 [2:0] $end
$var parameter 4 W ALU_ADD $end
$var parameter 4 X ALU_AND $end
$var parameter 4 Y ALU_OR $end
$var parameter 4 Z ALU_SLL $end
$var parameter 4 [ ALU_SLT $end
$var parameter 4 \ ALU_SLTU $end
$var parameter 4 ] ALU_SRA $end
$var parameter 4 ^ ALU_SRL $end
$var parameter 4 _ ALU_SUB $end
$var parameter 4 ` ALU_XOR $end
$var reg 4 a alu_ctrl [3:0] $end
$upscope $end
$scope module u_decoder $end
$var wire 1 ; is_i_type $end
$var wire 1 5 is_u_type $end
$var wire 5 b rs2 [4:0] $end
$var wire 5 c rs1 [4:0] $end
$var wire 5 d rd [4:0] $end
$var wire 7 e opcode [6:0] $end
$var wire 1 6 is_store $end
$var wire 1 7 is_s_type $end
$var wire 1 8 is_r_type $end
$var wire 1 9 is_load $end
$var wire 1 : is_j_type $end
$var wire 1 < is_b_type $end
$var wire 32 f instr [31:0] $end
$var wire 7 g funct7 [6:0] $end
$var wire 3 h funct3 [2:0] $end
$upscope $end
$scope module u_dmem $end
$var wire 32 i addr [31:0] $end
$var wire 1 # clk $end
$var wire 32 j rdata [31:0] $end
$var wire 1 ( we $end
$var wire 32 k wdata [31:0] $end
$upscope $end
$scope module u_imm_gen $end
$var wire 7 l opcode [6:0] $end
$var wire 32 m instr [31:0] $end
$var reg 32 n imm [31:0] $end
$upscope $end
$scope module u_pc $end
$var wire 1 # clk $end
$var wire 32 o din [31:0] $end
$var wire 1 $ rst_n $end
$var reg 32 p dout [31:0] $end
$upscope $end
$scope module u_regfile $end
$var wire 1 # clk $end
$var wire 5 q rd_addr [4:0] $end
$var wire 5 r rs1_addr [4:0] $end
$var wire 5 s rs2_addr [4:0] $end
$var wire 32 t wdata [31:0] $end
$var wire 1 * we $end
$var wire 32 u rs2_data [31:0] $end
$var wire 32 v rs1_data [31:0] $end
$var integer 32 w i [31:0] $end
$upscope $end
$upscope $end
$scope module u_imem $end
$var wire 32 x addr [31:0] $end
$var wire 32 y data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 `
b1000 _
b101 ^
b1101 ]
b11 \
b10 [
b1 Z
b110 Y
b111 X
b0 W
b100 R
b1000 Q
b101 P
b1101 O
b11 N
b10 M
b1 L
b110 K
b111 J
b0 I
$end
#0
$dumpvars
b10011 y
b0 x
b100000 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b100 o
b0 n
b10011 m
b10011 l
b0 k
bx j
b0 i
b0 h
b0 g
b10011 f
b10011 e
b0 d
b0 c
b0 b
b0 a
b0 V
b0 U
b11 T
b0 S
b0 H
b0 G
b0 F
b0 E
b11 D
b0 C
b0 B
bx A
b0 @
b0 ?
b0 >
b10011 =
0<
1;
0:
09
08
07
06
05
b10011 4
b0 3
b100 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
1+
1*
b0 )
0(
0'
0&
0%
0$
0#
b10011 "
b0 !
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
1$
#25000
b1 ,
b1 t
0+
b1 C
b1 S
b1 i
b1 B
b1 F
b1000 2
b1000 o
b1 .
b1 b
b1 s
b1 1
b1 d
b1 q
b1 >
b1 n
b100000000000010010011 "
b100000000000010010011 =
b100000000000010010011 f
b100000000000010010011 m
b100000000000010010011 y
b100 !
b100 )
b100 x
b100 3
b100 p
1#
#30000
0#
#35000
b10 D
b10 T
b1 ,
b1 t
0;
b1 C
b1 S
b1 i
b1 /
b1 H
b1 v
b0 B
b0 F
b1100 2
b1100 o
b110011 l
b10 .
b10 b
b10 s
b1 0
b1 c
b1 r
b10 1
b10 d
b10 q
18
b110011 4
b110011 e
b0 >
b0 n
b0 -
b0 k
b0 u
b1000001000000100110011 "
b1000001000000100110011 =
b1000001000000100110011 f
b1000001000000100110011 m
b1000001000000100110011 y
b1000 !
b1000 )
b1000 x
b1000 3
b1000 p
1#
#40000
0#
#45000
b0 ,
b0 t
1+
b0 C
b0 S
b0 i
b1000 E
b1000 G
b1000 a
b1 B
b1 F
b10000 2
b10000 o
b100000 ?
b100000 U
b100000 g
b11 1
b11 d
b11 q
b1 -
b1 k
b1 u
b1000000001000001000000110110011 "
b1000000001000001000000110110011 =
b1000000001000001000000110110011 f
b1000000001000001000000110110011 m
b1000000001000001000000110110011 y
b1100 !
b1100 )
b1100 x
b1100 3
b1100 p
1#
#50000
0#
#55000
b1 ,
b1 t
0+
b1 C
b1 S
b1 i
b110 E
b110 G
b110 a
b10100 2
b10100 o
b0 ?
b0 U
b0 g
b110 @
b110 V
b110 h
b100 1
b100 d
b100 q
b1000001110001000110011 "
b1000001110001000110011 =
b1000001110001000110011 f
b1000001110001000110011 m
b1000001110001000110011 y
b10000 !
b10000 )
b10000 x
b10000 3
b10000 p
1#
#60000
0#
#65000
b111 E
b111 G
b111 a
b11000 2
b11000 o
b111 @
b111 V
b111 h
b101 1
b101 d
b101 q
b1000001111001010110011 "
b1000001111001010110011 =
b1000001111001010110011 f
b1000001111001010110011 m
b1000001111001010110011 y
b10100 !
b10100 )
b10100 x
b10100 3
b10100 p
1#
#70000
0#
#75000
b100 ,
b100 t
b100 C
b100 S
b100 i
b100 B
b100 F
0*
b100 >
b100 n
b0 /
b0 H
b0 v
b0 E
b0 G
b0 a
b0 D
b0 T
b11100 2
b11100 o
b100011 l
b100 .
b100 b
b100 s
b0 0
b0 c
b0 r
b10 @
b10 V
b10 h
b100 1
b100 d
b100 q
08
17
1(
16
b100011 4
b100011 e
b10000000010001000100011 "
b10000000010001000100011 =
b10000000010001000100011 f
b10000000010001000100011 m
b10000000010001000100011 y
b11000 !
b11000 )
b11000 x
b11000 3
b11000 p
1#
#80000
0#
#85000
1*
1;
b100 C
b100 S
b100 i
b1 ,
b1 t
b100 B
b100 F
b100000 2
b100000 o
b11 l
b110 1
b110 d
b110 q
07
1'
19
0(
06
b11 4
b11 e
b100 >
b100 n
b10000000010001100000011 "
b10000000010001100000011 =
b10000000010001100000011 f
b10000000010001100000011 m
b10000000010001100000011 y
b1 A
b1 j
b11100 !
b11100 )
b11100 x
b11100 3
b11100 p
1#
#90000
0#
#95000
bx A
bx j
0;
b0 D
b0 T
b1000 C
b1000 S
b1000 i
b0 -
b0 k
b0 u
b100100 ,
b100100 t
b1000 B
b1000 F
b101000 2
b101000 o
b1101111 l
b1000 .
b1000 b
b1000 s
b0 @
b0 V
b0 h
b0 1
b0 d
b0 q
1&
1:
0'
09
b1101111 4
b1101111 e
b1000 >
b1000 n
b100000000000000001101111 "
b100000000000000001101111 =
b100000000000000001101111 f
b100000000000000001101111 m
b100000000000000001101111 y
b100000 !
b100000 )
b100000 x
b100000 3
b100000 p
1#
#100000
0#
#105000
b11 D
b11 T
1;
1+
b0 C
b0 S
b0 i
1*
b0 B
b0 F
b0 ,
b0 t
b10011 l
b0 .
b0 b
b0 s
0&
0:
b10011 4
b10011 e
b0 >
b0 n
b101100 2
b101100 o
b10011 "
b10011 =
b10011 f
b10011 m
b10011 y
b101000 !
b101000 )
b101000 x
b101000 3
b101000 p
1#
#110000
0#
#115000
b110000 2
b110000 o
b101100 !
b101100 )
b101100 x
b101100 3
b101100 p
1#
#120000
0#
