<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p334" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_334{left:719px;bottom:68px;letter-spacing:0.1px;}
#t2_334{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_334{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_334{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_334{left:164px;bottom:1022px;letter-spacing:-0.16px;}
#t6_334{left:235px;bottom:1017px;letter-spacing:-0.1px;}
#t7_334{left:472px;bottom:1017px;}
#t8_334{left:480px;bottom:1017px;letter-spacing:-0.08px;}
#t9_334{left:235px;bottom:997px;letter-spacing:-0.12px;}
#ta_334{left:235px;bottom:976px;letter-spacing:-0.11px;}
#tb_334{left:235px;bottom:954px;letter-spacing:-0.11px;}
#tc_334{left:164px;bottom:930px;letter-spacing:-0.17px;}
#td_334{left:235px;bottom:930px;letter-spacing:-0.1px;}
#te_334{left:472px;bottom:930px;}
#tf_334{left:480px;bottom:930px;letter-spacing:-0.1px;}
#tg_334{left:164px;bottom:906px;letter-spacing:-0.15px;}
#th_334{left:235px;bottom:906px;letter-spacing:-0.11px;}
#ti_334{left:472px;bottom:906px;}
#tj_334{left:480px;bottom:906px;letter-spacing:-0.08px;}
#tk_334{left:235px;bottom:889px;letter-spacing:-0.11px;}
#tl_334{left:235px;bottom:872px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tm_334{left:235px;bottom:855px;letter-spacing:-0.12px;}
#tn_334{left:235px;bottom:835px;letter-spacing:-0.1px;}
#to_334{left:367px;bottom:842px;}
#tp_334{left:381px;bottom:835px;letter-spacing:-0.12px;}
#tq_334{left:235px;bottom:818px;letter-spacing:-0.11px;}
#tr_334{left:235px;bottom:801px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ts_334{left:235px;bottom:784px;letter-spacing:-0.12px;}
#tt_334{left:235px;bottom:768px;letter-spacing:-0.11px;}
#tu_334{left:235px;bottom:748px;letter-spacing:-0.11px;}
#tv_334{left:164px;bottom:722px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tw_334{left:102px;bottom:697px;letter-spacing:-0.17px;}
#tx_334{left:235px;bottom:697px;letter-spacing:-0.14px;}
#ty_334{left:235px;bottom:680px;letter-spacing:-0.11px;}
#tz_334{left:235px;bottom:664px;letter-spacing:-0.11px;}
#t10_334{left:164px;bottom:639px;letter-spacing:-0.16px;}
#t11_334{left:235px;bottom:639px;letter-spacing:-0.1px;}
#t12_334{left:164px;bottom:615px;letter-spacing:-0.16px;}
#t13_334{left:235px;bottom:615px;letter-spacing:-0.1px;}
#t14_334{left:164px;bottom:590px;letter-spacing:-0.16px;}
#t15_334{left:235px;bottom:590px;letter-spacing:-0.1px;}
#t16_334{left:164px;bottom:566px;letter-spacing:-0.14px;}
#t17_334{left:235px;bottom:566px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t18_334{left:235px;bottom:549px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t19_334{left:235px;bottom:532px;letter-spacing:-0.11px;}
#t1a_334{left:235px;bottom:515px;letter-spacing:-0.11px;}
#t1b_334{left:235px;bottom:499px;letter-spacing:-0.12px;}
#t1c_334{left:235px;bottom:482px;letter-spacing:-0.11px;word-spacing:-0.11px;}
#t1d_334{left:235px;bottom:465px;letter-spacing:-0.12px;}
#t1e_334{left:235px;bottom:448px;letter-spacing:-0.11px;}
#t1f_334{left:235px;bottom:431px;letter-spacing:-0.12px;}
#t1g_334{left:235px;bottom:415px;letter-spacing:-0.11px;}
#t1h_334{left:235px;bottom:398px;letter-spacing:-0.12px;}
#t1i_334{left:235px;bottom:381px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1j_334{left:235px;bottom:364px;letter-spacing:-0.11px;}
#t1k_334{left:235px;bottom:347px;letter-spacing:-0.11px;}
#t1l_334{left:235px;bottom:328px;letter-spacing:-0.11px;}
#t1m_334{left:164px;bottom:302px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_334{left:102px;bottom:277px;letter-spacing:-0.18px;}
#t1o_334{left:164px;bottom:277px;letter-spacing:-0.13px;}
#t1p_334{left:235px;bottom:277px;letter-spacing:-0.13px;}
#t1q_334{left:164px;bottom:253px;letter-spacing:-0.17px;}
#t1r_334{left:235px;bottom:253px;letter-spacing:-0.11px;}
#t1s_334{left:164px;bottom:228px;letter-spacing:-0.17px;}
#t1t_334{left:235px;bottom:228px;letter-spacing:-0.12px;}
#t1u_334{left:164px;bottom:204px;letter-spacing:-0.14px;}
#t1v_334{left:235px;bottom:204px;letter-spacing:-0.12px;}
#t1w_334{left:246px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1x_334{left:323px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1y_334{left:83px;bottom:1063px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1z_334{left:97px;bottom:1046px;letter-spacing:-0.14px;}
#t20_334{left:374px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_334{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_334{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_334{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s4_334{font-size:14px;font-family:NeoSansIntel-Italic_34d3;color:#000;}
.s5_334{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s6_334{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s7_334{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s8_334{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts334" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_34d3;
	src: url("fonts/NeoSansIntel-Italic_34d3.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg334Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg334" style="-webkit-user-select: none;"><object width="935" height="1210" data="334/334.svg" type="image/svg+xml" id="pdf334" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_334" class="t s1_334">CPUID—CPU Identification </span>
<span id="t2_334" class="t s2_334">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_334" class="t s1_334">3-224 </span><span id="t4_334" class="t s1_334">Vol. 2A </span>
<span id="t5_334" class="t s3_334">EBX </span>
<span id="t6_334" class="t s3_334">This field reports 0 if the sub-leaf index, </span><span id="t7_334" class="t s4_334">1</span><span id="t8_334" class="t s3_334">, is invalid. </span>
<span id="t9_334" class="t s3_334">Bit 00: Enumerates the presence of the IA32_PPIN and IA32_PPIN_CTL MSRs. If 1, these MSRs are sup- </span>
<span id="ta_334" class="t s3_334">ported. </span>
<span id="tb_334" class="t s3_334">Bits 31-01: Reserved. </span>
<span id="tc_334" class="t s3_334">ECX </span><span id="td_334" class="t s3_334">This field reports 0 if the sub-leaf index, </span><span id="te_334" class="t s4_334">1</span><span id="tf_334" class="t s3_334">, is invalid; otherwise it is reserved. </span>
<span id="tg_334" class="t s3_334">EDX </span><span id="th_334" class="t s3_334">This field reports 0 if the sub-leaf index, </span><span id="ti_334" class="t s4_334">1</span><span id="tj_334" class="t s3_334">, is invalid. </span>
<span id="tk_334" class="t s3_334">Bits 17-00: Reserved. </span>
<span id="tl_334" class="t s3_334">Bit 18: CET_SSS. If 1, indicates that an operating system can enable supervisor shadow stacks as long as </span>
<span id="tm_334" class="t s3_334">it ensures that a supervisor shadow stack cannot become prematurely busy due to page faults (see Sec- </span>
<span id="tn_334" class="t s3_334">tion 17.2.3 of the Intel </span>
<span id="to_334" class="t s5_334">® </span>
<span id="tp_334" class="t s3_334">64 and IA-32 Architectures Software Developer’s Manual, Volume 1). When </span>
<span id="tq_334" class="t s3_334">emulating the CPUID instruction, a virtual-machine monitor (VMM) should return this bit as 1 only if it </span>
<span id="tr_334" class="t s3_334">ensures that VM exits cannot cause a guest supervisor shadow stack to appear to be prematurely busy. </span>
<span id="ts_334" class="t s3_334">Such a VMM could set the “prematurely busy shadow stack” VM-exit control and use the additional infor- </span>
<span id="tt_334" class="t s3_334">mation that it provides. </span>
<span id="tu_334" class="t s3_334">Bits 31-19: Reserved. </span>
<span id="tv_334" class="t s4_334">Structured Extended Feature Enumeration Sub-leaf (Initial EAX Value = 07H, ECX = 2) </span>
<span id="tw_334" class="t s3_334">07H </span><span id="tx_334" class="t s6_334">NOTES: </span>
<span id="ty_334" class="t s3_334">Leaf 07H output depends on the initial value in ECX. </span>
<span id="tz_334" class="t s3_334">If ECX contains an invalid sub leaf index, EAX/EBX/ECX/EDX return 0. </span>
<span id="t10_334" class="t s3_334">EAX </span><span id="t11_334" class="t s3_334">This field reports 0 if the sub-leaf index, 2, is invalid; otherwise it is reserved. </span>
<span id="t12_334" class="t s3_334">EBX </span><span id="t13_334" class="t s3_334">This field reports 0 if the sub-leaf index, 2, is invalid; otherwise it is reserved. </span>
<span id="t14_334" class="t s3_334">ECX </span><span id="t15_334" class="t s3_334">This field reports 0 if the sub-leaf index, 2, is invalid; otherwise it is reserved. </span>
<span id="t16_334" class="t s3_334">EDX </span><span id="t17_334" class="t s3_334">This field reports 0 if the sub-leaf index, 2, is invalid. </span>
<span id="t18_334" class="t s3_334">Bit 00: PSFD. If 1, indicates bit 7 of the IA32_SPEC_CTRL MSR is supported. Bit 7 of this MSR disables </span>
<span id="t19_334" class="t s3_334">Fast Store Forwarding Predictor without disabling Speculative Store Bypass. </span>
<span id="t1a_334" class="t s3_334">Bit 01: IPRED_CTRL. If 1, indicates bits 3 and 4 of the IA32_SPEC_CTRL MSR are supported. Bit 3 of this </span>
<span id="t1b_334" class="t s3_334">MSR enables IPRED_DIS control for CPL3. Bit 4 of this MSR enables IPRED_DIS control for CPL0/1/2. </span>
<span id="t1c_334" class="t s3_334">Bit 02: RRSBA_CTRL. If 1, indicates bits 5 and 6 of the IA32_SPEC_CTRL MSR are supported. Bit 5 of this </span>
<span id="t1d_334" class="t s3_334">MSR disables RRSBA behavior for CPL3. Bit 6 of this MSR disables RRSBA behavior for CPL0/1/2. </span>
<span id="t1e_334" class="t s3_334">Bit 03: DDPD_U. If 1, indicates bit 8 of the IA32_SPEC_CTRL MSR is supported. Bit 8 of this MSR disables </span>
<span id="t1f_334" class="t s3_334">Data Dependent Prefetcher. </span>
<span id="t1g_334" class="t s3_334">Bit 04: BHI_CTRL. If 1, indicates bit 10 of the IA32_SPEC_CTRL MSR is supported. Bit 10 of this MSR </span>
<span id="t1h_334" class="t s3_334">enables BHI_DIS_S behavior. </span>
<span id="t1i_334" class="t s3_334">Bit 05: MCDT_NO. Processors that enumerate this bit as 1 do not exhibit MXCSR Configuration Depen- </span>
<span id="t1j_334" class="t s3_334">dent Timing (MCDT) behavior and do not need to be mitigated to avoid data-dependent behavior for cer- </span>
<span id="t1k_334" class="t s3_334">tain instructions. </span>
<span id="t1l_334" class="t s3_334">Bits 31-06: Reserved. </span>
<span id="t1m_334" class="t s4_334">Direct Cache Access Information Leaf (Initial EAX Value = 09H) </span>
<span id="t1n_334" class="t s3_334">09H </span><span id="t1o_334" class="t s3_334">EAX </span><span id="t1p_334" class="t s3_334">Value of bits [31:0] of IA32_PLATFORM_DCA_CAP MSR (address 1F8H). </span>
<span id="t1q_334" class="t s3_334">EBX </span><span id="t1r_334" class="t s3_334">Reserved. </span>
<span id="t1s_334" class="t s3_334">ECX </span><span id="t1t_334" class="t s3_334">Reserved. </span>
<span id="t1u_334" class="t s3_334">EDX </span><span id="t1v_334" class="t s3_334">Reserved. </span>
<span id="t1w_334" class="t s7_334">Table 3-8. </span><span id="t1x_334" class="t s7_334">Information Returned by CPUID Instruction (Contd.) </span>
<span id="t1y_334" class="t s8_334">Initial EAX </span>
<span id="t1z_334" class="t s8_334">Value </span><span id="t20_334" class="t s8_334">Information Provided about the Processor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
