INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'kwokt' on host 'billy' (Windows NT_amd64 version 6.2) on Mon Apr 08 10:18:41 -0400 2024
INFO: [HLS 200-10] In directory 'C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/Adder-subtractor/Half_adder-subtractor'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/Adder-subtractor/Half_adder-subtractor/half_add_sub/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/Adder-subtractor/Half_adder-subtractor/half_add_sub/solution1/cosim.tcl
INFO: [HLS 200-1510] Running: open_project half_add_sub 
INFO: [HLS 200-10] Opening project 'C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/Adder-subtractor/Half_adder-subtractor/half_add_sub'.
INFO: [HLS 200-1510] Running: set_top half_adder 
INFO: [HLS 200-1510] Running: add_files half_adder_sub.cpp 
INFO: [HLS 200-10] Adding design file 'half_adder_sub.cpp' to the project
INFO: [HLS 200-1510] Running: add_files half_adder_sub.hpp 
INFO: [HLS 200-10] Adding design file 'half_adder_sub.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_half_adder_sub.cpp 
INFO: [HLS 200-10] Adding test bench file 'tb_half_adder_sub.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/Adder-subtractor/Half_adder-subtractor/half_add_sub/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: cosim_design 
WARNING: [COSIM 212-318] Design path length is too long. If you encounter problems, please reduce path length.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2023.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling half_adder_sub.cpp_pre.cpp.tb.cpp
   Compiling tb_half_adder_sub.cpp_pre.cpp.tb.cpp
   Compiling apatb_half_adder.cpp
   Compiling apatb_half_adder_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Addition: Input: A=0, B=0, C_In=0 | Output: Sum=0, Carry=0
Subtraction: Input: A=0, B=0, C_In=0 | Output: Sum=0, Carry=1
Addition: Input: A=1, B=0, C_In=1 | Output: Sum=1, Carry=0
Subtraction: Input: A=1, B=0, C_In=1 | Output: Sum=1, Carry=1
Addition: Input: A=0, B=1, C_In=1 | Output: Sum=1, Carry=0
Subtraction: Input: A=0, B=1, C_In=1 | Output: Sum=1, Carry=1
Addition: Input: A=1, B=1, C_In=0 | Output: Sum=0, Carry=1
Subtraction: Input: A=1, B=1, C_In=0 | Output: Sum=0, Carry=1
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\kwokt\Desktop\Clone_HLS-Models\HLS-Models\Simple-Designs\Combinational\Arithmetic\Adder-subtractor\Half_adder-subtractor\half_add_sub\solution1\sim\verilog>set PATH= 

C:\Users\kwokt\Desktop\Clone_HLS-Models\HLS-Models\Simple-Designs\Combinational\Arithmetic\Adder-subtractor\Half_adder-subtractor\half_add_sub\solution1\sim\verilog>call C:/Xilinx/Vivado/2023.2/bin/xelab xil_defaultlib.apatb_half_adder_top glbl -Oenable_linking_all_libraries  -prj half_adder.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib "ieee_proposed=./ieee_proposed" -s half_adder  
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_half_adder_top glbl -Oenable_linking_all_libraries -prj half_adder.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s half_adder 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/Adder-subtractor/Half_adder-subtractor/half_add_sub/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/Adder-subtractor/Half_adder-subtractor/half_add_sub/solution1/sim/verilog/half_adder.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_half_adder_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/Adder-subtractor/Half_adder-subtractor/half_add_sub/solution1/sim/verilog/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/Adder-subtractor/Half_adder-subtractor/half_add_sub/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_half_adder_top
Compiling module work.glbl
Built simulation snapshot half_adder

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/half_adder/xsim_script.tcl
# xsim {half_adder} -autoloadwcfg -tclbatch {half_adder.tcl}
Time resolution is 1 ps
source half_adder.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 8 [n/a] @ "125000"
// RTL Simulation : 1 / 8 [n/a] @ "145000"
// RTL Simulation : 2 / 8 [n/a] @ "155000"
// RTL Simulation : 3 / 8 [n/a] @ "165000"
// RTL Simulation : 4 / 8 [n/a] @ "175000"
// RTL Simulation : 5 / 8 [n/a] @ "185000"
// RTL Simulation : 6 / 8 [n/a] @ "195000"
// RTL Simulation : 7 / 8 [n/a] @ "205000"
// RTL Simulation : 8 / 8 [n/a] @ "215000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 275 ns : File "C:/Users/kwokt/Desktop/Clone_HLS-Models/HLS-Models/Simple-Designs/Combinational/Arithmetic/Adder-subtractor/Half_adder-subtractor/half_add_sub/solution1/sim/verilog/half_adder.autotb.v" Line 456
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr  8 10:18:55 2024...
INFO: [COSIM 212-316] Starting C post checking ...
Addition: Input: A=0, B=0, C_In=0 | Output: Sum=0, Carry=0
Subtraction: Input: A=0, B=0, C_In=0 | Output: Sum=0, Carry=1
Addition: Input: A=1, B=0, C_In=1 | Output: Sum=1, Carry=0
Subtraction: Input: A=1, B=0, C_In=1 | Output: Sum=1, Carry=1
Addition: Input: A=0, B=1, C_In=1 | Output: Sum=1, Carry=0
Subtraction: Input: A=0, B=1, C_In=1 | Output: Sum=1, Carry=1
Addition: Input: A=1, B=1, C_In=0 | Output: Sum=0, Carry=1
Subtraction: Input: A=1, B=1, C_In=0 | Output: Sum=0, Carry=1
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.191 seconds; current allocated memory: 6.969 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.711 seconds; peak allocated memory: 199.281 MB.
