# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab5_memories.srcs/sources_1/new/design_for_rom_reading.vhd" \
"../../../../lab5_memories.srcs/sim_1/new/design_for_rom_reading_tb.vhd" \

# Do not sort compile order
nosort
