[{"commit":{"message":"Set UseRVV EXPERIMENTAL"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"5283eec60f946ccd5a1fcc14ac9ab995efea2719"},{"commit":{"message":"8277440: riscv: Move UseVExt from product to experimental"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/abstractInterpreter_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_MacroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_Runtime1_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/globals_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/icBuffer_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/icache_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/matcher_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/methodHandles_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_vext.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.hpp"},{"filename":"src\/hotspot\/os_cpu\/linux_riscv\/vm_version_linux_riscv.cpp"}],"sha":"829cb59db5b75babebf10e19d904e39f93cf9067"}]