{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 3365, "design__instance__area": 24847.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 31, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0017979600233957171, "power__switching__total": 0.0006936768186278641, "power__leakage__total": 3.4886387112464945e-08, "power__total": 0.0024916718248277903, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.02293049148797534, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.02293049148797534, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.5658090822685277, "timing__setup__ws__corner:nom_tt_025C_1v80": 7.667491747434469, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.565809, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9.979917, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 5, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 31, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.04050582206521695, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.04050582206521695, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.3474901575950526, "timing__setup__ws__corner:nom_ss_100C_1v60": 3.73406027778447, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.34749, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 3.73406, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 31, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.018231749959116035, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.018231749959116035, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.2674003316680358, "timing__setup__ws__corner:nom_ff_n40C_1v95": 8.156264339224657, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.2674, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.176917, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 5, "design__max_fanout_violation__count": 31, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.04373646013594237, "clock__skew__worst_setup": 0.016135315762425145, "timing__hold__ws": 0.2637822257507578, "timing__setup__ws": 3.6473678443209705, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.263782, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 3.647368, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 261.475 272.195", "design__core__bbox": "5.52 10.88 255.76 261.12", "flow__warnings__count": 0, "flow__errors__count": 0, "design__io": 55, "design__die__area": 71172.2, "design__core__area": 62620.1, "design__instance__count__stdcell": 3365, "design__instance__area__stdcell": 24847.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.396799, "design__instance__utilization__stdcell": 0.396799, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 3698601, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 54736.2, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 375, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2447, "route__net__special": 2, "route__drc_errors__iter:1": 826, "route__wirelength__iter:1": 60034, "route__drc_errors__iter:2": 225, "route__wirelength__iter:2": 59376, "route__drc_errors__iter:3": 159, "route__wirelength__iter:3": 59327, "route__drc_errors__iter:4": 2, "route__wirelength__iter:4": 59312, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 59308, "route__drc_errors": 0, "route__wirelength": 59308, "route__vias": 14948, "route__vias__singlecut": 14948, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 440.4, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 57, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 57, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 57, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 31, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.020625557401363064, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.020625557401363064, "timing__hold__ws__corner:min_tt_025C_1v80": 0.5604031841641336, "timing__setup__ws__corner:min_tt_025C_1v80": 7.699417321633507, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.560403, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 10.025836, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 57, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 5, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 31, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.035654369355001485, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.035654369355001485, "timing__hold__ws__corner:min_ss_100C_1v60": 1.330794734300863, "timing__setup__ws__corner:min_ss_100C_1v60": 3.8173971730834415, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.330795, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 3.817397, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 57, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 31, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.016135315762425145, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.016135315762425145, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.2637822257507578, "timing__setup__ws__corner:min_ff_n40C_1v95": 8.177402986211362, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.263782, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 12.247533, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 57, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 31, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.025380864794926815, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.025380864794926815, "timing__hold__ws__corner:max_tt_025C_1v80": 0.5697767974261477, "timing__setup__ws__corner:max_tt_025C_1v80": 7.643384808085178, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.569777, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 9.932833, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 57, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 5, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 31, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.04373646013594237, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.04373646013594237, "timing__hold__ws__corner:max_ss_100C_1v60": 1.364760343365346, "timing__setup__ws__corner:max_ss_100C_1v60": 3.6473678443209705, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.36476, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 3.647368, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 57, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 31, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.02029554359795981, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.02029554359795981, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.2699848754313078, "timing__setup__ws__corner:max_ff_n40C_1v95": 8.13927703828904, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.269985, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.114309, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 57, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 57, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79958, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79993, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000416691, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00044446, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 7.08799e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00044446, "ir__voltage__worst": 1.8, "ir__drop__avg": 7.37e-05, "ir__drop__worst": 0.000417, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}