==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.micropythondriverscc3000srcsecurity.c_expandKey_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:55 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21541 ; free virtual = 44399
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:55 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21541 ; free virtual = 44399
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21541 ; free virtual = 44399
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'expandKey' into 'main' (extr_.micropythondriverscc3000srcsecurity.c_expandKey_with_main.c:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21542 ; free virtual = 44400
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21525 ; free virtual = 44383
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21525 ; free virtual = 44383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.79 seconds; current allocated memory: 95.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 95.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 95.792 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:57 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21525 ; free virtual = 44383
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.FFmpeglibavcodecalphasimple_idct_alpha.c_idct_col_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.micropythondriverscc3000srcsecurity.c_expandKey_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:06:30 ; elapsed = 00:36:30 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26910 ; free virtual = 37397
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:06:30 ; elapsed = 00:36:30 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26910 ; free virtual = 37397
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:06:32 ; elapsed = 00:36:32 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26911 ; free virtual = 37397
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.micropythondriverscc3000srcsecurity.c_expandKey_with_main.c:23: unsupported memory access on variable 'key' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.micropythondriverscc3000srcsecurity.c_expandKey_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:06:45 ; elapsed = 00:38:02 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26910 ; free virtual = 37396
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:06:45 ; elapsed = 00:38:02 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26910 ; free virtual = 37396
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:06:46 ; elapsed = 00:38:04 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26911 ; free virtual = 37397
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.micropythondriverscc3000srcsecurity.c_expandKey_with_main.c:26: unsupported memory access on variable 'sbox' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.micropythondriverscc3000srcsecurity.c_expandKey_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:06:59 ; elapsed = 00:38:58 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26909 ; free virtual = 37396
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:06:59 ; elapsed = 00:38:58 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26909 ; free virtual = 37396
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:07:01 ; elapsed = 00:39:00 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26910 ; free virtual = 37396
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:07:01 ; elapsed = 00:39:00 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26910 ; free virtual = 37396
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:07:01 ; elapsed = 00:39:00 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26904 ; free virtual = 37390
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:07:01 ; elapsed = 00:39:00 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26904 ; free virtual = 37390
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'expandKey' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 543.72 seconds; current allocated memory: 149.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 149.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'expandKey/expandedKey' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'expandKey/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'expandKey' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 150.732 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:03 ; elapsed = 00:39:03 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26901 ; free virtual = 37390
INFO: [VHDL 208-304] Generating VHDL RTL for expandKey.
INFO: [VLOG 209-307] Generating Verilog RTL for expandKey.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.nginxsrccorengx_parse.c_ngx_parse_time_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.nginxsrccorengx_parse.c_ngx_parse_time_with_main.c/solution1'.
