LeonardoSpectrum Level 3 - 2020a.2 (Release Production Release, compiled Apr 27 2020 at 09:07:52)
Copyright Siemens 1990-2020.  All rights reserved.
Portions copyright 1991-2020 Compuware Corporation

Session history will be logged to file 'C:/MGC/LeoSpec/LS2020a_2/demo/leospec.his'
--
-- Welcome to LeonardoSpectrum Level 3
-- Run By Luis@DESKTOP-TCBBMVE
-- Run Started On Thu Jul 04 17:24:31 Hora oficial do Brasil 2024
--
Info: setting encoding to Binary
Info: setting resource_sharing to TRUE
Info: setting report_delay_detail to short
Info: setting exclude_gates to 
Reading library file `C:\MGC\LeoSpec\LS2020a_2\\lib\scl05u.syn`...
Library version = Sample
Delays assume: Process=typical Temp= 25.0 C  Voltage=3.30 V  
-- Reading module generator description from file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd
-- Reading vhdl file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd into library OPERATORS
-- Loading modgen ASIC architectures...
-- Reading vhdl file C:\MGC\LeoSpec\LS2020a_2\\data\modgen\asic.vhd into library OPERATORS
--
-- ASIC MODGEN Architecture Generator Version 4.4
--
Info, Working Directory is now 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo'
Info, History file moved to new working directory
Info, Log file moved to new working directory
-- Reading file './mux21.v'...
-- Loading module 'Mux21'
-- Reading file './mux41.v'...
-- Loading module 'Mux41'
-- Reading file './contador.v'...
-- Loading module 'tff'
-- Loading module 'contador'
-- Reading file './decodificador24.v'...
-- Loading module 'Decodificador24'
-- Reading file './registrador.v'...
-- Loading module 'registrador'
-- Reading file './somador.v'...
-- Loading module 'somador'
-- Compiling root module 'Mux21'
Using default wire table: SCL_CORE_4K
-- Optimizing netlist .work.Mux21.INTERFACE
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Final Design Rule Check..
-- Start timing optimization for design .work.Mux21.INTERFACE
No critical paths to optimize at this level
Using default wire table: SCL_CORE_4K
AutoWrite args are : -format Verilog -downto PRIMITIVES BN_8.v
-- Writing file BN_8.v
Info: setting encoding to Binary
Info: setting resource_sharing to TRUE
Info: setting report_delay_detail to short
Info: setting exclude_gates to 
Info, Library scl05u is already loaded. Setting it as target
-- Reading module generator description from file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd
-- Reading vhdl file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd into library OPERATORS
-- Loading modgen ASIC architectures...
-- Reading vhdl file C:\MGC\LeoSpec\LS2020a_2\\data\modgen\asic.vhd into library OPERATORS
--
-- ASIC MODGEN Architecture Generator Version 4.4
--
Info, Working Directory is now 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo'
-- Reading file './somador/somador.v'...
-- Loading module 'somador'
Warning, replacing somador in HDL library work.
-- Compiling root module 'somador'
Using default wire table: SCL_CORE_4K
-- Resolving function add with module generator modgen_ADD_9_small_false  from file asic.vhd
# ** note : Building Ripple ADD with 4-bit blocks
-- Resolving function sub with module generator modgen_SUB_8_small_false  from file asic.vhd
# ** note : Building Ripple ADD with 4-bit blocks
-- Optimizing netlist .work.somador.INTERFACE
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
-- Start timing optimization for design .work.somador.INTERFACE
No critical paths to optimize at this level
Using default wire table: SCL_CORE_4K
AutoWrite args are : -format Verilog -downto PRIMITIVES BN_8.v
-- Writing file BN_8.v
Info: setting encoding to Binary
Info: setting resource_sharing to TRUE
Info: setting report_delay_detail to short
Info: setting exclude_gates to 
Info, Library scl05u is already loaded. Setting it as target
-- Reading module generator description from file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd
-- Reading vhdl file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd into library OPERATORS
-- Loading modgen ASIC architectures...
-- Reading vhdl file C:\MGC\LeoSpec\LS2020a_2\\data\modgen\asic.vhd into library OPERATORS
--
-- ASIC MODGEN Architecture Generator Version 4.4
--
Info, Working Directory is now 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/somador'
Info, History file moved to new working directory
Info, Log file moved to new working directory
-- Reading file './somador.v'...
-- Loading module 'somador'
Warning, replacing somador in HDL library work.
-- Compiling root module 'somador'
-- Info, replacing somador(INTERFACE)
Using default wire table: SCL_CORE_4K
-- Resolving function add with module generator modgen_ADD_9_small_false  from file asic.vhd
# ** note : Building Ripple ADD with 4-bit blocks
-- Info, replacing modgen_fadd2_1(rtl)
-- Info, replacing modgen_fadd4_1(rtl)
-- Info, replacing modgen_fadd_1(rtl)
-- Info, replacing dmag_ADD_9_9_9_small_false(rtl)
-- Info, replacing modgen_ADD(eXemplar)
-- Resolving function sub with module generator modgen_SUB_8_small_false  from file asic.vhd
# ** note : Building Ripple ADD with 4-bit blocks
-- Info, replacing dmag_ADD_8_8_8_small_false(rtl)
-- Info, replacing modgen_SUB(eXemplar)
-- Optimizing netlist .work.somador.INTERFACE
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
-- Start timing optimization for design .work.somador.INTERFACE
No critical paths to optimize at this level
Using default wire table: SCL_CORE_4K
AutoWrite args are : -format Verilog -downto PRIMITIVES somador_8.v
-- Writing file somador_8.v
Info: setting encoding to Binary
Info: setting resource_sharing to TRUE
Info: setting report_delay_detail to short
Info: setting exclude_gates to 
Info, Library scl05u is already loaded. Setting it as target
-- Reading module generator description from file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd
-- Reading vhdl file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd into library OPERATORS
-- Loading modgen ASIC architectures...
-- Reading vhdl file C:\MGC\LeoSpec\LS2020a_2\\data\modgen\asic.vhd into library OPERATORS
--
-- ASIC MODGEN Architecture Generator Version 4.4
--
Info, Working Directory is now 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/registrador'
Info, History file moved to new working directory
Info, Log file moved to new working directory
-- Reading file './registrador.v'...
-- Loading module 'registrador'
Warning, replacing registrador in HDL library work.
-- Compiling root module 'registrador'
Using default wire table: SCL_CORE_4K
-- Optimizing netlist .work.registrador.INTERFACE
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Final Design Rule Check..
-- Start timing optimization for design .work.registrador.INTERFACE
No critical paths to optimize at this level
Using default wire table: SCL_CORE_4K
AutoWrite args are : -format Verilog -downto PRIMITIVES registrador_8.v
-- Writing file registrador_8.v
Info: setting encoding to Binary
Info: setting resource_sharing to TRUE
Info: setting report_delay_detail to short
Info: setting exclude_gates to 
Info, Library scl05u is already loaded. Setting it as target
-- Reading module generator description from file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd
-- Reading vhdl file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd into library OPERATORS
-- Loading modgen ASIC architectures...
-- Reading vhdl file C:\MGC\LeoSpec\LS2020a_2\\data\modgen\asic.vhd into library OPERATORS
--
-- ASIC MODGEN Architecture Generator Version 4.4
--
Info, Working Directory is now 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo'
Info, History file moved to new working directory
Info, Log file moved to new working directory
Error, Can't open file "./mux41.v".
Info: setting encoding to Binary
Info: setting resource_sharing to TRUE
Info: setting report_delay_detail to short
Info: setting exclude_gates to 
Info, Library scl05u is already loaded. Setting it as target
-- Reading module generator description from file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd
-- Reading vhdl file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd into library OPERATORS
-- Loading modgen ASIC architectures...
-- Reading vhdl file C:\MGC\LeoSpec\LS2020a_2\\data\modgen\asic.vhd into library OPERATORS
--
-- ASIC MODGEN Architecture Generator Version 4.4
--
Info, Working Directory is now 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/mux41'
Info, History file moved to new working directory
Info, Log file moved to new working directory
-- Reading file './mux41.v'...
-- Loading module 'Mux41'
Warning, replacing Mux41 in HDL library work.
-- Compiling root module 'Mux41'
-- Compiling module Mux21_8
Info, Instances dissolved by autodissolve in View .work.Mux41.INTERFACE
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/mux41/./mux41.v", line 6: m1 (Mux21_8)
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/mux41/./mux41.v", line 7: m2 (Mux21_8)
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/mux41/./mux41.v", line 8: m3 (Mux21_8)
Using default wire table: SCL_CORE_4K
-- Optimizing netlist .work.Mux41.INTERFACE
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
-- Start timing optimization for design .work.Mux41.INTERFACE
No critical paths to optimize at this level
Using default wire table: SCL_CORE_4K
AutoWrite args are : -format Verilog -downto PRIMITIVES Mux41_8.v
-- Writing file Mux41_8.v
Info: setting encoding to Binary
Info: setting resource_sharing to TRUE
Info: setting report_delay_detail to short
Info: setting exclude_gates to 
Info, Library scl05u is already loaded. Setting it as target
-- Reading module generator description from file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd
-- Reading vhdl file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd into library OPERATORS
-- Loading modgen ASIC architectures...
-- Reading vhdl file C:\MGC\LeoSpec\LS2020a_2\\data\modgen\asic.vhd into library OPERATORS
--
-- ASIC MODGEN Architecture Generator Version 4.4
--
Info, Working Directory is now 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/mux21'
Info, History file moved to new working directory
Info, Log file moved to new working directory
-- Reading file './mux21.v'...
-- Loading module 'Mux21'
Warning, replacing Mux21 in HDL library work.
-- Compiling root module 'Mux21'
-- Info, replacing Mux21(INTERFACE)
Using default wire table: SCL_CORE_4K
-- Optimizing netlist .work.Mux21.INTERFACE
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Final Design Rule Check..
-- Start timing optimization for design .work.Mux21.INTERFACE
No critical paths to optimize at this level
Using default wire table: SCL_CORE_4K
AutoWrite args are : -format Verilog -downto PRIMITIVES Mux21_8.v
-- Writing file Mux21_8.v
Info: setting encoding to Binary
Info: setting resource_sharing to TRUE
Info: setting report_delay_detail to short
Info: setting exclude_gates to 
Info, Library scl05u is already loaded. Setting it as target
-- Reading module generator description from file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd
-- Reading vhdl file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd into library OPERATORS
-- Loading modgen ASIC architectures...
-- Reading vhdl file C:\MGC\LeoSpec\LS2020a_2\\data\modgen\asic.vhd into library OPERATORS
--
-- ASIC MODGEN Architecture Generator Version 4.4
--
Info, Working Directory is now 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/decodificador24'
Info, History file moved to new working directory
Info, Log file moved to new working directory
-- Reading file './decodificador24.v'...
-- Loading module 'Decodificador24'
Warning, replacing Decodificador24 in HDL library work.
-- Compiling root module 'Decodificador24'
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/decodificador24/./decodificador24.v",line 3: Warning, root module 'Decodificador24' does not have a generic 'Size'. Ignoring its value '8'.
Using default wire table: SCL_CORE_4K
-- Optimizing netlist .work.Decodificador24.INTERFACE
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Final Design Rule Check..
-- Start timing optimization for design .work.Decodificador24.INTERFACE
No critical paths to optimize at this level
Using default wire table: SCL_CORE_4K
AutoWrite args are : -format Verilog -downto PRIMITIVES Decodificador24_8.v
-- Writing file Decodificador24_8.v
Info: setting encoding to Binary
Info: setting resource_sharing to TRUE
Info: setting report_delay_detail to short
Info: setting exclude_gates to 
Info, Library scl05u is already loaded. Setting it as target
-- Reading module generator description from file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd
-- Reading vhdl file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd into library OPERATORS
-- Loading modgen ASIC architectures...
-- Reading vhdl file C:\MGC\LeoSpec\LS2020a_2\\data\modgen\asic.vhd into library OPERATORS
--
-- ASIC MODGEN Architecture Generator Version 4.4
--
Info, Working Directory is now 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/contador'
Info, History file moved to new working directory
Info, Log file moved to new working directory
-- Reading file './contador.v'...
-- Loading module 'tff'
Warning, replacing tff in HDL library work.
-- Loading module 'contador'
Warning, replacing contador in HDL library work.
-- Compiling root module 'contador'
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/contador/./contador.v",line 18: Warning, root module 'contador' does not have a generic 'Size'. Ignoring its value '8'.
-- Compiling module tff
Info, Instances dissolved by autodissolve in View .work.contador.INTERFACE
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/contador/./contador.v", line 25: t0 (tff)
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/contador/./contador.v", line 26: t1 (tff)
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/contador/./contador.v", line 27: t2 (tff)
Using default wire table: SCL_CORE_4K
-- Optimizing netlist .work.contador.INTERFACE
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Final Design Rule Check..
-- Start timing optimization for design .work.contador.INTERFACE
No critical paths to optimize at this level
Using default wire table: SCL_CORE_4K
AutoWrite args are : -format Verilog -downto PRIMITIVES contador_8.v
-- Writing file contador_8.v
Error, Can't open file "C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/mux21.v".
Info, Working Directory is now 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/contador'
-- Reading file 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/contador/contador.v'...
-- Loading module 'tff'
Warning, replacing tff in HDL library work.
-- Loading module 'contador'
Warning, replacing contador in HDL library work.
-- Compiling root module 'contador'
-- Compiling module tff
-- Info, replacing tff(INTERFACE)
-- Info, replacing contador(INTERFACE)
-- Boundary optimization.
-- Start pre-optimization for design .work.tff.INTERFACE_unfold_1254
-- Start pre-optimization for design .work.contador.INTERFACE
-- Start pre-optimization for design .work.tff.INTERFACE_unfold_1254
-- Start pre-optimization for design .work.contador.INTERFACE
Info: setting encoding to Binary
Info: setting resource_sharing to TRUE
Info: setting report_delay_detail to short
Info: setting exclude_gates to 
Info, Library scl05u is already loaded. Setting it as target
-- Reading module generator description from file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd
-- Reading vhdl file C:/MGC/LeoSpec/LS2020a_2//data/modgen/scl05u.vhd into library OPERATORS
-- Loading modgen ASIC architectures...
-- Reading vhdl file C:\MGC\LeoSpec\LS2020a_2\\data\modgen\asic.vhd into library OPERATORS
--
-- ASIC MODGEN Architecture Generator Version 4.4
--
Info, Working Directory is now 'C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/contador'
-- Reading file './contador.v'...
-- Loading module 'tff'
Warning, replacing tff in HDL library work.
-- Loading module 'contador'
Warning, replacing contador in HDL library work.
-- Compiling root module 'contador'
-- Compiling module tff
-- Info, replacing contador(INTERFACE)
Info, Instances dissolved by autodissolve in View .work.contador.INTERFACE
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/contador/./contador.v", line 25: ti (tff)
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/contador/./contador.v", line 32: row_1_ti (tff)
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/contador/./contador.v", line 32: row_2_ti (tff)
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/contador/./contador.v", line 32: row_3_ti (tff)
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/contador/./contador.v", line 32: row_4_ti (tff)
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/contador/./contador.v", line 32: row_5_ti (tff)
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/contador/./contador.v", line 32: row_6_ti (tff)
"C:/Users/Luis/Documents/Escola/Atividades_USP/Sistemas_Digitais/Terceira_Parte/projeto/leonardo/contador/./contador.v", line 32: row_7_ti (tff)
Using default wire table: SCL_CORE_4K
-- Optimizing netlist .work.contador.INTERFACE
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Final Design Rule Check..
-- Start timing optimization for design .work.contador.INTERFACE
No critical paths to optimize at this level
Using default wire table: SCL_CORE_4K
AutoWrite args are : -format Verilog -downto PRIMITIVES contador_8.v
-- Writing file contador_8.v
