# vsim -L FPGA1 -l transcript.txt -i -multisource_delay latest -t ns +typdelays -foreign {hdsInit C:/CAD/Mentor/HDL_Designer/Ver2010p0/resources/downstream/modelsim/ModelSim_32Bit.dll} -pli C:/CAD/Mentor/HDL_Designer/Ver2010p0/resources/downstream/modelsim/ModelSim_32Bit.dll FPGA1.Clock_240_tx 
# Loading C:/CAD/Mentor/HDL_Designer/Ver2010p0/resources/downstream/modelsim/ModelSim_32Bit.dll
# //  ModelSim PE 10.0 Dec  4 2010 
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading FPGA1.Clock_240_tx
# Loading FPGA1.ARTM_tx_240
# Loading FPGA1.data_transition_pll_240
# Loading FPGA1.NCO_32
# Loading FPGA1.mult_24_8
# Loading FPGA1.lpm_mult
# Loading FPGA1.LPM_HINT_EVALUATION
# Loading FPGA1.Add_32
# Loading FPGA1.frequency_est_240
# Loading FPGA1.ACCUM_32
# Loading FPGA1.RNRZ_L
# Loading FPGA1.PLL_10_240
# Loading FPGA1.altpll
# Loading FPGA1.ALTERA_DEVICE_FAMILIES
# Loading FPGA1.pll_iobuf
# Loading FPGA1.FM
# Loading FPGA1.altsyncram
# Loading FPGA1.ALTERA_MF_MEMORY_INITIALIZATION
# Loading FPGA1.SOQPSK_LU0
# Loading FPGA1.SOQPSK_LU1
# Loading FPGA1.SOQPSK_LU2
# Loading FPGA1.SOQPSK_LU3
# Loading FPGA1.SOQPSK_LU4
# Loading FPGA1.SOQPSK_LU5
# Loading FPGA1.SOQPSK_LU6
# Loading FPGA1.SOQPSK_LU7
# Loading FPGA1.frequency_translate_cyclone_2
# Loading FPGA1.COS_ROM_2_cy
# Loading FPGA1.SIN_ROM_2_cy
# Loading FPGA1.multiplier_1_st
# Loading FPGA1.multiplier_14_12
# Loading FPGA1.Internal_Data_Gen
# Loading FPGA1.serial_IFC
# Loading FPGA1.MF_cycloneiii_pll
# Loading FPGA1.cda_m_cntr
# Loading FPGA1.cda_n_cntr
# Loading FPGA1.cda_scale_cntr
# ** Warning: (vsim-3017) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [TFMPC] - Too few port connections. Expected 85, found 74.
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [PCDPC] - Port size (14 or 14) does not match connection size (1) for port 'phase_0'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(42).
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [PCDPC] - Port size (14 or 14) does not match connection size (1) for port 'phase_1'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(42).
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [PCDPC] - Port size (14 or 14) does not match connection size (1) for port 'phase_2'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(42).
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [PCDPC] - Port size (14 or 14) does not match connection size (1) for port 'phase_3'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(42).
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [PCDPC] - Port size (14 or 14) does not match connection size (1) for port 'phase_4'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(42).
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [PCDPC] - Port size (14 or 14) does not match connection size (1) for port 'phase_5'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(42).
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [PCDPC] - Port size (14 or 14) does not match connection size (1) for port 'phase_6'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(42).
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [PCDPC] - Port size (14 or 14) does not match connection size (1) for port 'phase_7'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(42).
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [PCDPC] - Port size (14 or 14) does not match connection size (1) for port 'phase_fm_rr'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(46).
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [PCDPC] - Port size (14 or 14) does not match connection size (1) for port 'phase_fm_r'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(46).
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [PCDPC] - Port size (14 or 14) does not match connection size (1) for port 'lookup_rslt_4'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(42).
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [PCDPC] - Port size (14 or 14) does not match connection size (1) for port 'SOQPSK_lookup_4'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(42).
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [PCDPC] - Port size (15 or 15) does not match connection size (1) for port 'phase_total_d1'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(45).
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [PCDPC] - Port size (15 or 15) does not match connection size (1) for port 'phase_total_d2'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(45).
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [PCDPC] - Port size (14 or 14) does not match connection size (1) for port 'phase_fm_0'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(45).
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [PCDPC] - Port size (14 or 14) does not match connection size (1) for port 'phase_fm_1'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(45).
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [PCDPC] - Port size (14 or 14) does not match connection size (1) for port 'fm_phase_of'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(45).
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [PCDPC] - Port size (14 or 14) does not match connection size (1) for port 'fm_phase_lu_0'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(45).
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [PCDPC] - Port size (11 or 11) does not match connection size (1) for port 'FM_lookup_addr_0'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(46).
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [PCDPC] - Port size (11 or 11) does not match connection size (1) for port 'FM_lookup_addr_1'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(46).
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'phase_err'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(49).
#         Region: /Clock_240_tx/transmitter
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [TFMPC] - Missing connection for port 'rst_in'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [TFMPC] - Missing connection for port 'tx_sig'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [TFMPC] - Missing connection for port 'scram_data'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [TFMPC] - Missing connection for port 'sym_phase_of'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [TFMPC] - Missing connection for port 'bit_0_a_ddd'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [TFMPC] - Missing connection for port 'bit_0_b_ddd'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [TFMPC] - Missing connection for port 'three_cnt_a'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [TFMPC] - Missing connection for port 'odd_ev'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [TFMPC] - Missing connection for port 'bit_0'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [TFMPC] - Missing connection for port 'bit_1'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(214): [TFMPC] - Missing connection for port 'transition_d'.
# ** Warning: (vsim-3017) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(253): [TFMPC] - Too few port connections. Expected 41, found 25.
#         Region: /Clock_240_tx/transmitter/detect_bit_rate
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(253): [TFMPC] - Missing connection for port 'dividend'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(253): [TFMPC] - Missing connection for port 'divisor'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(253): [TFMPC] - Missing connection for port 'freq_correction'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(253): [TFMPC] - Missing connection for port 'result_A'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(253): [TFMPC] - Missing connection for port 'result_B'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(253): [TFMPC] - Missing connection for port 'scaled_phase'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(253): [TFMPC] - Missing connection for port 'bit_cnt'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(253): [TFMPC] - Missing connection for port 'timer'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(253): [TFMPC] - Missing connection for port 'timer_d'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(253): [TFMPC] - Missing connection for port 'transition'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(253): [TFMPC] - Missing connection for port 'activity_count'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(253): [TFMPC] - Missing connection for port 'activity'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(253): [TFMPC] - Missing connection for port 'data_dd'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(253): [TFMPC] - Missing connection for port 'timer_not_of'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(253): [TFMPC] - Missing connection for port 'lock'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/ARTM_tx_240.v(253): [TFMPC] - Missing connection for port 'abs_phase_err'.
# ** Warning: (vsim-3017) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/data_transition_pll_240.v(166): [TFMPC] - Too few port connections. Expected 8, found 5.
#         Region: /Clock_240_tx/transmitter/detect_bit_rate/osc
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/data_transition_pll_240.v(166): [TFMPC] - Missing connection for port 'Rslt_p'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/data_transition_pll_240.v(166): [TFMPC] - Missing connection for port 'temp_1'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/data_transition_pll_240.v(166): [TFMPC] - Missing connection for port 'temp_2'.
# ** Warning: (vsim-3016) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/FM.v(74): Port type is incompatible with connection (port 'clock0').
#         Region: /Clock_240_tx/transmitter/FM_PCM_phase_0/altsyncram_component
# ** Warning: (vsim-3016) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/FM.v(74): Port type is incompatible with connection (port 'clock0').
#         Region: /Clock_240_tx/transmitter/FM_PCM_phase_1/altsyncram_component
# ** Warning: (vsim-3016) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/SOQPSK_LU0.v(74): Port type is incompatible with connection (port 'clock0').
#         Region: /Clock_240_tx/transmitter/soqpsk_lu0/altsyncram_component
# ** Warning: (vsim-3016) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/SOQPSK_LU1.v(74): Port type is incompatible with connection (port 'clock0').
#         Region: /Clock_240_tx/transmitter/soqpsk_lu1/altsyncram_component
# ** Warning: (vsim-3016) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/SOQPSK_LU2.v(74): Port type is incompatible with connection (port 'clock0').
#         Region: /Clock_240_tx/transmitter/soqpsk_lu2/altsyncram_component
# ** Warning: (vsim-3016) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/SOQPSK_LU3.v(74): Port type is incompatible with connection (port 'clock0').
#         Region: /Clock_240_tx/transmitter/soqpsk_lu3/altsyncram_component
# ** Warning: (vsim-3016) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/SOQPSK_LU4.v(74): Port type is incompatible with connection (port 'clock0').
#         Region: /Clock_240_tx/transmitter/soqpsk_lu4/altsyncram_component
# ** Warning: (vsim-3016) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/SOQPSK_LU5.v(74): Port type is incompatible with connection (port 'clock0').
#         Region: /Clock_240_tx/transmitter/soqpsk_lu5/altsyncram_component
# ** Warning: (vsim-3016) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/SOQPSK_LU6.v(74): Port type is incompatible with connection (port 'clock0').
#         Region: /Clock_240_tx/transmitter/soqpsk_lu6/altsyncram_component
# ** Warning: (vsim-3016) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/SOQPSK_LU7.v(74): Port type is incompatible with connection (port 'clock0').
#         Region: /Clock_240_tx/transmitter/soqpsk_lu7/altsyncram_component
# ** Warning: (vsim-3016) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/frequency_translate_cyclone_2.v(66): Port type is incompatible with connection (port 'clock').
#         Region: /Clock_240_tx/transmitter/produce_carrier/cos_rom
# ** Warning: (vsim-3016) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/COS_ROM_2_cy.v(81): Port type is incompatible with connection (port 'clock0').
#         Region: /Clock_240_tx/transmitter/produce_carrier/cos_rom/altsyncram_component
# ** Warning: (vsim-3016) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/frequency_translate_cyclone_2.v(72): Port type is incompatible with connection (port 'clock').
#         Region: /Clock_240_tx/transmitter/produce_carrier/sin_rom
# ** Warning: (vsim-3016) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/SIN_ROM_2_cy.v(81): Port type is incompatible with connection (port 'clock0').
#         Region: /Clock_240_tx/transmitter/produce_carrier/sin_rom/altsyncram_component
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/frequency_translate_cyclone_2.v(118): [PCDPC] - Port size (12 or 12) does not match connection size (14) for port 'dataa'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/multiplier_1_st.v(41).
#         Region: /Clock_240_tx/transmitter/produce_carrier/cos_mult
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/frequency_translate_cyclone_2.v(126): [PCDPC] - Port size (12 or 12) does not match connection size (14) for port 'dataa'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/multiplier_1_st.v(41).
#         Region: /Clock_240_tx/transmitter/produce_carrier/sin_mult
# ** Warning: (vsim-3017) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(259): [TFMPC] - Too few port connections. Expected 35, found 23.
#         Region: /Clock_240_tx/SPI
# ** Warning: (vsim-3015) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(259): [PCDPC] - Port size (3 or 3) does not match connection size (1) for port 'bit_cnt_wr'. The port definition is at: D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/serial_IFC.v(24).
#         Region: /Clock_240_tx/SPI
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(259): [TFMPC] - Missing connection for port 'addr_vld'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(259): [TFMPC] - Missing connection for port 'word_cnt'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(259): [TFMPC] - Missing connection for port 'num_bytes'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(259): [TFMPC] - Missing connection for port 'bit_cnt'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(259): [TFMPC] - Missing connection for port 'addr_wr_en'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(259): [TFMPC] - Missing connection for port 'data_wr_en'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(259): [TFMPC] - Missing connection for port 'data_wr_en_d'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(259): [TFMPC] - Missing connection for port 'rx_data'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(259): [TFMPC] - Missing connection for port 'rd_nwr'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(259): [TFMPC] - Missing connection for port 'shift'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(259): [TFMPC] - Missing connection for port 'addr_incr_en'.
# ** Warning: (vsim-3722) D:/Projects/BA_MicroWave/FPGA1/FPGA1/hdl/Clock_240_tx.v(259): [TFMPC] - Missing connection for port 'addr_incr'.
