// Seed: 2527941683
module module_0 (
    input wor id_0,
    input supply1 id_1
);
  logic id_3 = 1 ==? 1;
  assign id_3 = -1;
  wire id_4;
  assign module_1.id_15 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd79
) (
    output tri1 id_0,
    output tri1 id_1,
    input tri _id_2,
    output supply0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input uwire id_8,
    input tri1 id_9,
    input supply1 id_10,
    output tri1 id_11,
    input wor id_12,
    input tri id_13,
    output tri1 id_14,
    input supply0 id_15
);
  wire id_17;
  struct packed {
    logic [-1 'b0 : id_2  ==  -1] id_18;
    id_19 id_20;
  } id_21;
  assign id_21.id_18[(-1)] = 1;
  module_0 modCall_1 (
      id_7,
      id_15
  );
endmodule
