// Seed: 1576411198
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri id_3,
    input wire id_4,
    input tri id_5
);
  assign id_7 = 1;
  module_2();
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    output wor id_2,
    input tri1 id_3,
    input supply0 id_4
);
  wire id_6;
  module_0(
      id_3, id_4, id_3, id_3, id_4, id_3
  );
endmodule
module module_2;
  wire id_1;
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  module_2();
endmodule
