--- ./build/u-boot-2009.08.01-regigraf/board/freescale/mx53_regigraf/mx53_regigraf.c.orig	2014-08-14 09:54:54.000000000 +0400
+++ ./build/u-boot-2009.08.01-regigraf/board/freescale/mx53_regigraf/mx53_regigraf.c	2014-09-24 16:16:26.707196070 +0400
@@ -28,6 +28,10 @@
 #include <asm/errno.h>
 #include <netdev.h>
 
+#ifdef CONFIG_IMX_CSPI 
+#define CONFIG_IMX_ECSPI
+#endif
+
 #ifdef CONFIG_IMX_ECSPI
 #include <imx_spi.h>
 #endif
@@ -695,83 +699,42 @@
 #ifdef CONFIG_IMX_ECSPI
 s32 spi_get_cfg(struct imx_spi_dev_t *dev)
 {
-	switch (dev->slave.cs) {
-	case 0:
-		/* pmic */
-		dev->base = CSPI1_BASE_ADDR;
-		dev->freq = 2500000;
-		dev->ss_pol = IMX_SPI_ACTIVE_HIGH;
-		dev->ss = 0;
-		dev->fifo_sz = 64 * 4;
-		dev->us_delay = 0;
-		break;
-	case 1:
-		/* spi_nor */
-		dev->base = CSPI1_BASE_ADDR;
-		dev->freq = 2500000;
-		dev->ss_pol = IMX_SPI_ACTIVE_LOW;
-		dev->ss = 1;
-		dev->fifo_sz = 64 * 4;
-		dev->us_delay = 0;
-		break;
-	default:
-		printf("Invalid Bus ID!\n");
-		break;
-	}
-
+  // CSPI1_BASE_ADDR - ECSPI-1
+  // CSPI2_BASE_ADDR - ECSPI-2
+  // CSPI3_BASE_ADDR - CSPI
+#ifdef CONFIG_IMX_CSPI // Board i.MX53 (v.2)
+	dev->base     = CSPI3_BASE_ADDR;
+	dev->freq     = 25000000;
+	dev->ss_pol   = IMX_SPI_ACTIVE_LOW;
+	dev->ss       = 0; // CONFIG_SPI_FLASH_CS
+	dev->fifo_sz  = MAX_SPI_BYTES;
+	dev->us_delay = 0;
+#endif
 	return 0;
 }
 
 void spi_io_init(struct imx_spi_dev_t *dev)
 {
-	switch (dev->base) {
-	case CSPI1_BASE_ADDR:
-		/* Select mux mode: ALT4 mux port: MOSI of instance: ecspi1 */
-		mxc_request_iomux(MX53_PIN_EIM_D18, IOMUX_CONFIG_ALT4);
-		mxc_iomux_set_pad(MX53_PIN_EIM_D18, 0x104);
-		mxc_iomux_set_input(
-				MUX_IN_ECSPI1_IPP_IND_MOSI_SELECT_INPUT, 0x3);
-
-		/* Select mux mode: ALT4 mux port: MISO of instance: ecspi1. */
-		mxc_request_iomux(MX53_PIN_EIM_D17, IOMUX_CONFIG_ALT4);
-		mxc_iomux_set_pad(MX53_PIN_EIM_D17, 0x104);
-		mxc_iomux_set_input(
-				MUX_IN_ECSPI1_IPP_IND_MISO_SELECT_INPUT, 0x3);
-
-		if (dev->ss == 0) {
-			/* de-select SS1 of instance: ecspi1. */
-			mxc_request_iomux(MX53_PIN_EIM_D19, IOMUX_CONFIG_ALT1);
-			mxc_iomux_set_pad(MX53_PIN_EIM_D19, 0x1E4);
-
-			/* mux mode: ALT4 mux port: SS0 of instance: ecspi1. */
-			mxc_request_iomux(MX53_PIN_EIM_EB2, IOMUX_CONFIG_ALT4);
-			mxc_iomux_set_pad(MX53_PIN_EIM_EB2, 0x104);
-			mxc_iomux_set_input(
-				MUX_IN_ECSPI1_IPP_IND_SS_B_1_SELECT_INPUT, 0x3);
-		} else if (dev->ss == 1) {
-			/* de-select SS0 of instance: ecspi1. */
-			mxc_request_iomux(MX53_PIN_EIM_EB2, IOMUX_CONFIG_ALT1);
-			mxc_iomux_set_pad(MX53_PIN_EIM_EB2, 0x1E4);
-
-			/* mux mode: ALT0 mux port: SS1 of instance: ecspi1. */
-			mxc_request_iomux(MX53_PIN_EIM_D19, IOMUX_CONFIG_ALT4);
-			mxc_iomux_set_pad(MX53_PIN_EIM_D19, 0x104);
-			mxc_iomux_set_input(
-				MUX_IN_ECSPI1_IPP_IND_SS_B_2_SELECT_INPUT, 0x2);
-		}
-
-		/* Select mux mode: ALT0 mux port: SCLK of instance: ecspi1. */
-		mxc_request_iomux(MX53_PIN_EIM_D16, IOMUX_CONFIG_ALT4);
-		mxc_iomux_set_pad(MX53_PIN_EIM_D16, 0x104);
-		mxc_iomux_set_input(
-			MUX_IN_CSPI_IPP_CSPI_CLK_IN_SELECT_INPUT, 0x3);
-		break;
-
-	case CSPI2_BASE_ADDR:
-	default:
+#ifdef CONFIG_IMX_CSPI // Board i.MX53 (v.2)
 
-		break;
-	}
+#define CSPI_PAD_CTRL (PAD_CTL_HYS_ENABLE | PAD_CTL_PKE_ENABLE | PAD_CTL_DRV_HIGH)
+  // CSPI_SS0  -> EIM_D20
+	mxc_request_iomux(MX53_PIN_EIM_D20, IOMUX_CONFIG_ALT4);
+	mxc_iomux_set_pad(MX53_PIN_EIM_D20, CSPI_PAD_CTRL);
+	mxc_iomux_set_input(MUX_IN_CSPI_IPP_IND_SS_B_1_SELECT_INPUT, 0x1);
+	// CSPI_SCLK -> EIM_D21
+	mxc_request_iomux(MX53_PIN_EIM_D21, IOMUX_CONFIG_ALT4);
+	mxc_iomux_set_pad(MX53_PIN_EIM_D21, CSPI_PAD_CTRL);
+	mxc_iomux_set_input(MUX_IN_CSPI_IPP_CSPI_CLK_IN_SELECT_INPUT, 0x1);
+	// CSPI_MISO -> EIM_D22
+	mxc_request_iomux(MX53_PIN_EIM_D22, IOMUX_CONFIG_ALT4);
+	mxc_iomux_set_pad(MX53_PIN_EIM_D22, CSPI_PAD_CTRL);
+	mxc_iomux_set_input(MUX_IN_CSPI_IPP_IND_MISO_SELECT_INPUT, 0x1);
+	// CSPI_MOSI -> EIM_D28
+  mxc_request_iomux(MX53_PIN_EIM_D28, IOMUX_CONFIG_ALT4);
+ 	mxc_iomux_set_pad(MX53_PIN_EIM_D28, CSPI_PAD_CTRL);
+ 	mxc_iomux_set_input(MUX_IN_CSPI_IPP_IND_MOSI_SELECT_INPUT, 0x1);
+#endif
 }
 #endif
 
--- ./build/u-boot-2009.08.01-regigraf/include/configs/mx53_regigraf.h.orig	2014-09-23 14:25:11.000000000 +0400
+++ ./build/u-boot-2009.08.01-regigraf/include/configs/mx53_regigraf.h	2014-09-24 16:29:16.261521461 +0400
@@ -85,12 +85,12 @@
 #define CONFIG_CMD_CLOCK
 #define CONFIG_CMD_ENV
 //#define CONFIG_CMD_I2C
-//#define CONFIG_CMD_SPI
+#define CONFIG_CMD_SPI
 #define CONFIG_CMD_MII
 #define CONFIG_CMD_IIM
 //#define CONFIG_CMD_NET
 #undef  CONFIG_CMD_IMLS
-//#define CONFIG_CMD_SF
+#define CONFIG_CMD_SF
 #define CONFIG_CMD_NAND
 #define CONFIG_CMD_MMC
 //#define CONFIG_CMD_SATA
@@ -101,7 +101,6 @@
 #ifdef CONFIG_CMD_NAND
 		#define CONFIG_MXC_NAND
 		#define CONFIG_MXC_NFC_SP_AUTO
-//		#define CONFIG_MXC_REGIGRAF_NAND
 		#define CONFIG_SYS_NAND_LARGEPAGE
 		#define CONFIG_MTD_DEVICE
 		#define CONFIG_SYS_NAND_MAX_CHIPS  2
@@ -159,21 +158,20 @@
  * SPI Configs
  */
 #ifdef CONFIG_CMD_SPI
-		#define CONFIG_IMX_ECSPI
-		#define IMX_CSPI_VER_2_3           1
-//		#define CONFIG_IMX_SPI_PMIC
-//		#define CONFIG_IMX_SPI_PMIC_CS     0
+		#define CONFIG_IMX_CSPI
+		#define IMX_CSPI_VER_0_7           1
+		#define CONFIG_IMX_SPI_PMIC
+		#define CONFIG_IMX_SPI_PMIC_CS     0
 #endif
 /*
  * EEPROM Configs
- * Отсутствует!
+ * Отсутствует в плате v1!
  */
 #ifdef CONFIG_CMD_SF
-		#define CONFIG_SPI_FLASH
 		#define CONFIG_FSL_SF              1
 		#define CONFIG_SPI_FLASH_IMX_ATMEL 1
-		#define CONFIG_SPI_FLASH_CS        1
-		#define MAX_SPI_BYTES              (64 * 4)
+		#define CONFIG_SPI_FLASH_CS        0
+		#define MAX_SPI_BYTES              (8 * 4)
 #endif
 /*
  * MMC Configs
@@ -219,7 +217,8 @@
 		"nandroot=ubi0:nandfs rw\0" \
 		"nandrootfstype=ubifs\0" \
 		"video=mxcdi1fb:RGB565,CLAA-WVGA di1_primary\0" \
-		"kernel=uImage\0"               \
+		"kernel=uImage\0" \
+		"tftp_host=192.168.6.97\0" \
 		"bootargs_base=console=ttymxc0,115200 video=${video} consoleblank=0\0"\
 		"bootargs_mmc=setenv bootargs ${bootargs_base} root=${mmcroot} "\
 		  "rootfstype=${mmcrootfstype} rootwait\0" \
@@ -229,7 +228,8 @@
 		  "fatload mmc ${mmcdev} ${loadaddr} ${kernel}; bootm\0"  \
 		"nand_boot=run bootargs_nand; " \
 		  "nand read ${loadaddr} 0x600000 0x300000; bootm\0"         \
-		"bootcmd=run mmc_boot\0" \
+		"tftp_boot=run bootargs_mmc; dhcp ${loadaddr} ${tftp_host}:${kernel}; bootm\0" \
+		"bootcmd=run tftp_boot\0"
 /*
  * Miscellaneous configurable options
  */
@@ -301,358 +301,9 @@
 #elif defined(CONFIG_FSL_ENV_IN_SF)
 		#define CONFIG_ENV_IS_IN_SPI_FLASH 1
 		#define CONFIG_ENV_SPI_MAX_HZ      25000000
-		#define CONFIG_ENV_SPI_CS          1
-		#define CONFIG_ENV_OFFSET          0x100000
+		#define CONFIG_ENV_SPI_CS          0
+		#define CONFIG_ENV_OFFSET          (2048 * 512)
 #else
 		#define CONFIG_ENV_IS_NOWHERE 1
 #endif
 #endif /* __CONFIG_H */
-
-
-/*
- * Copyright (C) 2010-2011 Freescale Semiconductor, Inc.
- *
- * Configuration settings for the MX53-LOCO Freescale board.
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; either version 2 of
- * the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
- * MA 02111-1307 USA
- */
-
-#ifndef __CONFIG_H
-#define __CONFIG_H
-
-#include <asm/arch/mx53.h>
-
- /* High Level Configuration Options */
-#define CONFIG_ARMV7		/* This is armv7 Cortex-A8 CPU core */
-#define CONFIG_MXC
-#define CONFIG_MX53
-#define CONFIG_MX53_LOCO
-#define CONFIG_FLASH_HEADER
-#define CONFIG_FLASH_HEADER_OFFSET 0x400
-#define CONFIG_MX53_CLK32          32768
-#define CONFIG_SKIP_RELOCATE_UBOOT
-#define CONFIG_ARCH_CPU_INIT
-#define CONFIG_ARCH_MMU
-
-#define CONFIG_MX53_HCLK_FREQ 24000000
-#define CONFIG_REF_CLK_FREQ   CONFIG_MX53_HCLK_FREQ
-#define CONFIG_SYS_PLL2_FREQ  400
-#define CONFIG_SYS_AHB_PODF   2
-#define CONFIG_SYS_AXIA_PODF  0
-#define CONFIG_SYS_AXIB_PODF  1
-
-#define CONFIG_DISPLAY_CPUINFO
-#define CONFIG_DISPLAY_BOARDINFO
-
-#define CONFIG_SYS_64BIT_VSPRINTF
-
-#define BOARD_LATE_INIT
-/*
- * Disabled for now due to build problems under Debian and a significant
- * increase in the final file size: 144260 vs. 109536 Bytes.
- */
-#define CONFIG_CMDLINE_TAG       1	/* enable passing of ATAGs */
-#define CONFIG_REVISION_TAG      1
-#define CONFIG_SETUP_MEMORY_TAGS 1
-#define CONFIG_INITRD_TAG        1
-/*
- * Size of malloc() pool
- */
-#define CONFIG_SYS_MALLOC_LEN    (3 * 1024 * 1024)
-/*
- * Size in bytes reserved for initial data
- */
-#define CONFIG_SYS_GBL_DATA_SIZE 128
-/*
- * Hardware drivers
- */
-#define CONFIG_MXC_UART       1
-#define CONFIG_UART_BASE_ADDR UART1_BASE_ADDR
-/*
- * Allow to overwrite serial and ethaddr
- */
-#define CONFIG_ENV_OVERWRITE
-#define CONFIG_CONS_INDEX         1
-#define CONFIG_BAUDRATE           115200
-#define CONFIG_SYS_BAUDRATE_TABLE {9600, 19200, 38400, 57600, 115200}
-/***********************************************************
- * Command definition
- ***********************************************************/
-#include <config_cmd_default.h>
-
-#define CONFIG_CMD_CLOCK
-#define CONFIG_CMD_ENV
-//#define CONFIG_CMD_I2C
-//#define CONFIG_CMD_SPI
-#define CONFIG_CMD_MII
-#define CONFIG_CMD_IIM
-//#define CONFIG_CMD_NET
-#undef  CONFIG_CMD_IMLS
-//#define CONFIG_CMD_SF
-#define CONFIG_CMD_NAND
-#define CONFIG_CMD_MMC
-//#define CONFIG_CMD_SATA
-/*
- * NAND FLASH driver setup
- * Micron MT29F4G08ABAEAWP-IT: NAND Flash SLC 4ГБайта, шина 8 бит
- */
-#ifdef CONFIG_CMD_NAND
-		#define CONFIG_MXC_NAND
-		#define CONFIG_MXC_NFC_SP_AUTO
-//		#define CONFIG_MXC_REGIGRAF_NAND
-//		#define CONFIG_SYS_NAND_LARGEPAGE
-		#define CONFIG_MTD_DEVICE
-		#define CONFIG_SYS_NAND_MAX_CHIPS  2
-		#define CONFIG_SYS_MAX_NAND_DEVICE 1
-		#define CONFIG_SYS_NAND_BASE       0x40000000
-		#define CONFIG_NAND_FW_16BIT       0 /* 1: 16bit 0: 8bit */
-#endif
-/*
- * FEC driver setup
- * Micrel KSZ8051RNLI: PHY Ethernet MLF32
- */
-#ifdef CONFIG_CMD_NET
-		#define CONFIG_FEC0_IOBASE   FEC_BASE_ADDR
-		#define CONFIG_FEC0_PINMUX   -1
-		#define CONFIG_FEC0_PHY_ADDR -1
-		#define CONFIG_FEC0_MIIBASE  -1
-		#define CONFIG_GET_FEC_MAC_ADDR_FROM_IIM
-		#define CONFIG_IIM_MAC_ADDR_OFFSET 0x24
-		#define CONFIG_MXC_FEC
-		#define CONFIG_MII
-		#define CONFIG_MII_GASKET
-		#define CONFIG_DISCOVER_PHY
-		#define CONFIG_FEC_STATIC_MAC_ADDR {0x00, 0x00, 0x00, 0x00, 0x00, 0x01}
-		/* Network comands and settings */		
-		#define CONFIG_NET_RETRY_COUNT 100
-		#define CONFIG_NET_MULTI       1
-
-		#define CONFIG_BOOTP_SUBNETMASK
-		#define CONFIG_BOOTP_GATEWAY
-		#define CONFIG_BOOTP_DNS
-
-		#define CONFIG_CMD_PING
-		#define CONFIG_CMD_DHCP
-#endif
-/*
- * FUSE Configs
- */
-#ifdef CONFIG_CMD_IIM
-		#define CONFIG_IMX_IIM
-		#define IMX_IIM_BASE        IIM_BASE_ADDR
-		#define CONFIG_IIM_MAC_BANK 1
-		#define CONFIG_IIM_MAC_ROW  9
-#endif
-/*
- * I2C Configs
- */
-#ifdef CONFIG_CMD_I2C
-		#define CONFIG_HARD_I2C      1
-		#define CONFIG_I2C_MXC       1
-		#define CONFIG_SYS_I2C_PORT  I2C1_BASE_ADDR
-		#define CONFIG_SYS_I2C_SPEED 100000
-		#define CONFIG_SYS_I2C_SLAVE 0xfe
-#endif
-/*
- * SPI Configs
- */
-#ifdef CONFIG_CMD_SPI
-		#define CONFIG_IMX_ECSPI
-		#define IMX_CSPI_VER_2_3           1
-//		#define CONFIG_IMX_SPI_PMIC
-//		#define CONFIG_IMX_SPI_PMIC_CS     0
-#endif
-/*
- * EEPROM Configs
- * Microchip 93LC46C-I/SN: SPI 1 кбит SOIC8
- */
-#ifdef CONFIG_CMD_SF
-		#define CONFIG_SPI_FLASH
-		#define CONFIG_FSL_SF              1
-//		#define CONFIG_SPI_FLASH_IMX_ATMEL 1
-		#define CONFIG_SPI_FLASH_STMICRO   1
-		#define CONFIG_SPI_FLASH_CS        1
-		#define MAX_SPI_BYTES              (64 * 4)
-#endif
-/*
- * MMC Configs
- */
-#ifdef CONFIG_CMD_MMC
-		#define CONFIG_MMC                1
-		#define CONFIG_GENERIC_MMC
-		#define CONFIG_IMX_MMC
-		#define CONFIG_SYS_FSL_ESDHC_NUM  1
-		#define CONFIG_SYS_FSL_ESDHC_ADDR 0
-		#define CONFIG_SYS_MMC_ENV_DEV    0
-		#define CONFIG_DOS_PARTITION      1
-		#define CONFIG_CMD_FAT            1
-//		#define CONFIG_MXC_REGIGRAF_MMC
-//		#define CONFIG_CMD_EXT2           1
-		/* detect whether ESDHC1 or ESDHC3 is boot device */
-//		#define CONFIG_DYNAMIC_MMC_DEVNO
-//		#define CONFIG_EMMC_DDR_PORT_DETECT
-		//#define CONFIG_EMMC_DDR_MODE
-		/* port 1 (ESDHC3) is 8 bit */
-		//#define CONFIG_MMC_8BIT_PORTS<->0x2
-#endif
-/*
- * SATA Configs
- */
-#ifdef CONFIG_CMD_SATA
-		#define CONFIG_DWC_AHSATA
-		#define CONFIG_SYS_SATA_MAX_DEVICE  1
-		#define CONFIG_DWC_AHSATA_PORT_ID   0
-		#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_BASE_ADDR
-		#define CONFIG_LBA48
-		#define CONFIG_LIBATA
-#endif
-/*
- * UBoot setup
- */
-#define CONFIG_BOOTDELAY 3
-#define CONFIG_PRIME     "FEC0"
-/* Loadaddr env var */
-#define CONFIG_LOADADDR    0x70800000
-// #define CONFIG_RD_LOADADDR (CONFIG_LOADADDR + 0x300000) // orig
-#define CONFIG_RD_LOADADDR	(CONFIG_LOADADDR + 0x400000)
-
-#define CONFIG_ARP_TIMEOUT 200UL
-
-#define CONFIG_EXTRA_ENV_SETTINGS   \
-		"mmcdev=0\0" \
-		"mmcroot=/dev/mmcblk0p2 rw\0" \
-		"mmcrootfstype=ext2\0" \
-		"mtddev=ubi.mtd=1\0" \
-		"nandroot=ubi0:nandfs rw\0" \
-		"nandrootfstype=ubifs\0" \
-		"video=mxcdi1fb:RGB565,CLAA-WVGA di1_primary\0" \
-		"kernel=uImage\0"               \
-		"bootargs_base=console=ttymxc0,115200 video=${video} consoleblank=0\0"\
-		"bootargs_mmc=setenv bootargs ${bootargs_base} root=${mmcroot} "\
-		  "rootfstype=${mmcrootfstype} rootwait\0" \
-		"bootargs_nand=setenv bootargs ${bootargs_base} ${mtddev} root=${nandroot} "\
-		  "rootfstype=${nandrootfstype} rootwait\0" \
-		"mmc_boot=mmc rescan; run bootargs_mmc; " \
-		  "fatload mmc ${mmcdev} ${loadaddr} ${kernel}; bootm\0"  \
-		"nand_boot=run bootargs_nand; " \
-		  "nand read ${loadaddr} 1A00000 5E0000; bootm\0"         \
-		"bootcmd=run mmc_boot\0" \
-/*
-		"ipaddr=192.168.0.136\0"        \
-		"netmask=255.255.255.0\0"       \
-		"ethaddr=00:1f:f2:00:00:00\0"   \
-		"serverip=192.168.0.2\0"        \
-		"netdev=eth0\0"                 \
-		"ethprime=FEC0\0"               \
-		"uboot=u-boot.bin\0"            \
-		"nfsroot=/home/user/nfsroot\0"  \
-		"bootargs_nfs=setenv bootargs console=ttymxc0,115200 root=/dev/nfs " \
-			"ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
-		"nfs_boot=run bootargs_nfs; tftpboot ${loadaddr} ${kernel}; bootm\0" \
-		"sata_boot=sata init; fatload sata 0 ${loadaddr} ${kernel}; bootm\0" \
-		"android_boot=mmc rescan; mmc read 0x70800000 0x800 0x2000; mmc read 0x70D00000 0x3000 0x300; bootm 0x70800000 0x70D00000\0" \
-		"safe_update=tftpboot ${loadaddr} uImage_safe; nand erase 1000000 a00000; nand write ${loadaddr} 1000000 a00000\0" \
-		"system_update=tftpboot ${loadaddr} ${kernel}; nand erase 1a00000 5E0000; nand write ${loadaddr} 1A00000 5E0000\0" \
-		"tftp_boot=tftpboot ${loadaddr} ${kernel}; bootm\0"       \
-		"safe_boot=nand read ${loadaddr} 1000000 a00000; bootm\0" \
-		"env_erase=nand erase 200000 20000\0" \
- */
-/*
- * Miscellaneous configurable options
- */
-#define CONFIG_SYS_LONGHELP /* undef to save memory */
-#define CONFIG_SYS_PROMPT    "Regiboard U-Boot > "
-#define CONFIG_AUTO_COMPLETE
-#define CONFIG_SYS_CBSIZE    256 /* Console I/O Buffer Size */
-/* Print Buffer Size */
-#define CONFIG_SYS_PBSIZE   (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
-#define CONFIG_SYS_MAXARGS  16                /* max number of command args */
-#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
-
-/* Memtest works on */
-//#define CONFIG_SYS_MEMTEST_START 0x7a000000 // orig
-//#define CONFIG_SYS_MEMTEST_END   0x7f000000 // orig
-#define CONFIG_SYS_MEMTEST_START 0x70000000
-#define CONFIG_SYS_MEMTEST_END   0xAFFFFFFF
-
-#undef CONFIG_SYS_CLKS_IN_HZ /* everything, incl board info, in Hz */
-
-#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
-
-#define CONFIG_SYS_HZ 1000
-
-#define CONFIG_CMDLINE_EDITING 1
-/*-----------------------------------------------------------------------
- * Stack sizes
- *
- * The stack sizes are set up in start.S using the settings below
- */
-#define CONFIG_STACKSIZE (128 * 1024) /* regular stack */
-/*-----------------------------------------------------------------------
- * Physical Memory Map
- * Samsung K4B2G1646C-HI: DDR3-1333 2 Гбита, шина 16 бит BGA96 [4]
- */
-#define CONFIG_NR_DRAM_BANKS 2
-#define PHYS_SDRAM_1         CSD0_BASE_ADDR
-#define PHYS_SDRAM_1_SIZE    (512 * 1024 * 1024)
-#define PHYS_SDRAM_2         CSD1_BASE_ADDR
-#define PHYS_SDRAM_2_SIZE    (512 * 1024 * 1024)
-#define iomem_valid_addr(addr, size) \
-	((addr >= PHYS_SDRAM_1 && addr <= (PHYS_SDRAM_1 + PHYS_SDRAM_1_SIZE)) || \
-	 (addr >= PHYS_SDRAM_2 && addr <= (PHYS_SDRAM_2 + PHYS_SDRAM_2_SIZE)))
-//	(addr >= PHYS_SDRAM_1 && addr <= (PHYS_SDRAM_1 + PHYS_SDRAM_1_SIZE)) // orig
-/*-----------------------------------------------------------------------
- * FLASH and environment organization
- */
-#define CONFIG_SYS_NO_FLASH
-/* Monitor at beginning of flash */
-/* Example: CONFIG_ENV_IS_IN_{NVRAM|EEPROM|FLASH|DATAFLASH|ONENAND|SPI_FLASH|SATA|MMC */
-//#define CONFIG_FSL_ENV_IN_NAND
-/* #define CONFIG_FSL_ENV_IN_SATA */
-#ifdef CONFIG_CMD_SF
-		#define CONFIG_FSL_ENV_IN_SF
-#else
-		#define CONFIG_FSL_ENV_IN_MMC
-#endif
-#define CONFIG_ENV_SECT_SIZE    (8 * 1024)
-#define CONFIG_ENV_SIZE         CONFIG_ENV_SECT_SIZE
-
-#if defined(CONFIG_FSL_ENV_IN_NAND)
-//		#define CONFIG_ENV_IS_IN_NAND 1
-//		#define CONFIG_ENV_OFFSET     0x200000
-		#define CONFIG_ENV_IS_IN_NAND  1
-		#define CONFIG_ENV_OFFSET      0x100000
-#elif defined(CONFIG_FSL_ENV_IN_MMC)
-		#define CONFIG_ENV_IS_IN_MMC 1
-		#define CONFIG_ENV_OFFSET    (768 * 1024)
-#elif defined(CONFIG_FSL_ENV_IN_SATA)
-		#define CONFIG_ENV_IS_IN_SATA 1
-		#define CONFIG_SATA_ENV_DEV   0
-		#define CONFIG_ENV_OFFSET     (768 * 1024)
-#elif defined(CONFIG_FSL_ENV_IN_SF)
-//		#define CONFIG_ENV_IS_IN_SPI_FLASH 1
-//		#define CONFIG_ENV_SPI_CS          1
-//		#define CONFIG_ENV_OFFSET          (768 * 1024)
-		#define CONFIG_ENV_IS_IN_SPI_FLASH 1
-		#define CONFIG_ENV_SPI_MAX_HZ      25000000
-		#define CONFIG_ENV_SPI_CS          1
-		#define CONFIG_ENV_OFFSET          0x100000
-#else
-		#define CONFIG_ENV_IS_NOWHERE 1
-#endif
-#endif /* __CONFIG_H */
-
-
