<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_FF127B40-1B74-40D6-ACBE-731F2B887A2A"><title>PCIe Gen 3 M.2 Topology</title><body><section id="SECTION_007FF158-FCA0-4246-85B6-F2801D1A932E"><fig id="FIG_pcie_gen_3_m_2_topology_diagram_1"><title>PCIe Gen 3 M.2 Topology Diagram</title><image href="FIG_pcie gen 3 m.2 topology diagram_1.png" scalefit="yes" id="IMG_pcie_gen_3_m_2_topology_diagram_1_png" /></fig><table id="TABLE_007FF158-FCA0-4246-85B6-F2801D1A932E_1"><title>PCIe Gen 3 M.2 Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Add-in-card (M4 + M5)</p></entry><entry><p>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.</p><p>The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).</p><p>The M4 + M5 segment has a typical via count of 1.</p></entry></row><row><entry><p>AC capacitor value</p></entry><entry><p>Gen3: 176 nF - 265 nF</p><p>Gen3 nominal = 220 nF</p></entry></row><row><entry><p>Breakout length and spacing</p></entry><entry><p>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm  is allowed. </p><p>The total breakout length is still 15.2 mm.</p></entry></row><row><entry><p>Routing type for mainstream stackup</p></entry><entry><p>Prefer non-interleaved routes in different layers.</p></entry></row></tbody></tgroup></table><table id="TABLE_007FF158-FCA0-4246-85B6-F2801D1A932E_2"><title>Max Number of vias</title><tgroup cols="4"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry><entry>Notes</entry></row></thead><tbody><row><entry><p>Tx</p></entry><entry><p>3</p></entry><entry><p>Total Channel</p></entry><entry><p>Gen3 (not counting microvia under package).</p></entry></row><row><entry><p>Rx</p></entry><entry><p>2</p></entry><entry><p>Total Channel</p></entry><entry><p>Gen3 (not counting microvia under package).</p></entry></row><row><entry><p>Rx, Tx</p></entry><entry><p>1</p></entry><entry><p>Post-Channel</p></entry><entry><p>Express Card/ M.2/ Add-In Card.</p></entry></row></tbody></tgroup></table></section><section id="SECTION_B1F85FD2-9850-4109-B389-900607BE2604"><title>Rx,Tx</title><table id="TABLE_B1F85FD2-9850-4109-B389-900607BE2604_1"><title>PCIe Gen 3 M.2 Topology Rx,Tx Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>15.2</p></entry><entry><p /></entry></row><row><entry><p>M1 + M2</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p /></entry><entry><p>Max length is BO+M1+M2+M3 ≤ 254 mm</p></entry></row><row><entry><p>M3</p></entry><entry><p>MS</p></entry><entry><p>8</p></entry><entry><p /></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 254</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 ≤ 254 mm</p></section></body></topic>