<profile>

<section name = "Vitis HLS Report for 'Filter_HW'" level="0">
<item name = "Date">Wed Oct 25 22:07:28 2023
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">ESE5320_HW7</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.869 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">255709, 255709, 1.706 ms, 1.706 ms, 130952, 130952, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="Filter_vertical_HW_U0">Filter_vertical_HW, 128005, 128005, 0.854 ms, 0.854 ms, 128005, 128005, none</column>
<column name="read_input3_U0">read_input3, 129673, 129673, 0.865 ms, 0.865 ms, 129673, 129673, none</column>
<column name="write_output_U0">write_output, 125207, 125207, 0.835 ms, 0.835 ms, 125207, 125207, none</column>
<column name="Filter_horizontal_HW_U0">Filter_horizontal_HW, 130951, 130951, 0.873 ms, 0.873 ms, 130951, 130951, none</column>
<column name="Filter_HW_entry3_U0">Filter_HW_entry3, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 14, -</column>
<column name="FIFO">-, -, 594, 459, -</column>
<column name="Instance">42, 8, 6601, 7964, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 18, -</column>
<column name="Register">-, -, 5, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">9, 2, 5, 11, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Filter_HW_entry3_U0">Filter_HW_entry3, 0, 0, 2, 29, 0</column>
<column name="Filter_horizontal_HW_U0">Filter_horizontal_HW, 0, 1, 310, 475, 0</column>
<column name="Filter_vertical_HW_U0">Filter_vertical_HW, 12, 7, 2541, 2247, 0</column>
<column name="aximm1_m_axi_U">aximm1_m_axi, 30, 0, 1415, 1585, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="read_input3_U0">read_input3, 0, 0, 1173, 575, 0</column>
<column name="write_output_U0">write_output, 0, 0, 984, 2757, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="Input_c_U">0, 99, 0, -, 2, 64, 128</column>
<column name="Output_c1_U">0, 99, 0, -, 2, 64, 128</column>
<column name="Output_c_U">0, 99, 0, -, 4, 64, 256</column>
<column name="TempStream_U">0, 99, 0, -, 32, 8, 256</column>
<column name="inStream_U">0, 99, 0, -, 32, 8, 256</column>
<column name="outStream_U">0, 99, 0, -, 32, 8, 256</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Filter_HW_entry3_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="read_input3_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="read_input3_U0_start_full_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Filter_HW_entry3_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_read_input3_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_Filter_HW_entry3_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_read_input3_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_Filter_HW_entry3_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_read_input3_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, Filter_HW, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, Filter_HW, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, Filter_HW, return value</column>
<column name="m_axi_aximm1_AWVALID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWREADY">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWADDR">out, 64, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWLEN">out, 8, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWSIZE">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWBURST">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWLOCK">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWCACHE">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWPROT">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWQOS">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWREGION">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWUSER">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WVALID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WREADY">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WDATA">out, 512, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WSTRB">out, 64, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WLAST">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WUSER">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARVALID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARREADY">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARADDR">out, 64, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARLEN">out, 8, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARSIZE">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARBURST">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARLOCK">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARCACHE">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARPROT">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARQOS">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARREGION">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARUSER">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RVALID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RREADY">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RDATA">in, 512, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RLAST">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RUSER">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RRESP">in, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BVALID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BREADY">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BRESP">in, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BUSER">in, 1, m_axi, aximm1, pointer</column>
</table>
</item>
</section>
</profile>
