

================================================================
== Vivado HLS Report for 'p_memcpy_char'
================================================================
* Date:           Wed May 31 17:58:30 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        curve25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.35|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   65|   65|   65|   65|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         2|          -|          -|    32|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.66ns
ST_1: empty (3)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([32 x i8]* %dst, [1 x i8]* @p_str14, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str14, i32 -1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14)

ST_1: empty_260 (4)  [1/1] 0.00ns
:1  %empty_260 = call i32 (...)* @_ssdm_op_SpecMemCore([32 x i8]* %src, [1 x i8]* @p_str11, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str11, i32 -1, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11)

ST_1: StgValue_6 (5)  [1/1] 0.66ns  loc: curve25519/src/curve25519-donna.c:68
:2  br label %1


 <State 2>: 1.11ns
ST_2: i (7)  [1/1] 0.00ns
:0  %i = phi i6 [ 0, %0 ], [ %i_27, %2 ]

ST_2: exitcond (8)  [1/1] 0.71ns  loc: curve25519/src/curve25519-donna.c:68
:1  %exitcond = icmp eq i6 %i, -32

ST_2: empty_261 (9)  [1/1] 0.00ns
:2  %empty_261 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_2: i_27 (10)  [1/1] 1.11ns  loc: curve25519/src/curve25519-donna.c:68
:3  %i_27 = add i6 %i, 1

ST_2: StgValue_11 (11)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:68
:4  br i1 %exitcond, label %3, label %2

ST_2: tmp (13)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:69
:0  %tmp = zext i6 %i to i64

ST_2: src_addr (14)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:69
:1  %src_addr = getelementptr [32 x i8]* %src, i64 0, i64 %tmp

ST_2: src_load (15)  [2/2] 0.68ns  loc: curve25519/src/curve25519-donna.c:69
:2  %src_load = load i8* %src_addr, align 1

ST_2: StgValue_15 (20)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:71
:0  ret void


 <State 3>: 1.35ns
ST_3: src_load (15)  [1/2] 0.68ns  loc: curve25519/src/curve25519-donna.c:69
:2  %src_load = load i8* %src_addr, align 1

ST_3: dst_addr (16)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:69
:3  %dst_addr = getelementptr [32 x i8]* %dst, i64 0, i64 %tmp

ST_3: StgValue_18 (17)  [1/1] 0.68ns  loc: curve25519/src/curve25519-donna.c:69
:4  store i8 %src_load, i8* %dst_addr, align 1

ST_3: StgValue_19 (18)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:68
:5  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty       (specmemcore      ) [ 0000]
empty_260   (specmemcore      ) [ 0000]
StgValue_6  (br               ) [ 0111]
i           (phi              ) [ 0010]
exitcond    (icmp             ) [ 0011]
empty_261   (speclooptripcount) [ 0000]
i_27        (add              ) [ 0111]
StgValue_11 (br               ) [ 0000]
tmp         (zext             ) [ 0001]
src_addr    (getelementptr    ) [ 0001]
StgValue_15 (ret              ) [ 0000]
src_load    (load             ) [ 0000]
dst_addr    (getelementptr    ) [ 0000]
StgValue_18 (store            ) [ 0000]
StgValue_19 (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="src_addr_gep_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="8" slack="0"/>
<pin id="28" dir="0" index="1" bw="1" slack="0"/>
<pin id="29" dir="0" index="2" bw="6" slack="0"/>
<pin id="30" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/2 "/>
</bind>
</comp>

<comp id="33" class="1004" name="grp_access_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="5" slack="0"/>
<pin id="35" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="36" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/2 "/>
</bind>
</comp>

<comp id="38" class="1004" name="dst_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="6" slack="1"/>
<pin id="42" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/3 "/>
</bind>
</comp>

<comp id="45" class="1004" name="StgValue_18_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="5" slack="0"/>
<pin id="47" dir="0" index="1" bw="8" slack="0"/>
<pin id="48" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_18/3 "/>
</bind>
</comp>

<comp id="51" class="1005" name="i_reg_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="6" slack="1"/>
<pin id="53" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="55" class="1004" name="i_phi_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="1" slack="1"/>
<pin id="57" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="6" slack="0"/>
<pin id="59" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="exitcond_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="6" slack="0"/>
<pin id="64" dir="0" index="1" bw="6" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_27_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="6" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_27/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="82" class="1005" name="i_27_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="0"/>
<pin id="84" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_27 "/>
</bind>
</comp>

<comp id="87" class="1005" name="tmp_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="1"/>
<pin id="89" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="92" class="1005" name="src_addr_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="1"/>
<pin id="94" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="2" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="24" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="37"><net_src comp="26" pin="3"/><net_sink comp="33" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="24" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="33" pin="2"/><net_sink comp="45" pin=1"/></net>

<net id="50"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="61"><net_src comp="51" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="55" pin="4"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="55" pin="4"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="55" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="78"><net_src comp="74" pin="1"/><net_sink comp="26" pin=2"/></net>

<net id="85"><net_src comp="68" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="90"><net_src comp="74" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="95"><net_src comp="26" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="33" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {3 }
 - Input state : 
	Port: _memcpy_char : src | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_27 : 1
		StgValue_11 : 2
		tmp : 1
		src_addr : 2
		src_load : 3
	State 3
		StgValue_18 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|
| Operation| Functional Unit|    FF   |   LUT   |
|----------|----------------|---------|---------|
|    add   |   i_27_fu_68   |    0    |    15   |
|----------|----------------|---------|---------|
|   icmp   | exitcond_fu_62 |    0    |    3    |
|----------|----------------|---------|---------|
|   zext   |    tmp_fu_74   |    0    |    0    |
|----------|----------------|---------|---------|
|   Total  |                |    0    |    18   |
|----------|----------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|  i_27_reg_82  |    6   |
|    i_reg_51   |    6   |
|src_addr_reg_92|    5   |
|   tmp_reg_87  |   64   |
+---------------+--------+
|     Total     |   81   |
+---------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_33 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  0.656  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   18   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   81   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   81   |   27   |
+-----------+--------+--------+--------+
