
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.124293                       # Number of seconds simulated
sim_ticks                                124292907109                       # Number of ticks simulated
final_tick                               1265928242740                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34927                       # Simulator instruction rate (inst/s)
host_op_rate                                    47122                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3946494                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893860                       # Number of bytes of host memory used
host_seconds                                 31494.51                       # Real time elapsed on the host
sim_insts                                  1100000007                       # Number of instructions simulated
sim_ops                                    1484089557                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       843520                       # Number of bytes read from this memory
system.physmem.bytes_read::total               845184                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       679552                       # Number of bytes written to this memory
system.physmem.bytes_written::total            679552                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         6590                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6603                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5309                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5309                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        13388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      6786550                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 6799937                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        13388                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              13388                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5467343                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5467343                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5467343                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        13388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      6786550                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               12267281                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                149211174                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         22291931                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     19534347                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      1740216                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      11032113                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         10763280                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          1552719                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        54401                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles    117540521                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              123901210                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            22291931                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     12315999                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              25214314                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         5680870                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        1664017                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          13397690                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1094771                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    148349344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.950124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.319385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        123135030     83.00%     83.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1271112      0.86%     83.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2329831      1.57%     85.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1944043      1.31%     86.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          3560221      2.40%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          3857316      2.60%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           845260      0.57%     92.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           663851      0.45%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         10742680      7.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    148349344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.149399                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.830375                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        116708003                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       2687714                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          25003017                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         25289                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        3925313                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      2398646                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          5181                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      139862094                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1309                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        3925313                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        117172370                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1136181                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       776068                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          24552138                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        787267                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      138888823                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             2                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          90017                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        449238                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands    184474280                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     630204306                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    630204306                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     148896166                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         35578069                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        19848                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         9927                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           2596184                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     23098002                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4491113                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        83226                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1001002                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          137269364                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        19849                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         128948317                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       103468                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     22709080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     48949102                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    148349344                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.869221                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.479248                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     94687855     63.83%     63.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     21847034     14.73%     78.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     10958592      7.39%     85.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      7215866      4.86%     90.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7508672      5.06%     95.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3882171      2.62%     98.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1735021      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       432232      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        81901      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    148349344                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          319822     59.90%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         133464     24.99%     84.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         80683     15.11%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     101810173     78.95%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1081917      0.84%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     21586919     16.74%     96.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4459387      3.46%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      128948317                       # Type of FU issued
system.switch_cpus.iq.rate                   0.864200                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              533969                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.004141                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    406883411                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    159998599                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    126027267                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      129482286                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       242659                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      4167931                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       137758                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        3925313                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          728665                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         50118                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    137289213                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        48368                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      23098002                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      4491113                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         9927                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          34169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           173                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       838977                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1035786                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1874763                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     127561370                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      21252389                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1386943                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             25711604                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         19645211                       # Number of branches executed
system.switch_cpus.iew.exec_stores            4459215                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.854905                       # Inst execution rate
system.switch_cpus.iew.wb_sent              126140344                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             126027267                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          72801984                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         172922441                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.844624                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.421009                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     23678428                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1744969                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    144424031                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.786653                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.661741                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    102203372     70.77%     70.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     16392151     11.35%     82.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     11848258      8.20%     90.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2648869      1.83%     92.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      3012332      2.09%     94.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1066652      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      4461342      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       902765      0.63%     98.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1888290      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    144424031                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus.commit.committedOps      113611589                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               23283426                       # Number of memory references committed
system.switch_cpus.commit.loads              18930071                       # Number of loads committed
system.switch_cpus.commit.membars                9922                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17789106                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          99179499                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       1888290                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            279825758                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           278505440                       # The number of ROB writes
system.switch_cpus.timesIdled                   34641                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  861830                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps             113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000006                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.492112                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.492112                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.670191                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.670191                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        590071413                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       165589112                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       146648062                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          19844                       # number of misc regfile writes
system.l2.replacements                           6603                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                           385973                       # Total number of references to valid blocks.
system.l2.sampled_refs                          72139                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.350407                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         33233.653280                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      12.985561                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    3268.264651                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             134.645999                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           28886.450510                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.507105                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.049870                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.002055                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.440772                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        42993                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   42994                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            18619                       # number of Writeback hits
system.l2.Writeback_hits::total                 18619                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         42993                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42994                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        42993                       # number of overall hits
system.l2.overall_hits::total                   42994                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         6590                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6603                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         6590                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6603                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         6590                       # number of overall misses
system.l2.overall_misses::total                  6603                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2393940                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   1153451476                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1155845416                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2393940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1153451476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1155845416                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2393940                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1153451476                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1155845416                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        49583                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               49597                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        18619                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             18619                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        49583                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                49597                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        49583                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               49597                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.132908                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.133133                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.132908                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.133133                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.132908                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.133133                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 184149.230769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 175030.572989                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 175048.525822                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 184149.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 175030.572989                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 175048.525822                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 184149.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 175030.572989                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 175048.525822                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5309                       # number of writebacks
system.l2.writebacks::total                      5309                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         6590                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6603                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         6590                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6603                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         6590                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6603                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1637457                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    769224690                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    770862147                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1637457                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    769224690                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    770862147                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1637457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    769224690                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    770862147                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.132908                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.133133                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.132908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.133133                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.132908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133133                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 125958.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 116726.053111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 116744.229441                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 125958.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 116726.053111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116744.229441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 125958.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 116726.053111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 116744.229441                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                540.985177                       # Cycle average of tags in use
system.cpu.icache.total_refs               1013429788                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    541                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1873252.842884                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    13.985177                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            527                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.022412                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.844551                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.866963                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     13397674                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13397674                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     13397674                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13397674                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     13397674                       # number of overall hits
system.cpu.icache.overall_hits::total        13397674                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2895104                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2895104                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2895104                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2895104                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2895104                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2895104                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     13397690                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13397690                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     13397690                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13397690                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     13397690                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13397690                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst       180944                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total       180944                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst       180944                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total       180944                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst       180944                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total       180944                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2566140                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2566140                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2566140                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2566140                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2566140                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2566140                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 183295.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 183295.714286                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 183295.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 183295.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 183295.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 183295.714286                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  49583                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                245021242                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  49839                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                4916.255182                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   211.614449                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      44.385551                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.826619                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.173381                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     19238484                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19238484                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      4333492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4333492                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         9928                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         9928                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         9922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     23571976                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         23571976                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     23571976                       # number of overall hits
system.cpu.dcache.overall_hits::total        23571976                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       168006                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        168006                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       168006                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         168006                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       168006                       # number of overall misses
system.cpu.dcache.overall_misses::total        168006                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  15328375899                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15328375899                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  15328375899                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15328375899                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  15328375899                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15328375899                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     19406490                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19406490                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         9928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     23739982                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     23739982                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     23739982                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     23739982                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.008657                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008657                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.007077                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007077                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.007077                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007077                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 91237.074265                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 91237.074265                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 91237.074265                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91237.074265                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 91237.074265                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91237.074265                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        18619                       # number of writebacks
system.cpu.dcache.writebacks::total             18619                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       118423                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       118423                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       118423                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       118423                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       118423                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       118423                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        49583                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        49583                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        49583                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49583                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        49583                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49583                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   4007748211                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4007748211                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   4007748211                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4007748211                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   4007748211                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4007748211                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002555                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002555                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002089                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002089                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002089                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002089                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 80829.078737                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80829.078737                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 80829.078737                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80829.078737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 80829.078737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80829.078737                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
