# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../eee4120f_yoda_spm.srcs/sources_1/imports/MILESTONE 2/basic_min_max.v" \
"../../../../eee4120f_yoda_spm.srcs/sim_1/imports/MILESTONE 2/basic_min_max_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
