// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;
input  [15:0] p_read4;
input  [15:0] p_read5;
input  [15:0] p_read6;
input  [15:0] p_read7;
input  [15:0] p_read8;
input  [15:0] p_read9;
input  [15:0] p_read10;
input  [15:0] p_read11;
input  [15:0] p_read12;
input  [15:0] p_read13;
input  [15:0] p_read14;
input  [15:0] p_read15;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_pp0_stage0_subdone;
wire   [9:0] exp_table_address0;
reg    exp_table_ce0;
wire   [17:0] exp_table_q0;
wire   [9:0] exp_table_address1;
reg    exp_table_ce1;
wire   [17:0] exp_table_q1;
wire   [9:0] exp_table_address2;
reg    exp_table_ce2;
wire   [17:0] exp_table_q2;
wire   [9:0] exp_table_address3;
reg    exp_table_ce3;
wire   [17:0] exp_table_q3;
wire   [9:0] exp_table_address4;
reg    exp_table_ce4;
wire   [17:0] exp_table_q4;
wire   [9:0] exp_table_address5;
reg    exp_table_ce5;
wire   [17:0] exp_table_q5;
wire   [9:0] exp_table_address6;
reg    exp_table_ce6;
wire   [17:0] exp_table_q6;
wire   [9:0] exp_table_address7;
reg    exp_table_ce7;
wire   [17:0] exp_table_q7;
wire   [9:0] exp_table_address8;
reg    exp_table_ce8;
wire   [17:0] exp_table_q8;
wire   [9:0] exp_table_address9;
reg    exp_table_ce9;
wire   [17:0] exp_table_q9;
wire   [9:0] exp_table_address10;
reg    exp_table_ce10;
wire   [17:0] exp_table_q10;
wire   [9:0] exp_table_address11;
reg    exp_table_ce11;
wire   [17:0] exp_table_q11;
wire   [9:0] exp_table_address12;
reg    exp_table_ce12;
wire   [17:0] exp_table_q12;
wire   [9:0] exp_table_address13;
reg    exp_table_ce13;
wire   [17:0] exp_table_q13;
wire   [9:0] exp_table_address14;
reg    exp_table_ce14;
wire   [17:0] exp_table_q14;
wire   [9:0] exp_table_address15;
reg    exp_table_ce15;
wire   [17:0] exp_table_q15;
wire   [9:0] invert_table_address0;
reg    invert_table_ce0;
wire   [17:0] invert_table_q0;
reg  signed [15:0] p_read_1_reg_2307;
wire    ap_block_pp0_stage0_11001;
reg  signed [15:0] p_read_1_reg_2307_pp0_iter1_reg;
reg  signed [15:0] p_read_1_reg_2307_pp0_iter2_reg;
reg  signed [15:0] p_read_1_reg_2307_pp0_iter3_reg;
reg  signed [15:0] p_read_2_reg_2313;
reg  signed [15:0] p_read_2_reg_2313_pp0_iter1_reg;
reg  signed [15:0] p_read_2_reg_2313_pp0_iter2_reg;
reg  signed [15:0] p_read_2_reg_2313_pp0_iter3_reg;
reg  signed [15:0] p_read_3_reg_2319;
reg  signed [15:0] p_read_3_reg_2319_pp0_iter1_reg;
reg  signed [15:0] p_read_3_reg_2319_pp0_iter2_reg;
reg  signed [15:0] p_read_3_reg_2319_pp0_iter3_reg;
reg  signed [15:0] p_read_4_reg_2325;
reg  signed [15:0] p_read_4_reg_2325_pp0_iter1_reg;
reg  signed [15:0] p_read_4_reg_2325_pp0_iter2_reg;
reg  signed [15:0] p_read_4_reg_2325_pp0_iter3_reg;
reg  signed [15:0] p_read_5_reg_2331;
reg  signed [15:0] p_read_5_reg_2331_pp0_iter1_reg;
reg  signed [15:0] p_read_5_reg_2331_pp0_iter2_reg;
reg  signed [15:0] p_read_5_reg_2331_pp0_iter3_reg;
reg  signed [15:0] p_read_6_reg_2337;
reg  signed [15:0] p_read_6_reg_2337_pp0_iter1_reg;
reg  signed [15:0] p_read_6_reg_2337_pp0_iter2_reg;
reg  signed [15:0] p_read_6_reg_2337_pp0_iter3_reg;
reg  signed [15:0] p_read_7_reg_2343;
reg  signed [15:0] p_read_7_reg_2343_pp0_iter1_reg;
reg  signed [15:0] p_read_7_reg_2343_pp0_iter2_reg;
reg  signed [15:0] p_read_7_reg_2343_pp0_iter3_reg;
reg  signed [15:0] p_read_8_reg_2349;
reg  signed [15:0] p_read_8_reg_2349_pp0_iter1_reg;
reg  signed [15:0] p_read_8_reg_2349_pp0_iter2_reg;
reg  signed [15:0] p_read_8_reg_2349_pp0_iter3_reg;
reg  signed [15:0] p_read_9_reg_2355;
reg  signed [15:0] p_read_9_reg_2355_pp0_iter1_reg;
reg  signed [15:0] p_read_9_reg_2355_pp0_iter2_reg;
reg  signed [15:0] p_read_9_reg_2355_pp0_iter3_reg;
reg  signed [15:0] p_read_10_reg_2361;
reg  signed [15:0] p_read_10_reg_2361_pp0_iter1_reg;
reg  signed [15:0] p_read_10_reg_2361_pp0_iter2_reg;
reg  signed [15:0] p_read_10_reg_2361_pp0_iter3_reg;
reg  signed [15:0] p_read_11_reg_2367;
reg  signed [15:0] p_read_11_reg_2367_pp0_iter1_reg;
reg  signed [15:0] p_read_11_reg_2367_pp0_iter2_reg;
reg  signed [15:0] p_read_11_reg_2367_pp0_iter3_reg;
reg  signed [15:0] p_read_12_reg_2373;
reg  signed [15:0] p_read_12_reg_2373_pp0_iter1_reg;
reg  signed [15:0] p_read_12_reg_2373_pp0_iter2_reg;
reg  signed [15:0] p_read_12_reg_2373_pp0_iter3_reg;
reg  signed [15:0] p_read_13_reg_2379;
reg  signed [15:0] p_read_13_reg_2379_pp0_iter1_reg;
reg  signed [15:0] p_read_13_reg_2379_pp0_iter2_reg;
reg  signed [15:0] p_read_13_reg_2379_pp0_iter3_reg;
reg  signed [15:0] p_read_14_reg_2385;
reg  signed [15:0] p_read_14_reg_2385_pp0_iter1_reg;
reg  signed [15:0] p_read_14_reg_2385_pp0_iter2_reg;
reg  signed [15:0] p_read_14_reg_2385_pp0_iter3_reg;
reg  signed [15:0] p_read_15_reg_2391;
reg  signed [15:0] p_read_15_reg_2391_pp0_iter1_reg;
reg  signed [15:0] p_read_15_reg_2391_pp0_iter2_reg;
reg  signed [15:0] p_read_15_reg_2391_pp0_iter3_reg;
reg  signed [15:0] p_read16_reg_2397;
reg  signed [15:0] p_read16_reg_2397_pp0_iter1_reg;
reg  signed [15:0] p_read16_reg_2397_pp0_iter2_reg;
reg  signed [15:0] p_read16_reg_2397_pp0_iter3_reg;
wire   [0:0] icmp_ln1549_fu_380_p2;
reg   [0:0] icmp_ln1549_reg_2403;
wire   [0:0] icmp_ln1549_1_fu_386_p2;
reg   [0:0] icmp_ln1549_1_reg_2408;
wire   [0:0] icmp_ln1549_3_fu_392_p2;
reg   [0:0] icmp_ln1549_3_reg_2413;
wire   [0:0] icmp_ln1549_4_fu_398_p2;
reg   [0:0] icmp_ln1549_4_reg_2418;
wire   [0:0] icmp_ln1549_7_fu_404_p2;
reg   [0:0] icmp_ln1549_7_reg_2423;
wire   [0:0] icmp_ln1549_8_fu_410_p2;
reg   [0:0] icmp_ln1549_8_reg_2428;
wire   [0:0] icmp_ln1549_10_fu_416_p2;
reg   [0:0] icmp_ln1549_10_reg_2433;
wire   [0:0] icmp_ln1549_11_fu_422_p2;
reg   [0:0] icmp_ln1549_11_reg_2438;
wire   [15:0] select_ln65_2_fu_462_p3;
reg   [15:0] select_ln65_2_reg_2443;
wire   [15:0] select_ln65_5_fu_504_p3;
reg   [15:0] select_ln65_5_reg_2449;
wire   [15:0] select_ln65_9_fu_546_p3;
reg   [15:0] select_ln65_9_reg_2455;
wire   [15:0] select_ln65_12_fu_588_p3;
reg   [15:0] select_ln65_12_reg_2461;
wire   [15:0] select_ln65_6_fu_606_p3;
reg   [15:0] select_ln65_6_reg_2467;
wire   [15:0] select_ln65_13_fu_622_p3;
reg   [15:0] select_ln65_13_reg_2473;
wire   [15:0] x_max_V_fu_638_p3;
reg   [15:0] x_max_V_reg_2479;
wire   [9:0] y_fu_1353_p3;
reg   [9:0] y_reg_2484;
reg   [9:0] y_reg_2484_pp0_iter5_reg;
wire   [9:0] y_1_fu_1379_p3;
reg   [9:0] y_1_reg_2489;
reg   [9:0] y_1_reg_2489_pp0_iter5_reg;
wire   [9:0] y_2_fu_1405_p3;
reg   [9:0] y_2_reg_2494;
reg   [9:0] y_2_reg_2494_pp0_iter5_reg;
wire   [9:0] y_3_fu_1431_p3;
reg   [9:0] y_3_reg_2499;
reg   [9:0] y_3_reg_2499_pp0_iter5_reg;
wire   [9:0] y_4_fu_1457_p3;
reg   [9:0] y_4_reg_2504;
reg   [9:0] y_4_reg_2504_pp0_iter5_reg;
wire   [9:0] y_5_fu_1483_p3;
reg   [9:0] y_5_reg_2509;
reg   [9:0] y_5_reg_2509_pp0_iter5_reg;
wire   [9:0] y_6_fu_1509_p3;
reg   [9:0] y_6_reg_2514;
reg   [9:0] y_6_reg_2514_pp0_iter5_reg;
wire   [9:0] y_7_fu_1535_p3;
reg   [9:0] y_7_reg_2519;
reg   [9:0] y_7_reg_2519_pp0_iter5_reg;
wire   [9:0] y_8_fu_1561_p3;
reg   [9:0] y_8_reg_2524;
wire   [9:0] y_9_fu_1587_p3;
reg   [9:0] y_9_reg_2529;
wire   [9:0] y_10_fu_1613_p3;
reg   [9:0] y_10_reg_2534;
wire   [9:0] y_11_fu_1639_p3;
reg   [9:0] y_11_reg_2539;
wire   [9:0] y_12_fu_1665_p3;
reg   [9:0] y_12_reg_2544;
reg   [9:0] y_12_reg_2544_pp0_iter5_reg;
wire   [9:0] y_13_fu_1691_p3;
reg   [9:0] y_13_reg_2549;
reg   [9:0] y_13_reg_2549_pp0_iter5_reg;
wire   [9:0] y_14_fu_1717_p3;
reg   [9:0] y_14_reg_2554;
reg   [9:0] y_14_reg_2554_pp0_iter5_reg;
wire   [9:0] y_15_fu_1743_p3;
reg   [9:0] y_15_reg_2559;
reg   [9:0] y_15_reg_2559_pp0_iter5_reg;
reg  signed [17:0] exp_res_V_8_reg_2624;
reg  signed [17:0] exp_res_V_8_reg_2624_pp0_iter7_reg;
reg  signed [17:0] exp_res_V_8_reg_2624_pp0_iter8_reg;
reg  signed [17:0] exp_res_V_8_reg_2624_pp0_iter9_reg;
reg  signed [17:0] exp_res_V_8_reg_2624_pp0_iter10_reg;
reg  signed [17:0] exp_res_V_8_reg_2624_pp0_iter11_reg;
reg  signed [17:0] exp_res_V_9_reg_2630;
reg  signed [17:0] exp_res_V_9_reg_2630_pp0_iter7_reg;
reg  signed [17:0] exp_res_V_9_reg_2630_pp0_iter8_reg;
reg  signed [17:0] exp_res_V_9_reg_2630_pp0_iter9_reg;
reg  signed [17:0] exp_res_V_9_reg_2630_pp0_iter10_reg;
reg  signed [17:0] exp_res_V_9_reg_2630_pp0_iter11_reg;
reg  signed [17:0] exp_res_V_10_reg_2636;
reg  signed [17:0] exp_res_V_10_reg_2636_pp0_iter7_reg;
reg  signed [17:0] exp_res_V_10_reg_2636_pp0_iter8_reg;
reg  signed [17:0] exp_res_V_10_reg_2636_pp0_iter9_reg;
reg  signed [17:0] exp_res_V_10_reg_2636_pp0_iter10_reg;
reg  signed [17:0] exp_res_V_10_reg_2636_pp0_iter11_reg;
reg  signed [17:0] exp_res_V_11_reg_2641;
reg  signed [17:0] exp_res_V_11_reg_2641_pp0_iter7_reg;
reg  signed [17:0] exp_res_V_11_reg_2641_pp0_iter8_reg;
reg  signed [17:0] exp_res_V_11_reg_2641_pp0_iter9_reg;
reg  signed [17:0] exp_res_V_11_reg_2641_pp0_iter10_reg;
reg  signed [17:0] exp_res_V_11_reg_2641_pp0_iter11_reg;
wire   [17:0] add_ln712_11_fu_1815_p2;
reg   [17:0] add_ln712_11_reg_2666;
reg  signed [17:0] exp_res_V_0_reg_2671;
reg  signed [17:0] exp_res_V_0_reg_2671_pp0_iter8_reg;
reg  signed [17:0] exp_res_V_0_reg_2671_pp0_iter9_reg;
reg  signed [17:0] exp_res_V_0_reg_2671_pp0_iter10_reg;
reg  signed [17:0] exp_res_V_0_reg_2671_pp0_iter11_reg;
reg  signed [17:0] exp_res_V_1_reg_2676;
reg  signed [17:0] exp_res_V_1_reg_2676_pp0_iter8_reg;
reg  signed [17:0] exp_res_V_1_reg_2676_pp0_iter9_reg;
reg  signed [17:0] exp_res_V_1_reg_2676_pp0_iter10_reg;
reg  signed [17:0] exp_res_V_1_reg_2676_pp0_iter11_reg;
reg  signed [17:0] exp_res_V_2_reg_2681;
reg  signed [17:0] exp_res_V_2_reg_2681_pp0_iter8_reg;
reg  signed [17:0] exp_res_V_2_reg_2681_pp0_iter9_reg;
reg  signed [17:0] exp_res_V_2_reg_2681_pp0_iter10_reg;
reg  signed [17:0] exp_res_V_2_reg_2681_pp0_iter11_reg;
reg  signed [17:0] exp_res_V_3_reg_2687;
reg  signed [17:0] exp_res_V_3_reg_2687_pp0_iter8_reg;
reg  signed [17:0] exp_res_V_3_reg_2687_pp0_iter9_reg;
reg  signed [17:0] exp_res_V_3_reg_2687_pp0_iter10_reg;
reg  signed [17:0] exp_res_V_3_reg_2687_pp0_iter11_reg;
reg  signed [17:0] exp_res_V_4_reg_2693;
reg  signed [17:0] exp_res_V_4_reg_2693_pp0_iter8_reg;
reg  signed [17:0] exp_res_V_4_reg_2693_pp0_iter9_reg;
reg  signed [17:0] exp_res_V_4_reg_2693_pp0_iter10_reg;
reg  signed [17:0] exp_res_V_4_reg_2693_pp0_iter11_reg;
reg  signed [17:0] exp_res_V_5_reg_2699;
reg  signed [17:0] exp_res_V_5_reg_2699_pp0_iter8_reg;
reg  signed [17:0] exp_res_V_5_reg_2699_pp0_iter9_reg;
reg  signed [17:0] exp_res_V_5_reg_2699_pp0_iter10_reg;
reg  signed [17:0] exp_res_V_5_reg_2699_pp0_iter11_reg;
reg  signed [17:0] exp_res_V_6_reg_2705;
reg  signed [17:0] exp_res_V_6_reg_2705_pp0_iter8_reg;
reg  signed [17:0] exp_res_V_6_reg_2705_pp0_iter9_reg;
reg  signed [17:0] exp_res_V_6_reg_2705_pp0_iter10_reg;
reg  signed [17:0] exp_res_V_6_reg_2705_pp0_iter11_reg;
reg  signed [17:0] exp_res_V_7_reg_2710;
reg  signed [17:0] exp_res_V_7_reg_2710_pp0_iter8_reg;
reg  signed [17:0] exp_res_V_7_reg_2710_pp0_iter9_reg;
reg  signed [17:0] exp_res_V_7_reg_2710_pp0_iter10_reg;
reg  signed [17:0] exp_res_V_7_reg_2710_pp0_iter11_reg;
reg  signed [17:0] exp_res_V_12_reg_2715;
reg  signed [17:0] exp_res_V_12_reg_2715_pp0_iter8_reg;
reg  signed [17:0] exp_res_V_12_reg_2715_pp0_iter9_reg;
reg  signed [17:0] exp_res_V_12_reg_2715_pp0_iter10_reg;
reg  signed [17:0] exp_res_V_12_reg_2715_pp0_iter11_reg;
reg  signed [17:0] exp_res_V_13_reg_2720;
reg  signed [17:0] exp_res_V_13_reg_2720_pp0_iter8_reg;
reg  signed [17:0] exp_res_V_13_reg_2720_pp0_iter9_reg;
reg  signed [17:0] exp_res_V_13_reg_2720_pp0_iter10_reg;
reg  signed [17:0] exp_res_V_13_reg_2720_pp0_iter11_reg;
reg  signed [17:0] exp_res_V_14_reg_2725;
reg  signed [17:0] exp_res_V_14_reg_2725_pp0_iter8_reg;
reg  signed [17:0] exp_res_V_14_reg_2725_pp0_iter9_reg;
reg  signed [17:0] exp_res_V_14_reg_2725_pp0_iter10_reg;
reg  signed [17:0] exp_res_V_14_reg_2725_pp0_iter11_reg;
reg  signed [17:0] exp_res_V_15_reg_2730;
reg  signed [17:0] exp_res_V_15_reg_2730_pp0_iter8_reg;
reg  signed [17:0] exp_res_V_15_reg_2730_pp0_iter9_reg;
reg  signed [17:0] exp_res_V_15_reg_2730_pp0_iter10_reg;
reg  signed [17:0] exp_res_V_15_reg_2730_pp0_iter11_reg;
wire   [17:0] add_ln712_1_fu_1821_p2;
reg   [17:0] add_ln712_1_reg_2735;
wire   [17:0] add_ln712_4_fu_1827_p2;
reg   [17:0] add_ln712_4_reg_2740;
wire   [17:0] add_ln712_7_fu_1833_p2;
reg   [17:0] add_ln712_7_reg_2745;
wire   [17:0] add_ln712_8_fu_1839_p2;
reg   [17:0] add_ln712_8_reg_2750;
wire   [17:0] add_ln712_12_fu_1849_p2;
reg   [17:0] add_ln712_12_reg_2755;
wire   [17:0] add_ln712_2_fu_1858_p2;
reg   [17:0] add_ln712_2_reg_2760;
wire   [17:0] add_ln712_5_fu_1867_p2;
reg   [17:0] add_ln712_5_reg_2765;
wire   [17:0] add_ln712_13_fu_1876_p2;
reg   [17:0] add_ln712_13_reg_2770;
reg   [9:0] y_16_reg_2775;
reg   [17:0] inv_exp_sum_V_reg_2785;
wire   [63:0] zext_ln255_8_fu_1751_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln255_9_fu_1755_p1;
wire   [63:0] zext_ln255_10_fu_1759_p1;
wire   [63:0] zext_ln255_11_fu_1763_p1;
wire   [63:0] zext_ln255_fu_1767_p1;
wire   [63:0] zext_ln255_1_fu_1771_p1;
wire   [63:0] zext_ln255_2_fu_1775_p1;
wire   [63:0] zext_ln255_3_fu_1779_p1;
wire   [63:0] zext_ln255_4_fu_1783_p1;
wire   [63:0] zext_ln255_5_fu_1787_p1;
wire   [63:0] zext_ln255_6_fu_1791_p1;
wire   [63:0] zext_ln255_7_fu_1795_p1;
wire   [63:0] zext_ln255_12_fu_1799_p1;
wire   [63:0] zext_ln255_13_fu_1803_p1;
wire   [63:0] zext_ln255_14_fu_1807_p1;
wire   [63:0] zext_ln255_15_fu_1811_p1;
wire   [63:0] zext_ln265_fu_1900_p1;
wire  signed [15:0] icmp_ln1549_fu_380_p0;
wire  signed [15:0] icmp_ln1549_fu_380_p1;
wire  signed [15:0] icmp_ln1549_1_fu_386_p0;
wire  signed [15:0] icmp_ln1549_1_fu_386_p1;
wire  signed [15:0] icmp_ln1549_3_fu_392_p0;
wire  signed [15:0] icmp_ln1549_3_fu_392_p1;
wire  signed [15:0] icmp_ln1549_4_fu_398_p0;
wire  signed [15:0] icmp_ln1549_4_fu_398_p1;
wire  signed [15:0] icmp_ln1549_7_fu_404_p0;
wire  signed [15:0] icmp_ln1549_7_fu_404_p1;
wire  signed [15:0] icmp_ln1549_8_fu_410_p0;
wire  signed [15:0] icmp_ln1549_8_fu_410_p1;
wire  signed [15:0] icmp_ln1549_10_fu_416_p0;
wire  signed [15:0] icmp_ln1549_10_fu_416_p1;
wire  signed [15:0] icmp_ln1549_11_fu_422_p0;
wire  signed [15:0] icmp_ln1549_11_fu_422_p1;
wire   [0:0] xor_ln1549_fu_428_p2;
wire   [0:0] xor_ln1549_1_fu_439_p2;
wire   [15:0] select_ln65_fu_433_p3;
wire   [15:0] select_ln65_1_fu_444_p3;
wire   [0:0] icmp_ln1549_2_fu_450_p2;
wire   [0:0] xor_ln1549_2_fu_456_p2;
wire   [0:0] xor_ln1549_3_fu_470_p2;
wire   [0:0] xor_ln1549_4_fu_481_p2;
wire   [15:0] select_ln65_3_fu_475_p3;
wire   [15:0] select_ln65_4_fu_486_p3;
wire   [0:0] icmp_ln1549_5_fu_492_p2;
wire   [0:0] xor_ln1549_5_fu_498_p2;
wire   [0:0] xor_ln1549_7_fu_512_p2;
wire   [0:0] xor_ln1549_8_fu_523_p2;
wire   [15:0] select_ln65_7_fu_517_p3;
wire   [15:0] select_ln65_8_fu_528_p3;
wire   [0:0] icmp_ln1549_9_fu_534_p2;
wire   [0:0] xor_ln1549_9_fu_540_p2;
wire   [0:0] xor_ln1549_10_fu_554_p2;
wire   [0:0] xor_ln1549_11_fu_565_p2;
wire   [15:0] select_ln65_10_fu_559_p3;
wire   [15:0] select_ln65_11_fu_570_p3;
wire   [0:0] icmp_ln1549_12_fu_576_p2;
wire   [0:0] xor_ln1549_12_fu_582_p2;
wire   [0:0] icmp_ln1549_6_fu_596_p2;
wire   [0:0] xor_ln1549_6_fu_600_p2;
wire   [0:0] icmp_ln1549_13_fu_612_p2;
wire   [0:0] xor_ln1549_13_fu_616_p2;
wire   [0:0] icmp_ln1549_14_fu_628_p2;
wire   [0:0] xor_ln1549_14_fu_632_p2;
wire  signed [16:0] sext_ln1246_fu_644_p1;
wire  signed [16:0] sext_ln1246_1_fu_647_p1;
wire   [16:0] ret_V_fu_650_p2;
wire   [0:0] p_Result_17_fu_656_p3;
wire   [0:0] p_Result_18_fu_664_p3;
wire   [0:0] xor_ln794_fu_672_p2;
wire  signed [16:0] sext_ln1246_2_fu_690_p1;
wire   [16:0] ret_V_1_fu_693_p2;
wire   [0:0] p_Result_19_fu_699_p3;
wire   [0:0] p_Result_20_fu_707_p3;
wire   [0:0] xor_ln794_1_fu_715_p2;
wire  signed [16:0] sext_ln1246_3_fu_733_p1;
wire   [16:0] ret_V_2_fu_736_p2;
wire   [0:0] p_Result_21_fu_742_p3;
wire   [0:0] p_Result_22_fu_750_p3;
wire   [0:0] xor_ln794_2_fu_758_p2;
wire  signed [16:0] sext_ln1246_4_fu_776_p1;
wire   [16:0] ret_V_3_fu_779_p2;
wire   [0:0] p_Result_23_fu_785_p3;
wire   [0:0] p_Result_24_fu_793_p3;
wire   [0:0] xor_ln794_3_fu_801_p2;
wire  signed [16:0] sext_ln1246_5_fu_819_p1;
wire   [16:0] ret_V_4_fu_822_p2;
wire   [0:0] p_Result_25_fu_828_p3;
wire   [0:0] p_Result_26_fu_836_p3;
wire   [0:0] xor_ln794_4_fu_844_p2;
wire  signed [16:0] sext_ln1246_6_fu_862_p1;
wire   [16:0] ret_V_5_fu_865_p2;
wire   [0:0] p_Result_27_fu_871_p3;
wire   [0:0] p_Result_28_fu_879_p3;
wire   [0:0] xor_ln794_5_fu_887_p2;
wire  signed [16:0] sext_ln1246_7_fu_905_p1;
wire   [16:0] ret_V_6_fu_908_p2;
wire   [0:0] p_Result_29_fu_914_p3;
wire   [0:0] p_Result_30_fu_922_p3;
wire   [0:0] xor_ln794_6_fu_930_p2;
wire  signed [16:0] sext_ln1246_8_fu_948_p1;
wire   [16:0] ret_V_7_fu_951_p2;
wire   [0:0] p_Result_31_fu_957_p3;
wire   [0:0] p_Result_32_fu_965_p3;
wire   [0:0] xor_ln794_7_fu_973_p2;
wire  signed [16:0] sext_ln1246_9_fu_991_p1;
wire   [16:0] ret_V_8_fu_994_p2;
wire   [0:0] p_Result_33_fu_1000_p3;
wire   [0:0] p_Result_34_fu_1008_p3;
wire   [0:0] xor_ln794_8_fu_1016_p2;
wire  signed [16:0] sext_ln1246_10_fu_1034_p1;
wire   [16:0] ret_V_9_fu_1037_p2;
wire   [0:0] p_Result_35_fu_1043_p3;
wire   [0:0] p_Result_36_fu_1051_p3;
wire   [0:0] xor_ln794_9_fu_1059_p2;
wire  signed [16:0] sext_ln1246_11_fu_1077_p1;
wire   [16:0] ret_V_10_fu_1080_p2;
wire   [0:0] p_Result_37_fu_1086_p3;
wire   [0:0] p_Result_38_fu_1094_p3;
wire   [0:0] xor_ln794_10_fu_1102_p2;
wire  signed [16:0] sext_ln1246_12_fu_1120_p1;
wire   [16:0] ret_V_11_fu_1123_p2;
wire   [0:0] p_Result_39_fu_1129_p3;
wire   [0:0] p_Result_40_fu_1137_p3;
wire   [0:0] xor_ln794_11_fu_1145_p2;
wire  signed [16:0] sext_ln1246_13_fu_1163_p1;
wire   [16:0] ret_V_12_fu_1166_p2;
wire   [0:0] p_Result_41_fu_1172_p3;
wire   [0:0] p_Result_42_fu_1180_p3;
wire   [0:0] xor_ln794_12_fu_1188_p2;
wire  signed [16:0] sext_ln1246_14_fu_1206_p1;
wire   [16:0] ret_V_13_fu_1209_p2;
wire   [0:0] p_Result_43_fu_1215_p3;
wire   [0:0] p_Result_44_fu_1223_p3;
wire   [0:0] xor_ln794_13_fu_1231_p2;
wire  signed [16:0] sext_ln1246_15_fu_1249_p1;
wire   [16:0] ret_V_14_fu_1252_p2;
wire   [0:0] p_Result_45_fu_1258_p3;
wire   [0:0] p_Result_46_fu_1266_p3;
wire   [0:0] xor_ln794_14_fu_1274_p2;
wire  signed [16:0] sext_ln1246_16_fu_1292_p1;
wire   [16:0] ret_V_15_fu_1295_p2;
wire   [0:0] p_Result_47_fu_1301_p3;
wire   [0:0] p_Result_48_fu_1309_p3;
wire   [0:0] xor_ln794_15_fu_1317_p2;
wire   [0:0] overflow_fu_678_p2;
wire   [0:0] xor_ln340_fu_684_p2;
wire   [9:0] select_ln384_fu_1335_p3;
wire   [9:0] tmp_2_fu_1343_p4;
wire   [0:0] overflow_1_fu_721_p2;
wire   [0:0] xor_ln340_1_fu_727_p2;
wire   [9:0] select_ln384_1_fu_1361_p3;
wire   [9:0] tmp_3_fu_1369_p4;
wire   [0:0] overflow_2_fu_764_p2;
wire   [0:0] xor_ln340_2_fu_770_p2;
wire   [9:0] select_ln384_2_fu_1387_p3;
wire   [9:0] tmp_4_fu_1395_p4;
wire   [0:0] overflow_3_fu_807_p2;
wire   [0:0] xor_ln340_3_fu_813_p2;
wire   [9:0] select_ln384_3_fu_1413_p3;
wire   [9:0] tmp_5_fu_1421_p4;
wire   [0:0] overflow_4_fu_850_p2;
wire   [0:0] xor_ln340_4_fu_856_p2;
wire   [9:0] select_ln384_4_fu_1439_p3;
wire   [9:0] tmp_6_fu_1447_p4;
wire   [0:0] overflow_5_fu_893_p2;
wire   [0:0] xor_ln340_5_fu_899_p2;
wire   [9:0] select_ln384_5_fu_1465_p3;
wire   [9:0] tmp_7_fu_1473_p4;
wire   [0:0] overflow_6_fu_936_p2;
wire   [0:0] xor_ln340_6_fu_942_p2;
wire   [9:0] select_ln384_6_fu_1491_p3;
wire   [9:0] tmp_8_fu_1499_p4;
wire   [0:0] overflow_7_fu_979_p2;
wire   [0:0] xor_ln340_7_fu_985_p2;
wire   [9:0] select_ln384_7_fu_1517_p3;
wire   [9:0] tmp_9_fu_1525_p4;
wire   [0:0] overflow_8_fu_1022_p2;
wire   [0:0] xor_ln340_8_fu_1028_p2;
wire   [9:0] select_ln384_8_fu_1543_p3;
wire   [9:0] tmp_s_fu_1551_p4;
wire   [0:0] overflow_9_fu_1065_p2;
wire   [0:0] xor_ln340_9_fu_1071_p2;
wire   [9:0] select_ln384_9_fu_1569_p3;
wire   [9:0] tmp_1_fu_1577_p4;
wire   [0:0] overflow_10_fu_1108_p2;
wire   [0:0] xor_ln340_10_fu_1114_p2;
wire   [9:0] select_ln384_10_fu_1595_p3;
wire   [9:0] tmp_10_fu_1603_p4;
wire   [0:0] overflow_11_fu_1151_p2;
wire   [0:0] xor_ln340_11_fu_1157_p2;
wire   [9:0] select_ln384_11_fu_1621_p3;
wire   [9:0] tmp_11_fu_1629_p4;
wire   [0:0] overflow_12_fu_1194_p2;
wire   [0:0] xor_ln340_12_fu_1200_p2;
wire   [9:0] select_ln384_12_fu_1647_p3;
wire   [9:0] tmp_12_fu_1655_p4;
wire   [0:0] overflow_13_fu_1237_p2;
wire   [0:0] xor_ln340_13_fu_1243_p2;
wire   [9:0] select_ln384_13_fu_1673_p3;
wire   [9:0] tmp_13_fu_1681_p4;
wire   [0:0] overflow_14_fu_1280_p2;
wire   [0:0] xor_ln340_14_fu_1286_p2;
wire   [9:0] select_ln384_14_fu_1699_p3;
wire   [9:0] tmp_14_fu_1707_p4;
wire   [0:0] overflow_15_fu_1323_p2;
wire   [0:0] xor_ln340_15_fu_1329_p2;
wire   [9:0] select_ln384_15_fu_1725_p3;
wire   [9:0] tmp_15_fu_1733_p4;
wire  signed [17:0] add_ln712_11_fu_1815_p0;
wire  signed [17:0] add_ln712_11_fu_1815_p1;
wire  signed [17:0] add_ln712_1_fu_1821_p0;
wire  signed [17:0] add_ln712_1_fu_1821_p1;
wire  signed [17:0] add_ln712_4_fu_1827_p0;
wire  signed [17:0] add_ln712_4_fu_1827_p1;
wire  signed [17:0] add_ln712_7_fu_1833_p0;
wire  signed [17:0] add_ln712_7_fu_1833_p1;
wire  signed [17:0] add_ln712_8_fu_1839_p0;
wire  signed [17:0] add_ln712_8_fu_1839_p1;
wire   [17:0] add_ln712_10_fu_1845_p2;
wire   [17:0] add_ln712_fu_1854_p2;
wire   [17:0] add_ln712_3_fu_1863_p2;
wire   [17:0] add_ln712_9_fu_1872_p2;
wire   [17:0] add_ln712_6_fu_1881_p2;
wire   [17:0] exp_sum_V_fu_1885_p2;
wire  signed [17:0] mul_ln1168_fu_1910_p0;
wire  signed [29:0] sext_ln1171_fu_1904_p1;
wire   [29:0] mul_ln1168_fu_1910_p2;
wire  signed [17:0] mul_ln1168_1_fu_1929_p0;
wire   [29:0] mul_ln1168_1_fu_1929_p2;
wire  signed [17:0] mul_ln1168_2_fu_1948_p0;
wire   [29:0] mul_ln1168_2_fu_1948_p2;
wire  signed [17:0] mul_ln1168_3_fu_1967_p0;
wire   [29:0] mul_ln1168_3_fu_1967_p2;
wire  signed [17:0] mul_ln1168_4_fu_1986_p0;
wire   [29:0] mul_ln1168_4_fu_1986_p2;
wire  signed [17:0] mul_ln1168_5_fu_2005_p0;
wire   [29:0] mul_ln1168_5_fu_2005_p2;
wire  signed [17:0] mul_ln1168_6_fu_2024_p0;
wire   [29:0] mul_ln1168_6_fu_2024_p2;
wire  signed [17:0] mul_ln1168_7_fu_2043_p0;
wire   [29:0] mul_ln1168_7_fu_2043_p2;
wire  signed [17:0] mul_ln1168_8_fu_2062_p0;
wire   [29:0] mul_ln1168_8_fu_2062_p2;
wire  signed [17:0] mul_ln1168_9_fu_2081_p0;
wire   [29:0] mul_ln1168_9_fu_2081_p2;
wire  signed [17:0] mul_ln1168_10_fu_2100_p0;
wire   [29:0] mul_ln1168_10_fu_2100_p2;
wire  signed [17:0] mul_ln1168_11_fu_2119_p1;
wire   [29:0] mul_ln1168_11_fu_2119_p2;
wire  signed [17:0] mul_ln1168_12_fu_2138_p1;
wire   [29:0] mul_ln1168_12_fu_2138_p2;
wire  signed [17:0] mul_ln1168_13_fu_2157_p1;
wire   [29:0] mul_ln1168_13_fu_2157_p2;
wire  signed [17:0] mul_ln1168_14_fu_2176_p1;
wire   [29:0] mul_ln1168_14_fu_2176_p2;
wire  signed [17:0] mul_ln1168_15_fu_2195_p1;
wire   [29:0] mul_ln1168_15_fu_2195_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to11;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
end

myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_exp_table #(
    .DataWidth( 18 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
exp_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_table_address0),
    .ce0(exp_table_ce0),
    .q0(exp_table_q0),
    .address1(exp_table_address1),
    .ce1(exp_table_ce1),
    .q1(exp_table_q1),
    .address2(exp_table_address2),
    .ce2(exp_table_ce2),
    .q2(exp_table_q2),
    .address3(exp_table_address3),
    .ce3(exp_table_ce3),
    .q3(exp_table_q3),
    .address4(exp_table_address4),
    .ce4(exp_table_ce4),
    .q4(exp_table_q4),
    .address5(exp_table_address5),
    .ce5(exp_table_ce5),
    .q5(exp_table_q5),
    .address6(exp_table_address6),
    .ce6(exp_table_ce6),
    .q6(exp_table_q6),
    .address7(exp_table_address7),
    .ce7(exp_table_ce7),
    .q7(exp_table_q7),
    .address8(exp_table_address8),
    .ce8(exp_table_ce8),
    .q8(exp_table_q8),
    .address9(exp_table_address9),
    .ce9(exp_table_ce9),
    .q9(exp_table_q9),
    .address10(exp_table_address10),
    .ce10(exp_table_ce10),
    .q10(exp_table_q10),
    .address11(exp_table_address11),
    .ce11(exp_table_ce11),
    .q11(exp_table_q11),
    .address12(exp_table_address12),
    .ce12(exp_table_ce12),
    .q12(exp_table_q12),
    .address13(exp_table_address13),
    .ce13(exp_table_ce13),
    .q13(exp_table_q13),
    .address14(exp_table_address14),
    .ce14(exp_table_ce14),
    .q14(exp_table_q14),
    .address15(exp_table_address15),
    .ce15(exp_table_ce15),
    .q15(exp_table_q15)
);

myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_invert_table #(
    .DataWidth( 18 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
invert_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(invert_table_address0),
    .ce0(invert_table_ce0),
    .q0(invert_table_q0)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U188(
    .din0(mul_ln1168_fu_1910_p0),
    .din1(exp_res_V_0_reg_2671_pp0_iter11_reg),
    .dout(mul_ln1168_fu_1910_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U189(
    .din0(mul_ln1168_1_fu_1929_p0),
    .din1(exp_res_V_1_reg_2676_pp0_iter11_reg),
    .dout(mul_ln1168_1_fu_1929_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U190(
    .din0(mul_ln1168_2_fu_1948_p0),
    .din1(exp_res_V_2_reg_2681_pp0_iter11_reg),
    .dout(mul_ln1168_2_fu_1948_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U191(
    .din0(mul_ln1168_3_fu_1967_p0),
    .din1(exp_res_V_3_reg_2687_pp0_iter11_reg),
    .dout(mul_ln1168_3_fu_1967_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U192(
    .din0(mul_ln1168_4_fu_1986_p0),
    .din1(exp_res_V_4_reg_2693_pp0_iter11_reg),
    .dout(mul_ln1168_4_fu_1986_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U193(
    .din0(mul_ln1168_5_fu_2005_p0),
    .din1(exp_res_V_5_reg_2699_pp0_iter11_reg),
    .dout(mul_ln1168_5_fu_2005_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U194(
    .din0(mul_ln1168_6_fu_2024_p0),
    .din1(exp_res_V_6_reg_2705_pp0_iter11_reg),
    .dout(mul_ln1168_6_fu_2024_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U195(
    .din0(mul_ln1168_7_fu_2043_p0),
    .din1(exp_res_V_7_reg_2710_pp0_iter11_reg),
    .dout(mul_ln1168_7_fu_2043_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U196(
    .din0(mul_ln1168_8_fu_2062_p0),
    .din1(exp_res_V_8_reg_2624_pp0_iter11_reg),
    .dout(mul_ln1168_8_fu_2062_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U197(
    .din0(mul_ln1168_9_fu_2081_p0),
    .din1(exp_res_V_9_reg_2630_pp0_iter11_reg),
    .dout(mul_ln1168_9_fu_2081_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U198(
    .din0(mul_ln1168_10_fu_2100_p0),
    .din1(exp_res_V_10_reg_2636_pp0_iter11_reg),
    .dout(mul_ln1168_10_fu_2100_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U199(
    .din0(exp_res_V_11_reg_2641_pp0_iter11_reg),
    .din1(mul_ln1168_11_fu_2119_p1),
    .dout(mul_ln1168_11_fu_2119_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U200(
    .din0(exp_res_V_12_reg_2715_pp0_iter11_reg),
    .din1(mul_ln1168_12_fu_2138_p1),
    .dout(mul_ln1168_12_fu_2138_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U201(
    .din0(exp_res_V_13_reg_2720_pp0_iter11_reg),
    .din1(mul_ln1168_13_fu_2157_p1),
    .dout(mul_ln1168_13_fu_2157_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U202(
    .din0(exp_res_V_14_reg_2725_pp0_iter11_reg),
    .din1(mul_ln1168_14_fu_2176_p1),
    .dout(mul_ln1168_14_fu_2176_p2)
);

myproject_mul_18s_18s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 30 ))
mul_18s_18s_30_1_1_U203(
    .din0(exp_res_V_15_reg_2730_pp0_iter11_reg),
    .din1(mul_ln1168_15_fu_2195_p1),
    .dout(mul_ln1168_15_fu_2195_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln712_11_reg_2666 <= add_ln712_11_fu_1815_p2;
        add_ln712_12_reg_2755 <= add_ln712_12_fu_1849_p2;
        add_ln712_13_reg_2770 <= add_ln712_13_fu_1876_p2;
        add_ln712_1_reg_2735 <= add_ln712_1_fu_1821_p2;
        add_ln712_2_reg_2760 <= add_ln712_2_fu_1858_p2;
        add_ln712_4_reg_2740 <= add_ln712_4_fu_1827_p2;
        add_ln712_5_reg_2765 <= add_ln712_5_fu_1867_p2;
        add_ln712_7_reg_2745 <= add_ln712_7_fu_1833_p2;
        add_ln712_8_reg_2750 <= add_ln712_8_fu_1839_p2;
        exp_res_V_0_reg_2671_pp0_iter10_reg <= exp_res_V_0_reg_2671_pp0_iter9_reg;
        exp_res_V_0_reg_2671_pp0_iter11_reg <= exp_res_V_0_reg_2671_pp0_iter10_reg;
        exp_res_V_0_reg_2671_pp0_iter8_reg <= exp_res_V_0_reg_2671;
        exp_res_V_0_reg_2671_pp0_iter9_reg <= exp_res_V_0_reg_2671_pp0_iter8_reg;
        exp_res_V_10_reg_2636_pp0_iter10_reg <= exp_res_V_10_reg_2636_pp0_iter9_reg;
        exp_res_V_10_reg_2636_pp0_iter11_reg <= exp_res_V_10_reg_2636_pp0_iter10_reg;
        exp_res_V_10_reg_2636_pp0_iter7_reg <= exp_res_V_10_reg_2636;
        exp_res_V_10_reg_2636_pp0_iter8_reg <= exp_res_V_10_reg_2636_pp0_iter7_reg;
        exp_res_V_10_reg_2636_pp0_iter9_reg <= exp_res_V_10_reg_2636_pp0_iter8_reg;
        exp_res_V_11_reg_2641_pp0_iter10_reg <= exp_res_V_11_reg_2641_pp0_iter9_reg;
        exp_res_V_11_reg_2641_pp0_iter11_reg <= exp_res_V_11_reg_2641_pp0_iter10_reg;
        exp_res_V_11_reg_2641_pp0_iter7_reg <= exp_res_V_11_reg_2641;
        exp_res_V_11_reg_2641_pp0_iter8_reg <= exp_res_V_11_reg_2641_pp0_iter7_reg;
        exp_res_V_11_reg_2641_pp0_iter9_reg <= exp_res_V_11_reg_2641_pp0_iter8_reg;
        exp_res_V_12_reg_2715_pp0_iter10_reg <= exp_res_V_12_reg_2715_pp0_iter9_reg;
        exp_res_V_12_reg_2715_pp0_iter11_reg <= exp_res_V_12_reg_2715_pp0_iter10_reg;
        exp_res_V_12_reg_2715_pp0_iter8_reg <= exp_res_V_12_reg_2715;
        exp_res_V_12_reg_2715_pp0_iter9_reg <= exp_res_V_12_reg_2715_pp0_iter8_reg;
        exp_res_V_13_reg_2720_pp0_iter10_reg <= exp_res_V_13_reg_2720_pp0_iter9_reg;
        exp_res_V_13_reg_2720_pp0_iter11_reg <= exp_res_V_13_reg_2720_pp0_iter10_reg;
        exp_res_V_13_reg_2720_pp0_iter8_reg <= exp_res_V_13_reg_2720;
        exp_res_V_13_reg_2720_pp0_iter9_reg <= exp_res_V_13_reg_2720_pp0_iter8_reg;
        exp_res_V_14_reg_2725_pp0_iter10_reg <= exp_res_V_14_reg_2725_pp0_iter9_reg;
        exp_res_V_14_reg_2725_pp0_iter11_reg <= exp_res_V_14_reg_2725_pp0_iter10_reg;
        exp_res_V_14_reg_2725_pp0_iter8_reg <= exp_res_V_14_reg_2725;
        exp_res_V_14_reg_2725_pp0_iter9_reg <= exp_res_V_14_reg_2725_pp0_iter8_reg;
        exp_res_V_15_reg_2730_pp0_iter10_reg <= exp_res_V_15_reg_2730_pp0_iter9_reg;
        exp_res_V_15_reg_2730_pp0_iter11_reg <= exp_res_V_15_reg_2730_pp0_iter10_reg;
        exp_res_V_15_reg_2730_pp0_iter8_reg <= exp_res_V_15_reg_2730;
        exp_res_V_15_reg_2730_pp0_iter9_reg <= exp_res_V_15_reg_2730_pp0_iter8_reg;
        exp_res_V_1_reg_2676_pp0_iter10_reg <= exp_res_V_1_reg_2676_pp0_iter9_reg;
        exp_res_V_1_reg_2676_pp0_iter11_reg <= exp_res_V_1_reg_2676_pp0_iter10_reg;
        exp_res_V_1_reg_2676_pp0_iter8_reg <= exp_res_V_1_reg_2676;
        exp_res_V_1_reg_2676_pp0_iter9_reg <= exp_res_V_1_reg_2676_pp0_iter8_reg;
        exp_res_V_2_reg_2681_pp0_iter10_reg <= exp_res_V_2_reg_2681_pp0_iter9_reg;
        exp_res_V_2_reg_2681_pp0_iter11_reg <= exp_res_V_2_reg_2681_pp0_iter10_reg;
        exp_res_V_2_reg_2681_pp0_iter8_reg <= exp_res_V_2_reg_2681;
        exp_res_V_2_reg_2681_pp0_iter9_reg <= exp_res_V_2_reg_2681_pp0_iter8_reg;
        exp_res_V_3_reg_2687_pp0_iter10_reg <= exp_res_V_3_reg_2687_pp0_iter9_reg;
        exp_res_V_3_reg_2687_pp0_iter11_reg <= exp_res_V_3_reg_2687_pp0_iter10_reg;
        exp_res_V_3_reg_2687_pp0_iter8_reg <= exp_res_V_3_reg_2687;
        exp_res_V_3_reg_2687_pp0_iter9_reg <= exp_res_V_3_reg_2687_pp0_iter8_reg;
        exp_res_V_4_reg_2693_pp0_iter10_reg <= exp_res_V_4_reg_2693_pp0_iter9_reg;
        exp_res_V_4_reg_2693_pp0_iter11_reg <= exp_res_V_4_reg_2693_pp0_iter10_reg;
        exp_res_V_4_reg_2693_pp0_iter8_reg <= exp_res_V_4_reg_2693;
        exp_res_V_4_reg_2693_pp0_iter9_reg <= exp_res_V_4_reg_2693_pp0_iter8_reg;
        exp_res_V_5_reg_2699_pp0_iter10_reg <= exp_res_V_5_reg_2699_pp0_iter9_reg;
        exp_res_V_5_reg_2699_pp0_iter11_reg <= exp_res_V_5_reg_2699_pp0_iter10_reg;
        exp_res_V_5_reg_2699_pp0_iter8_reg <= exp_res_V_5_reg_2699;
        exp_res_V_5_reg_2699_pp0_iter9_reg <= exp_res_V_5_reg_2699_pp0_iter8_reg;
        exp_res_V_6_reg_2705_pp0_iter10_reg <= exp_res_V_6_reg_2705_pp0_iter9_reg;
        exp_res_V_6_reg_2705_pp0_iter11_reg <= exp_res_V_6_reg_2705_pp0_iter10_reg;
        exp_res_V_6_reg_2705_pp0_iter8_reg <= exp_res_V_6_reg_2705;
        exp_res_V_6_reg_2705_pp0_iter9_reg <= exp_res_V_6_reg_2705_pp0_iter8_reg;
        exp_res_V_7_reg_2710_pp0_iter10_reg <= exp_res_V_7_reg_2710_pp0_iter9_reg;
        exp_res_V_7_reg_2710_pp0_iter11_reg <= exp_res_V_7_reg_2710_pp0_iter10_reg;
        exp_res_V_7_reg_2710_pp0_iter8_reg <= exp_res_V_7_reg_2710;
        exp_res_V_7_reg_2710_pp0_iter9_reg <= exp_res_V_7_reg_2710_pp0_iter8_reg;
        exp_res_V_8_reg_2624_pp0_iter10_reg <= exp_res_V_8_reg_2624_pp0_iter9_reg;
        exp_res_V_8_reg_2624_pp0_iter11_reg <= exp_res_V_8_reg_2624_pp0_iter10_reg;
        exp_res_V_8_reg_2624_pp0_iter7_reg <= exp_res_V_8_reg_2624;
        exp_res_V_8_reg_2624_pp0_iter8_reg <= exp_res_V_8_reg_2624_pp0_iter7_reg;
        exp_res_V_8_reg_2624_pp0_iter9_reg <= exp_res_V_8_reg_2624_pp0_iter8_reg;
        exp_res_V_9_reg_2630_pp0_iter10_reg <= exp_res_V_9_reg_2630_pp0_iter9_reg;
        exp_res_V_9_reg_2630_pp0_iter11_reg <= exp_res_V_9_reg_2630_pp0_iter10_reg;
        exp_res_V_9_reg_2630_pp0_iter7_reg <= exp_res_V_9_reg_2630;
        exp_res_V_9_reg_2630_pp0_iter8_reg <= exp_res_V_9_reg_2630_pp0_iter7_reg;
        exp_res_V_9_reg_2630_pp0_iter9_reg <= exp_res_V_9_reg_2630_pp0_iter8_reg;
        inv_exp_sum_V_reg_2785 <= invert_table_q0;
        p_read16_reg_2397_pp0_iter2_reg <= p_read16_reg_2397_pp0_iter1_reg;
        p_read16_reg_2397_pp0_iter3_reg <= p_read16_reg_2397_pp0_iter2_reg;
        p_read_10_reg_2361_pp0_iter2_reg <= p_read_10_reg_2361_pp0_iter1_reg;
        p_read_10_reg_2361_pp0_iter3_reg <= p_read_10_reg_2361_pp0_iter2_reg;
        p_read_11_reg_2367_pp0_iter2_reg <= p_read_11_reg_2367_pp0_iter1_reg;
        p_read_11_reg_2367_pp0_iter3_reg <= p_read_11_reg_2367_pp0_iter2_reg;
        p_read_12_reg_2373_pp0_iter2_reg <= p_read_12_reg_2373_pp0_iter1_reg;
        p_read_12_reg_2373_pp0_iter3_reg <= p_read_12_reg_2373_pp0_iter2_reg;
        p_read_13_reg_2379_pp0_iter2_reg <= p_read_13_reg_2379_pp0_iter1_reg;
        p_read_13_reg_2379_pp0_iter3_reg <= p_read_13_reg_2379_pp0_iter2_reg;
        p_read_14_reg_2385_pp0_iter2_reg <= p_read_14_reg_2385_pp0_iter1_reg;
        p_read_14_reg_2385_pp0_iter3_reg <= p_read_14_reg_2385_pp0_iter2_reg;
        p_read_15_reg_2391_pp0_iter2_reg <= p_read_15_reg_2391_pp0_iter1_reg;
        p_read_15_reg_2391_pp0_iter3_reg <= p_read_15_reg_2391_pp0_iter2_reg;
        p_read_1_reg_2307_pp0_iter2_reg <= p_read_1_reg_2307_pp0_iter1_reg;
        p_read_1_reg_2307_pp0_iter3_reg <= p_read_1_reg_2307_pp0_iter2_reg;
        p_read_2_reg_2313_pp0_iter2_reg <= p_read_2_reg_2313_pp0_iter1_reg;
        p_read_2_reg_2313_pp0_iter3_reg <= p_read_2_reg_2313_pp0_iter2_reg;
        p_read_3_reg_2319_pp0_iter2_reg <= p_read_3_reg_2319_pp0_iter1_reg;
        p_read_3_reg_2319_pp0_iter3_reg <= p_read_3_reg_2319_pp0_iter2_reg;
        p_read_4_reg_2325_pp0_iter2_reg <= p_read_4_reg_2325_pp0_iter1_reg;
        p_read_4_reg_2325_pp0_iter3_reg <= p_read_4_reg_2325_pp0_iter2_reg;
        p_read_5_reg_2331_pp0_iter2_reg <= p_read_5_reg_2331_pp0_iter1_reg;
        p_read_5_reg_2331_pp0_iter3_reg <= p_read_5_reg_2331_pp0_iter2_reg;
        p_read_6_reg_2337_pp0_iter2_reg <= p_read_6_reg_2337_pp0_iter1_reg;
        p_read_6_reg_2337_pp0_iter3_reg <= p_read_6_reg_2337_pp0_iter2_reg;
        p_read_7_reg_2343_pp0_iter2_reg <= p_read_7_reg_2343_pp0_iter1_reg;
        p_read_7_reg_2343_pp0_iter3_reg <= p_read_7_reg_2343_pp0_iter2_reg;
        p_read_8_reg_2349_pp0_iter2_reg <= p_read_8_reg_2349_pp0_iter1_reg;
        p_read_8_reg_2349_pp0_iter3_reg <= p_read_8_reg_2349_pp0_iter2_reg;
        p_read_9_reg_2355_pp0_iter2_reg <= p_read_9_reg_2355_pp0_iter1_reg;
        p_read_9_reg_2355_pp0_iter3_reg <= p_read_9_reg_2355_pp0_iter2_reg;
        select_ln65_13_reg_2473 <= select_ln65_13_fu_622_p3;
        select_ln65_6_reg_2467 <= select_ln65_6_fu_606_p3;
        x_max_V_reg_2479 <= x_max_V_fu_638_p3;
        y_10_reg_2534 <= y_10_fu_1613_p3;
        y_11_reg_2539 <= y_11_fu_1639_p3;
        y_12_reg_2544 <= y_12_fu_1665_p3;
        y_12_reg_2544_pp0_iter5_reg <= y_12_reg_2544;
        y_13_reg_2549 <= y_13_fu_1691_p3;
        y_13_reg_2549_pp0_iter5_reg <= y_13_reg_2549;
        y_14_reg_2554 <= y_14_fu_1717_p3;
        y_14_reg_2554_pp0_iter5_reg <= y_14_reg_2554;
        y_15_reg_2559 <= y_15_fu_1743_p3;
        y_15_reg_2559_pp0_iter5_reg <= y_15_reg_2559;
        y_16_reg_2775 <= {{exp_sum_V_fu_1885_p2[17:8]}};
        y_1_reg_2489 <= y_1_fu_1379_p3;
        y_1_reg_2489_pp0_iter5_reg <= y_1_reg_2489;
        y_2_reg_2494 <= y_2_fu_1405_p3;
        y_2_reg_2494_pp0_iter5_reg <= y_2_reg_2494;
        y_3_reg_2499 <= y_3_fu_1431_p3;
        y_3_reg_2499_pp0_iter5_reg <= y_3_reg_2499;
        y_4_reg_2504 <= y_4_fu_1457_p3;
        y_4_reg_2504_pp0_iter5_reg <= y_4_reg_2504;
        y_5_reg_2509 <= y_5_fu_1483_p3;
        y_5_reg_2509_pp0_iter5_reg <= y_5_reg_2509;
        y_6_reg_2514 <= y_6_fu_1509_p3;
        y_6_reg_2514_pp0_iter5_reg <= y_6_reg_2514;
        y_7_reg_2519 <= y_7_fu_1535_p3;
        y_7_reg_2519_pp0_iter5_reg <= y_7_reg_2519;
        y_8_reg_2524 <= y_8_fu_1561_p3;
        y_9_reg_2529 <= y_9_fu_1587_p3;
        y_reg_2484 <= y_fu_1353_p3;
        y_reg_2484_pp0_iter5_reg <= y_reg_2484;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        exp_res_V_0_reg_2671 <= exp_table_q11;
        exp_res_V_12_reg_2715 <= exp_table_q3;
        exp_res_V_13_reg_2720 <= exp_table_q2;
        exp_res_V_14_reg_2725 <= exp_table_q1;
        exp_res_V_15_reg_2730 <= exp_table_q0;
        exp_res_V_1_reg_2676 <= exp_table_q10;
        exp_res_V_2_reg_2681 <= exp_table_q9;
        exp_res_V_3_reg_2687 <= exp_table_q8;
        exp_res_V_4_reg_2693 <= exp_table_q7;
        exp_res_V_5_reg_2699 <= exp_table_q6;
        exp_res_V_6_reg_2705 <= exp_table_q5;
        exp_res_V_7_reg_2710 <= exp_table_q4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        exp_res_V_10_reg_2636 <= exp_table_q13;
        exp_res_V_11_reg_2641 <= exp_table_q12;
        exp_res_V_8_reg_2624 <= exp_table_q15;
        exp_res_V_9_reg_2630 <= exp_table_q14;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1549_10_reg_2433 <= icmp_ln1549_10_fu_416_p2;
        icmp_ln1549_11_reg_2438 <= icmp_ln1549_11_fu_422_p2;
        icmp_ln1549_1_reg_2408 <= icmp_ln1549_1_fu_386_p2;
        icmp_ln1549_3_reg_2413 <= icmp_ln1549_3_fu_392_p2;
        icmp_ln1549_4_reg_2418 <= icmp_ln1549_4_fu_398_p2;
        icmp_ln1549_7_reg_2423 <= icmp_ln1549_7_fu_404_p2;
        icmp_ln1549_8_reg_2428 <= icmp_ln1549_8_fu_410_p2;
        icmp_ln1549_reg_2403 <= icmp_ln1549_fu_380_p2;
        p_read16_reg_2397 <= p_read;
        p_read16_reg_2397_pp0_iter1_reg <= p_read16_reg_2397;
        p_read_10_reg_2361 <= p_read6;
        p_read_10_reg_2361_pp0_iter1_reg <= p_read_10_reg_2361;
        p_read_11_reg_2367 <= p_read5;
        p_read_11_reg_2367_pp0_iter1_reg <= p_read_11_reg_2367;
        p_read_12_reg_2373 <= p_read4;
        p_read_12_reg_2373_pp0_iter1_reg <= p_read_12_reg_2373;
        p_read_13_reg_2379 <= p_read3;
        p_read_13_reg_2379_pp0_iter1_reg <= p_read_13_reg_2379;
        p_read_14_reg_2385 <= p_read2;
        p_read_14_reg_2385_pp0_iter1_reg <= p_read_14_reg_2385;
        p_read_15_reg_2391 <= p_read1;
        p_read_15_reg_2391_pp0_iter1_reg <= p_read_15_reg_2391;
        p_read_1_reg_2307 <= p_read15;
        p_read_1_reg_2307_pp0_iter1_reg <= p_read_1_reg_2307;
        p_read_2_reg_2313 <= p_read14;
        p_read_2_reg_2313_pp0_iter1_reg <= p_read_2_reg_2313;
        p_read_3_reg_2319 <= p_read13;
        p_read_3_reg_2319_pp0_iter1_reg <= p_read_3_reg_2319;
        p_read_4_reg_2325 <= p_read12;
        p_read_4_reg_2325_pp0_iter1_reg <= p_read_4_reg_2325;
        p_read_5_reg_2331 <= p_read11;
        p_read_5_reg_2331_pp0_iter1_reg <= p_read_5_reg_2331;
        p_read_6_reg_2337 <= p_read10;
        p_read_6_reg_2337_pp0_iter1_reg <= p_read_6_reg_2337;
        p_read_7_reg_2343 <= p_read9;
        p_read_7_reg_2343_pp0_iter1_reg <= p_read_7_reg_2343;
        p_read_8_reg_2349 <= p_read8;
        p_read_8_reg_2349_pp0_iter1_reg <= p_read_8_reg_2349;
        p_read_9_reg_2355 <= p_read7;
        p_read_9_reg_2355_pp0_iter1_reg <= p_read_9_reg_2355;
        select_ln65_12_reg_2461 <= select_ln65_12_fu_588_p3;
        select_ln65_2_reg_2443 <= select_ln65_2_fu_462_p3;
        select_ln65_5_reg_2449 <= select_ln65_5_fu_504_p3;
        select_ln65_9_reg_2455 <= select_ln65_9_fu_546_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to11 = 1'b1;
    end else begin
        ap_idle_pp0_0to11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to11 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        exp_table_ce0 = 1'b1;
    end else begin
        exp_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        exp_table_ce1 = 1'b1;
    end else begin
        exp_table_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        exp_table_ce10 = 1'b1;
    end else begin
        exp_table_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        exp_table_ce11 = 1'b1;
    end else begin
        exp_table_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        exp_table_ce12 = 1'b1;
    end else begin
        exp_table_ce12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        exp_table_ce13 = 1'b1;
    end else begin
        exp_table_ce13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        exp_table_ce14 = 1'b1;
    end else begin
        exp_table_ce14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        exp_table_ce15 = 1'b1;
    end else begin
        exp_table_ce15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        exp_table_ce2 = 1'b1;
    end else begin
        exp_table_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        exp_table_ce3 = 1'b1;
    end else begin
        exp_table_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        exp_table_ce4 = 1'b1;
    end else begin
        exp_table_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        exp_table_ce5 = 1'b1;
    end else begin
        exp_table_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        exp_table_ce6 = 1'b1;
    end else begin
        exp_table_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        exp_table_ce7 = 1'b1;
    end else begin
        exp_table_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        exp_table_ce8 = 1'b1;
    end else begin
        exp_table_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        exp_table_ce9 = 1'b1;
    end else begin
        exp_table_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        invert_table_ce0 = 1'b1;
    end else begin
        invert_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln712_10_fu_1845_p2 = ($signed(exp_res_V_8_reg_2624) + $signed(exp_res_V_9_reg_2630));

assign add_ln712_11_fu_1815_p0 = exp_table_q13;

assign add_ln712_11_fu_1815_p1 = exp_table_q12;

assign add_ln712_11_fu_1815_p2 = ($signed(add_ln712_11_fu_1815_p0) + $signed(add_ln712_11_fu_1815_p1));

assign add_ln712_12_fu_1849_p2 = (add_ln712_11_reg_2666 + add_ln712_10_fu_1845_p2);

assign add_ln712_13_fu_1876_p2 = (add_ln712_12_reg_2755 + add_ln712_9_fu_1872_p2);

assign add_ln712_1_fu_1821_p0 = exp_table_q11;

assign add_ln712_1_fu_1821_p1 = exp_table_q10;

assign add_ln712_1_fu_1821_p2 = ($signed(add_ln712_1_fu_1821_p0) + $signed(add_ln712_1_fu_1821_p1));

assign add_ln712_2_fu_1858_p2 = (add_ln712_1_reg_2735 + add_ln712_fu_1854_p2);

assign add_ln712_3_fu_1863_p2 = ($signed(exp_res_V_4_reg_2693) + $signed(exp_res_V_5_reg_2699));

assign add_ln712_4_fu_1827_p0 = exp_table_q5;

assign add_ln712_4_fu_1827_p1 = exp_table_q4;

assign add_ln712_4_fu_1827_p2 = ($signed(add_ln712_4_fu_1827_p0) + $signed(add_ln712_4_fu_1827_p1));

assign add_ln712_5_fu_1867_p2 = (add_ln712_4_reg_2740 + add_ln712_3_fu_1863_p2);

assign add_ln712_6_fu_1881_p2 = (add_ln712_5_reg_2765 + add_ln712_2_reg_2760);

assign add_ln712_7_fu_1833_p0 = exp_table_q3;

assign add_ln712_7_fu_1833_p1 = exp_table_q2;

assign add_ln712_7_fu_1833_p2 = ($signed(add_ln712_7_fu_1833_p0) + $signed(add_ln712_7_fu_1833_p1));

assign add_ln712_8_fu_1839_p0 = exp_table_q1;

assign add_ln712_8_fu_1839_p1 = exp_table_q0;

assign add_ln712_8_fu_1839_p2 = ($signed(add_ln712_8_fu_1839_p0) + $signed(add_ln712_8_fu_1839_p1));

assign add_ln712_9_fu_1872_p2 = (add_ln712_8_reg_2750 + add_ln712_7_reg_2745);

assign add_ln712_fu_1854_p2 = ($signed(exp_res_V_3_reg_2687) + $signed(exp_res_V_2_reg_2681));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = {{mul_ln1168_fu_1910_p2[29:14]}};

assign ap_return_1 = {{mul_ln1168_1_fu_1929_p2[29:14]}};

assign ap_return_10 = {{mul_ln1168_10_fu_2100_p2[29:14]}};

assign ap_return_11 = {{mul_ln1168_11_fu_2119_p2[29:14]}};

assign ap_return_12 = {{mul_ln1168_12_fu_2138_p2[29:14]}};

assign ap_return_13 = {{mul_ln1168_13_fu_2157_p2[29:14]}};

assign ap_return_14 = {{mul_ln1168_14_fu_2176_p2[29:14]}};

assign ap_return_15 = {{mul_ln1168_15_fu_2195_p2[29:14]}};

assign ap_return_2 = {{mul_ln1168_2_fu_1948_p2[29:14]}};

assign ap_return_3 = {{mul_ln1168_3_fu_1967_p2[29:14]}};

assign ap_return_4 = {{mul_ln1168_4_fu_1986_p2[29:14]}};

assign ap_return_5 = {{mul_ln1168_5_fu_2005_p2[29:14]}};

assign ap_return_6 = {{mul_ln1168_6_fu_2024_p2[29:14]}};

assign ap_return_7 = {{mul_ln1168_7_fu_2043_p2[29:14]}};

assign ap_return_8 = {{mul_ln1168_8_fu_2062_p2[29:14]}};

assign ap_return_9 = {{mul_ln1168_9_fu_2081_p2[29:14]}};

assign exp_sum_V_fu_1885_p2 = (add_ln712_13_reg_2770 + add_ln712_6_fu_1881_p2);

assign exp_table_address0 = zext_ln255_15_fu_1811_p1;

assign exp_table_address1 = zext_ln255_14_fu_1807_p1;

assign exp_table_address10 = zext_ln255_1_fu_1771_p1;

assign exp_table_address11 = zext_ln255_fu_1767_p1;

assign exp_table_address12 = zext_ln255_11_fu_1763_p1;

assign exp_table_address13 = zext_ln255_10_fu_1759_p1;

assign exp_table_address14 = zext_ln255_9_fu_1755_p1;

assign exp_table_address15 = zext_ln255_8_fu_1751_p1;

assign exp_table_address2 = zext_ln255_13_fu_1803_p1;

assign exp_table_address3 = zext_ln255_12_fu_1799_p1;

assign exp_table_address4 = zext_ln255_7_fu_1795_p1;

assign exp_table_address5 = zext_ln255_6_fu_1791_p1;

assign exp_table_address6 = zext_ln255_5_fu_1787_p1;

assign exp_table_address7 = zext_ln255_4_fu_1783_p1;

assign exp_table_address8 = zext_ln255_3_fu_1779_p1;

assign exp_table_address9 = zext_ln255_2_fu_1775_p1;

assign icmp_ln1549_10_fu_416_p0 = p_read12;

assign icmp_ln1549_10_fu_416_p1 = p_read13;

assign icmp_ln1549_10_fu_416_p2 = (($signed(icmp_ln1549_10_fu_416_p0) < $signed(icmp_ln1549_10_fu_416_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1549_11_fu_422_p0 = p_read14;

assign icmp_ln1549_11_fu_422_p1 = p_read15;

assign icmp_ln1549_11_fu_422_p2 = (($signed(icmp_ln1549_11_fu_422_p0) < $signed(icmp_ln1549_11_fu_422_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1549_12_fu_576_p2 = (($signed(select_ln65_10_fu_559_p3) < $signed(select_ln65_11_fu_570_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1549_13_fu_612_p2 = (($signed(select_ln65_9_reg_2455) < $signed(select_ln65_12_reg_2461)) ? 1'b1 : 1'b0);

assign icmp_ln1549_14_fu_628_p2 = (($signed(select_ln65_6_reg_2467) < $signed(select_ln65_13_reg_2473)) ? 1'b1 : 1'b0);

assign icmp_ln1549_1_fu_386_p0 = p_read2;

assign icmp_ln1549_1_fu_386_p1 = p_read3;

assign icmp_ln1549_1_fu_386_p2 = (($signed(icmp_ln1549_1_fu_386_p0) < $signed(icmp_ln1549_1_fu_386_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1549_2_fu_450_p2 = (($signed(select_ln65_fu_433_p3) < $signed(select_ln65_1_fu_444_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1549_3_fu_392_p0 = p_read4;

assign icmp_ln1549_3_fu_392_p1 = p_read5;

assign icmp_ln1549_3_fu_392_p2 = (($signed(icmp_ln1549_3_fu_392_p0) < $signed(icmp_ln1549_3_fu_392_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1549_4_fu_398_p0 = p_read6;

assign icmp_ln1549_4_fu_398_p1 = p_read7;

assign icmp_ln1549_4_fu_398_p2 = (($signed(icmp_ln1549_4_fu_398_p0) < $signed(icmp_ln1549_4_fu_398_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1549_5_fu_492_p2 = (($signed(select_ln65_3_fu_475_p3) < $signed(select_ln65_4_fu_486_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1549_6_fu_596_p2 = (($signed(select_ln65_2_reg_2443) < $signed(select_ln65_5_reg_2449)) ? 1'b1 : 1'b0);

assign icmp_ln1549_7_fu_404_p0 = p_read8;

assign icmp_ln1549_7_fu_404_p1 = p_read9;

assign icmp_ln1549_7_fu_404_p2 = (($signed(icmp_ln1549_7_fu_404_p0) < $signed(icmp_ln1549_7_fu_404_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1549_8_fu_410_p0 = p_read10;

assign icmp_ln1549_8_fu_410_p1 = p_read11;

assign icmp_ln1549_8_fu_410_p2 = (($signed(icmp_ln1549_8_fu_410_p0) < $signed(icmp_ln1549_8_fu_410_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1549_9_fu_534_p2 = (($signed(select_ln65_7_fu_517_p3) < $signed(select_ln65_8_fu_528_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1549_fu_380_p0 = p_read;

assign icmp_ln1549_fu_380_p1 = p_read1;

assign icmp_ln1549_fu_380_p2 = (($signed(icmp_ln1549_fu_380_p0) < $signed(icmp_ln1549_fu_380_p1)) ? 1'b1 : 1'b0);

assign invert_table_address0 = zext_ln265_fu_1900_p1;

assign mul_ln1168_10_fu_2100_p0 = sext_ln1171_fu_1904_p1;

assign mul_ln1168_11_fu_2119_p1 = sext_ln1171_fu_1904_p1;

assign mul_ln1168_12_fu_2138_p1 = sext_ln1171_fu_1904_p1;

assign mul_ln1168_13_fu_2157_p1 = sext_ln1171_fu_1904_p1;

assign mul_ln1168_14_fu_2176_p1 = sext_ln1171_fu_1904_p1;

assign mul_ln1168_15_fu_2195_p1 = sext_ln1171_fu_1904_p1;

assign mul_ln1168_1_fu_1929_p0 = sext_ln1171_fu_1904_p1;

assign mul_ln1168_2_fu_1948_p0 = sext_ln1171_fu_1904_p1;

assign mul_ln1168_3_fu_1967_p0 = sext_ln1171_fu_1904_p1;

assign mul_ln1168_4_fu_1986_p0 = sext_ln1171_fu_1904_p1;

assign mul_ln1168_5_fu_2005_p0 = sext_ln1171_fu_1904_p1;

assign mul_ln1168_6_fu_2024_p0 = sext_ln1171_fu_1904_p1;

assign mul_ln1168_7_fu_2043_p0 = sext_ln1171_fu_1904_p1;

assign mul_ln1168_8_fu_2062_p0 = sext_ln1171_fu_1904_p1;

assign mul_ln1168_9_fu_2081_p0 = sext_ln1171_fu_1904_p1;

assign mul_ln1168_fu_1910_p0 = sext_ln1171_fu_1904_p1;

assign overflow_10_fu_1108_p2 = (xor_ln794_10_fu_1102_p2 & p_Result_38_fu_1094_p3);

assign overflow_11_fu_1151_p2 = (xor_ln794_11_fu_1145_p2 & p_Result_40_fu_1137_p3);

assign overflow_12_fu_1194_p2 = (xor_ln794_12_fu_1188_p2 & p_Result_42_fu_1180_p3);

assign overflow_13_fu_1237_p2 = (xor_ln794_13_fu_1231_p2 & p_Result_44_fu_1223_p3);

assign overflow_14_fu_1280_p2 = (xor_ln794_14_fu_1274_p2 & p_Result_46_fu_1266_p3);

assign overflow_15_fu_1323_p2 = (xor_ln794_15_fu_1317_p2 & p_Result_48_fu_1309_p3);

assign overflow_1_fu_721_p2 = (xor_ln794_1_fu_715_p2 & p_Result_20_fu_707_p3);

assign overflow_2_fu_764_p2 = (xor_ln794_2_fu_758_p2 & p_Result_22_fu_750_p3);

assign overflow_3_fu_807_p2 = (xor_ln794_3_fu_801_p2 & p_Result_24_fu_793_p3);

assign overflow_4_fu_850_p2 = (xor_ln794_4_fu_844_p2 & p_Result_26_fu_836_p3);

assign overflow_5_fu_893_p2 = (xor_ln794_5_fu_887_p2 & p_Result_28_fu_879_p3);

assign overflow_6_fu_936_p2 = (xor_ln794_6_fu_930_p2 & p_Result_30_fu_922_p3);

assign overflow_7_fu_979_p2 = (xor_ln794_7_fu_973_p2 & p_Result_32_fu_965_p3);

assign overflow_8_fu_1022_p2 = (xor_ln794_8_fu_1016_p2 & p_Result_34_fu_1008_p3);

assign overflow_9_fu_1065_p2 = (xor_ln794_9_fu_1059_p2 & p_Result_36_fu_1051_p3);

assign overflow_fu_678_p2 = (xor_ln794_fu_672_p2 & p_Result_18_fu_664_p3);

assign p_Result_17_fu_656_p3 = ret_V_fu_650_p2[32'd16];

assign p_Result_18_fu_664_p3 = ret_V_fu_650_p2[32'd15];

assign p_Result_19_fu_699_p3 = ret_V_1_fu_693_p2[32'd16];

assign p_Result_20_fu_707_p3 = ret_V_1_fu_693_p2[32'd15];

assign p_Result_21_fu_742_p3 = ret_V_2_fu_736_p2[32'd16];

assign p_Result_22_fu_750_p3 = ret_V_2_fu_736_p2[32'd15];

assign p_Result_23_fu_785_p3 = ret_V_3_fu_779_p2[32'd16];

assign p_Result_24_fu_793_p3 = ret_V_3_fu_779_p2[32'd15];

assign p_Result_25_fu_828_p3 = ret_V_4_fu_822_p2[32'd16];

assign p_Result_26_fu_836_p3 = ret_V_4_fu_822_p2[32'd15];

assign p_Result_27_fu_871_p3 = ret_V_5_fu_865_p2[32'd16];

assign p_Result_28_fu_879_p3 = ret_V_5_fu_865_p2[32'd15];

assign p_Result_29_fu_914_p3 = ret_V_6_fu_908_p2[32'd16];

assign p_Result_30_fu_922_p3 = ret_V_6_fu_908_p2[32'd15];

assign p_Result_31_fu_957_p3 = ret_V_7_fu_951_p2[32'd16];

assign p_Result_32_fu_965_p3 = ret_V_7_fu_951_p2[32'd15];

assign p_Result_33_fu_1000_p3 = ret_V_8_fu_994_p2[32'd16];

assign p_Result_34_fu_1008_p3 = ret_V_8_fu_994_p2[32'd15];

assign p_Result_35_fu_1043_p3 = ret_V_9_fu_1037_p2[32'd16];

assign p_Result_36_fu_1051_p3 = ret_V_9_fu_1037_p2[32'd15];

assign p_Result_37_fu_1086_p3 = ret_V_10_fu_1080_p2[32'd16];

assign p_Result_38_fu_1094_p3 = ret_V_10_fu_1080_p2[32'd15];

assign p_Result_39_fu_1129_p3 = ret_V_11_fu_1123_p2[32'd16];

assign p_Result_40_fu_1137_p3 = ret_V_11_fu_1123_p2[32'd15];

assign p_Result_41_fu_1172_p3 = ret_V_12_fu_1166_p2[32'd16];

assign p_Result_42_fu_1180_p3 = ret_V_12_fu_1166_p2[32'd15];

assign p_Result_43_fu_1215_p3 = ret_V_13_fu_1209_p2[32'd16];

assign p_Result_44_fu_1223_p3 = ret_V_13_fu_1209_p2[32'd15];

assign p_Result_45_fu_1258_p3 = ret_V_14_fu_1252_p2[32'd16];

assign p_Result_46_fu_1266_p3 = ret_V_14_fu_1252_p2[32'd15];

assign p_Result_47_fu_1301_p3 = ret_V_15_fu_1295_p2[32'd16];

assign p_Result_48_fu_1309_p3 = ret_V_15_fu_1295_p2[32'd15];

assign ret_V_10_fu_1080_p2 = ($signed(sext_ln1246_11_fu_1077_p1) - $signed(sext_ln1246_1_fu_647_p1));

assign ret_V_11_fu_1123_p2 = ($signed(sext_ln1246_12_fu_1120_p1) - $signed(sext_ln1246_1_fu_647_p1));

assign ret_V_12_fu_1166_p2 = ($signed(sext_ln1246_13_fu_1163_p1) - $signed(sext_ln1246_1_fu_647_p1));

assign ret_V_13_fu_1209_p2 = ($signed(sext_ln1246_14_fu_1206_p1) - $signed(sext_ln1246_1_fu_647_p1));

assign ret_V_14_fu_1252_p2 = ($signed(sext_ln1246_15_fu_1249_p1) - $signed(sext_ln1246_1_fu_647_p1));

assign ret_V_15_fu_1295_p2 = ($signed(sext_ln1246_16_fu_1292_p1) - $signed(sext_ln1246_1_fu_647_p1));

assign ret_V_1_fu_693_p2 = ($signed(sext_ln1246_2_fu_690_p1) - $signed(sext_ln1246_1_fu_647_p1));

assign ret_V_2_fu_736_p2 = ($signed(sext_ln1246_3_fu_733_p1) - $signed(sext_ln1246_1_fu_647_p1));

assign ret_V_3_fu_779_p2 = ($signed(sext_ln1246_4_fu_776_p1) - $signed(sext_ln1246_1_fu_647_p1));

assign ret_V_4_fu_822_p2 = ($signed(sext_ln1246_5_fu_819_p1) - $signed(sext_ln1246_1_fu_647_p1));

assign ret_V_5_fu_865_p2 = ($signed(sext_ln1246_6_fu_862_p1) - $signed(sext_ln1246_1_fu_647_p1));

assign ret_V_6_fu_908_p2 = ($signed(sext_ln1246_7_fu_905_p1) - $signed(sext_ln1246_1_fu_647_p1));

assign ret_V_7_fu_951_p2 = ($signed(sext_ln1246_8_fu_948_p1) - $signed(sext_ln1246_1_fu_647_p1));

assign ret_V_8_fu_994_p2 = ($signed(sext_ln1246_9_fu_991_p1) - $signed(sext_ln1246_1_fu_647_p1));

assign ret_V_9_fu_1037_p2 = ($signed(sext_ln1246_10_fu_1034_p1) - $signed(sext_ln1246_1_fu_647_p1));

assign ret_V_fu_650_p2 = ($signed(sext_ln1246_fu_644_p1) - $signed(sext_ln1246_1_fu_647_p1));

assign select_ln384_10_fu_1595_p3 = ((overflow_10_fu_1108_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_11_fu_1621_p3 = ((overflow_11_fu_1151_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_12_fu_1647_p3 = ((overflow_12_fu_1194_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_13_fu_1673_p3 = ((overflow_13_fu_1237_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_14_fu_1699_p3 = ((overflow_14_fu_1280_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_15_fu_1725_p3 = ((overflow_15_fu_1323_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_1_fu_1361_p3 = ((overflow_1_fu_721_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_2_fu_1387_p3 = ((overflow_2_fu_764_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_3_fu_1413_p3 = ((overflow_3_fu_807_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_4_fu_1439_p3 = ((overflow_4_fu_850_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_5_fu_1465_p3 = ((overflow_5_fu_893_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_6_fu_1491_p3 = ((overflow_6_fu_936_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_7_fu_1517_p3 = ((overflow_7_fu_979_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_8_fu_1543_p3 = ((overflow_8_fu_1022_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_9_fu_1569_p3 = ((overflow_9_fu_1065_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln384_fu_1335_p3 = ((overflow_fu_678_p2[0:0] == 1'b1) ? 10'd511 : 10'd512);

assign select_ln65_10_fu_559_p3 = ((xor_ln1549_10_fu_554_p2[0:0] == 1'b1) ? p_read_4_reg_2325 : p_read_3_reg_2319);

assign select_ln65_11_fu_570_p3 = ((xor_ln1549_11_fu_565_p2[0:0] == 1'b1) ? p_read_2_reg_2313 : p_read_1_reg_2307);

assign select_ln65_12_fu_588_p3 = ((xor_ln1549_12_fu_582_p2[0:0] == 1'b1) ? select_ln65_10_fu_559_p3 : select_ln65_11_fu_570_p3);

assign select_ln65_13_fu_622_p3 = ((xor_ln1549_13_fu_616_p2[0:0] == 1'b1) ? select_ln65_9_reg_2455 : select_ln65_12_reg_2461);

assign select_ln65_1_fu_444_p3 = ((xor_ln1549_1_fu_439_p2[0:0] == 1'b1) ? p_read_14_reg_2385 : p_read_13_reg_2379);

assign select_ln65_2_fu_462_p3 = ((xor_ln1549_2_fu_456_p2[0:0] == 1'b1) ? select_ln65_fu_433_p3 : select_ln65_1_fu_444_p3);

assign select_ln65_3_fu_475_p3 = ((xor_ln1549_3_fu_470_p2[0:0] == 1'b1) ? p_read_12_reg_2373 : p_read_11_reg_2367);

assign select_ln65_4_fu_486_p3 = ((xor_ln1549_4_fu_481_p2[0:0] == 1'b1) ? p_read_10_reg_2361 : p_read_9_reg_2355);

assign select_ln65_5_fu_504_p3 = ((xor_ln1549_5_fu_498_p2[0:0] == 1'b1) ? select_ln65_3_fu_475_p3 : select_ln65_4_fu_486_p3);

assign select_ln65_6_fu_606_p3 = ((xor_ln1549_6_fu_600_p2[0:0] == 1'b1) ? select_ln65_2_reg_2443 : select_ln65_5_reg_2449);

assign select_ln65_7_fu_517_p3 = ((xor_ln1549_7_fu_512_p2[0:0] == 1'b1) ? p_read_8_reg_2349 : p_read_7_reg_2343);

assign select_ln65_8_fu_528_p3 = ((xor_ln1549_8_fu_523_p2[0:0] == 1'b1) ? p_read_6_reg_2337 : p_read_5_reg_2331);

assign select_ln65_9_fu_546_p3 = ((xor_ln1549_9_fu_540_p2[0:0] == 1'b1) ? select_ln65_7_fu_517_p3 : select_ln65_8_fu_528_p3);

assign select_ln65_fu_433_p3 = ((xor_ln1549_fu_428_p2[0:0] == 1'b1) ? p_read16_reg_2397 : p_read_15_reg_2391);

assign sext_ln1171_fu_1904_p1 = $signed(inv_exp_sum_V_reg_2785);

assign sext_ln1246_10_fu_1034_p1 = p_read_7_reg_2343_pp0_iter3_reg;

assign sext_ln1246_11_fu_1077_p1 = p_read_6_reg_2337_pp0_iter3_reg;

assign sext_ln1246_12_fu_1120_p1 = p_read_5_reg_2331_pp0_iter3_reg;

assign sext_ln1246_13_fu_1163_p1 = p_read_4_reg_2325_pp0_iter3_reg;

assign sext_ln1246_14_fu_1206_p1 = p_read_3_reg_2319_pp0_iter3_reg;

assign sext_ln1246_15_fu_1249_p1 = p_read_2_reg_2313_pp0_iter3_reg;

assign sext_ln1246_16_fu_1292_p1 = p_read_1_reg_2307_pp0_iter3_reg;

assign sext_ln1246_1_fu_647_p1 = $signed(x_max_V_reg_2479);

assign sext_ln1246_2_fu_690_p1 = p_read_15_reg_2391_pp0_iter3_reg;

assign sext_ln1246_3_fu_733_p1 = p_read_14_reg_2385_pp0_iter3_reg;

assign sext_ln1246_4_fu_776_p1 = p_read_13_reg_2379_pp0_iter3_reg;

assign sext_ln1246_5_fu_819_p1 = p_read_12_reg_2373_pp0_iter3_reg;

assign sext_ln1246_6_fu_862_p1 = p_read_11_reg_2367_pp0_iter3_reg;

assign sext_ln1246_7_fu_905_p1 = p_read_10_reg_2361_pp0_iter3_reg;

assign sext_ln1246_8_fu_948_p1 = p_read_9_reg_2355_pp0_iter3_reg;

assign sext_ln1246_9_fu_991_p1 = p_read_8_reg_2349_pp0_iter3_reg;

assign sext_ln1246_fu_644_p1 = p_read16_reg_2397_pp0_iter3_reg;

assign tmp_10_fu_1603_p4 = {{ret_V_10_fu_1080_p2[15:6]}};

assign tmp_11_fu_1629_p4 = {{ret_V_11_fu_1123_p2[15:6]}};

assign tmp_12_fu_1655_p4 = {{ret_V_12_fu_1166_p2[15:6]}};

assign tmp_13_fu_1681_p4 = {{ret_V_13_fu_1209_p2[15:6]}};

assign tmp_14_fu_1707_p4 = {{ret_V_14_fu_1252_p2[15:6]}};

assign tmp_15_fu_1733_p4 = {{ret_V_15_fu_1295_p2[15:6]}};

assign tmp_1_fu_1577_p4 = {{ret_V_9_fu_1037_p2[15:6]}};

assign tmp_2_fu_1343_p4 = {{ret_V_fu_650_p2[15:6]}};

assign tmp_3_fu_1369_p4 = {{ret_V_1_fu_693_p2[15:6]}};

assign tmp_4_fu_1395_p4 = {{ret_V_2_fu_736_p2[15:6]}};

assign tmp_5_fu_1421_p4 = {{ret_V_3_fu_779_p2[15:6]}};

assign tmp_6_fu_1447_p4 = {{ret_V_4_fu_822_p2[15:6]}};

assign tmp_7_fu_1473_p4 = {{ret_V_5_fu_865_p2[15:6]}};

assign tmp_8_fu_1499_p4 = {{ret_V_6_fu_908_p2[15:6]}};

assign tmp_9_fu_1525_p4 = {{ret_V_7_fu_951_p2[15:6]}};

assign tmp_s_fu_1551_p4 = {{ret_V_8_fu_994_p2[15:6]}};

assign x_max_V_fu_638_p3 = ((xor_ln1549_14_fu_632_p2[0:0] == 1'b1) ? select_ln65_6_reg_2467 : select_ln65_13_reg_2473);

assign xor_ln1549_10_fu_554_p2 = (icmp_ln1549_10_reg_2433 ^ 1'd1);

assign xor_ln1549_11_fu_565_p2 = (icmp_ln1549_11_reg_2438 ^ 1'd1);

assign xor_ln1549_12_fu_582_p2 = (icmp_ln1549_12_fu_576_p2 ^ 1'd1);

assign xor_ln1549_13_fu_616_p2 = (icmp_ln1549_13_fu_612_p2 ^ 1'd1);

assign xor_ln1549_14_fu_632_p2 = (icmp_ln1549_14_fu_628_p2 ^ 1'd1);

assign xor_ln1549_1_fu_439_p2 = (icmp_ln1549_1_reg_2408 ^ 1'd1);

assign xor_ln1549_2_fu_456_p2 = (icmp_ln1549_2_fu_450_p2 ^ 1'd1);

assign xor_ln1549_3_fu_470_p2 = (icmp_ln1549_3_reg_2413 ^ 1'd1);

assign xor_ln1549_4_fu_481_p2 = (icmp_ln1549_4_reg_2418 ^ 1'd1);

assign xor_ln1549_5_fu_498_p2 = (icmp_ln1549_5_fu_492_p2 ^ 1'd1);

assign xor_ln1549_6_fu_600_p2 = (icmp_ln1549_6_fu_596_p2 ^ 1'd1);

assign xor_ln1549_7_fu_512_p2 = (icmp_ln1549_7_reg_2423 ^ 1'd1);

assign xor_ln1549_8_fu_523_p2 = (icmp_ln1549_8_reg_2428 ^ 1'd1);

assign xor_ln1549_9_fu_540_p2 = (icmp_ln1549_9_fu_534_p2 ^ 1'd1);

assign xor_ln1549_fu_428_p2 = (icmp_ln1549_reg_2403 ^ 1'd1);

assign xor_ln340_10_fu_1114_p2 = (p_Result_38_fu_1094_p3 ^ p_Result_37_fu_1086_p3);

assign xor_ln340_11_fu_1157_p2 = (p_Result_40_fu_1137_p3 ^ p_Result_39_fu_1129_p3);

assign xor_ln340_12_fu_1200_p2 = (p_Result_42_fu_1180_p3 ^ p_Result_41_fu_1172_p3);

assign xor_ln340_13_fu_1243_p2 = (p_Result_44_fu_1223_p3 ^ p_Result_43_fu_1215_p3);

assign xor_ln340_14_fu_1286_p2 = (p_Result_46_fu_1266_p3 ^ p_Result_45_fu_1258_p3);

assign xor_ln340_15_fu_1329_p2 = (p_Result_48_fu_1309_p3 ^ p_Result_47_fu_1301_p3);

assign xor_ln340_1_fu_727_p2 = (p_Result_20_fu_707_p3 ^ p_Result_19_fu_699_p3);

assign xor_ln340_2_fu_770_p2 = (p_Result_22_fu_750_p3 ^ p_Result_21_fu_742_p3);

assign xor_ln340_3_fu_813_p2 = (p_Result_24_fu_793_p3 ^ p_Result_23_fu_785_p3);

assign xor_ln340_4_fu_856_p2 = (p_Result_26_fu_836_p3 ^ p_Result_25_fu_828_p3);

assign xor_ln340_5_fu_899_p2 = (p_Result_28_fu_879_p3 ^ p_Result_27_fu_871_p3);

assign xor_ln340_6_fu_942_p2 = (p_Result_30_fu_922_p3 ^ p_Result_29_fu_914_p3);

assign xor_ln340_7_fu_985_p2 = (p_Result_32_fu_965_p3 ^ p_Result_31_fu_957_p3);

assign xor_ln340_8_fu_1028_p2 = (p_Result_34_fu_1008_p3 ^ p_Result_33_fu_1000_p3);

assign xor_ln340_9_fu_1071_p2 = (p_Result_36_fu_1051_p3 ^ p_Result_35_fu_1043_p3);

assign xor_ln340_fu_684_p2 = (p_Result_18_fu_664_p3 ^ p_Result_17_fu_656_p3);

assign xor_ln794_10_fu_1102_p2 = (p_Result_37_fu_1086_p3 ^ 1'd1);

assign xor_ln794_11_fu_1145_p2 = (p_Result_39_fu_1129_p3 ^ 1'd1);

assign xor_ln794_12_fu_1188_p2 = (p_Result_41_fu_1172_p3 ^ 1'd1);

assign xor_ln794_13_fu_1231_p2 = (p_Result_43_fu_1215_p3 ^ 1'd1);

assign xor_ln794_14_fu_1274_p2 = (p_Result_45_fu_1258_p3 ^ 1'd1);

assign xor_ln794_15_fu_1317_p2 = (p_Result_47_fu_1301_p3 ^ 1'd1);

assign xor_ln794_1_fu_715_p2 = (p_Result_19_fu_699_p3 ^ 1'd1);

assign xor_ln794_2_fu_758_p2 = (p_Result_21_fu_742_p3 ^ 1'd1);

assign xor_ln794_3_fu_801_p2 = (p_Result_23_fu_785_p3 ^ 1'd1);

assign xor_ln794_4_fu_844_p2 = (p_Result_25_fu_828_p3 ^ 1'd1);

assign xor_ln794_5_fu_887_p2 = (p_Result_27_fu_871_p3 ^ 1'd1);

assign xor_ln794_6_fu_930_p2 = (p_Result_29_fu_914_p3 ^ 1'd1);

assign xor_ln794_7_fu_973_p2 = (p_Result_31_fu_957_p3 ^ 1'd1);

assign xor_ln794_8_fu_1016_p2 = (p_Result_33_fu_1000_p3 ^ 1'd1);

assign xor_ln794_9_fu_1059_p2 = (p_Result_35_fu_1043_p3 ^ 1'd1);

assign xor_ln794_fu_672_p2 = (p_Result_17_fu_656_p3 ^ 1'd1);

assign y_10_fu_1613_p3 = ((xor_ln340_10_fu_1114_p2[0:0] == 1'b1) ? select_ln384_10_fu_1595_p3 : tmp_10_fu_1603_p4);

assign y_11_fu_1639_p3 = ((xor_ln340_11_fu_1157_p2[0:0] == 1'b1) ? select_ln384_11_fu_1621_p3 : tmp_11_fu_1629_p4);

assign y_12_fu_1665_p3 = ((xor_ln340_12_fu_1200_p2[0:0] == 1'b1) ? select_ln384_12_fu_1647_p3 : tmp_12_fu_1655_p4);

assign y_13_fu_1691_p3 = ((xor_ln340_13_fu_1243_p2[0:0] == 1'b1) ? select_ln384_13_fu_1673_p3 : tmp_13_fu_1681_p4);

assign y_14_fu_1717_p3 = ((xor_ln340_14_fu_1286_p2[0:0] == 1'b1) ? select_ln384_14_fu_1699_p3 : tmp_14_fu_1707_p4);

assign y_15_fu_1743_p3 = ((xor_ln340_15_fu_1329_p2[0:0] == 1'b1) ? select_ln384_15_fu_1725_p3 : tmp_15_fu_1733_p4);

assign y_1_fu_1379_p3 = ((xor_ln340_1_fu_727_p2[0:0] == 1'b1) ? select_ln384_1_fu_1361_p3 : tmp_3_fu_1369_p4);

assign y_2_fu_1405_p3 = ((xor_ln340_2_fu_770_p2[0:0] == 1'b1) ? select_ln384_2_fu_1387_p3 : tmp_4_fu_1395_p4);

assign y_3_fu_1431_p3 = ((xor_ln340_3_fu_813_p2[0:0] == 1'b1) ? select_ln384_3_fu_1413_p3 : tmp_5_fu_1421_p4);

assign y_4_fu_1457_p3 = ((xor_ln340_4_fu_856_p2[0:0] == 1'b1) ? select_ln384_4_fu_1439_p3 : tmp_6_fu_1447_p4);

assign y_5_fu_1483_p3 = ((xor_ln340_5_fu_899_p2[0:0] == 1'b1) ? select_ln384_5_fu_1465_p3 : tmp_7_fu_1473_p4);

assign y_6_fu_1509_p3 = ((xor_ln340_6_fu_942_p2[0:0] == 1'b1) ? select_ln384_6_fu_1491_p3 : tmp_8_fu_1499_p4);

assign y_7_fu_1535_p3 = ((xor_ln340_7_fu_985_p2[0:0] == 1'b1) ? select_ln384_7_fu_1517_p3 : tmp_9_fu_1525_p4);

assign y_8_fu_1561_p3 = ((xor_ln340_8_fu_1028_p2[0:0] == 1'b1) ? select_ln384_8_fu_1543_p3 : tmp_s_fu_1551_p4);

assign y_9_fu_1587_p3 = ((xor_ln340_9_fu_1071_p2[0:0] == 1'b1) ? select_ln384_9_fu_1569_p3 : tmp_1_fu_1577_p4);

assign y_fu_1353_p3 = ((xor_ln340_fu_684_p2[0:0] == 1'b1) ? select_ln384_fu_1335_p3 : tmp_2_fu_1343_p4);

assign zext_ln255_10_fu_1759_p1 = y_10_reg_2534;

assign zext_ln255_11_fu_1763_p1 = y_11_reg_2539;

assign zext_ln255_12_fu_1799_p1 = y_12_reg_2544_pp0_iter5_reg;

assign zext_ln255_13_fu_1803_p1 = y_13_reg_2549_pp0_iter5_reg;

assign zext_ln255_14_fu_1807_p1 = y_14_reg_2554_pp0_iter5_reg;

assign zext_ln255_15_fu_1811_p1 = y_15_reg_2559_pp0_iter5_reg;

assign zext_ln255_1_fu_1771_p1 = y_1_reg_2489_pp0_iter5_reg;

assign zext_ln255_2_fu_1775_p1 = y_2_reg_2494_pp0_iter5_reg;

assign zext_ln255_3_fu_1779_p1 = y_3_reg_2499_pp0_iter5_reg;

assign zext_ln255_4_fu_1783_p1 = y_4_reg_2504_pp0_iter5_reg;

assign zext_ln255_5_fu_1787_p1 = y_5_reg_2509_pp0_iter5_reg;

assign zext_ln255_6_fu_1791_p1 = y_6_reg_2514_pp0_iter5_reg;

assign zext_ln255_7_fu_1795_p1 = y_7_reg_2519_pp0_iter5_reg;

assign zext_ln255_8_fu_1751_p1 = y_8_reg_2524;

assign zext_ln255_9_fu_1755_p1 = y_9_reg_2529;

assign zext_ln255_fu_1767_p1 = y_reg_2484_pp0_iter5_reg;

assign zext_ln265_fu_1900_p1 = y_16_reg_2775;

endmodule //myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s
