<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1753716990" />
    <testcase name="test_read" classname="instr_mem_tests" file="/home/ckashino/programming/verilog/8bit/examples/sim/instr_mem_tests.py" lineno="4" time="0.0005793571472167969" sim_time_ns="0.006" ratio_time="10.356306172839506" />
  </testsuite>
</testsuites>
