
STM32G4_GY91_Cyphal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011c2c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000155c  08011e10  08011e10  00012e10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801336c  0801336c  000151d4  2**0
                  CONTENTS
  4 .ARM          00000008  0801336c  0801336c  0001436c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013374  08013374  000151d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  08013374  08013374  00014374  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000010  08013384  08013384  00014384  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08013394  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000530  200001d8  08013568  000151d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000708  08013568  00015708  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000151d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003d216  00000000  00000000  00015204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007688  00000000  00000000  0005241a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001fb8  00000000  00000000  00059aa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000018a6  00000000  00000000  0005ba60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f06f  00000000  00000000  0005d306  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a773  00000000  00000000  0008c375  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114da0  00000000  00000000  000b6ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001cb888  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009d9c  00000000  00000000  001cb8cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  001d5668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000037  00000000  00000000  001d56d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	08011df4 	.word	0x08011df4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	08011df4 	.word	0x08011df4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <_ZN15Adafruit_SensorC1Ev>:
} sensor_t;

class Adafruit_Sensor {
 public:
  // Constructor(s)
  Adafruit_Sensor() {}
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	4a04      	ldr	r2, [pc, #16]	@ (8001050 <_ZN15Adafruit_SensorC1Ev+0x1c>)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4618      	mov	r0, r3
 8001046:	370c      	adds	r7, #12
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr
 8001050:	0801283c 	.word	0x0801283c

08001054 <_ZN15Adafruit_SensorD1Ev>:
  virtual ~Adafruit_Sensor() {}
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	4a04      	ldr	r2, [pc, #16]	@ (8001070 <_ZN15Adafruit_SensorD1Ev+0x1c>)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4618      	mov	r0, r3
 8001066:	370c      	adds	r7, #12
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	0801283c 	.word	0x0801283c

08001074 <_ZN15Adafruit_SensorD0Ev>:
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff ffe9 	bl	8001054 <_ZN15Adafruit_SensorD1Ev>
 8001082:	2108      	movs	r1, #8
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f00c fafa 	bl	800d67e <_ZdlPvj>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4618      	mov	r0, r3
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}

08001094 <_ZN15Adafruit_Sensor15enableAutoRangeEb>:

  // These must be defined by the subclass
  virtual void enableAutoRange(bool enabled) {};
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	460b      	mov	r3, r1
 800109e:	70fb      	strb	r3, [r7, #3]
 80010a0:	bf00      	nop
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <_ZN15Adafruit_BNO055C1Elh>:
/**************************************************************************/
/*!
    @brief  Instantiates a new Adafruit_BNO055 class
*/
/**************************************************************************/
Adafruit_BNO055::Adafruit_BNO055(int32_t sensorID, uint8_t address)
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	60f8      	str	r0, [r7, #12]
 80010b4:	60b9      	str	r1, [r7, #8]
 80010b6:	4613      	mov	r3, r2
 80010b8:	71fb      	strb	r3, [r7, #7]
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff ffb9 	bl	8001034 <_ZN15Adafruit_SensorC1Ev>
 80010c2:	4a07      	ldr	r2, [pc, #28]	@ (80010e0 <_ZN15Adafruit_BNO055C1Elh+0x34>)
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	601a      	str	r2, [r3, #0]
{
  _sensorID = sensorID;
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	68ba      	ldr	r2, [r7, #8]
 80010cc:	609a      	str	r2, [r3, #8]
  _address = address;
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	79fa      	ldrb	r2, [r7, #7]
 80010d2:	715a      	strb	r2, [r3, #5]
}
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	4618      	mov	r0, r3
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	08012820 	.word	0x08012820

080010e4 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE>:
/*!
    @brief  Gets a vector reading from the specified source
*/
/**************************************************************************/
imu::Vector<3> Adafruit_BNO055::getVector(adafruit_vector_type_t vector_type)
{
 80010e4:	b5b0      	push	{r4, r5, r7, lr}
 80010e6:	b088      	sub	sp, #32
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	4613      	mov	r3, r2
 80010f0:	71fb      	strb	r3, [r7, #7]
  imu::Vector<3> xyz;
 80010f2:	68f8      	ldr	r0, [r7, #12]
 80010f4:	f000 fa5c 	bl	80015b0 <_ZN3imu6VectorILh3EEC1Ev>
  uint8_t buffer[6];
  memset (buffer, 0, 6);
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	2206      	movs	r2, #6
 80010fe:	2100      	movs	r1, #0
 8001100:	4618      	mov	r0, r3
 8001102:	f00d fb90 	bl	800e826 <memset>

  int16_t x, y, z;
  x = y = z = 0;
 8001106:	2300      	movs	r3, #0
 8001108:	83fb      	strh	r3, [r7, #30]
 800110a:	8bfb      	ldrh	r3, [r7, #30]
 800110c:	83bb      	strh	r3, [r7, #28]
 800110e:	8bbb      	ldrh	r3, [r7, #28]
 8001110:	837b      	strh	r3, [r7, #26]

  /* Read vector data (6 bytes) */
  readLen((adafruit_bno055_reg_t)vector_type, buffer, 6);
 8001112:	f107 0214 	add.w	r2, r7, #20
 8001116:	79f9      	ldrb	r1, [r7, #7]
 8001118:	2306      	movs	r3, #6
 800111a:	68b8      	ldr	r0, [r7, #8]
 800111c:	f000 fa05 	bl	800152a <_ZN15Adafruit_BNO0557readLenENS_21adafruit_bno055_reg_tEPhh>

  x = ((int16_t)buffer[0]) | (((int16_t)buffer[1]) << 8);
 8001120:	7d3b      	ldrb	r3, [r7, #20]
 8001122:	b21a      	sxth	r2, r3
 8001124:	7d7b      	ldrb	r3, [r7, #21]
 8001126:	021b      	lsls	r3, r3, #8
 8001128:	b21b      	sxth	r3, r3
 800112a:	4313      	orrs	r3, r2
 800112c:	837b      	strh	r3, [r7, #26]
  y = ((int16_t)buffer[2]) | (((int16_t)buffer[3]) << 8);
 800112e:	7dbb      	ldrb	r3, [r7, #22]
 8001130:	b21a      	sxth	r2, r3
 8001132:	7dfb      	ldrb	r3, [r7, #23]
 8001134:	021b      	lsls	r3, r3, #8
 8001136:	b21b      	sxth	r3, r3
 8001138:	4313      	orrs	r3, r2
 800113a:	83bb      	strh	r3, [r7, #28]
  z = ((int16_t)buffer[4]) | (((int16_t)buffer[5]) << 8);
 800113c:	7e3b      	ldrb	r3, [r7, #24]
 800113e:	b21a      	sxth	r2, r3
 8001140:	7e7b      	ldrb	r3, [r7, #25]
 8001142:	021b      	lsls	r3, r3, #8
 8001144:	b21b      	sxth	r3, r3
 8001146:	4313      	orrs	r3, r2
 8001148:	83fb      	strh	r3, [r7, #30]

  /* Convert the value to an appropriate range (section 3.6.4) */
  /* and assign the value to the Vector type */
  switch(vector_type)
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	3b08      	subs	r3, #8
 800114e:	2b26      	cmp	r3, #38	@ 0x26
 8001150:	f200 8152 	bhi.w	80013f8 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
 8001154:	a201      	add	r2, pc, #4	@ (adr r2, 800115c <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x78>)
 8001156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800115a:	bf00      	nop
 800115c:	08001379 	.word	0x08001379
 8001160:	080013f9 	.word	0x080013f9
 8001164:	080013f9 	.word	0x080013f9
 8001168:	080013f9 	.word	0x080013f9
 800116c:	080013f9 	.word	0x080013f9
 8001170:	080013f9 	.word	0x080013f9
 8001174:	080011f9 	.word	0x080011f9
 8001178:	080013f9 	.word	0x080013f9
 800117c:	080013f9 	.word	0x080013f9
 8001180:	080013f9 	.word	0x080013f9
 8001184:	080013f9 	.word	0x080013f9
 8001188:	080013f9 	.word	0x080013f9
 800118c:	08001279 	.word	0x08001279
 8001190:	080013f9 	.word	0x080013f9
 8001194:	080013f9 	.word	0x080013f9
 8001198:	080013f9 	.word	0x080013f9
 800119c:	080013f9 	.word	0x080013f9
 80011a0:	080013f9 	.word	0x080013f9
 80011a4:	080012f9 	.word	0x080012f9
 80011a8:	080013f9 	.word	0x080013f9
 80011ac:	080013f9 	.word	0x080013f9
 80011b0:	080013f9 	.word	0x080013f9
 80011b4:	080013f9 	.word	0x080013f9
 80011b8:	080013f9 	.word	0x080013f9
 80011bc:	080013f9 	.word	0x080013f9
 80011c0:	080013f9 	.word	0x080013f9
 80011c4:	080013f9 	.word	0x080013f9
 80011c8:	080013f9 	.word	0x080013f9
 80011cc:	080013f9 	.word	0x080013f9
 80011d0:	080013f9 	.word	0x080013f9
 80011d4:	080013f9 	.word	0x080013f9
 80011d8:	080013f9 	.word	0x080013f9
 80011dc:	08001379 	.word	0x08001379
 80011e0:	080013f9 	.word	0x080013f9
 80011e4:	080013f9 	.word	0x080013f9
 80011e8:	080013f9 	.word	0x080013f9
 80011ec:	080013f9 	.word	0x080013f9
 80011f0:	080013f9 	.word	0x080013f9
 80011f4:	08001379 	.word	0x08001379
  {
    case VECTOR_MAGNETOMETER:
      /* 1uT = 16 LSB */
      xyz[0] = ((double)x)/16.0;
 80011f8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff f9b9 	bl	8000574 <__aeabi_i2d>
 8001202:	f04f 0200 	mov.w	r2, #0
 8001206:	4b7f      	ldr	r3, [pc, #508]	@ (8001404 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x320>)
 8001208:	f7ff fb48 	bl	800089c <__aeabi_ddiv>
 800120c:	4602      	mov	r2, r0
 800120e:	460b      	mov	r3, r1
 8001210:	4614      	mov	r4, r2
 8001212:	461d      	mov	r5, r3
 8001214:	2100      	movs	r1, #0
 8001216:	68f8      	ldr	r0, [r7, #12]
 8001218:	f000 f9d9 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 800121c:	4603      	mov	r3, r0
 800121e:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/16.0;
 8001222:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff f9a4 	bl	8000574 <__aeabi_i2d>
 800122c:	f04f 0200 	mov.w	r2, #0
 8001230:	4b74      	ldr	r3, [pc, #464]	@ (8001404 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x320>)
 8001232:	f7ff fb33 	bl	800089c <__aeabi_ddiv>
 8001236:	4602      	mov	r2, r0
 8001238:	460b      	mov	r3, r1
 800123a:	4614      	mov	r4, r2
 800123c:	461d      	mov	r5, r3
 800123e:	2101      	movs	r1, #1
 8001240:	68f8      	ldr	r0, [r7, #12]
 8001242:	f000 f9c4 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 8001246:	4603      	mov	r3, r0
 8001248:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/16.0;
 800124c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff f98f 	bl	8000574 <__aeabi_i2d>
 8001256:	f04f 0200 	mov.w	r2, #0
 800125a:	4b6a      	ldr	r3, [pc, #424]	@ (8001404 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x320>)
 800125c:	f7ff fb1e 	bl	800089c <__aeabi_ddiv>
 8001260:	4602      	mov	r2, r0
 8001262:	460b      	mov	r3, r1
 8001264:	4614      	mov	r4, r2
 8001266:	461d      	mov	r5, r3
 8001268:	2102      	movs	r1, #2
 800126a:	68f8      	ldr	r0, [r7, #12]
 800126c:	f000 f9af 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 8001270:	4603      	mov	r3, r0
 8001272:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 8001276:	e0bf      	b.n	80013f8 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
    case VECTOR_GYROSCOPE:
      /* 1dps = 16 LSB */
      /* 1rps = 900 LSB */
      xyz[0] = ((double)x)/900.0;
 8001278:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff f979 	bl	8000574 <__aeabi_i2d>
 8001282:	f04f 0200 	mov.w	r2, #0
 8001286:	4b60      	ldr	r3, [pc, #384]	@ (8001408 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 8001288:	f7ff fb08 	bl	800089c <__aeabi_ddiv>
 800128c:	4602      	mov	r2, r0
 800128e:	460b      	mov	r3, r1
 8001290:	4614      	mov	r4, r2
 8001292:	461d      	mov	r5, r3
 8001294:	2100      	movs	r1, #0
 8001296:	68f8      	ldr	r0, [r7, #12]
 8001298:	f000 f999 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 800129c:	4603      	mov	r3, r0
 800129e:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/900.0;
 80012a2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff f964 	bl	8000574 <__aeabi_i2d>
 80012ac:	f04f 0200 	mov.w	r2, #0
 80012b0:	4b55      	ldr	r3, [pc, #340]	@ (8001408 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 80012b2:	f7ff faf3 	bl	800089c <__aeabi_ddiv>
 80012b6:	4602      	mov	r2, r0
 80012b8:	460b      	mov	r3, r1
 80012ba:	4614      	mov	r4, r2
 80012bc:	461d      	mov	r5, r3
 80012be:	2101      	movs	r1, #1
 80012c0:	68f8      	ldr	r0, [r7, #12]
 80012c2:	f000 f984 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 80012c6:	4603      	mov	r3, r0
 80012c8:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/900.0;
 80012cc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff f94f 	bl	8000574 <__aeabi_i2d>
 80012d6:	f04f 0200 	mov.w	r2, #0
 80012da:	4b4b      	ldr	r3, [pc, #300]	@ (8001408 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 80012dc:	f7ff fade 	bl	800089c <__aeabi_ddiv>
 80012e0:	4602      	mov	r2, r0
 80012e2:	460b      	mov	r3, r1
 80012e4:	4614      	mov	r4, r2
 80012e6:	461d      	mov	r5, r3
 80012e8:	2102      	movs	r1, #2
 80012ea:	68f8      	ldr	r0, [r7, #12]
 80012ec:	f000 f96f 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 80012f0:	4603      	mov	r3, r0
 80012f2:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 80012f6:	e07f      	b.n	80013f8 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
    case VECTOR_EULER:
      /* 1 rad = 900 LSB */
      xyz[0] = ((double)x)/900.0;
 80012f8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff f939 	bl	8000574 <__aeabi_i2d>
 8001302:	f04f 0200 	mov.w	r2, #0
 8001306:	4b40      	ldr	r3, [pc, #256]	@ (8001408 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 8001308:	f7ff fac8 	bl	800089c <__aeabi_ddiv>
 800130c:	4602      	mov	r2, r0
 800130e:	460b      	mov	r3, r1
 8001310:	4614      	mov	r4, r2
 8001312:	461d      	mov	r5, r3
 8001314:	2100      	movs	r1, #0
 8001316:	68f8      	ldr	r0, [r7, #12]
 8001318:	f000 f959 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 800131c:	4603      	mov	r3, r0
 800131e:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/900.0;
 8001322:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff f924 	bl	8000574 <__aeabi_i2d>
 800132c:	f04f 0200 	mov.w	r2, #0
 8001330:	4b35      	ldr	r3, [pc, #212]	@ (8001408 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 8001332:	f7ff fab3 	bl	800089c <__aeabi_ddiv>
 8001336:	4602      	mov	r2, r0
 8001338:	460b      	mov	r3, r1
 800133a:	4614      	mov	r4, r2
 800133c:	461d      	mov	r5, r3
 800133e:	2101      	movs	r1, #1
 8001340:	68f8      	ldr	r0, [r7, #12]
 8001342:	f000 f944 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 8001346:	4603      	mov	r3, r0
 8001348:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/900.0;
 800134c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff f90f 	bl	8000574 <__aeabi_i2d>
 8001356:	f04f 0200 	mov.w	r2, #0
 800135a:	4b2b      	ldr	r3, [pc, #172]	@ (8001408 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x324>)
 800135c:	f7ff fa9e 	bl	800089c <__aeabi_ddiv>
 8001360:	4602      	mov	r2, r0
 8001362:	460b      	mov	r3, r1
 8001364:	4614      	mov	r4, r2
 8001366:	461d      	mov	r5, r3
 8001368:	2102      	movs	r1, #2
 800136a:	68f8      	ldr	r0, [r7, #12]
 800136c:	f000 f92f 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 8001370:	4603      	mov	r3, r0
 8001372:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 8001376:	e03f      	b.n	80013f8 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x314>
    case VECTOR_ACCELEROMETER:
    case VECTOR_LINEARACCEL:
    case VECTOR_GRAVITY:
      /* 1m/s^2 = 100 LSB */
      xyz[0] = ((double)x)/100.0;
 8001378:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff f8f9 	bl	8000574 <__aeabi_i2d>
 8001382:	f04f 0200 	mov.w	r2, #0
 8001386:	4b21      	ldr	r3, [pc, #132]	@ (800140c <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x328>)
 8001388:	f7ff fa88 	bl	800089c <__aeabi_ddiv>
 800138c:	4602      	mov	r2, r0
 800138e:	460b      	mov	r3, r1
 8001390:	4614      	mov	r4, r2
 8001392:	461d      	mov	r5, r3
 8001394:	2100      	movs	r1, #0
 8001396:	68f8      	ldr	r0, [r7, #12]
 8001398:	f000 f919 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 800139c:	4603      	mov	r3, r0
 800139e:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[1] = ((double)y)/100.0;
 80013a2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff f8e4 	bl	8000574 <__aeabi_i2d>
 80013ac:	f04f 0200 	mov.w	r2, #0
 80013b0:	4b16      	ldr	r3, [pc, #88]	@ (800140c <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x328>)
 80013b2:	f7ff fa73 	bl	800089c <__aeabi_ddiv>
 80013b6:	4602      	mov	r2, r0
 80013b8:	460b      	mov	r3, r1
 80013ba:	4614      	mov	r4, r2
 80013bc:	461d      	mov	r5, r3
 80013be:	2101      	movs	r1, #1
 80013c0:	68f8      	ldr	r0, [r7, #12]
 80013c2:	f000 f904 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 80013c6:	4603      	mov	r3, r0
 80013c8:	e9c3 4500 	strd	r4, r5, [r3]
      xyz[2] = ((double)z)/100.0;
 80013cc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff f8cf 	bl	8000574 <__aeabi_i2d>
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	4b0c      	ldr	r3, [pc, #48]	@ (800140c <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE+0x328>)
 80013dc:	f7ff fa5e 	bl	800089c <__aeabi_ddiv>
 80013e0:	4602      	mov	r2, r0
 80013e2:	460b      	mov	r3, r1
 80013e4:	4614      	mov	r4, r2
 80013e6:	461d      	mov	r5, r3
 80013e8:	2102      	movs	r1, #2
 80013ea:	68f8      	ldr	r0, [r7, #12]
 80013ec:	f000 f8ef 	bl	80015ce <_ZN3imu6VectorILh3EEixEi>
 80013f0:	4603      	mov	r3, r0
 80013f2:	e9c3 4500 	strd	r4, r5, [r3]
      break;
 80013f6:	bf00      	nop
  }

  return xyz;
 80013f8:	bf00      	nop
}
 80013fa:	68f8      	ldr	r0, [r7, #12]
 80013fc:	3720      	adds	r7, #32
 80013fe:	46bd      	mov	sp, r7
 8001400:	bdb0      	pop	{r4, r5, r7, pc}
 8001402:	bf00      	nop
 8001404:	40300000 	.word	0x40300000
 8001408:	408c2000 	.word	0x408c2000
 800140c:	40590000 	.word	0x40590000

08001410 <_ZN15Adafruit_BNO0559getSensorEP8sensor_t>:
/*!
    @brief  Provides the sensor_t data for this sensor
*/
/**************************************************************************/
void Adafruit_BNO055::getSensor(sensor_t *sensor)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	6039      	str	r1, [r7, #0]
  /* Clear the sensor_t object */
  memset(sensor, 0, sizeof(sensor_t));
 800141a:	2228      	movs	r2, #40	@ 0x28
 800141c:	2100      	movs	r1, #0
 800141e:	6838      	ldr	r0, [r7, #0]
 8001420:	f00d fa01 	bl	800e826 <memset>

  /* Insert the sensor name in the fixed length char array */
  strncpy (sensor->name, "BNO055", sizeof(sensor->name) - 1);
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	220b      	movs	r2, #11
 8001428:	4911      	ldr	r1, [pc, #68]	@ (8001470 <_ZN15Adafruit_BNO0559getSensorEP8sensor_t+0x60>)
 800142a:	4618      	mov	r0, r3
 800142c:	f00d fa03 	bl	800e836 <strncpy>
  sensor->name[sizeof(sensor->name)- 1] = 0;
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	2200      	movs	r2, #0
 8001434:	72da      	strb	r2, [r3, #11]
  sensor->version     = 1;
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	2201      	movs	r2, #1
 800143a:	60da      	str	r2, [r3, #12]
  sensor->sensor_id   = _sensorID;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	689a      	ldr	r2, [r3, #8]
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	611a      	str	r2, [r3, #16]
  sensor->type        = SENSOR_TYPE_ORIENTATION;
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	2203      	movs	r2, #3
 8001448:	615a      	str	r2, [r3, #20]
  sensor->min_delay   = 0;
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	2200      	movs	r2, #0
 800144e:	625a      	str	r2, [r3, #36]	@ 0x24
  sensor->max_value   = 0.0F;
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	f04f 0200 	mov.w	r2, #0
 8001456:	619a      	str	r2, [r3, #24]
  sensor->min_value   = 0.0F;
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	f04f 0200 	mov.w	r2, #0
 800145e:	61da      	str	r2, [r3, #28]
  sensor->resolution  = 0.01F;
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	4a04      	ldr	r2, [pc, #16]	@ (8001474 <_ZN15Adafruit_BNO0559getSensorEP8sensor_t+0x64>)
 8001464:	621a      	str	r2, [r3, #32]
}
 8001466:	bf00      	nop
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	08011e10 	.word	0x08011e10
 8001474:	3c23d70a 	.word	0x3c23d70a

08001478 <_ZN15Adafruit_BNO0558getEventEP15sensors_event_t>:
/*!
    @brief  Reads the sensor and returns the data as a sensors_event_t
*/
/**************************************************************************/
bool Adafruit_BNO055::getEvent(sensors_event_t *event)
{
 8001478:	b590      	push	{r4, r7, lr}
 800147a:	b089      	sub	sp, #36	@ 0x24
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
  /* Clear the event */
  memset(event, 0, sizeof(sensors_event_t));
 8001482:	2224      	movs	r2, #36	@ 0x24
 8001484:	2100      	movs	r1, #0
 8001486:	6838      	ldr	r0, [r7, #0]
 8001488:	f00d f9cd 	bl	800e826 <memset>

  event->version   = sizeof(sensors_event_t);
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	2224      	movs	r2, #36	@ 0x24
 8001490:	601a      	str	r2, [r3, #0]
  event->sensor_id = _sensorID;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	689a      	ldr	r2, [r3, #8]
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	605a      	str	r2, [r3, #4]
  event->type      = SENSOR_TYPE_ORIENTATION;
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	2203      	movs	r2, #3
 800149e:	609a      	str	r2, [r3, #8]
  event->timestamp = HAL_GetTick();
 80014a0:	f004 fbbc 	bl	8005c1c <HAL_GetTick>
 80014a4:	4603      	mov	r3, r0
 80014a6:	461a      	mov	r2, r3
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	611a      	str	r2, [r3, #16]

  /* Get a Euler angle sample for orientation */
  imu::Vector<3> euler = getVector(Adafruit_BNO055::VECTOR_EULER);
 80014ac:	f107 0308 	add.w	r3, r7, #8
 80014b0:	221a      	movs	r2, #26
 80014b2:	6879      	ldr	r1, [r7, #4]
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff fe15 	bl	80010e4 <_ZN15Adafruit_BNO0559getVectorENS_22adafruit_vector_type_tE>
  event->orientation.x = euler.x();
 80014ba:	f107 0308 	add.w	r3, r7, #8
 80014be:	4618      	mov	r0, r3
 80014c0:	f000 f853 	bl	800156a <_ZN3imu6VectorILh3EE1xEv>
 80014c4:	4603      	mov	r3, r0
 80014c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ca:	4610      	mov	r0, r2
 80014cc:	4619      	mov	r1, r3
 80014ce:	f7ff fbb3 	bl	8000c38 <__aeabi_d2f>
 80014d2:	4602      	mov	r2, r0
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	615a      	str	r2, [r3, #20]
  event->orientation.y = euler.y();
 80014d8:	f107 0308 	add.w	r3, r7, #8
 80014dc:	4618      	mov	r0, r3
 80014de:	f000 f84f 	bl	8001580 <_ZN3imu6VectorILh3EE1yEv>
 80014e2:	4603      	mov	r3, r0
 80014e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e8:	4610      	mov	r0, r2
 80014ea:	4619      	mov	r1, r3
 80014ec:	f7ff fba4 	bl	8000c38 <__aeabi_d2f>
 80014f0:	4602      	mov	r2, r0
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	619a      	str	r2, [r3, #24]
  event->orientation.z = euler.z();
 80014f6:	f107 0308 	add.w	r3, r7, #8
 80014fa:	4618      	mov	r0, r3
 80014fc:	f000 f84c 	bl	8001598 <_ZN3imu6VectorILh3EE1zEv>
 8001500:	4603      	mov	r3, r0
 8001502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001506:	4610      	mov	r0, r2
 8001508:	4619      	mov	r1, r3
 800150a:	f7ff fb95 	bl	8000c38 <__aeabi_d2f>
 800150e:	4602      	mov	r2, r0
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	61da      	str	r2, [r3, #28]

  return true;
 8001514:	2401      	movs	r4, #1
}
 8001516:	f107 0308 	add.w	r3, r7, #8
 800151a:	4618      	mov	r0, r3
 800151c:	f000 f81a 	bl	8001554 <_ZN3imu6VectorILh3EED1Ev>
  return true;
 8001520:	4623      	mov	r3, r4
}
 8001522:	4618      	mov	r0, r3
 8001524:	3724      	adds	r7, #36	@ 0x24
 8001526:	46bd      	mov	sp, r7
 8001528:	bd90      	pop	{r4, r7, pc}

0800152a <_ZN15Adafruit_BNO0557readLenENS_21adafruit_bno055_reg_tEPhh>:
/*!
    @brief  Reads the specified number of bytes over I2C
*/
/**************************************************************************/
bool Adafruit_BNO055::readLen(adafruit_bno055_reg_t reg, byte * buffer, uint8_t len)
{
 800152a:	b580      	push	{r7, lr}
 800152c:	b084      	sub	sp, #16
 800152e:	af00      	add	r7, sp, #0
 8001530:	60f8      	str	r0, [r7, #12]
 8001532:	607a      	str	r2, [r7, #4]
 8001534:	461a      	mov	r2, r3
 8001536:	460b      	mov	r3, r1
 8001538:	72fb      	strb	r3, [r7, #11]
 800153a:	4613      	mov	r3, r2
 800153c:	72bb      	strb	r3, [r7, #10]
  I2C_n_byte_receive((uint8_t)reg, buffer, len);
 800153e:	7aba      	ldrb	r2, [r7, #10]
 8001540:	7afb      	ldrb	r3, [r7, #11]
 8001542:	6879      	ldr	r1, [r7, #4]
 8001544:	4618      	mov	r0, r3
 8001546:	f000 f89b 	bl	8001680 <I2C_n_byte_receive>

  /* ToDo: Check for errors! */
  return true;
 800154a:	2301      	movs	r3, #1
}
 800154c:	4618      	mov	r0, r3
 800154e:	3710      	adds	r7, #16
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}

08001554 <_ZN3imu6VectorILh3EED1Ev>:
    {
        for (int x = 0; x < N; x++)
            p_vec[x] = v.p_vec[x];
    }

    ~Vector()
 8001554:	b480      	push	{r7}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
    {
    }
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	4618      	mov	r0, r3
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr

0800156a <_ZN3imu6VectorILh3EE1xEv>:
    {
        for(int i = 0; i < N; i++)
            p_vec[i] *= 0.01745329251;  //pi/180
    }

    double& x() { return p_vec[0]; }
 800156a:	b480      	push	{r7}
 800156c:	b083      	sub	sp, #12
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4618      	mov	r0, r3
 8001576:	370c      	adds	r7, #12
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr

08001580 <_ZN3imu6VectorILh3EE1yEv>:
    double& y() { return p_vec[1]; }
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	3308      	adds	r3, #8
 800158c:	4618      	mov	r0, r3
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr

08001598 <_ZN3imu6VectorILh3EE1zEv>:
    double& z() { return p_vec[2]; }
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	3310      	adds	r3, #16
 80015a4:	4618      	mov	r0, r3
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr

080015b0 <_ZN3imu6VectorILh3EEC1Ev>:
    Vector()
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
        memset(p_vec, 0, sizeof(double)*N);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2218      	movs	r2, #24
 80015bc:	2100      	movs	r1, #0
 80015be:	4618      	mov	r0, r3
 80015c0:	f00d f931 	bl	800e826 <memset>
    }
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	4618      	mov	r0, r3
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}

080015ce <_ZN3imu6VectorILh3EEixEi>:
    double& operator [](int n)
 80015ce:	b480      	push	{r7}
 80015d0:	b083      	sub	sp, #12
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	6078      	str	r0, [r7, #4]
 80015d6:	6039      	str	r1, [r7, #0]
        return p_vec[n];
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	00db      	lsls	r3, r3, #3
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	4413      	add	r3, r2
    }
 80015e0:	4618      	mov	r0, r3
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr

080015ec <_ZN15Adafruit_BNO055D1Ev>:

    int16_t accel_radius;
    int16_t mag_radius;
} adafruit_bno055_offsets_t;

class Adafruit_BNO055 : public Adafruit_Sensor
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	4a05      	ldr	r2, [pc, #20]	@ (800160c <_ZN15Adafruit_BNO055D1Ev+0x20>)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	601a      	str	r2, [r3, #0]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7ff fd29 	bl	8001054 <_ZN15Adafruit_SensorD1Ev>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4618      	mov	r0, r3
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	08012820 	.word	0x08012820

08001610 <_ZN15Adafruit_BNO055D0Ev>:
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f7ff ffe7 	bl	80015ec <_ZN15Adafruit_BNO055D1Ev>
 800161e:	2110      	movs	r1, #16
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	f00c f82c 	bl	800d67e <_ZdlPvj>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4618      	mov	r0, r3
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}

08001630 <_ZN3imu10QuaternionC1Ev>:
{

class Quaternion
{
public:
    Quaternion(): _w(1.0), _x(0.0), _y(0.0), _z(0.0) {}
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	6879      	ldr	r1, [r7, #4]
 800163a:	f04f 0200 	mov.w	r2, #0
 800163e:	4b0f      	ldr	r3, [pc, #60]	@ (800167c <_ZN3imu10QuaternionC1Ev+0x4c>)
 8001640:	e9c1 2300 	strd	r2, r3, [r1]
 8001644:	6879      	ldr	r1, [r7, #4]
 8001646:	f04f 0200 	mov.w	r2, #0
 800164a:	f04f 0300 	mov.w	r3, #0
 800164e:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8001652:	6879      	ldr	r1, [r7, #4]
 8001654:	f04f 0200 	mov.w	r2, #0
 8001658:	f04f 0300 	mov.w	r3, #0
 800165c:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8001660:	6879      	ldr	r1, [r7, #4]
 8001662:	f04f 0200 	mov.w	r2, #0
 8001666:	f04f 0300 	mov.w	r3, #0
 800166a:	e9c1 2306 	strd	r2, r3, [r1, #24]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4618      	mov	r0, r3
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr
 800167c:	3ff00000 	.word	0x3ff00000

08001680 <I2C_n_byte_receive>:

  return 0;
}

uint8_t I2C_n_byte_receive(uint8_t address, uint8_t * buffer, uint8_t len)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b088      	sub	sp, #32
 8001684:	af04      	add	r7, sp, #16
 8001686:	4603      	mov	r3, r0
 8001688:	6039      	str	r1, [r7, #0]
 800168a:	71fb      	strb	r3, [r7, #7]
 800168c:	4613      	mov	r3, r2
 800168e:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef result = HAL_I2C_Mem_Read(&hi2c4, BNO055<<1, address, 1, buffer, len, 100);
 8001690:	79fb      	ldrb	r3, [r7, #7]
 8001692:	b29a      	uxth	r2, r3
 8001694:	79bb      	ldrb	r3, [r7, #6]
 8001696:	b29b      	uxth	r3, r3
 8001698:	2164      	movs	r1, #100	@ 0x64
 800169a:	9102      	str	r1, [sp, #8]
 800169c:	9301      	str	r3, [sp, #4]
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	9300      	str	r3, [sp, #0]
 80016a2:	2301      	movs	r3, #1
 80016a4:	2152      	movs	r1, #82	@ 0x52
 80016a6:	480b      	ldr	r0, [pc, #44]	@ (80016d4 <I2C_n_byte_receive+0x54>)
 80016a8:	f005 fd32 	bl	8007110 <HAL_I2C_Mem_Read>
 80016ac:	4603      	mov	r3, r0
 80016ae:	73fb      	strb	r3, [r7, #15]
  while( HAL_I2C_GetState(&hi2c4) != HAL_I2C_STATE_READY ){}
 80016b0:	bf00      	nop
 80016b2:	4808      	ldr	r0, [pc, #32]	@ (80016d4 <I2C_n_byte_receive+0x54>)
 80016b4:	f005 fefb 	bl	80074ae <HAL_I2C_GetState>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b20      	cmp	r3, #32
 80016bc:	bf14      	ite	ne
 80016be:	2301      	movne	r3, #1
 80016c0:	2300      	moveq	r3, #0
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d1f4      	bne.n	80016b2 <I2C_n_byte_receive+0x32>

  return 0;
 80016c8:	2300      	movs	r3, #0
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	200002a4 	.word	0x200002a4

080016d8 <_Z41__static_initialization_and_destruction_0ii>:
vec_4ax createQuaternionMsgFromYaw(float yaw)
{
  vec_4ax quat = {0};
  setRPY(0,0,yaw, &quat);
  return quat;
}
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d10f      	bne.n	8001708 <_Z41__static_initialization_and_destruction_0ii+0x30>
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d10a      	bne.n	8001708 <_Z41__static_initialization_and_destruction_0ii+0x30>
Adafruit_BNO055 bno = Adafruit_BNO055(55);
 80016f2:	2229      	movs	r2, #41	@ 0x29
 80016f4:	2137      	movs	r1, #55	@ 0x37
 80016f6:	480d      	ldr	r0, [pc, #52]	@ (800172c <_Z41__static_initialization_and_destruction_0ii+0x54>)
 80016f8:	f7ff fcd8 	bl	80010ac <_ZN15Adafruit_BNO055C1Elh>
imu::Quaternion quat;
 80016fc:	480c      	ldr	r0, [pc, #48]	@ (8001730 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 80016fe:	f7ff ff97 	bl	8001630 <_ZN3imu10QuaternionC1Ev>
imu::Vector<3> vec;
 8001702:	480c      	ldr	r0, [pc, #48]	@ (8001734 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8001704:	f7ff ff54 	bl	80015b0 <_ZN3imu6VectorILh3EEC1Ev>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d10a      	bne.n	8001724 <_Z41__static_initialization_and_destruction_0ii+0x4c>
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001714:	4293      	cmp	r3, r2
 8001716:	d105      	bne.n	8001724 <_Z41__static_initialization_and_destruction_0ii+0x4c>
 8001718:	4806      	ldr	r0, [pc, #24]	@ (8001734 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 800171a:	f7ff ff1b 	bl	8001554 <_ZN3imu6VectorILh3EED1Ev>
Adafruit_BNO055 bno = Adafruit_BNO055(55);
 800171e:	4803      	ldr	r0, [pc, #12]	@ (800172c <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8001720:	f7ff ff64 	bl	80015ec <_ZN15Adafruit_BNO055D1Ev>
}
 8001724:	bf00      	nop
 8001726:	3708      	adds	r7, #8
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	200001f4 	.word	0x200001f4
 8001730:	20000208 	.word	0x20000208
 8001734:	20000228 	.word	0x20000228

08001738 <_GLOBAL__sub_I_bno>:
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
 800173c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001740:	2001      	movs	r0, #1
 8001742:	f7ff ffc9 	bl	80016d8 <_Z41__static_initialization_and_destruction_0ii>
 8001746:	bd80      	pop	{r7, pc}

08001748 <_GLOBAL__sub_D_bno>:
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
 800174c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001750:	2000      	movs	r0, #0
 8001752:	f7ff ffc1 	bl	80016d8 <_Z41__static_initialization_and_destruction_0ii>
 8001756:	bd80      	pop	{r7, pc}

08001758 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800175e:	4b16      	ldr	r3, [pc, #88]	@ (80017b8 <MX_DMA_Init+0x60>)
 8001760:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001762:	4a15      	ldr	r2, [pc, #84]	@ (80017b8 <MX_DMA_Init+0x60>)
 8001764:	f043 0304 	orr.w	r3, r3, #4
 8001768:	6493      	str	r3, [r2, #72]	@ 0x48
 800176a:	4b13      	ldr	r3, [pc, #76]	@ (80017b8 <MX_DMA_Init+0x60>)
 800176c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800176e:	f003 0304 	and.w	r3, r3, #4
 8001772:	607b      	str	r3, [r7, #4]
 8001774:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001776:	4b10      	ldr	r3, [pc, #64]	@ (80017b8 <MX_DMA_Init+0x60>)
 8001778:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800177a:	4a0f      	ldr	r2, [pc, #60]	@ (80017b8 <MX_DMA_Init+0x60>)
 800177c:	f043 0301 	orr.w	r3, r3, #1
 8001780:	6493      	str	r3, [r2, #72]	@ 0x48
 8001782:	4b0d      	ldr	r3, [pc, #52]	@ (80017b8 <MX_DMA_Init+0x60>)
 8001784:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001786:	f003 0301 	and.w	r3, r3, #1
 800178a:	603b      	str	r3, [r7, #0]
 800178c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800178e:	2200      	movs	r2, #0
 8001790:	2100      	movs	r1, #0
 8001792:	200b      	movs	r0, #11
 8001794:	f004 fb29 	bl	8005dea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001798:	200b      	movs	r0, #11
 800179a:	f004 fb40 	bl	8005e1e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800179e:	2200      	movs	r2, #0
 80017a0:	2100      	movs	r1, #0
 80017a2:	200c      	movs	r0, #12
 80017a4:	f004 fb21 	bl	8005dea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80017a8:	200c      	movs	r0, #12
 80017aa:	f004 fb38 	bl	8005e1e <HAL_NVIC_EnableIRQ>

}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40021000 	.word	0x40021000

080017bc <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80017c0:	4b20      	ldr	r3, [pc, #128]	@ (8001844 <MX_FDCAN1_Init+0x88>)
 80017c2:	4a21      	ldr	r2, [pc, #132]	@ (8001848 <MX_FDCAN1_Init+0x8c>)
 80017c4:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80017c6:	4b1f      	ldr	r3, [pc, #124]	@ (8001844 <MX_FDCAN1_Init+0x88>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 80017cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001844 <MX_FDCAN1_Init+0x88>)
 80017ce:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80017d2:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80017d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001844 <MX_FDCAN1_Init+0x88>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80017da:	4b1a      	ldr	r3, [pc, #104]	@ (8001844 <MX_FDCAN1_Init+0x88>)
 80017dc:	2201      	movs	r2, #1
 80017de:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
 80017e0:	4b18      	ldr	r3, [pc, #96]	@ (8001844 <MX_FDCAN1_Init+0x88>)
 80017e2:	2201      	movs	r2, #1
 80017e4:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80017e6:	4b17      	ldr	r3, [pc, #92]	@ (8001844 <MX_FDCAN1_Init+0x88>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 80017ec:	4b15      	ldr	r3, [pc, #84]	@ (8001844 <MX_FDCAN1_Init+0x88>)
 80017ee:	2204      	movs	r2, #4
 80017f0:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80017f2:	4b14      	ldr	r3, [pc, #80]	@ (8001844 <MX_FDCAN1_Init+0x88>)
 80017f4:	2201      	movs	r2, #1
 80017f6:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 29;
 80017f8:	4b12      	ldr	r3, [pc, #72]	@ (8001844 <MX_FDCAN1_Init+0x88>)
 80017fa:	221d      	movs	r2, #29
 80017fc:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 10;
 80017fe:	4b11      	ldr	r3, [pc, #68]	@ (8001844 <MX_FDCAN1_Init+0x88>)
 8001800:	220a      	movs	r2, #10
 8001802:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 4;
 8001804:	4b0f      	ldr	r3, [pc, #60]	@ (8001844 <MX_FDCAN1_Init+0x88>)
 8001806:	2204      	movs	r2, #4
 8001808:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800180a:	4b0e      	ldr	r3, [pc, #56]	@ (8001844 <MX_FDCAN1_Init+0x88>)
 800180c:	2201      	movs	r2, #1
 800180e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 2;
 8001810:	4b0c      	ldr	r3, [pc, #48]	@ (8001844 <MX_FDCAN1_Init+0x88>)
 8001812:	2202      	movs	r2, #2
 8001814:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 8001816:	4b0b      	ldr	r3, [pc, #44]	@ (8001844 <MX_FDCAN1_Init+0x88>)
 8001818:	2202      	movs	r2, #2
 800181a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 800181c:	4b09      	ldr	r3, [pc, #36]	@ (8001844 <MX_FDCAN1_Init+0x88>)
 800181e:	2200      	movs	r2, #0
 8001820:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 3;
 8001822:	4b08      	ldr	r3, [pc, #32]	@ (8001844 <MX_FDCAN1_Init+0x88>)
 8001824:	2203      	movs	r2, #3
 8001826:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001828:	4b06      	ldr	r3, [pc, #24]	@ (8001844 <MX_FDCAN1_Init+0x88>)
 800182a:	2200      	movs	r2, #0
 800182c:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800182e:	4805      	ldr	r0, [pc, #20]	@ (8001844 <MX_FDCAN1_Init+0x88>)
 8001830:	f004 fd98 	bl	8006364 <HAL_FDCAN_Init>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 800183a:	f000 fab8 	bl	8001dae <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800183e:	bf00      	nop
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	20000240 	.word	0x20000240
 8001848:	40006400 	.word	0x40006400

0800184c <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b09e      	sub	sp, #120	@ 0x78
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001854:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	605a      	str	r2, [r3, #4]
 800185e:	609a      	str	r2, [r3, #8]
 8001860:	60da      	str	r2, [r3, #12]
 8001862:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001864:	f107 0310 	add.w	r3, r7, #16
 8001868:	2254      	movs	r2, #84	@ 0x54
 800186a:	2100      	movs	r1, #0
 800186c:	4618      	mov	r0, r3
 800186e:	f00c ffda 	bl	800e826 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a20      	ldr	r2, [pc, #128]	@ (80018f8 <HAL_FDCAN_MspInit+0xac>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d138      	bne.n	80018ee <HAL_FDCAN_MspInit+0xa2>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800187c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001880:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001882:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001886:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001888:	f107 0310 	add.w	r3, r7, #16
 800188c:	4618      	mov	r0, r3
 800188e:	f007 fc27 	bl	80090e0 <HAL_RCCEx_PeriphCLKConfig>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001898:	f000 fa89 	bl	8001dae <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800189c:	4b17      	ldr	r3, [pc, #92]	@ (80018fc <HAL_FDCAN_MspInit+0xb0>)
 800189e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018a0:	4a16      	ldr	r2, [pc, #88]	@ (80018fc <HAL_FDCAN_MspInit+0xb0>)
 80018a2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80018a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80018a8:	4b14      	ldr	r3, [pc, #80]	@ (80018fc <HAL_FDCAN_MspInit+0xb0>)
 80018aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018b0:	60fb      	str	r3, [r7, #12]
 80018b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b4:	4b11      	ldr	r3, [pc, #68]	@ (80018fc <HAL_FDCAN_MspInit+0xb0>)
 80018b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018b8:	4a10      	ldr	r2, [pc, #64]	@ (80018fc <HAL_FDCAN_MspInit+0xb0>)
 80018ba:	f043 0302 	orr.w	r3, r3, #2
 80018be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018c0:	4b0e      	ldr	r3, [pc, #56]	@ (80018fc <HAL_FDCAN_MspInit+0xb0>)
 80018c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018c4:	f003 0302 	and.w	r3, r3, #2
 80018c8:	60bb      	str	r3, [r7, #8]
 80018ca:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB8-BOOT0     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018cc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80018d0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d2:	2302      	movs	r3, #2
 80018d4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d6:	2300      	movs	r3, #0
 80018d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018da:	2300      	movs	r3, #0
 80018dc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80018de:	2309      	movs	r3, #9
 80018e0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018e2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80018e6:	4619      	mov	r1, r3
 80018e8:	4805      	ldr	r0, [pc, #20]	@ (8001900 <HAL_FDCAN_MspInit+0xb4>)
 80018ea:	f005 f9c1 	bl	8006c70 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 80018ee:	bf00      	nop
 80018f0:	3778      	adds	r7, #120	@ 0x78
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40006400 	.word	0x40006400
 80018fc:	40021000 	.word	0x40021000
 8001900:	48000400 	.word	0x48000400

08001904 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b08a      	sub	sp, #40	@ 0x28
 8001908:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800190a:	f107 0314 	add.w	r3, r7, #20
 800190e:	2200      	movs	r2, #0
 8001910:	601a      	str	r2, [r3, #0]
 8001912:	605a      	str	r2, [r3, #4]
 8001914:	609a      	str	r2, [r3, #8]
 8001916:	60da      	str	r2, [r3, #12]
 8001918:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800191a:	4b34      	ldr	r3, [pc, #208]	@ (80019ec <MX_GPIO_Init+0xe8>)
 800191c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800191e:	4a33      	ldr	r2, [pc, #204]	@ (80019ec <MX_GPIO_Init+0xe8>)
 8001920:	f043 0320 	orr.w	r3, r3, #32
 8001924:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001926:	4b31      	ldr	r3, [pc, #196]	@ (80019ec <MX_GPIO_Init+0xe8>)
 8001928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800192a:	f003 0320 	and.w	r3, r3, #32
 800192e:	613b      	str	r3, [r7, #16]
 8001930:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001932:	4b2e      	ldr	r3, [pc, #184]	@ (80019ec <MX_GPIO_Init+0xe8>)
 8001934:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001936:	4a2d      	ldr	r2, [pc, #180]	@ (80019ec <MX_GPIO_Init+0xe8>)
 8001938:	f043 0301 	orr.w	r3, r3, #1
 800193c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800193e:	4b2b      	ldr	r3, [pc, #172]	@ (80019ec <MX_GPIO_Init+0xe8>)
 8001940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001942:	f003 0301 	and.w	r3, r3, #1
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800194a:	4b28      	ldr	r3, [pc, #160]	@ (80019ec <MX_GPIO_Init+0xe8>)
 800194c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800194e:	4a27      	ldr	r2, [pc, #156]	@ (80019ec <MX_GPIO_Init+0xe8>)
 8001950:	f043 0304 	orr.w	r3, r3, #4
 8001954:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001956:	4b25      	ldr	r3, [pc, #148]	@ (80019ec <MX_GPIO_Init+0xe8>)
 8001958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800195a:	f003 0304 	and.w	r3, r3, #4
 800195e:	60bb      	str	r3, [r7, #8]
 8001960:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001962:	4b22      	ldr	r3, [pc, #136]	@ (80019ec <MX_GPIO_Init+0xe8>)
 8001964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001966:	4a21      	ldr	r2, [pc, #132]	@ (80019ec <MX_GPIO_Init+0xe8>)
 8001968:	f043 0308 	orr.w	r3, r3, #8
 800196c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800196e:	4b1f      	ldr	r3, [pc, #124]	@ (80019ec <MX_GPIO_Init+0xe8>)
 8001970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001972:	f003 0308 	and.w	r3, r3, #8
 8001976:	607b      	str	r3, [r7, #4]
 8001978:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800197a:	4b1c      	ldr	r3, [pc, #112]	@ (80019ec <MX_GPIO_Init+0xe8>)
 800197c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800197e:	4a1b      	ldr	r2, [pc, #108]	@ (80019ec <MX_GPIO_Init+0xe8>)
 8001980:	f043 0302 	orr.w	r3, r3, #2
 8001984:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001986:	4b19      	ldr	r3, [pc, #100]	@ (80019ec <MX_GPIO_Init+0xe8>)
 8001988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800198a:	f003 0302 	and.w	r3, r3, #2
 800198e:	603b      	str	r3, [r7, #0]
 8001990:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001992:	2200      	movs	r2, #0
 8001994:	2120      	movs	r1, #32
 8001996:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800199a:	f005 faeb 	bl	8006f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800199e:	2200      	movs	r2, #0
 80019a0:	2104      	movs	r1, #4
 80019a2:	4813      	ldr	r0, [pc, #76]	@ (80019f0 <MX_GPIO_Init+0xec>)
 80019a4:	f005 fae6 	bl	8006f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED2_Pin;
 80019a8:	2320      	movs	r3, #32
 80019aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ac:	2301      	movs	r3, #1
 80019ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b0:	2300      	movs	r3, #0
 80019b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b4:	2300      	movs	r3, #0
 80019b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 80019b8:	f107 0314 	add.w	r3, r7, #20
 80019bc:	4619      	mov	r1, r3
 80019be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019c2:	f005 f955 	bl	8006c70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 80019c6:	2304      	movs	r3, #4
 80019c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ca:	2301      	movs	r3, #1
 80019cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ce:	2300      	movs	r3, #0
 80019d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d2:	2300      	movs	r3, #0
 80019d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80019d6:	f107 0314 	add.w	r3, r7, #20
 80019da:	4619      	mov	r1, r3
 80019dc:	4804      	ldr	r0, [pc, #16]	@ (80019f0 <MX_GPIO_Init+0xec>)
 80019de:	f005 f947 	bl	8006c70 <HAL_GPIO_Init>

}
 80019e2:	bf00      	nop
 80019e4:	3728      	adds	r7, #40	@ 0x28
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	40021000 	.word	0x40021000
 80019f0:	48000c00 	.word	0x48000c00

080019f4 <MX_I2C4_Init>:
DMA_HandleTypeDef hdma_i2c4_rx;
DMA_HandleTypeDef hdma_i2c4_tx;

/* I2C4 init function */
void MX_I2C4_Init(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 80019f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a68 <MX_I2C4_Init+0x74>)
 80019fa:	4a1c      	ldr	r2, [pc, #112]	@ (8001a6c <MX_I2C4_Init+0x78>)
 80019fc:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00702991;
 80019fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001a68 <MX_I2C4_Init+0x74>)
 8001a00:	4a1b      	ldr	r2, [pc, #108]	@ (8001a70 <MX_I2C4_Init+0x7c>)
 8001a02:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8001a04:	4b18      	ldr	r3, [pc, #96]	@ (8001a68 <MX_I2C4_Init+0x74>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a0a:	4b17      	ldr	r3, [pc, #92]	@ (8001a68 <MX_I2C4_Init+0x74>)
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a10:	4b15      	ldr	r3, [pc, #84]	@ (8001a68 <MX_I2C4_Init+0x74>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8001a16:	4b14      	ldr	r3, [pc, #80]	@ (8001a68 <MX_I2C4_Init+0x74>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a1c:	4b12      	ldr	r3, [pc, #72]	@ (8001a68 <MX_I2C4_Init+0x74>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a22:	4b11      	ldr	r3, [pc, #68]	@ (8001a68 <MX_I2C4_Init+0x74>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a28:	4b0f      	ldr	r3, [pc, #60]	@ (8001a68 <MX_I2C4_Init+0x74>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8001a2e:	480e      	ldr	r0, [pc, #56]	@ (8001a68 <MX_I2C4_Init+0x74>)
 8001a30:	f005 fad2 	bl	8006fd8 <HAL_I2C_Init>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8001a3a:	f000 f9b8 	bl	8001dae <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a3e:	2100      	movs	r1, #0
 8001a40:	4809      	ldr	r0, [pc, #36]	@ (8001a68 <MX_I2C4_Init+0x74>)
 8001a42:	f006 fcd3 	bl	80083ec <HAL_I2CEx_ConfigAnalogFilter>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8001a4c:	f000 f9af 	bl	8001dae <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8001a50:	2100      	movs	r1, #0
 8001a52:	4805      	ldr	r0, [pc, #20]	@ (8001a68 <MX_I2C4_Init+0x74>)
 8001a54:	f006 fd15 	bl	8008482 <HAL_I2CEx_ConfigDigitalFilter>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8001a5e:	f000 f9a6 	bl	8001dae <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	200002a4 	.word	0x200002a4
 8001a6c:	40008400 	.word	0x40008400
 8001a70:	00702991 	.word	0x00702991

08001a74 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b0a0      	sub	sp, #128	@ 0x80
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a7c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	605a      	str	r2, [r3, #4]
 8001a86:	609a      	str	r2, [r3, #8]
 8001a88:	60da      	str	r2, [r3, #12]
 8001a8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a8c:	f107 0318 	add.w	r3, r7, #24
 8001a90:	2254      	movs	r2, #84	@ 0x54
 8001a92:	2100      	movs	r1, #0
 8001a94:	4618      	mov	r0, r3
 8001a96:	f00c fec6 	bl	800e826 <memset>
  if(i2cHandle->Instance==I2C4)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a5e      	ldr	r2, [pc, #376]	@ (8001c18 <HAL_I2C_MspInit+0x1a4>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	f040 80b5 	bne.w	8001c10 <HAL_I2C_MspInit+0x19c>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001aa6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001aaa:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8001aac:	2300      	movs	r3, #0
 8001aae:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ab0:	f107 0318 	add.w	r3, r7, #24
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f007 fb13 	bl	80090e0 <HAL_RCCEx_PeriphCLKConfig>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8001ac0:	f000 f975 	bl	8001dae <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ac4:	4b55      	ldr	r3, [pc, #340]	@ (8001c1c <HAL_I2C_MspInit+0x1a8>)
 8001ac6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac8:	4a54      	ldr	r2, [pc, #336]	@ (8001c1c <HAL_I2C_MspInit+0x1a8>)
 8001aca:	f043 0304 	orr.w	r3, r3, #4
 8001ace:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ad0:	4b52      	ldr	r3, [pc, #328]	@ (8001c1c <HAL_I2C_MspInit+0x1a8>)
 8001ad2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ad4:	f003 0304 	and.w	r3, r3, #4
 8001ad8:	617b      	str	r3, [r7, #20]
 8001ada:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001adc:	4b4f      	ldr	r3, [pc, #316]	@ (8001c1c <HAL_I2C_MspInit+0x1a8>)
 8001ade:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ae0:	4a4e      	ldr	r2, [pc, #312]	@ (8001c1c <HAL_I2C_MspInit+0x1a8>)
 8001ae2:	f043 0302 	orr.w	r3, r3, #2
 8001ae6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ae8:	4b4c      	ldr	r3, [pc, #304]	@ (8001c1c <HAL_I2C_MspInit+0x1a8>)
 8001aea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aec:	f003 0302 	and.w	r3, r3, #2
 8001af0:	613b      	str	r3, [r7, #16]
 8001af2:	693b      	ldr	r3, [r7, #16]
    /**I2C4 GPIO Configuration
    PC6     ------> I2C4_SCL
    PB7     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001af4:	2340      	movs	r3, #64	@ 0x40
 8001af6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001af8:	2312      	movs	r3, #18
 8001afa:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afc:	2300      	movs	r3, #0
 8001afe:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b00:	2300      	movs	r3, #0
 8001b02:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C4;
 8001b04:	2308      	movs	r3, #8
 8001b06:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b08:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	4844      	ldr	r0, [pc, #272]	@ (8001c20 <HAL_I2C_MspInit+0x1ac>)
 8001b10:	f005 f8ae 	bl	8006c70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001b14:	2380      	movs	r3, #128	@ 0x80
 8001b16:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b18:	2312      	movs	r3, #18
 8001b1a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b20:	2300      	movs	r3, #0
 8001b22:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C4;
 8001b24:	2303      	movs	r3, #3
 8001b26:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b28:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	483d      	ldr	r0, [pc, #244]	@ (8001c24 <HAL_I2C_MspInit+0x1b0>)
 8001b30:	f005 f89e 	bl	8006c70 <HAL_GPIO_Init>

    /* I2C4 clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001b34:	4b39      	ldr	r3, [pc, #228]	@ (8001c1c <HAL_I2C_MspInit+0x1a8>)
 8001b36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b38:	4a38      	ldr	r2, [pc, #224]	@ (8001c1c <HAL_I2C_MspInit+0x1a8>)
 8001b3a:	f043 0302 	orr.w	r3, r3, #2
 8001b3e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001b40:	4b36      	ldr	r3, [pc, #216]	@ (8001c1c <HAL_I2C_MspInit+0x1a8>)
 8001b42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b44:	f003 0302 	and.w	r3, r3, #2
 8001b48:	60fb      	str	r3, [r7, #12]
 8001b4a:	68fb      	ldr	r3, [r7, #12]

    /* I2C4 DMA Init */
    /* I2C4_RX Init */
    hdma_i2c4_rx.Instance = DMA1_Channel1;
 8001b4c:	4b36      	ldr	r3, [pc, #216]	@ (8001c28 <HAL_I2C_MspInit+0x1b4>)
 8001b4e:	4a37      	ldr	r2, [pc, #220]	@ (8001c2c <HAL_I2C_MspInit+0x1b8>)
 8001b50:	601a      	str	r2, [r3, #0]
    hdma_i2c4_rx.Init.Request = DMA_REQUEST_I2C4_RX;
 8001b52:	4b35      	ldr	r3, [pc, #212]	@ (8001c28 <HAL_I2C_MspInit+0x1b4>)
 8001b54:	2216      	movs	r2, #22
 8001b56:	605a      	str	r2, [r3, #4]
    hdma_i2c4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b58:	4b33      	ldr	r3, [pc, #204]	@ (8001c28 <HAL_I2C_MspInit+0x1b4>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	609a      	str	r2, [r3, #8]
    hdma_i2c4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b5e:	4b32      	ldr	r3, [pc, #200]	@ (8001c28 <HAL_I2C_MspInit+0x1b4>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	60da      	str	r2, [r3, #12]
    hdma_i2c4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b64:	4b30      	ldr	r3, [pc, #192]	@ (8001c28 <HAL_I2C_MspInit+0x1b4>)
 8001b66:	2280      	movs	r2, #128	@ 0x80
 8001b68:	611a      	str	r2, [r3, #16]
    hdma_i2c4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b6a:	4b2f      	ldr	r3, [pc, #188]	@ (8001c28 <HAL_I2C_MspInit+0x1b4>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	615a      	str	r2, [r3, #20]
    hdma_i2c4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b70:	4b2d      	ldr	r3, [pc, #180]	@ (8001c28 <HAL_I2C_MspInit+0x1b4>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	619a      	str	r2, [r3, #24]
    hdma_i2c4_rx.Init.Mode = DMA_NORMAL;
 8001b76:	4b2c      	ldr	r3, [pc, #176]	@ (8001c28 <HAL_I2C_MspInit+0x1b4>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	61da      	str	r2, [r3, #28]
    hdma_i2c4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001b7c:	4b2a      	ldr	r3, [pc, #168]	@ (8001c28 <HAL_I2C_MspInit+0x1b4>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c4_rx) != HAL_OK)
 8001b82:	4829      	ldr	r0, [pc, #164]	@ (8001c28 <HAL_I2C_MspInit+0x1b4>)
 8001b84:	f004 f966 	bl	8005e54 <HAL_DMA_Init>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <HAL_I2C_MspInit+0x11e>
    {
      Error_Handler();
 8001b8e:	f000 f90e 	bl	8001dae <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c4_rx);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4a24      	ldr	r2, [pc, #144]	@ (8001c28 <HAL_I2C_MspInit+0x1b4>)
 8001b96:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001b98:	4a23      	ldr	r2, [pc, #140]	@ (8001c28 <HAL_I2C_MspInit+0x1b4>)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C4_TX Init */
    hdma_i2c4_tx.Instance = DMA1_Channel2;
 8001b9e:	4b24      	ldr	r3, [pc, #144]	@ (8001c30 <HAL_I2C_MspInit+0x1bc>)
 8001ba0:	4a24      	ldr	r2, [pc, #144]	@ (8001c34 <HAL_I2C_MspInit+0x1c0>)
 8001ba2:	601a      	str	r2, [r3, #0]
    hdma_i2c4_tx.Init.Request = DMA_REQUEST_I2C4_TX;
 8001ba4:	4b22      	ldr	r3, [pc, #136]	@ (8001c30 <HAL_I2C_MspInit+0x1bc>)
 8001ba6:	2217      	movs	r2, #23
 8001ba8:	605a      	str	r2, [r3, #4]
    hdma_i2c4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001baa:	4b21      	ldr	r3, [pc, #132]	@ (8001c30 <HAL_I2C_MspInit+0x1bc>)
 8001bac:	2210      	movs	r2, #16
 8001bae:	609a      	str	r2, [r3, #8]
    hdma_i2c4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bb0:	4b1f      	ldr	r3, [pc, #124]	@ (8001c30 <HAL_I2C_MspInit+0x1bc>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	60da      	str	r2, [r3, #12]
    hdma_i2c4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001bb6:	4b1e      	ldr	r3, [pc, #120]	@ (8001c30 <HAL_I2C_MspInit+0x1bc>)
 8001bb8:	2280      	movs	r2, #128	@ 0x80
 8001bba:	611a      	str	r2, [r3, #16]
    hdma_i2c4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bbc:	4b1c      	ldr	r3, [pc, #112]	@ (8001c30 <HAL_I2C_MspInit+0x1bc>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	615a      	str	r2, [r3, #20]
    hdma_i2c4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bc2:	4b1b      	ldr	r3, [pc, #108]	@ (8001c30 <HAL_I2C_MspInit+0x1bc>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	619a      	str	r2, [r3, #24]
    hdma_i2c4_tx.Init.Mode = DMA_NORMAL;
 8001bc8:	4b19      	ldr	r3, [pc, #100]	@ (8001c30 <HAL_I2C_MspInit+0x1bc>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	61da      	str	r2, [r3, #28]
    hdma_i2c4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001bce:	4b18      	ldr	r3, [pc, #96]	@ (8001c30 <HAL_I2C_MspInit+0x1bc>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c4_tx) != HAL_OK)
 8001bd4:	4816      	ldr	r0, [pc, #88]	@ (8001c30 <HAL_I2C_MspInit+0x1bc>)
 8001bd6:	f004 f93d 	bl	8005e54 <HAL_DMA_Init>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d001      	beq.n	8001be4 <HAL_I2C_MspInit+0x170>
    {
      Error_Handler();
 8001be0:	f000 f8e5 	bl	8001dae <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c4_tx);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	4a12      	ldr	r2, [pc, #72]	@ (8001c30 <HAL_I2C_MspInit+0x1bc>)
 8001be8:	639a      	str	r2, [r3, #56]	@ 0x38
 8001bea:	4a11      	ldr	r2, [pc, #68]	@ (8001c30 <HAL_I2C_MspInit+0x1bc>)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C4 interrupt Init */
    HAL_NVIC_SetPriority(I2C4_EV_IRQn, 0, 0);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	2052      	movs	r0, #82	@ 0x52
 8001bf6:	f004 f8f8 	bl	8005dea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_EV_IRQn);
 8001bfa:	2052      	movs	r0, #82	@ 0x52
 8001bfc:	f004 f90f 	bl	8005e1e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C4_ER_IRQn, 0, 0);
 8001c00:	2200      	movs	r2, #0
 8001c02:	2100      	movs	r1, #0
 8001c04:	2053      	movs	r0, #83	@ 0x53
 8001c06:	f004 f8f0 	bl	8005dea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
 8001c0a:	2053      	movs	r0, #83	@ 0x53
 8001c0c:	f004 f907 	bl	8005e1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8001c10:	bf00      	nop
 8001c12:	3780      	adds	r7, #128	@ 0x80
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	40008400 	.word	0x40008400
 8001c1c:	40021000 	.word	0x40021000
 8001c20:	48000800 	.word	0x48000800
 8001c24:	48000400 	.word	0x48000400
 8001c28:	200002f8 	.word	0x200002f8
 8001c2c:	40020008 	.word	0x40020008
 8001c30:	20000358 	.word	0x20000358
 8001c34:	4002001c 	.word	0x4002001c

08001c38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c38:	b590      	push	{r4, r7, lr}
 8001c3a:	b099      	sub	sp, #100	@ 0x64
 8001c3c:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c3e:	f003 ff88 	bl	8005b52 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c42:	f000 f869 	bl	8001d18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c46:	f7ff fe5d 	bl	8001904 <MX_GPIO_Init>
  MX_DMA_Init();
 8001c4a:	f7ff fd85 	bl	8001758 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8001c4e:	f7ff fdb5 	bl	80017bc <MX_FDCAN1_Init>
  MX_I2C4_Init();
 8001c52:	f7ff fecf 	bl	80019f4 <MX_I2C4_Init>
  MX_USART2_UART_Init();
 8001c56:	f003 fea7 	bl	80059a8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  cyphal_can_starter(&hfdcan1);
 8001c5a:	482d      	ldr	r0, [pc, #180]	@ (8001d10 <main+0xd8>)
 8001c5c:	f001 fd60 	bl	8003720 <cyphal_can_starter>
  setup_cyphal(&hfdcan1);
 8001c60:	482b      	ldr	r0, [pc, #172]	@ (8001d10 <main+0xd8>)
 8001c62:	f001 fcef 	bl	8003644 <setup_cyphal>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  uint8_t msg[10];
  int i = 0;
 8001c66:	2300      	movs	r3, #0
 8001c68:	643b      	str	r3, [r7, #64]	@ 0x40
  //uint16_t addr9250=0xD0; //0x68<<1

  HAL_StatusTypeDef rv;


  uint32_t last_hbeat = HAL_GetTick();
 8001c6a:	f003 ffd7 	bl	8005c1c <HAL_GetTick>
 8001c6e:	6478      	str	r0, [r7, #68]	@ 0x44

  vec_4ax linear = {0};
 8001c70:	f107 0320 	add.w	r3, r7, #32
 8001c74:	2200      	movs	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]
 8001c78:	605a      	str	r2, [r3, #4]
 8001c7a:	609a      	str	r2, [r3, #8]
 8001c7c:	60da      	str	r2, [r3, #12]
  vec_4ax quat = {0};
 8001c7e:	f107 0310 	add.w	r3, r7, #16
 8001c82:	2200      	movs	r2, #0
 8001c84:	601a      	str	r2, [r3, #0]
 8001c86:	605a      	str	r2, [r3, #4]
 8001c88:	609a      	str	r2, [r3, #8]
 8001c8a:	60da      	str	r2, [r3, #12]
  vec_4ax gyro = {0};
 8001c8c:	463b      	mov	r3, r7
 8001c8e:	2200      	movs	r2, #0
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	605a      	str	r2, [r3, #4]
 8001c94:	609a      	str	r2, [r3, #8]
 8001c96:	60da      	str	r2, [r3, #12]

  //rv = HAL_I2C_IsDeviceReady(&hi2c4, 0x29, 1, 10);
  //IMU_setup();

  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 1);
 8001c98:	2201      	movs	r2, #1
 8001c9a:	2104      	movs	r1, #4
 8001c9c:	481d      	ldr	r0, [pc, #116]	@ (8001d14 <main+0xdc>)
 8001c9e:	f005 f969 	bl	8006f74 <HAL_GPIO_WritePin>

  while (1)
  {

      uint32_t now = HAL_GetTick();
 8001ca2:	f003 ffbb 	bl	8005c1c <HAL_GetTick>
 8001ca6:	63f8      	str	r0, [r7, #60]	@ 0x3c
      if ( (now - last_hbeat) >= 100) {
 8001ca8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001caa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001cac:	1ad3      	subs	r3, r2, r3
 8001cae:	2b63      	cmp	r3, #99	@ 0x63
 8001cb0:	d92a      	bls.n	8001d08 <main+0xd0>
      	  //imu_get_quat(&quat);
      	  //imu_get_linear(&linear);
      	  //imu_get_gyro(&gyro);
          last_hbeat = now;
 8001cb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001cb4:	647b      	str	r3, [r7, #68]	@ 0x44
          heartbeat();
 8001cb6:	f001 fc9f 	bl	80035f8 <heartbeat>
          //sprintf(msg,"%d\n\0", q[1]);
          //HAL_UART_Transmit_IT(&huart2, msg, sizeof(msg));
          send_IMU(&quat.w, &quat.x, &quat.y, &quat.z, &linear.x, &linear.y, &linear.z, &gyro.x, &gyro.y, &gyro.z);
 8001cba:	f107 0310 	add.w	r3, r7, #16
 8001cbe:	f103 0408 	add.w	r4, r3, #8
 8001cc2:	f107 0310 	add.w	r3, r7, #16
 8001cc6:	1d1a      	adds	r2, r3, #4
 8001cc8:	f107 0110 	add.w	r1, r7, #16
 8001ccc:	f107 0310 	add.w	r3, r7, #16
 8001cd0:	f103 000c 	add.w	r0, r3, #12
 8001cd4:	463b      	mov	r3, r7
 8001cd6:	3308      	adds	r3, #8
 8001cd8:	9305      	str	r3, [sp, #20]
 8001cda:	463b      	mov	r3, r7
 8001cdc:	3304      	adds	r3, #4
 8001cde:	9304      	str	r3, [sp, #16]
 8001ce0:	463b      	mov	r3, r7
 8001ce2:	9303      	str	r3, [sp, #12]
 8001ce4:	f107 0320 	add.w	r3, r7, #32
 8001ce8:	3308      	adds	r3, #8
 8001cea:	9302      	str	r3, [sp, #8]
 8001cec:	f107 0320 	add.w	r3, r7, #32
 8001cf0:	3304      	adds	r3, #4
 8001cf2:	9301      	str	r3, [sp, #4]
 8001cf4:	f107 0320 	add.w	r3, r7, #32
 8001cf8:	9300      	str	r3, [sp, #0]
 8001cfa:	4623      	mov	r3, r4
 8001cfc:	f001 fc20 	bl	8003540 <send_IMU>
          HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8001d00:	2104      	movs	r1, #4
 8001d02:	4804      	ldr	r0, [pc, #16]	@ (8001d14 <main+0xdc>)
 8001d04:	f005 f94e 	bl	8006fa4 <HAL_GPIO_TogglePin>
      }
      cyphal_loop();
 8001d08:	f001 fcfc 	bl	8003704 <cyphal_loop>
  {
 8001d0c:	e7c9      	b.n	8001ca2 <main+0x6a>
 8001d0e:	bf00      	nop
 8001d10:	20000240 	.word	0x20000240
 8001d14:	48000c00 	.word	0x48000c00

08001d18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b094      	sub	sp, #80	@ 0x50
 8001d1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d1e:	f107 0318 	add.w	r3, r7, #24
 8001d22:	2238      	movs	r2, #56	@ 0x38
 8001d24:	2100      	movs	r1, #0
 8001d26:	4618      	mov	r0, r3
 8001d28:	f00c fd7d 	bl	800e826 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d2c:	1d3b      	adds	r3, r7, #4
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
 8001d32:	605a      	str	r2, [r3, #4]
 8001d34:	609a      	str	r2, [r3, #8]
 8001d36:	60da      	str	r2, [r3, #12]
 8001d38:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001d3a:	2000      	movs	r0, #0
 8001d3c:	f006 fbee 	bl	800851c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d40:	2301      	movs	r3, #1
 8001d42:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d44:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d48:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001d52:	2301      	movs	r3, #1
 8001d54:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001d56:	2328      	movs	r3, #40	@ 0x28
 8001d58:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001d5e:	2302      	movs	r3, #2
 8001d60:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001d62:	2302      	movs	r3, #2
 8001d64:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d66:	f107 0318 	add.w	r3, r7, #24
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f006 fc8a 	bl	8008684 <HAL_RCC_OscConfig>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001d76:	f000 f81a 	bl	8001dae <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d7a:	230f      	movs	r3, #15
 8001d7c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d82:	2300      	movs	r3, #0
 8001d84:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d8a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d90:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001d92:	1d3b      	adds	r3, r7, #4
 8001d94:	2104      	movs	r1, #4
 8001d96:	4618      	mov	r0, r3
 8001d98:	f006 ff86 	bl	8008ca8 <HAL_RCC_ClockConfig>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001da2:	f000 f804 	bl	8001dae <Error_Handler>
  }
}
 8001da6:	bf00      	nop
 8001da8:	3750      	adds	r7, #80	@ 0x50
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}

08001dae <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001dae:	b480      	push	{r7}
 8001db0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001db2:	b672      	cpsid	i
}
 8001db4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001db6:	bf00      	nop
 8001db8:	e7fd      	b.n	8001db6 <Error_Handler+0x8>

08001dba <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8001dba:	b480      	push	{r7}
 8001dbc:	b083      	sub	sp, #12
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	6078      	str	r0, [r7, #4]
 8001dc2:	6039      	str	r1, [r7, #0]
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	370c      	adds	r7, #12
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr

08001dd2 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE15_M_add_ref_copyEv>:
    }

  template<>
    inline void
    _Sp_counted_base<_S_single>::_M_add_ref_copy()
    { ++_M_use_count; }
 8001dd2:	b480      	push	{r7}
 8001dd4:	b083      	sub	sp, #12
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	1c5a      	adds	r2, r3, #1
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	605a      	str	r2, [r3, #4]
 8001de4:	bf00      	nop
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv>:

  template<>
    inline void
    _Sp_counted_base<_S_single>::_M_release() noexcept
    {
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
      if (--_M_use_count == 0)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	1e5a      	subs	r2, r3, #1
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	605a      	str	r2, [r3, #4]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	bf0c      	ite	eq
 8001e0a:	2301      	moveq	r3, #1
 8001e0c:	2300      	movne	r3, #0
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d019      	beq.n	8001e48 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv+0x58>
        {
          _M_dispose();
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	3308      	adds	r3, #8
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	4798      	blx	r3
          if (--_M_weak_count == 0)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	1e5a      	subs	r2, r3, #1
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	609a      	str	r2, [r3, #8]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	bf0c      	ite	eq
 8001e32:	2301      	moveq	r3, #1
 8001e34:	2300      	movne	r3, #0
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d005      	beq.n	8001e48 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv+0x58>
            _M_destroy();
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	330c      	adds	r3, #12
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	4798      	blx	r3
        }
    }
 8001e48:	bf00      	nop
 8001e4a:	3708      	adds	r7, #8
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <_ZNSt9_Any_data9_M_accessEv>:
    void (_Undefined_class::*_M_member_pointer)();
  };

  union [[gnu::may_alias]] _Any_data
  {
    void*       _M_access()       noexcept { return &_M_pod_data[0]; }
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	370c      	adds	r7, #12
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr

08001e66 <_ZNKSt9_Any_data9_M_accessEv>:
    const void* _M_access() const noexcept { return &_M_pod_data[0]; }
 8001e66:	b480      	push	{r7}
 8001e68:	b083      	sub	sp, #12
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4618      	mov	r0, r3
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr

08001e7c <_ZNSt14_Function_baseD1Ev>:
	  { return true; }
      };

    _Function_base() = default;

    ~_Function_base()
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
    {
      if (_M_manager)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d005      	beq.n	8001e98 <_ZNSt14_Function_baseD1Ev+0x1c>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	6879      	ldr	r1, [r7, #4]
 8001e94:	2203      	movs	r2, #3
 8001e96:	4798      	blx	r3
    }
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3708      	adds	r7, #8
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}

08001ea2 <_ZNKSt14_Function_base8_M_emptyEv>:

    bool _M_empty() const { return !_M_manager; }
 8001ea2:	b480      	push	{r7}
 8001ea4:	b083      	sub	sp, #12
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	6078      	str	r0, [r7, #4]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	bf0c      	ite	eq
 8001eb2:	2301      	moveq	r3, #1
 8001eb4:	2300      	movne	r3, #0
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	4618      	mov	r0, r3
 8001eba:	370c      	adds	r7, #12
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr

08001ec4 <_ZNSt8functionIFyvEED1Ev>:
   *  @brief Polymorphic function wrapper.
   *  @ingroup functors
   *  @since C++11
   */
  template<typename _Res, typename... _ArgTypes>
    class function<_Res(_ArgTypes...)>
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7ff ffd4 	bl	8001e7c <_ZNSt14_Function_baseD1Ev>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3708      	adds	r7, #8
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}

08001ede <_ZNSt8functionIFvvEED1Ev>:
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b082      	sub	sp, #8
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	6078      	str	r0, [r7, #4]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7ff ffc7 	bl	8001e7c <_ZNSt14_Function_baseD1Ev>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3708      	adds	r7, #8
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <_ZN13UtilityConfigC1EOSt8functionIFyvEEOS0_IFvvEE>:

struct UtilityConfig {
    const std::function<uint64_t()> micros_64;
    const std::function<void()> error_handler;

    explicit UtilityConfig(std::function<uint64_t()>&& micros, std::function<void()>&& handler):
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	60f8      	str	r0, [r7, #12]
 8001f00:	60b9      	str	r1, [r7, #8]
 8001f02:	607a      	str	r2, [r7, #4]
        micros_64(micros),
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	68b9      	ldr	r1, [r7, #8]
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f001 fcdf 	bl	80038cc <_ZNSt8functionIFyvEEC1ERKS1_>
        error_handler(handler)
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	3310      	adds	r3, #16
 8001f12:	6879      	ldr	r1, [r7, #4]
 8001f14:	4618      	mov	r0, r3
 8001f16:	f001 fd04 	bl	8003922 <_ZNSt8functionIFvvEEC1ERKS1_>
    {};
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3710      	adds	r7, #16
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <_ZN17AbstractAllocatorC1EjR13UtilityConfig>:

class AbstractAllocator {
protected:
    UtilityConfig& utilities;
public:
    AbstractAllocator(size_t size, UtilityConfig& utilities): utilities(utilities) {};
 8001f24:	b480      	push	{r7}
 8001f26:	b085      	sub	sp, #20
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	60b9      	str	r1, [r7, #8]
 8001f2e:	607a      	str	r2, [r7, #4]
 8001f30:	4a06      	ldr	r2, [pc, #24]	@ (8001f4c <_ZN17AbstractAllocatorC1EjR13UtilityConfig+0x28>)
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	601a      	str	r2, [r3, #0]
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	605a      	str	r2, [r3, #4]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3714      	adds	r7, #20
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	080128e0 	.word	0x080128e0

08001f50 <_Z7alloc_fP14CanardInstancej>:
#include "cyphal/definitions.h"
#include "libcanard/canard.h"

extern std::unique_ptr<AbstractAllocator> _alloc_ptr;

inline void* alloc_f (CanardInstance* ins, size_t amount) {
 8001f50:	b590      	push	{r4, r7, lr}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	6039      	str	r1, [r7, #0]
    if (!_alloc_ptr) {
 8001f5a:	480d      	ldr	r0, [pc, #52]	@ (8001f90 <_Z7alloc_fP14CanardInstancej+0x40>)
 8001f5c:	f001 fd0c 	bl	8003978 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>
 8001f60:	4603      	mov	r3, r0
 8001f62:	f083 0301 	eor.w	r3, r3, #1
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d002      	beq.n	8001f72 <_Z7alloc_fP14CanardInstancej+0x22>
        #ifdef __linux__
        std::cerr << "Tried to allocate canard memory before creating provider&allocator!" << std::endl;
        #endif
        exit(1);
 8001f6c:	2001      	movs	r0, #1
 8001f6e:	f00b fbcd 	bl	800d70c <exit>
    }
    return _alloc_ptr->allocate(ins, amount);
 8001f72:	4807      	ldr	r0, [pc, #28]	@ (8001f90 <_Z7alloc_fP14CanardInstancej+0x40>)
 8001f74:	f001 fd11 	bl	800399a <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEptEv>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	6814      	ldr	r4, [r2, #0]
 8001f7e:	683a      	ldr	r2, [r7, #0]
 8001f80:	6879      	ldr	r1, [r7, #4]
 8001f82:	4618      	mov	r0, r3
 8001f84:	47a0      	blx	r4
 8001f86:	4603      	mov	r3, r0
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd90      	pop	{r4, r7, pc}
 8001f90:	200005b4 	.word	0x200005b4

08001f94 <_Z6free_fP14CanardInstancePv>:
inline void free_f (CanardInstance* ins, void* pointer) {
 8001f94:	b590      	push	{r4, r7, lr}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	6039      	str	r1, [r7, #0]
    if (!_alloc_ptr) {
 8001f9e:	480d      	ldr	r0, [pc, #52]	@ (8001fd4 <_Z6free_fP14CanardInstancePv+0x40>)
 8001fa0:	f001 fcea 	bl	8003978 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	f083 0301 	eor.w	r3, r3, #1
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d002      	beq.n	8001fb6 <_Z6free_fP14CanardInstancePv+0x22>
        #ifdef __linux__
        std::cerr << "Tried to free (?) canard memory before creating provider&allocator!" << std::endl;
        #endif
        exit(1);
 8001fb0:	2001      	movs	r0, #1
 8001fb2:	f00b fbab 	bl	800d70c <exit>
    }
    return _alloc_ptr->free(ins, pointer);
 8001fb6:	4807      	ldr	r0, [pc, #28]	@ (8001fd4 <_Z6free_fP14CanardInstancePv+0x40>)
 8001fb8:	f001 fcef 	bl	800399a <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEptEv>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	3204      	adds	r2, #4
 8001fc2:	6814      	ldr	r4, [r2, #0]
 8001fc4:	683a      	ldr	r2, [r7, #0]
 8001fc6:	6879      	ldr	r1, [r7, #4]
 8001fc8:	4618      	mov	r0, r3
 8001fca:	47a0      	blx	r4
 8001fcc:	bf00      	nop
}
 8001fce:	370c      	adds	r7, #12
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd90      	pop	{r4, r7, pc}
 8001fd4:	200005b4 	.word	0x200005b4

08001fd8 <_ZN19AbstractCANProviderC1EjjjR13UtilityConfig>:
    CanardInstance canard;
    UtilityConfig& utilities;

    AbstractCANProvider() = delete;

    AbstractCANProvider(size_t canard_mtu, size_t wire_mtu, size_t queue_len, UtilityConfig& utilities) :
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b084      	sub	sp, #16
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
 8001fe4:	603b      	str	r3, [r7, #0]
        WIRE_MTU(wire_mtu),
        CANARD_MTU(canard_mtu),
        queue(canardTxInit(queue_len, CANARD_MTU)),
        utilities(utilities)
 8001fe6:	4a0c      	ldr	r2, [pc, #48]	@ (8002018 <_ZN19AbstractCANProviderC1EjjjR13UtilityConfig+0x40>)
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	601a      	str	r2, [r3, #0]
        CANARD_MTU(canard_mtu),
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	68ba      	ldr	r2, [r7, #8]
 8001ff0:	605a      	str	r2, [r3, #4]
        WIRE_MTU(wire_mtu),
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	609a      	str	r2, [r3, #8]
        queue(canardTxInit(queue_len, CANARD_MTU)),
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	685a      	ldr	r2, [r3, #4]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	330c      	adds	r3, #12
 8002000:	6839      	ldr	r1, [r7, #0]
 8002002:	4618      	mov	r0, r3
 8002004:	f00b f876 	bl	800d0f4 <canardTxInit>
        utilities(utilities)
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	69ba      	ldr	r2, [r7, #24]
 800200c:	63da      	str	r2, [r3, #60]	@ 0x3c
    {};
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	4618      	mov	r0, r3
 8002012:	3710      	adds	r7, #16
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	080128c4 	.word	0x080128c4

0800201c <_ZN15CyphalInterfaceC1EhR13UtilityConfig>:

class CyphalInterface {
private:
    const CanardNodeID node_id;
    std::unique_ptr<AbstractCANProvider> provider;
    CyphalInterface(CanardNodeID node_id, UtilityConfig& config) : node_id(node_id), utilities(config) {};
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	60f8      	str	r0, [r7, #12]
 8002024:	460b      	mov	r3, r1
 8002026:	607a      	str	r2, [r7, #4]
 8002028:	72fb      	strb	r3, [r7, #11]
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	7afa      	ldrb	r2, [r7, #11]
 800202e:	701a      	strb	r2, [r3, #0]
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	3304      	adds	r3, #4
 8002034:	4618      	mov	r0, r3
 8002036:	f001 fcd6 	bl	80039e6 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEC1IS2_vEEv>
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	609a      	str	r2, [r3, #8]
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	4618      	mov	r0, r3
 8002044:	3710      	adds	r7, #16
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
	...

0800204c <_ZN5G4CANC1EP19FDCAN_HandleTypeDefjR13UtilityConfig>:
class G4CAN : public AbstractCANProvider {
public:
    typedef FDCAN_HandleTypeDef* Handler;
private:
    FDCAN_HandleTypeDef* handler;
    G4CAN(Handler handler, size_t queue_len, UtilityConfig& utilities):
 800204c:	b580      	push	{r7, lr}
 800204e:	b086      	sub	sp, #24
 8002050:	af02      	add	r7, sp, #8
 8002052:	60f8      	str	r0, [r7, #12]
 8002054:	60b9      	str	r1, [r7, #8]
 8002056:	607a      	str	r2, [r7, #4]
 8002058:	603b      	str	r3, [r7, #0]
        AbstractCANProvider(CANARD_MTU_CAN_FD, 72, queue_len, utilities), handler(handler) {};
 800205a:	68f8      	ldr	r0, [r7, #12]
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	9300      	str	r3, [sp, #0]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2248      	movs	r2, #72	@ 0x48
 8002064:	2140      	movs	r1, #64	@ 0x40
 8002066:	f7ff ffb7 	bl	8001fd8 <_ZN19AbstractCANProviderC1EjjjR13UtilityConfig>
 800206a:	4a05      	ldr	r2, [pc, #20]	@ (8002080 <_ZN5G4CANC1EP19FDCAN_HandleTypeDefjR13UtilityConfig+0x34>)
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	68ba      	ldr	r2, [r7, #8]
 8002074:	641a      	str	r2, [r3, #64]	@ 0x40
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	4618      	mov	r0, r3
 800207a:	3710      	adds	r7, #16
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	08012a80 	.word	0x08012a80

08002084 <_ZN15SystemAllocatorC1EjR13UtilityConfig>:
#include "../allocator.h"

class SystemAllocator : public AbstractAllocator {
public:
	// TODO: do something with size value?
	explicit SystemAllocator(size_t size, UtilityConfig& utilities): AbstractAllocator(size, utilities) {};
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	60f8      	str	r0, [r7, #12]
 800208c:	60b9      	str	r1, [r7, #8]
 800208e:	607a      	str	r2, [r7, #4]
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	68b9      	ldr	r1, [r7, #8]
 8002096:	4618      	mov	r0, r3
 8002098:	f7ff ff44 	bl	8001f24 <_ZN17AbstractAllocatorC1EjR13UtilityConfig>
 800209c:	4a03      	ldr	r2, [pc, #12]	@ (80020ac <_ZN15SystemAllocatorC1EjR13UtilityConfig+0x28>)
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	601a      	str	r2, [r3, #0]
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	4618      	mov	r0, r3
 80020a6:	3710      	adds	r7, #16
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	08012964 	.word	0x08012964

080020b0 <nunavutChooseMin>:

// ---------------------------------------------------- HELPERS ----------------------------------------------------

/// Returns the smallest value.
static inline size_t nunavutChooseMin(const size_t a, const size_t b)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	6039      	str	r1, [r7, #0]
    return (a < b) ? a : b;
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	429a      	cmp	r2, r3
 80020c0:	d201      	bcs.n	80020c6 <nunavutChooseMin+0x16>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	e000      	b.n	80020c8 <nunavutChooseMin+0x18>
 80020c6:	683b      	ldr	r3, [r7, #0]
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <nunavutSaturateBufferFragmentBitLength>:
///         [--------------- fragment_offset_bits ---------------][--- fragment_length_bits ---]
///                                                               [-- out bits --]
///
static inline size_t nunavutSaturateBufferFragmentBitLength(
    const size_t buffer_size_bytes, const size_t fragment_offset_bits, const size_t fragment_length_bits)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b086      	sub	sp, #24
 80020d8:	af00      	add	r7, sp, #0
 80020da:	60f8      	str	r0, [r7, #12]
 80020dc:	60b9      	str	r1, [r7, #8]
 80020de:	607a      	str	r2, [r7, #4]
    const size_t size_bits = (size_t)buffer_size_bytes * 8U;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	00db      	lsls	r3, r3, #3
 80020e4:	617b      	str	r3, [r7, #20]
    const size_t tail_bits = size_bits - nunavutChooseMin(size_bits, fragment_offset_bits);
 80020e6:	68b9      	ldr	r1, [r7, #8]
 80020e8:	6978      	ldr	r0, [r7, #20]
 80020ea:	f7ff ffe1 	bl	80020b0 <nunavutChooseMin>
 80020ee:	4602      	mov	r2, r0
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	1a9b      	subs	r3, r3, r2
 80020f4:	613b      	str	r3, [r7, #16]
    return nunavutChooseMin(fragment_length_bits, tail_bits);
 80020f6:	6939      	ldr	r1, [r7, #16]
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f7ff ffd9 	bl	80020b0 <nunavutChooseMin>
 80020fe:	4603      	mov	r3, r0
}
 8002100:	4618      	mov	r0, r3
 8002102:	3718      	adds	r7, #24
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}

08002108 <nunavutCopyBits>:
static inline void nunavutCopyBits(void* const dst,
                                   const size_t dst_offset_bits,
                                   const size_t length_bits,
                                   const void* const src,
                                   const size_t src_offset_bits)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b092      	sub	sp, #72	@ 0x48
 800210c:	af00      	add	r7, sp, #0
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	607a      	str	r2, [r7, #4]
 8002114:	603b      	str	r3, [r7, #0]



    if ((0U == (src_offset_bits % 8U)) && (0U == (dst_offset_bits % 8U)))  // Aligned copy, optimized, most common case.
 8002116:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002118:	f003 0307 	and.w	r3, r3, #7
 800211c:	2b00      	cmp	r3, #0
 800211e:	d145      	bne.n	80021ac <nunavutCopyBits+0xa4>
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	f003 0307 	and.w	r3, r3, #7
 8002126:	2b00      	cmp	r3, #0
 8002128:	d140      	bne.n	80021ac <nunavutCopyBits+0xa4>
    {
        const size_t length_bytes = (size_t)(length_bits / 8U);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	08db      	lsrs	r3, r3, #3
 800212e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        // Intentional violation of MISRA: Pointer arithmetics. This is done to remove the API constraint that
        // offsets be under 8 bits. Fewer constraints reduce the chance of API misuse.
        const uint8_t* const psrc = (src_offset_bits / 8U) + (const uint8_t*) src;  // NOSONAR NOLINT
 8002130:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002132:	08db      	lsrs	r3, r3, #3
 8002134:	683a      	ldr	r2, [r7, #0]
 8002136:	4413      	add	r3, r2
 8002138:	63bb      	str	r3, [r7, #56]	@ 0x38
        uint8_t*       const pdst = (dst_offset_bits / 8U) +       (uint8_t*) dst;  // NOSONAR NOLINT
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	08db      	lsrs	r3, r3, #3
 800213e:	68fa      	ldr	r2, [r7, #12]
 8002140:	4413      	add	r3, r2
 8002142:	637b      	str	r3, [r7, #52]	@ 0x34
        (void) memmove(pdst, psrc, length_bytes);
 8002144:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002146:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002148:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800214a:	f00c fb52 	bl	800e7f2 <memmove>
        const uint8_t length_mod = (uint8_t)(length_bits % 8U);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	b2db      	uxtb	r3, r3
 8002152:	f003 0307 	and.w	r3, r3, #7
 8002156:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        if (0U != length_mod)  // If the length is unaligned, the last byte requires special treatment.
 800215a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800215e:	2b00      	cmp	r3, #0
 8002160:	f000 808a 	beq.w	8002278 <nunavutCopyBits+0x170>
        {
            // Intentional violation of MISRA: Pointer arithmetics. It is unavoidable in this context.
            const uint8_t* const last_src = psrc + length_bytes;  // NOLINT NOSONAR
 8002164:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002166:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002168:	4413      	add	r3, r2
 800216a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            uint8_t* const last_dst       = pdst + length_bytes;  // NOLINT NOSONAR
 800216c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800216e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002170:	4413      	add	r3, r2
 8002172:	62bb      	str	r3, [r7, #40]	@ 0x28

            const uint8_t mask = (uint8_t)((1U << length_mod) - 1U);
 8002174:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002178:	2201      	movs	r2, #1
 800217a:	fa02 f303 	lsl.w	r3, r2, r3
 800217e:	b2db      	uxtb	r3, r3
 8002180:	3b01      	subs	r3, #1
 8002182:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            *last_dst = (*last_dst & (uint8_t)~mask) | (*last_src & mask);
 8002186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002188:	781a      	ldrb	r2, [r3, #0]
 800218a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800218e:	43db      	mvns	r3, r3
 8002190:	b2db      	uxtb	r3, r3
 8002192:	4013      	ands	r3, r2
 8002194:	b2da      	uxtb	r2, r3
 8002196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002198:	7819      	ldrb	r1, [r3, #0]
 800219a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800219e:	400b      	ands	r3, r1
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	4313      	orrs	r3, r2
 80021a4:	b2da      	uxtb	r2, r3
 80021a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021a8:	701a      	strb	r2, [r3, #0]
        }
    }
 80021aa:	e065      	b.n	8002278 <nunavutCopyBits+0x170>
    else
    {
        // The algorithm was originally designed by Ben Dyer for Libuavcan v0:
        // https://github.com/OpenCyphal/libuavcan/blob/legacy-v0/libuavcan/src/marshal/uc_bit_array_copy.cpp
        // This version is modified for v1 where the bit order is the opposite.
        const uint8_t* const psrc = (const uint8_t*) src;
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	623b      	str	r3, [r7, #32]
        uint8_t*       const pdst =       (uint8_t*) dst;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	61fb      	str	r3, [r7, #28]
        size_t       src_off  = src_offset_bits;
 80021b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80021b6:	647b      	str	r3, [r7, #68]	@ 0x44
        size_t       dst_off  = dst_offset_bits;
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	643b      	str	r3, [r7, #64]	@ 0x40
        const size_t last_bit = src_off + length_bits;
 80021bc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4413      	add	r3, r2
 80021c2:	61bb      	str	r3, [r7, #24]


        while (last_bit > src_off)
 80021c4:	e053      	b.n	800226e <nunavutCopyBits+0x166>
        {
            const uint8_t src_mod = (uint8_t)(src_off % 8U);
 80021c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	f003 0307 	and.w	r3, r3, #7
 80021ce:	75fb      	strb	r3, [r7, #23]
            const uint8_t dst_mod = (uint8_t)(dst_off % 8U);
 80021d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	f003 0307 	and.w	r3, r3, #7
 80021d8:	75bb      	strb	r3, [r7, #22]
            const uint8_t max_mod = (src_mod > dst_mod) ? src_mod : dst_mod;
 80021da:	7dfa      	ldrb	r2, [r7, #23]
 80021dc:	7dbb      	ldrb	r3, [r7, #22]
 80021de:	429a      	cmp	r2, r3
 80021e0:	d901      	bls.n	80021e6 <nunavutCopyBits+0xde>
 80021e2:	7dfb      	ldrb	r3, [r7, #23]
 80021e4:	e000      	b.n	80021e8 <nunavutCopyBits+0xe0>
 80021e6:	7dbb      	ldrb	r3, [r7, #22]
 80021e8:	757b      	strb	r3, [r7, #21]
            const uint8_t size = (uint8_t) nunavutChooseMin(8U - max_mod, last_bit - src_off);
 80021ea:	7d7b      	ldrb	r3, [r7, #21]
 80021ec:	f1c3 0008 	rsb	r0, r3, #8
 80021f0:	69ba      	ldr	r2, [r7, #24]
 80021f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80021f4:	1ad3      	subs	r3, r2, r3
 80021f6:	4619      	mov	r1, r3
 80021f8:	f7ff ff5a 	bl	80020b0 <nunavutChooseMin>
 80021fc:	4603      	mov	r3, r0
 80021fe:	753b      	strb	r3, [r7, #20]


            // Suppress a false warning from Clang-Tidy & Sonar that size is being over-shifted. It's not.
            const uint8_t mask = (uint8_t)((((1U << size) - 1U) << dst_mod) & 0xFFU);  // NOLINT NOSONAR
 8002200:	7d3b      	ldrb	r3, [r7, #20]
 8002202:	2201      	movs	r2, #1
 8002204:	fa02 f303 	lsl.w	r3, r2, r3
 8002208:	1e5a      	subs	r2, r3, #1
 800220a:	7dbb      	ldrb	r3, [r7, #22]
 800220c:	fa02 f303 	lsl.w	r3, r2, r3
 8002210:	74fb      	strb	r3, [r7, #19]

            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            const uint8_t in = (uint8_t)((uint8_t)(psrc[src_off / 8U] >> src_mod) << dst_mod) & 0xFFU;  // NOSONAR
 8002212:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002214:	08db      	lsrs	r3, r3, #3
 8002216:	6a3a      	ldr	r2, [r7, #32]
 8002218:	4413      	add	r3, r2
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	461a      	mov	r2, r3
 800221e:	7dfb      	ldrb	r3, [r7, #23]
 8002220:	fa42 f303 	asr.w	r3, r2, r3
 8002224:	b2db      	uxtb	r3, r3
 8002226:	461a      	mov	r2, r3
 8002228:	7dbb      	ldrb	r3, [r7, #22]
 800222a:	fa02 f303 	lsl.w	r3, r2, r3
 800222e:	74bb      	strb	r3, [r7, #18]
            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            const uint8_t a = pdst[dst_off / 8U] & ((uint8_t) ~mask);  // NOSONAR
 8002230:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002232:	08db      	lsrs	r3, r3, #3
 8002234:	69fa      	ldr	r2, [r7, #28]
 8002236:	4413      	add	r3, r2
 8002238:	781a      	ldrb	r2, [r3, #0]
 800223a:	7cfb      	ldrb	r3, [r7, #19]
 800223c:	43db      	mvns	r3, r3
 800223e:	b2db      	uxtb	r3, r3
 8002240:	4013      	ands	r3, r2
 8002242:	747b      	strb	r3, [r7, #17]
            const uint8_t b = in & mask;
 8002244:	7cba      	ldrb	r2, [r7, #18]
 8002246:	7cfb      	ldrb	r3, [r7, #19]
 8002248:	4013      	ands	r3, r2
 800224a:	743b      	strb	r3, [r7, #16]
            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            pdst[dst_off / 8U] = a | b;  // NOSONAR
 800224c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800224e:	08db      	lsrs	r3, r3, #3
 8002250:	69fa      	ldr	r2, [r7, #28]
 8002252:	4413      	add	r3, r2
 8002254:	7c79      	ldrb	r1, [r7, #17]
 8002256:	7c3a      	ldrb	r2, [r7, #16]
 8002258:	430a      	orrs	r2, r1
 800225a:	b2d2      	uxtb	r2, r2
 800225c:	701a      	strb	r2, [r3, #0]
            src_off += size;
 800225e:	7d3b      	ldrb	r3, [r7, #20]
 8002260:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002262:	4413      	add	r3, r2
 8002264:	647b      	str	r3, [r7, #68]	@ 0x44
            dst_off += size;
 8002266:	7d3b      	ldrb	r3, [r7, #20]
 8002268:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800226a:	4413      	add	r3, r2
 800226c:	643b      	str	r3, [r7, #64]	@ 0x40
        while (last_bit > src_off)
 800226e:	69ba      	ldr	r2, [r7, #24]
 8002270:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002272:	429a      	cmp	r2, r3
 8002274:	d8a7      	bhi.n	80021c6 <nunavutCopyBits+0xbe>
        }

    }
}
 8002276:	e000      	b.n	800227a <nunavutCopyBits+0x172>
    }
 8002278:	bf00      	nop
}
 800227a:	bf00      	nop
 800227c:	3748      	adds	r7, #72	@ 0x48
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <nunavutSetUxx>:
    uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits,
    const uint64_t value,
    const uint8_t len_bits)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b088      	sub	sp, #32
 8002286:	af02      	add	r7, sp, #8
 8002288:	60f8      	str	r0, [r7, #12]
 800228a:	60b9      	str	r1, [r7, #8]
 800228c:	607a      	str	r2, [r7, #4]
    static_assert(64U == (sizeof(uint64_t) * 8U), "Unexpected size of uint64_t");

    if ((buf_size_bytes * 8) < (off_bits + len_bits))
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	00da      	lsls	r2, r3, #3
 8002292:	f897 1028 	ldrb.w	r1, [r7, #40]	@ 0x28
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	440b      	add	r3, r1
 800229a:	429a      	cmp	r2, r3
 800229c:	d202      	bcs.n	80022a4 <nunavutSetUxx+0x22>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800229e:	f06f 0302 	mvn.w	r3, #2
 80022a2:	e010      	b.n	80022c6 <nunavutSetUxx+0x44>
    }
    const size_t saturated_len_bits = nunavutChooseMin(len_bits, 64U);
 80022a4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80022a8:	2140      	movs	r1, #64	@ 0x40
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7ff ff00 	bl	80020b0 <nunavutChooseMin>
 80022b0:	6178      	str	r0, [r7, #20]
    nunavutCopyBits(buf, off_bits, saturated_len_bits, (const uint8_t*) &value, 0U);
 80022b2:	2300      	movs	r3, #0
 80022b4:	9300      	str	r3, [sp, #0]
 80022b6:	f107 0320 	add.w	r3, r7, #32
 80022ba:	697a      	ldr	r2, [r7, #20]
 80022bc:	6879      	ldr	r1, [r7, #4]
 80022be:	68f8      	ldr	r0, [r7, #12]
 80022c0:	f7ff ff22 	bl	8002108 <nunavutCopyBits>
    return NUNAVUT_SUCCESS;
 80022c4:	2300      	movs	r3, #0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3718      	adds	r7, #24
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}

080022ce <nunavutGetU32>:

static inline uint32_t nunavutGetU32(const uint8_t* const buf,
                                     const size_t buf_size_bytes,
                                     const size_t off_bits,
                                     const uint8_t len_bits)
{
 80022ce:	b580      	push	{r7, lr}
 80022d0:	b088      	sub	sp, #32
 80022d2:	af02      	add	r7, sp, #8
 80022d4:	60f8      	str	r0, [r7, #12]
 80022d6:	60b9      	str	r1, [r7, #8]
 80022d8:	607a      	str	r2, [r7, #4]
 80022da:	70fb      	strb	r3, [r7, #3]

    const size_t bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, nunavutChooseMin(len_bits, 32U));
 80022dc:	78fb      	ldrb	r3, [r7, #3]
 80022de:	2120      	movs	r1, #32
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7ff fee5 	bl	80020b0 <nunavutChooseMin>
 80022e6:	4603      	mov	r3, r0
 80022e8:	461a      	mov	r2, r3
 80022ea:	6879      	ldr	r1, [r7, #4]
 80022ec:	68b8      	ldr	r0, [r7, #8]
 80022ee:	f7ff fef1 	bl	80020d4 <nunavutSaturateBufferFragmentBitLength>
 80022f2:	6178      	str	r0, [r7, #20]

    uint32_t val = 0U;
 80022f4:	2300      	movs	r3, #0
 80022f6:	613b      	str	r3, [r7, #16]
    nunavutCopyBits(&val, 0U, bits, buf, off_bits);
 80022f8:	f107 0010 	add.w	r0, r7, #16
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	9300      	str	r3, [sp, #0]
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	697a      	ldr	r2, [r7, #20]
 8002304:	2100      	movs	r1, #0
 8002306:	f7ff feff 	bl	8002108 <nunavutCopyBits>
    return val;
 800230a:	693b      	ldr	r3, [r7, #16]
}
 800230c:	4618      	mov	r0, r3
 800230e:	3718      	adds	r7, #24
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}

08002314 <nunavutGetF32>:

static inline float nunavutGetF32(
    const uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b086      	sub	sp, #24
 8002318:	af00      	add	r7, sp, #0
 800231a:	60f8      	str	r0, [r7, #12]
 800231c:	60b9      	str	r1, [r7, #8]
 800231e:	607a      	str	r2, [r7, #4]
    // clear. In the future we may add a more generic conversion that is platform-invariant.
    union  // NOSONAR
    {
        uint32_t in;
        float fl;
    } const tmp = {nunavutGetU32(buf, buf_size_bytes, off_bits, 32U)};
 8002320:	2320      	movs	r3, #32
 8002322:	687a      	ldr	r2, [r7, #4]
 8002324:	68b9      	ldr	r1, [r7, #8]
 8002326:	68f8      	ldr	r0, [r7, #12]
 8002328:	f7ff ffd1 	bl	80022ce <nunavutGetU32>
 800232c:	4603      	mov	r3, r0
 800232e:	617b      	str	r3, [r7, #20]
    return tmp.fl;
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	ee07 3a90 	vmov	s15, r3
}
 8002336:	eeb0 0a67 	vmov.f32	s0, s15
 800233a:	3718      	adds	r7, #24
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}

08002340 <uavcan_node_Health_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Health_1_0_serialize_(
    const uavcan_node_Health_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b08c      	sub	sp, #48	@ 0x30
 8002344:	af04      	add	r7, sp, #16
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d005      	beq.n	800235e <uavcan_node_Health_1_0_serialize_+0x1e>
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d002      	beq.n	800235e <uavcan_node_Health_1_0_serialize_+0x1e>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d102      	bne.n	8002364 <uavcan_node_Health_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800235e:	f06f 0301 	mvn.w	r3, #1
 8002362:	e048      	b.n	80023f6 <uavcan_node_Health_1_0_serialize_+0xb6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	617b      	str	r3, [r7, #20]
    if ((8U * (size_t) capacity_bytes) < 8UL)
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	00db      	lsls	r3, r3, #3
 800236e:	2b07      	cmp	r3, #7
 8002370:	d802      	bhi.n	8002378 <uavcan_node_Health_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002372:	f06f 0302 	mvn.w	r3, #2
 8002376:	e03e      	b.n	80023f6 <uavcan_node_Health_1_0_serialize_+0xb6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002378:	2300      	movs	r3, #0
 800237a:	61fb      	str	r3, [r7, #28]


    {   // saturated uint2 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 2ULL) <= (capacity_bytes * 8U));
        uint8_t _sat0_ = obj->value;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	76fb      	strb	r3, [r7, #27]
        if (_sat0_ > 3U)
 8002382:	7efb      	ldrb	r3, [r7, #27]
 8002384:	2b03      	cmp	r3, #3
 8002386:	d901      	bls.n	800238c <uavcan_node_Health_1_0_serialize_+0x4c>
        {
            _sat0_ = 3U;
 8002388:	2303      	movs	r3, #3
 800238a:	76fb      	strb	r3, [r7, #27]
        }
        buffer[offset_bits / 8U] = (uint8_t)(_sat0_);  // C std, 6.3.1.3 Signed and unsigned integers
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	08db      	lsrs	r3, r3, #3
 8002390:	68ba      	ldr	r2, [r7, #8]
 8002392:	4413      	add	r3, r2
 8002394:	7efa      	ldrb	r2, [r7, #27]
 8002396:	701a      	strb	r2, [r3, #0]
        offset_bits += 2U;
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	3302      	adds	r3, #2
 800239c:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	f003 0307 	and.w	r3, r3, #7
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d021      	beq.n	80023ec <uavcan_node_Health_1_0_serialize_+0xac>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	f003 0307 	and.w	r3, r3, #7
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	f1c3 0308 	rsb	r3, r3, #8
 80023b6:	74fb      	strb	r3, [r7, #19]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80023b8:	7cfb      	ldrb	r3, [r7, #19]
 80023ba:	9302      	str	r3, [sp, #8]
 80023bc:	f04f 0200 	mov.w	r2, #0
 80023c0:	f04f 0300 	mov.w	r3, #0
 80023c4:	e9cd 2300 	strd	r2, r3, [sp]
 80023c8:	69fa      	ldr	r2, [r7, #28]
 80023ca:	6979      	ldr	r1, [r7, #20]
 80023cc:	68b8      	ldr	r0, [r7, #8]
 80023ce:	f7ff ff58 	bl	8002282 <nunavutSetUxx>
 80023d2:	4603      	mov	r3, r0
 80023d4:	74bb      	strb	r3, [r7, #18]
        if (_err0_ < 0)
 80023d6:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	da02      	bge.n	80023e4 <uavcan_node_Health_1_0_serialize_+0xa4>
        {
            return _err0_;
 80023de:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80023e2:	e008      	b.n	80023f6 <uavcan_node_Health_1_0_serialize_+0xb6>
        }
        offset_bits += _pad0_;
 80023e4:	7cfb      	ldrb	r3, [r7, #19]
 80023e6:	69fa      	ldr	r2, [r7, #28]
 80023e8:	4413      	add	r3, r2
 80023ea:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 8ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	08da      	lsrs	r2, r3, #3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80023f4:	2300      	movs	r3, #0
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3720      	adds	r7, #32
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
	...

08002400 <uavcan_node_Health_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Health_1_0_deserialize_(
    uavcan_node_Health_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b088      	sub	sp, #32
 8002404:	af00      	add	r7, sp, #0
 8002406:	60f8      	str	r0, [r7, #12]
 8002408:	60b9      	str	r1, [r7, #8]
 800240a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d009      	beq.n	8002426 <uavcan_node_Health_1_0_deserialize_+0x26>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d006      	beq.n	8002426 <uavcan_node_Health_1_0_deserialize_+0x26>
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d106      	bne.n	800242c <uavcan_node_Health_1_0_deserialize_+0x2c>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d002      	beq.n	800242c <uavcan_node_Health_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002426:	f06f 0301 	mvn.w	r3, #1
 800242a:	e030      	b.n	800248e <uavcan_node_Health_1_0_deserialize_+0x8e>
    }
    if (buffer == NULL)
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d101      	bne.n	8002436 <uavcan_node_Health_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002432:	4b19      	ldr	r3, [pc, #100]	@ (8002498 <uavcan_node_Health_1_0_deserialize_+0x98>)
 8002434:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	00db      	lsls	r3, r3, #3
 8002440:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8002442:	2300      	movs	r3, #0
 8002444:	617b      	str	r3, [r7, #20]



    // saturated uint2 value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    if ((offset_bits + 2U) <= capacity_bits)
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	3302      	adds	r3, #2
 800244a:	69ba      	ldr	r2, [r7, #24]
 800244c:	429a      	cmp	r2, r3
 800244e:	d30a      	bcc.n	8002466 <uavcan_node_Health_1_0_deserialize_+0x66>
    {
        out_obj->value = buffer[offset_bits / 8U] & 3U;
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	08db      	lsrs	r3, r3, #3
 8002454:	68ba      	ldr	r2, [r7, #8]
 8002456:	4413      	add	r3, r2
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	f003 0303 	and.w	r3, r3, #3
 800245e:	b2da      	uxtb	r2, r3
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	701a      	strb	r2, [r3, #0]
 8002464:	e002      	b.n	800246c <uavcan_node_Health_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value = 0U;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	2200      	movs	r2, #0
 800246a:	701a      	strb	r2, [r3, #0]
    }
    offset_bits += 2U;
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	3302      	adds	r3, #2
 8002470:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	3307      	adds	r3, #7
 8002476:	f023 0307 	bic.w	r3, r3, #7
 800247a:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 800247c:	69b9      	ldr	r1, [r7, #24]
 800247e:	6978      	ldr	r0, [r7, #20]
 8002480:	f7ff fe16 	bl	80020b0 <nunavutChooseMin>
 8002484:	4603      	mov	r3, r0
 8002486:	08da      	lsrs	r2, r3, #3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 800248c:	2300      	movs	r3, #0
}
 800248e:	4618      	mov	r0, r3
 8002490:	3720      	adds	r7, #32
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	08012850 	.word	0x08012850

0800249c <uavcan_node_Mode_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Mode_1_0_serialize_(
    const uavcan_node_Mode_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b08c      	sub	sp, #48	@ 0x30
 80024a0:	af04      	add	r7, sp, #16
 80024a2:	60f8      	str	r0, [r7, #12]
 80024a4:	60b9      	str	r1, [r7, #8]
 80024a6:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d005      	beq.n	80024ba <uavcan_node_Mode_1_0_serialize_+0x1e>
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d002      	beq.n	80024ba <uavcan_node_Mode_1_0_serialize_+0x1e>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d102      	bne.n	80024c0 <uavcan_node_Mode_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80024ba:	f06f 0301 	mvn.w	r3, #1
 80024be:	e048      	b.n	8002552 <uavcan_node_Mode_1_0_serialize_+0xb6>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	617b      	str	r3, [r7, #20]
    if ((8U * (size_t) capacity_bytes) < 8UL)
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	00db      	lsls	r3, r3, #3
 80024ca:	2b07      	cmp	r3, #7
 80024cc:	d802      	bhi.n	80024d4 <uavcan_node_Mode_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80024ce:	f06f 0302 	mvn.w	r3, #2
 80024d2:	e03e      	b.n	8002552 <uavcan_node_Mode_1_0_serialize_+0xb6>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 80024d4:	2300      	movs	r3, #0
 80024d6:	61fb      	str	r3, [r7, #28]


    {   // saturated uint3 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 3ULL) <= (capacity_bytes * 8U));
        uint8_t _sat0_ = obj->value;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	76fb      	strb	r3, [r7, #27]
        if (_sat0_ > 7U)
 80024de:	7efb      	ldrb	r3, [r7, #27]
 80024e0:	2b07      	cmp	r3, #7
 80024e2:	d901      	bls.n	80024e8 <uavcan_node_Mode_1_0_serialize_+0x4c>
        {
            _sat0_ = 7U;
 80024e4:	2307      	movs	r3, #7
 80024e6:	76fb      	strb	r3, [r7, #27]
        }
        buffer[offset_bits / 8U] = (uint8_t)(_sat0_);  // C std, 6.3.1.3 Signed and unsigned integers
 80024e8:	69fb      	ldr	r3, [r7, #28]
 80024ea:	08db      	lsrs	r3, r3, #3
 80024ec:	68ba      	ldr	r2, [r7, #8]
 80024ee:	4413      	add	r3, r2
 80024f0:	7efa      	ldrb	r2, [r7, #27]
 80024f2:	701a      	strb	r2, [r3, #0]
        offset_bits += 3U;
 80024f4:	69fb      	ldr	r3, [r7, #28]
 80024f6:	3303      	adds	r3, #3
 80024f8:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	f003 0307 	and.w	r3, r3, #7
 8002500:	2b00      	cmp	r3, #0
 8002502:	d021      	beq.n	8002548 <uavcan_node_Mode_1_0_serialize_+0xac>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002504:	69fb      	ldr	r3, [r7, #28]
 8002506:	b2db      	uxtb	r3, r3
 8002508:	f003 0307 	and.w	r3, r3, #7
 800250c:	b2db      	uxtb	r3, r3
 800250e:	f1c3 0308 	rsb	r3, r3, #8
 8002512:	74fb      	strb	r3, [r7, #19]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002514:	7cfb      	ldrb	r3, [r7, #19]
 8002516:	9302      	str	r3, [sp, #8]
 8002518:	f04f 0200 	mov.w	r2, #0
 800251c:	f04f 0300 	mov.w	r3, #0
 8002520:	e9cd 2300 	strd	r2, r3, [sp]
 8002524:	69fa      	ldr	r2, [r7, #28]
 8002526:	6979      	ldr	r1, [r7, #20]
 8002528:	68b8      	ldr	r0, [r7, #8]
 800252a:	f7ff feaa 	bl	8002282 <nunavutSetUxx>
 800252e:	4603      	mov	r3, r0
 8002530:	74bb      	strb	r3, [r7, #18]
        if (_err0_ < 0)
 8002532:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002536:	2b00      	cmp	r3, #0
 8002538:	da02      	bge.n	8002540 <uavcan_node_Mode_1_0_serialize_+0xa4>
        {
            return _err0_;
 800253a:	f997 3012 	ldrsb.w	r3, [r7, #18]
 800253e:	e008      	b.n	8002552 <uavcan_node_Mode_1_0_serialize_+0xb6>
        }
        offset_bits += _pad0_;
 8002540:	7cfb      	ldrb	r3, [r7, #19]
 8002542:	69fa      	ldr	r2, [r7, #28]
 8002544:	4413      	add	r3, r2
 8002546:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 8ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	08da      	lsrs	r2, r3, #3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	3720      	adds	r7, #32
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
	...

0800255c <uavcan_node_Mode_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Mode_1_0_deserialize_(
    uavcan_node_Mode_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b088      	sub	sp, #32
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d009      	beq.n	8002582 <uavcan_node_Mode_1_0_deserialize_+0x26>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d006      	beq.n	8002582 <uavcan_node_Mode_1_0_deserialize_+0x26>
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d106      	bne.n	8002588 <uavcan_node_Mode_1_0_deserialize_+0x2c>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d002      	beq.n	8002588 <uavcan_node_Mode_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002582:	f06f 0301 	mvn.w	r3, #1
 8002586:	e030      	b.n	80025ea <uavcan_node_Mode_1_0_deserialize_+0x8e>
    }
    if (buffer == NULL)
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d101      	bne.n	8002592 <uavcan_node_Mode_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 800258e:	4b19      	ldr	r3, [pc, #100]	@ (80025f4 <uavcan_node_Mode_1_0_deserialize_+0x98>)
 8002590:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	00db      	lsls	r3, r3, #3
 800259c:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 800259e:	2300      	movs	r3, #0
 80025a0:	617b      	str	r3, [r7, #20]



    // saturated uint3 value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    if ((offset_bits + 3U) <= capacity_bits)
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	3303      	adds	r3, #3
 80025a6:	69ba      	ldr	r2, [r7, #24]
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d30a      	bcc.n	80025c2 <uavcan_node_Mode_1_0_deserialize_+0x66>
    {
        out_obj->value = buffer[offset_bits / 8U] & 7U;
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	08db      	lsrs	r3, r3, #3
 80025b0:	68ba      	ldr	r2, [r7, #8]
 80025b2:	4413      	add	r3, r2
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	f003 0307 	and.w	r3, r3, #7
 80025ba:	b2da      	uxtb	r2, r3
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	701a      	strb	r2, [r3, #0]
 80025c0:	e002      	b.n	80025c8 <uavcan_node_Mode_1_0_deserialize_+0x6c>
    }
    else
    {
        out_obj->value = 0U;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2200      	movs	r2, #0
 80025c6:	701a      	strb	r2, [r3, #0]
    }
    offset_bits += 3U;
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	3303      	adds	r3, #3
 80025cc:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	3307      	adds	r3, #7
 80025d2:	f023 0307 	bic.w	r3, r3, #7
 80025d6:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80025d8:	69b9      	ldr	r1, [r7, #24]
 80025da:	6978      	ldr	r0, [r7, #20]
 80025dc:	f7ff fd68 	bl	80020b0 <nunavutChooseMin>
 80025e0:	4603      	mov	r3, r0
 80025e2:	08da      	lsrs	r2, r3, #3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3720      	adds	r7, #32
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	08012850 	.word	0x08012850

080025f8 <uavcan_node_Heartbeat_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Heartbeat_1_0_serialize_(
    const uavcan_node_Heartbeat_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b08e      	sub	sp, #56	@ 0x38
 80025fc:	af04      	add	r7, sp, #16
 80025fe:	60f8      	str	r0, [r7, #12]
 8002600:	60b9      	str	r1, [r7, #8]
 8002602:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d005      	beq.n	8002616 <uavcan_node_Heartbeat_1_0_serialize_+0x1e>
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d002      	beq.n	8002616 <uavcan_node_Heartbeat_1_0_serialize_+0x1e>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d102      	bne.n	800261c <uavcan_node_Heartbeat_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002616:	f06f 0301 	mvn.w	r3, #1
 800261a:	e0cf      	b.n	80027bc <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	623b      	str	r3, [r7, #32]
    if ((8U * (size_t) capacity_bytes) < 56UL)
 8002622:	6a3b      	ldr	r3, [r7, #32]
 8002624:	00db      	lsls	r3, r3, #3
 8002626:	2b37      	cmp	r3, #55	@ 0x37
 8002628:	d802      	bhi.n	8002630 <uavcan_node_Heartbeat_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800262a:	f06f 0302 	mvn.w	r3, #2
 800262e:	e0c5      	b.n	80027bc <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002630:	2300      	movs	r3, #0
 8002632:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // saturated uint32 uptime
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        (void) memmove(&buffer[offset_bits / 8U], &obj->uptime, 4U);
 8002634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002636:	08db      	lsrs	r3, r3, #3
 8002638:	68ba      	ldr	r2, [r7, #8]
 800263a:	4413      	add	r3, r2
 800263c:	68fa      	ldr	r2, [r7, #12]
 800263e:	6812      	ldr	r2, [r2, #0]
 8002640:	601a      	str	r2, [r3, #0]
        offset_bits += 32U;
 8002642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002644:	3320      	adds	r3, #32
 8002646:	627b      	str	r3, [r7, #36]	@ 0x24
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800264a:	f003 0307 	and.w	r3, r3, #7
 800264e:	2b00      	cmp	r3, #0
 8002650:	d021      	beq.n	8002696 <uavcan_node_Heartbeat_1_0_serialize_+0x9e>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002654:	b2db      	uxtb	r3, r3
 8002656:	f003 0307 	and.w	r3, r3, #7
 800265a:	b2db      	uxtb	r3, r3
 800265c:	f1c3 0308 	rsb	r3, r3, #8
 8002660:	77fb      	strb	r3, [r7, #31]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002662:	7ffb      	ldrb	r3, [r7, #31]
 8002664:	9302      	str	r3, [sp, #8]
 8002666:	f04f 0200 	mov.w	r2, #0
 800266a:	f04f 0300 	mov.w	r3, #0
 800266e:	e9cd 2300 	strd	r2, r3, [sp]
 8002672:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002674:	6a39      	ldr	r1, [r7, #32]
 8002676:	68b8      	ldr	r0, [r7, #8]
 8002678:	f7ff fe03 	bl	8002282 <nunavutSetUxx>
 800267c:	4603      	mov	r3, r0
 800267e:	77bb      	strb	r3, [r7, #30]
        if (_err0_ < 0)
 8002680:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002684:	2b00      	cmp	r3, #0
 8002686:	da02      	bge.n	800268e <uavcan_node_Heartbeat_1_0_serialize_+0x96>
        {
            return _err0_;
 8002688:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800268c:	e096      	b.n	80027bc <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        offset_bits += _pad0_;
 800268e:	7ffb      	ldrb	r3, [r7, #31]
 8002690:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002692:	4413      	add	r3, r2
 8002694:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // uavcan.node.Health.1.0 health
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 1UL;  // Nested object (max) size, in bytes.
 8002696:	2301      	movs	r3, #1
 8002698:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err1_ = uavcan_node_Health_1_0_serialize_(
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	1d18      	adds	r0, r3, #4
            &obj->health, &buffer[offset_bits / 8U], &_size_bytes0_);
 800269e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a0:	08db      	lsrs	r3, r3, #3
        int8_t _err1_ = uavcan_node_Health_1_0_serialize_(
 80026a2:	68ba      	ldr	r2, [r7, #8]
 80026a4:	4413      	add	r3, r2
 80026a6:	f107 0214 	add.w	r2, r7, #20
 80026aa:	4619      	mov	r1, r3
 80026ac:	f7ff fe48 	bl	8002340 <uavcan_node_Health_1_0_serialize_>
 80026b0:	4603      	mov	r3, r0
 80026b2:	777b      	strb	r3, [r7, #29]
        if (_err1_ < 0)
 80026b4:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	da02      	bge.n	80026c2 <uavcan_node_Heartbeat_1_0_serialize_+0xca>
        {
            return _err1_;
 80026bc:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80026c0:	e07c      	b.n	80027bc <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 8ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	00db      	lsls	r3, r3, #3
 80026c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026c8:	4413      	add	r3, r2
 80026ca:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80026cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ce:	f003 0307 	and.w	r3, r3, #7
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d021      	beq.n	800271a <uavcan_node_Heartbeat_1_0_serialize_+0x122>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 80026d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	f003 0307 	and.w	r3, r3, #7
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	f1c3 0308 	rsb	r3, r3, #8
 80026e4:	773b      	strb	r3, [r7, #28]
        NUNAVUT_ASSERT(_pad1_ > 0);
        const int8_t _err2_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 80026e6:	7f3b      	ldrb	r3, [r7, #28]
 80026e8:	9302      	str	r3, [sp, #8]
 80026ea:	f04f 0200 	mov.w	r2, #0
 80026ee:	f04f 0300 	mov.w	r3, #0
 80026f2:	e9cd 2300 	strd	r2, r3, [sp]
 80026f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026f8:	6a39      	ldr	r1, [r7, #32]
 80026fa:	68b8      	ldr	r0, [r7, #8]
 80026fc:	f7ff fdc1 	bl	8002282 <nunavutSetUxx>
 8002700:	4603      	mov	r3, r0
 8002702:	76fb      	strb	r3, [r7, #27]
        if (_err2_ < 0)
 8002704:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002708:	2b00      	cmp	r3, #0
 800270a:	da02      	bge.n	8002712 <uavcan_node_Heartbeat_1_0_serialize_+0x11a>
        {
            return _err2_;
 800270c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002710:	e054      	b.n	80027bc <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        offset_bits += _pad1_;
 8002712:	7f3b      	ldrb	r3, [r7, #28]
 8002714:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002716:	4413      	add	r3, r2
 8002718:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // uavcan.node.Mode.1.0 mode
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 1UL;  // Nested object (max) size, in bytes.
 800271a:	2301      	movs	r3, #1
 800271c:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err3_ = uavcan_node_Mode_1_0_serialize_(
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	1d58      	adds	r0, r3, #5
            &obj->mode, &buffer[offset_bits / 8U], &_size_bytes1_);
 8002722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002724:	08db      	lsrs	r3, r3, #3
        int8_t _err3_ = uavcan_node_Mode_1_0_serialize_(
 8002726:	68ba      	ldr	r2, [r7, #8]
 8002728:	4413      	add	r3, r2
 800272a:	f107 0210 	add.w	r2, r7, #16
 800272e:	4619      	mov	r1, r3
 8002730:	f7ff feb4 	bl	800249c <uavcan_node_Mode_1_0_serialize_>
 8002734:	4603      	mov	r3, r0
 8002736:	76bb      	strb	r3, [r7, #26]
        if (_err3_ < 0)
 8002738:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800273c:	2b00      	cmp	r3, #0
 800273e:	da02      	bge.n	8002746 <uavcan_node_Heartbeat_1_0_serialize_+0x14e>
        {
            return _err3_;
 8002740:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002744:	e03a      	b.n	80027bc <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 8ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	00db      	lsls	r3, r3, #3
 800274a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800274c:	4413      	add	r3, r2
 800274e:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // saturated uint8 vendor_specific_status_code
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- native representation matches the serialized representation.
        buffer[offset_bits / 8U] = (uint8_t)(obj->vendor_specific_status_code);  // C std, 6.3.1.3 Signed and unsigned integers
 8002750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002752:	08db      	lsrs	r3, r3, #3
 8002754:	68ba      	ldr	r2, [r7, #8]
 8002756:	4413      	add	r3, r2
 8002758:	68fa      	ldr	r2, [r7, #12]
 800275a:	7992      	ldrb	r2, [r2, #6]
 800275c:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 800275e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002760:	3308      	adds	r3, #8
 8002762:	627b      	str	r3, [r7, #36]	@ 0x24
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002766:	f003 0307 	and.w	r3, r3, #7
 800276a:	2b00      	cmp	r3, #0
 800276c:	d021      	beq.n	80027b2 <uavcan_node_Heartbeat_1_0_serialize_+0x1ba>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 800276e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002770:	b2db      	uxtb	r3, r3
 8002772:	f003 0307 	and.w	r3, r3, #7
 8002776:	b2db      	uxtb	r3, r3
 8002778:	f1c3 0308 	rsb	r3, r3, #8
 800277c:	767b      	strb	r3, [r7, #25]
        NUNAVUT_ASSERT(_pad2_ > 0);
        const int8_t _err4_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 800277e:	7e7b      	ldrb	r3, [r7, #25]
 8002780:	9302      	str	r3, [sp, #8]
 8002782:	f04f 0200 	mov.w	r2, #0
 8002786:	f04f 0300 	mov.w	r3, #0
 800278a:	e9cd 2300 	strd	r2, r3, [sp]
 800278e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002790:	6a39      	ldr	r1, [r7, #32]
 8002792:	68b8      	ldr	r0, [r7, #8]
 8002794:	f7ff fd75 	bl	8002282 <nunavutSetUxx>
 8002798:	4603      	mov	r3, r0
 800279a:	763b      	strb	r3, [r7, #24]
        if (_err4_ < 0)
 800279c:	f997 3018 	ldrsb.w	r3, [r7, #24]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	da02      	bge.n	80027aa <uavcan_node_Heartbeat_1_0_serialize_+0x1b2>
        {
            return _err4_;
 80027a4:	f997 3018 	ldrsb.w	r3, [r7, #24]
 80027a8:	e008      	b.n	80027bc <uavcan_node_Heartbeat_1_0_serialize_+0x1c4>
        }
        offset_bits += _pad2_;
 80027aa:	7e7b      	ldrb	r3, [r7, #25]
 80027ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027ae:	4413      	add	r3, r2
 80027b0:	627b      	str	r3, [r7, #36]	@ 0x24
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 56ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80027b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b4:	08da      	lsrs	r2, r3, #3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80027ba:	2300      	movs	r3, #0
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3728      	adds	r7, #40	@ 0x28
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}

080027c4 <uavcan_node_Heartbeat_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Heartbeat_1_0_deserialize_(
    uavcan_node_Heartbeat_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b08a      	sub	sp, #40	@ 0x28
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	60f8      	str	r0, [r7, #12]
 80027cc:	60b9      	str	r1, [r7, #8]
 80027ce:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d009      	beq.n	80027ea <uavcan_node_Heartbeat_1_0_deserialize_+0x26>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d006      	beq.n	80027ea <uavcan_node_Heartbeat_1_0_deserialize_+0x26>
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d106      	bne.n	80027f0 <uavcan_node_Heartbeat_1_0_deserialize_+0x2c>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d002      	beq.n	80027f0 <uavcan_node_Heartbeat_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80027ea:	f06f 0301 	mvn.w	r3, #1
 80027ee:	e089      	b.n	8002904 <uavcan_node_Heartbeat_1_0_deserialize_+0x140>
    }
    if (buffer == NULL)
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d101      	bne.n	80027fa <uavcan_node_Heartbeat_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80027f6:	4b45      	ldr	r3, [pc, #276]	@ (800290c <uavcan_node_Heartbeat_1_0_deserialize_+0x148>)
 80027f8:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	627b      	str	r3, [r7, #36]	@ 0x24
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002802:	00db      	lsls	r3, r3, #3
 8002804:	623b      	str	r3, [r7, #32]
    size_t offset_bits = 0U;
 8002806:	2300      	movs	r3, #0
 8002808:	61fb      	str	r3, [r7, #28]



    // saturated uint32 uptime
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    out_obj->uptime = nunavutGetU32(&buffer[0], capacity_bytes, offset_bits, 32);
 800280a:	2320      	movs	r3, #32
 800280c:	69fa      	ldr	r2, [r7, #28]
 800280e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002810:	68b8      	ldr	r0, [r7, #8]
 8002812:	f7ff fd5c 	bl	80022ce <nunavutGetU32>
 8002816:	4602      	mov	r2, r0
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	601a      	str	r2, [r3, #0]
    offset_bits += 32U;
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	3320      	adds	r3, #32
 8002820:	61fb      	str	r3, [r7, #28]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	3307      	adds	r3, #7
 8002826:	f023 0307 	bic.w	r3, r3, #7
 800282a:	61fb      	str	r3, [r7, #28]

    // uavcan.node.Health.1.0 health
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes2_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800282c:	69fb      	ldr	r3, [r7, #28]
 800282e:	08db      	lsrs	r3, r3, #3
 8002830:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002832:	4618      	mov	r0, r3
 8002834:	f7ff fc3c 	bl	80020b0 <nunavutChooseMin>
 8002838:	4602      	mov	r2, r0
 800283a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800283c:	1a9b      	subs	r3, r3, r2
 800283e:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err5_ = uavcan_node_Health_1_0_deserialize_(
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	1d18      	adds	r0, r3, #4
            &out_obj->health, &buffer[offset_bits / 8U], &_size_bytes2_);
 8002844:	69fb      	ldr	r3, [r7, #28]
 8002846:	08db      	lsrs	r3, r3, #3
        const int8_t _err5_ = uavcan_node_Health_1_0_deserialize_(
 8002848:	68ba      	ldr	r2, [r7, #8]
 800284a:	4413      	add	r3, r2
 800284c:	f107 0214 	add.w	r2, r7, #20
 8002850:	4619      	mov	r1, r3
 8002852:	f7ff fdd5 	bl	8002400 <uavcan_node_Health_1_0_deserialize_>
 8002856:	4603      	mov	r3, r0
 8002858:	76fb      	strb	r3, [r7, #27]
        if (_err5_ < 0)
 800285a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800285e:	2b00      	cmp	r3, #0
 8002860:	da02      	bge.n	8002868 <uavcan_node_Heartbeat_1_0_deserialize_+0xa4>
        {
            return _err5_;
 8002862:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002866:	e04d      	b.n	8002904 <uavcan_node_Heartbeat_1_0_deserialize_+0x140>
        }
        offset_bits += _size_bytes2_ * 8U;  // Advance by the size of the nested serialized representation.
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	00db      	lsls	r3, r3, #3
 800286c:	69fa      	ldr	r2, [r7, #28]
 800286e:	4413      	add	r3, r2
 8002870:	61fb      	str	r3, [r7, #28]
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	3307      	adds	r3, #7
 8002876:	f023 0307 	bic.w	r3, r3, #7
 800287a:	61fb      	str	r3, [r7, #28]

    // uavcan.node.Mode.1.0 mode
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes3_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	08db      	lsrs	r3, r3, #3
 8002880:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002882:	4618      	mov	r0, r3
 8002884:	f7ff fc14 	bl	80020b0 <nunavutChooseMin>
 8002888:	4602      	mov	r2, r0
 800288a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288c:	1a9b      	subs	r3, r3, r2
 800288e:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err6_ = uavcan_node_Mode_1_0_deserialize_(
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	1d58      	adds	r0, r3, #5
            &out_obj->mode, &buffer[offset_bits / 8U], &_size_bytes3_);
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	08db      	lsrs	r3, r3, #3
        const int8_t _err6_ = uavcan_node_Mode_1_0_deserialize_(
 8002898:	68ba      	ldr	r2, [r7, #8]
 800289a:	4413      	add	r3, r2
 800289c:	f107 0210 	add.w	r2, r7, #16
 80028a0:	4619      	mov	r1, r3
 80028a2:	f7ff fe5b 	bl	800255c <uavcan_node_Mode_1_0_deserialize_>
 80028a6:	4603      	mov	r3, r0
 80028a8:	76bb      	strb	r3, [r7, #26]
        if (_err6_ < 0)
 80028aa:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	da02      	bge.n	80028b8 <uavcan_node_Heartbeat_1_0_deserialize_+0xf4>
        {
            return _err6_;
 80028b2:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80028b6:	e025      	b.n	8002904 <uavcan_node_Heartbeat_1_0_deserialize_+0x140>
        }
        offset_bits += _size_bytes3_ * 8U;  // Advance by the size of the nested serialized representation.
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	00db      	lsls	r3, r3, #3
 80028bc:	69fa      	ldr	r2, [r7, #28]
 80028be:	4413      	add	r3, r2
 80028c0:	61fb      	str	r3, [r7, #28]



    // saturated uint8 vendor_specific_status_code
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    if ((offset_bits + 8U) <= capacity_bits)
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	3308      	adds	r3, #8
 80028c6:	6a3a      	ldr	r2, [r7, #32]
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d307      	bcc.n	80028dc <uavcan_node_Heartbeat_1_0_deserialize_+0x118>
    {
        out_obj->vendor_specific_status_code = buffer[offset_bits / 8U] & 255U;
 80028cc:	69fb      	ldr	r3, [r7, #28]
 80028ce:	08db      	lsrs	r3, r3, #3
 80028d0:	68ba      	ldr	r2, [r7, #8]
 80028d2:	4413      	add	r3, r2
 80028d4:	781a      	ldrb	r2, [r3, #0]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	719a      	strb	r2, [r3, #6]
 80028da:	e002      	b.n	80028e2 <uavcan_node_Heartbeat_1_0_deserialize_+0x11e>
    }
    else
    {
        out_obj->vendor_specific_status_code = 0U;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2200      	movs	r2, #0
 80028e0:	719a      	strb	r2, [r3, #6]
    }
    offset_bits += 8U;
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	3308      	adds	r3, #8
 80028e6:	61fb      	str	r3, [r7, #28]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	3307      	adds	r3, #7
 80028ec:	f023 0307 	bic.w	r3, r3, #7
 80028f0:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 80028f2:	6a39      	ldr	r1, [r7, #32]
 80028f4:	69f8      	ldr	r0, [r7, #28]
 80028f6:	f7ff fbdb 	bl	80020b0 <nunavutChooseMin>
 80028fa:	4603      	mov	r3, r0
 80028fc:	08da      	lsrs	r2, r3, #3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8002902:	2300      	movs	r3, #0
}
 8002904:	4618      	mov	r0, r3
 8002906:	3728      	adds	r7, #40	@ 0x28
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}
 800290c:	08012850 	.word	0x08012850

08002910 <uavcan_si_unit_angle_Scalar_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angle_Scalar_1_0_deserialize_(
    uavcan_si_unit_angle_Scalar_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b088      	sub	sp, #32
 8002914:	af00      	add	r7, sp, #0
 8002916:	60f8      	str	r0, [r7, #12]
 8002918:	60b9      	str	r1, [r7, #8]
 800291a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d009      	beq.n	8002936 <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x26>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d006      	beq.n	8002936 <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x26>
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d106      	bne.n	800293c <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x2c>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d002      	beq.n	800293c <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002936:	f06f 0301 	mvn.w	r3, #1
 800293a:	e027      	b.n	800298c <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x7c>
    }
    if (buffer == NULL)
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d101      	bne.n	8002946 <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002942:	4b14      	ldr	r3, [pc, #80]	@ (8002994 <uavcan_si_unit_angle_Scalar_1_0_deserialize_+0x84>)
 8002944:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 800294c:	69fb      	ldr	r3, [r7, #28]
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8002952:	2300      	movs	r3, #0
 8002954:	617b      	str	r3, [r7, #20]



    // saturated float32 radian
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    out_obj->radian = nunavutGetF32(&buffer[0], capacity_bytes, offset_bits);
 8002956:	697a      	ldr	r2, [r7, #20]
 8002958:	69f9      	ldr	r1, [r7, #28]
 800295a:	68b8      	ldr	r0, [r7, #8]
 800295c:	f7ff fcda 	bl	8002314 <nunavutGetF32>
 8002960:	eef0 7a40 	vmov.f32	s15, s0
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	edc3 7a00 	vstr	s15, [r3]
    offset_bits += 32U;
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	3320      	adds	r3, #32
 800296e:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	3307      	adds	r3, #7
 8002974:	f023 0307 	bic.w	r3, r3, #7
 8002978:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 800297a:	69b9      	ldr	r1, [r7, #24]
 800297c:	6978      	ldr	r0, [r7, #20]
 800297e:	f7ff fb97 	bl	80020b0 <nunavutChooseMin>
 8002982:	4603      	mov	r3, r0
 8002984:	08da      	lsrs	r2, r3, #3
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 800298a:	2300      	movs	r3, #0
}
 800298c:	4618      	mov	r0, r3
 800298e:	3720      	adds	r7, #32
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	08012850 	.word	0x08012850

08002998 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_(
    uavcan_si_unit_angular_acceleration_Scalar_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b088      	sub	sp, #32
 800299c:	af00      	add	r7, sp, #0
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	60b9      	str	r1, [r7, #8]
 80029a2:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d009      	beq.n	80029be <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x26>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d006      	beq.n	80029be <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x26>
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d106      	bne.n	80029c4 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x2c>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d002      	beq.n	80029c4 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80029be:	f06f 0301 	mvn.w	r3, #1
 80029c2:	e027      	b.n	8002a14 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x7c>
    }
    if (buffer == NULL)
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d101      	bne.n	80029ce <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 80029ca:	4b14      	ldr	r3, [pc, #80]	@ (8002a1c <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_+0x84>)
 80029cc:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	00db      	lsls	r3, r3, #3
 80029d8:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 80029da:	2300      	movs	r3, #0
 80029dc:	617b      	str	r3, [r7, #20]



    // saturated float32 radian_per_second_per_second
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    out_obj->radian_per_second_per_second = nunavutGetF32(&buffer[0], capacity_bytes, offset_bits);
 80029de:	697a      	ldr	r2, [r7, #20]
 80029e0:	69f9      	ldr	r1, [r7, #28]
 80029e2:	68b8      	ldr	r0, [r7, #8]
 80029e4:	f7ff fc96 	bl	8002314 <nunavutGetF32>
 80029e8:	eef0 7a40 	vmov.f32	s15, s0
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	edc3 7a00 	vstr	s15, [r3]
    offset_bits += 32U;
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	3320      	adds	r3, #32
 80029f6:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	3307      	adds	r3, #7
 80029fc:	f023 0307 	bic.w	r3, r3, #7
 8002a00:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8002a02:	69b9      	ldr	r1, [r7, #24]
 8002a04:	6978      	ldr	r0, [r7, #20]
 8002a06:	f7ff fb53 	bl	80020b0 <nunavutChooseMin>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	08da      	lsrs	r2, r3, #3
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8002a12:	2300      	movs	r3, #0
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3720      	adds	r7, #32
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	08012850 	.word	0x08012850

08002a20 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_(
    uavcan_si_unit_angular_velocity_Scalar_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b088      	sub	sp, #32
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	60b9      	str	r1, [r7, #8]
 8002a2a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d009      	beq.n	8002a46 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x26>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d006      	beq.n	8002a46 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x26>
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d106      	bne.n	8002a4c <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x2c>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d002      	beq.n	8002a4c <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002a46:	f06f 0301 	mvn.w	r3, #1
 8002a4a:	e027      	b.n	8002a9c <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x7c>
    }
    if (buffer == NULL)
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002a52:	4b14      	ldr	r3, [pc, #80]	@ (8002aa4 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_+0x84>)
 8002a54:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	61fb      	str	r3, [r7, #28]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002a5c:	69fb      	ldr	r3, [r7, #28]
 8002a5e:	00db      	lsls	r3, r3, #3
 8002a60:	61bb      	str	r3, [r7, #24]
    size_t offset_bits = 0U;
 8002a62:	2300      	movs	r3, #0
 8002a64:	617b      	str	r3, [r7, #20]



    // saturated float32 radian_per_second
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    out_obj->radian_per_second = nunavutGetF32(&buffer[0], capacity_bytes, offset_bits);
 8002a66:	697a      	ldr	r2, [r7, #20]
 8002a68:	69f9      	ldr	r1, [r7, #28]
 8002a6a:	68b8      	ldr	r0, [r7, #8]
 8002a6c:	f7ff fc52 	bl	8002314 <nunavutGetF32>
 8002a70:	eef0 7a40 	vmov.f32	s15, s0
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	edc3 7a00 	vstr	s15, [r3]
    offset_bits += 32U;
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	3320      	adds	r3, #32
 8002a7e:	617b      	str	r3, [r7, #20]


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	3307      	adds	r3, #7
 8002a84:	f023 0307 	bic.w	r3, r3, #7
 8002a88:	617b      	str	r3, [r7, #20]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8002a8a:	69b9      	ldr	r1, [r7, #24]
 8002a8c:	6978      	ldr	r0, [r7, #20]
 8002a8e:	f7ff fb0f 	bl	80020b0 <nunavutChooseMin>
 8002a92:	4603      	mov	r3, r0
 8002a94:	08da      	lsrs	r2, r3, #3
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8002a9a:	2300      	movs	r3, #0
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3720      	adds	r7, #32
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}
 8002aa4:	08012850 	.word	0x08012850

08002aa8 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_(
    reg_udral_physics_kinematics_rotation_Planar_0_1* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b08c      	sub	sp, #48	@ 0x30
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d009      	beq.n	8002ace <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x26>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d006      	beq.n	8002ace <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x26>
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d106      	bne.n	8002ad4 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x2c>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d002      	beq.n	8002ad4 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002ace:	f06f 0301 	mvn.w	r3, #1
 8002ad2:	e090      	b.n	8002bf6 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x14e>
    }
    if (buffer == NULL)
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d101      	bne.n	8002ade <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002ada:	4b49      	ldr	r3, [pc, #292]	@ (8002c00 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x158>)
 8002adc:	60bb      	str	r3, [r7, #8]
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8002ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ae6:	00db      	lsls	r3, r3, #3
 8002ae8:	62bb      	str	r3, [r7, #40]	@ 0x28
    size_t offset_bits = 0U;
 8002aea:	2300      	movs	r3, #0
 8002aec:	627b      	str	r3, [r7, #36]	@ 0x24

    // uavcan.si.unit.angle.Scalar.1.0 angular_position
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes3_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8002aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af0:	08db      	lsrs	r3, r3, #3
 8002af2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7ff fadb 	bl	80020b0 <nunavutChooseMin>
 8002afa:	4602      	mov	r2, r0
 8002afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002afe:	1a9b      	subs	r3, r3, r2
 8002b00:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err6_ = uavcan_si_unit_angle_Scalar_1_0_deserialize_(
 8002b02:	68f8      	ldr	r0, [r7, #12]
            &out_obj->angular_position, &buffer[offset_bits / 8U], &_size_bytes3_);
 8002b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b06:	08db      	lsrs	r3, r3, #3
        const int8_t _err6_ = uavcan_si_unit_angle_Scalar_1_0_deserialize_(
 8002b08:	68ba      	ldr	r2, [r7, #8]
 8002b0a:	4413      	add	r3, r2
 8002b0c:	f107 021c 	add.w	r2, r7, #28
 8002b10:	4619      	mov	r1, r3
 8002b12:	f7ff fefd 	bl	8002910 <uavcan_si_unit_angle_Scalar_1_0_deserialize_>
 8002b16:	4603      	mov	r3, r0
 8002b18:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        if (_err6_ < 0)
 8002b1c:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	da02      	bge.n	8002b2a <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x82>
        {
            return _err6_;
 8002b24:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8002b28:	e065      	b.n	8002bf6 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x14e>
        }
        offset_bits += _size_bytes3_ * 8U;  // Advance by the size of the nested serialized representation.
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	00db      	lsls	r3, r3, #3
 8002b2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b30:	4413      	add	r3, r2
 8002b32:	627b      	str	r3, [r7, #36]	@ 0x24
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b36:	3307      	adds	r3, #7
 8002b38:	f023 0307 	bic.w	r3, r3, #7
 8002b3c:	627b      	str	r3, [r7, #36]	@ 0x24

    // uavcan.si.unit.angular_velocity.Scalar.1.0 angular_velocity
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes4_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8002b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b40:	08db      	lsrs	r3, r3, #3
 8002b42:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002b44:	4618      	mov	r0, r3
 8002b46:	f7ff fab3 	bl	80020b0 <nunavutChooseMin>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b4e:	1a9b      	subs	r3, r3, r2
 8002b50:	61bb      	str	r3, [r7, #24]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err7_ = uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_(
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	1d18      	adds	r0, r3, #4
            &out_obj->angular_velocity, &buffer[offset_bits / 8U], &_size_bytes4_);
 8002b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b58:	08db      	lsrs	r3, r3, #3
        const int8_t _err7_ = uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_(
 8002b5a:	68ba      	ldr	r2, [r7, #8]
 8002b5c:	4413      	add	r3, r2
 8002b5e:	f107 0218 	add.w	r2, r7, #24
 8002b62:	4619      	mov	r1, r3
 8002b64:	f7ff ff5c 	bl	8002a20 <uavcan_si_unit_angular_velocity_Scalar_1_0_deserialize_>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        if (_err7_ < 0)
 8002b6e:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	da02      	bge.n	8002b7c <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0xd4>
        {
            return _err7_;
 8002b76:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8002b7a:	e03c      	b.n	8002bf6 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x14e>
        }
        offset_bits += _size_bytes4_ * 8U;  // Advance by the size of the nested serialized representation.
 8002b7c:	69bb      	ldr	r3, [r7, #24]
 8002b7e:	00db      	lsls	r3, r3, #3
 8002b80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b82:	4413      	add	r3, r2
 8002b84:	627b      	str	r3, [r7, #36]	@ 0x24
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b88:	3307      	adds	r3, #7
 8002b8a:	f023 0307 	bic.w	r3, r3, #7
 8002b8e:	627b      	str	r3, [r7, #36]	@ 0x24

    // uavcan.si.unit.angular_acceleration.Scalar.1.0 angular_acceleration
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    {
        size_t _size_bytes5_ = (size_t)(capacity_bytes - nunavutChooseMin((offset_bits / 8U), capacity_bytes));
 8002b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b92:	08db      	lsrs	r3, r3, #3
 8002b94:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002b96:	4618      	mov	r0, r3
 8002b98:	f7ff fa8a 	bl	80020b0 <nunavutChooseMin>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ba0:	1a9b      	subs	r3, r3, r2
 8002ba2:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        const int8_t _err8_ = uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_(
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f103 0008 	add.w	r0, r3, #8
            &out_obj->angular_acceleration, &buffer[offset_bits / 8U], &_size_bytes5_);
 8002baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bac:	08db      	lsrs	r3, r3, #3
        const int8_t _err8_ = uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_(
 8002bae:	68ba      	ldr	r2, [r7, #8]
 8002bb0:	4413      	add	r3, r2
 8002bb2:	f107 0214 	add.w	r2, r7, #20
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	f7ff feee 	bl	8002998 <uavcan_si_unit_angular_acceleration_Scalar_1_0_deserialize_>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        if (_err8_ < 0)
 8002bc2:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	da02      	bge.n	8002bd0 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x128>
        {
            return _err8_;
 8002bca:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8002bce:	e012      	b.n	8002bf6 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_+0x14e>
        }
        offset_bits += _size_bytes5_ * 8U;  // Advance by the size of the nested serialized representation.
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	00db      	lsls	r3, r3, #3
 8002bd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bd6:	4413      	add	r3, r2
 8002bd8:	627b      	str	r3, [r7, #36]	@ 0x24
    }


    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8002bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bdc:	3307      	adds	r3, #7
 8002bde:	f023 0307 	bic.w	r3, r3, #7
 8002be2:	627b      	str	r3, [r7, #36]	@ 0x24
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8002be4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002be6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002be8:	f7ff fa62 	bl	80020b0 <nunavutChooseMin>
 8002bec:	4603      	mov	r3, r0
 8002bee:	08da      	lsrs	r2, r3, #3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);

    return NUNAVUT_SUCCESS;
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3730      	adds	r7, #48	@ 0x30
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	08012850 	.word	0x08012850

08002c04 <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_(
    const uavcan_si_unit_angular_velocity_Vector3_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b08c      	sub	sp, #48	@ 0x30
 8002c08:	af04      	add	r7, sp, #16
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	60b9      	str	r1, [r7, #8]
 8002c0e:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d005      	beq.n	8002c22 <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_+0x1e>
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d002      	beq.n	8002c22 <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_+0x1e>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d102      	bne.n	8002c28 <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002c22:	f06f 0301 	mvn.w	r3, #1
 8002c26:	e042      	b.n	8002cae <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_+0xaa>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 96UL)
 8002c2e:	69bb      	ldr	r3, [r7, #24]
 8002c30:	00db      	lsls	r3, r3, #3
 8002c32:	2b5f      	cmp	r3, #95	@ 0x5f
 8002c34:	d802      	bhi.n	8002c3c <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002c36:	f06f 0302 	mvn.w	r3, #2
 8002c3a:	e038      	b.n	8002cae <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_+0xaa>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 96ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- assume the native representation is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, 3UL * 32UL, &obj->radian_per_second[0], 0U);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2200      	movs	r2, #0
 8002c44:	9200      	str	r2, [sp, #0]
 8002c46:	2260      	movs	r2, #96	@ 0x60
 8002c48:	69f9      	ldr	r1, [r7, #28]
 8002c4a:	68b8      	ldr	r0, [r7, #8]
 8002c4c:	f7ff fa5c 	bl	8002108 <nunavutCopyBits>
        offset_bits += 3UL * 32UL;
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	3360      	adds	r3, #96	@ 0x60
 8002c54:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	f003 0307 	and.w	r3, r3, #7
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d021      	beq.n	8002ca4 <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_+0xa0>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002c60:	69fb      	ldr	r3, [r7, #28]
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	f003 0307 	and.w	r3, r3, #7
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	f1c3 0308 	rsb	r3, r3, #8
 8002c6e:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002c70:	7dfb      	ldrb	r3, [r7, #23]
 8002c72:	9302      	str	r3, [sp, #8]
 8002c74:	f04f 0200 	mov.w	r2, #0
 8002c78:	f04f 0300 	mov.w	r3, #0
 8002c7c:	e9cd 2300 	strd	r2, r3, [sp]
 8002c80:	69fa      	ldr	r2, [r7, #28]
 8002c82:	69b9      	ldr	r1, [r7, #24]
 8002c84:	68b8      	ldr	r0, [r7, #8]
 8002c86:	f7ff fafc 	bl	8002282 <nunavutSetUxx>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8002c8e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	da02      	bge.n	8002c9c <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_+0x98>
        {
            return _err0_;
 8002c96:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002c9a:	e008      	b.n	8002cae <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_+0xaa>
        }
        offset_bits += _pad0_;
 8002c9c:	7dfb      	ldrb	r3, [r7, #23]
 8002c9e:	69fa      	ldr	r2, [r7, #28]
 8002ca0:	4413      	add	r3, r2
 8002ca2:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 96ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002ca4:	69fb      	ldr	r3, [r7, #28]
 8002ca6:	08da      	lsrs	r2, r3, #3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3720      	adds	r7, #32
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <uavcan_si_unit_velocity_Vector3_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_velocity_Vector3_1_0_serialize_(
    const uavcan_si_unit_velocity_Vector3_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b08c      	sub	sp, #48	@ 0x30
 8002cba:	af04      	add	r7, sp, #16
 8002cbc:	60f8      	str	r0, [r7, #12]
 8002cbe:	60b9      	str	r1, [r7, #8]
 8002cc0:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d005      	beq.n	8002cd4 <uavcan_si_unit_velocity_Vector3_1_0_serialize_+0x1e>
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d002      	beq.n	8002cd4 <uavcan_si_unit_velocity_Vector3_1_0_serialize_+0x1e>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d102      	bne.n	8002cda <uavcan_si_unit_velocity_Vector3_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002cd4:	f06f 0301 	mvn.w	r3, #1
 8002cd8:	e042      	b.n	8002d60 <uavcan_si_unit_velocity_Vector3_1_0_serialize_+0xaa>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 96UL)
 8002ce0:	69bb      	ldr	r3, [r7, #24]
 8002ce2:	00db      	lsls	r3, r3, #3
 8002ce4:	2b5f      	cmp	r3, #95	@ 0x5f
 8002ce6:	d802      	bhi.n	8002cee <uavcan_si_unit_velocity_Vector3_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002ce8:	f06f 0302 	mvn.w	r3, #2
 8002cec:	e038      	b.n	8002d60 <uavcan_si_unit_velocity_Vector3_1_0_serialize_+0xaa>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 96ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- assume the native representation is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, 3UL * 32UL, &obj->meter_per_second[0], 0U);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	9200      	str	r2, [sp, #0]
 8002cf8:	2260      	movs	r2, #96	@ 0x60
 8002cfa:	69f9      	ldr	r1, [r7, #28]
 8002cfc:	68b8      	ldr	r0, [r7, #8]
 8002cfe:	f7ff fa03 	bl	8002108 <nunavutCopyBits>
        offset_bits += 3UL * 32UL;
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	3360      	adds	r3, #96	@ 0x60
 8002d06:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	f003 0307 	and.w	r3, r3, #7
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d021      	beq.n	8002d56 <uavcan_si_unit_velocity_Vector3_1_0_serialize_+0xa0>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	f003 0307 	and.w	r3, r3, #7
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	f1c3 0308 	rsb	r3, r3, #8
 8002d20:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002d22:	7dfb      	ldrb	r3, [r7, #23]
 8002d24:	9302      	str	r3, [sp, #8]
 8002d26:	f04f 0200 	mov.w	r2, #0
 8002d2a:	f04f 0300 	mov.w	r3, #0
 8002d2e:	e9cd 2300 	strd	r2, r3, [sp]
 8002d32:	69fa      	ldr	r2, [r7, #28]
 8002d34:	69b9      	ldr	r1, [r7, #24]
 8002d36:	68b8      	ldr	r0, [r7, #8]
 8002d38:	f7ff faa3 	bl	8002282 <nunavutSetUxx>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8002d40:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	da02      	bge.n	8002d4e <uavcan_si_unit_velocity_Vector3_1_0_serialize_+0x98>
        {
            return _err0_;
 8002d48:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002d4c:	e008      	b.n	8002d60 <uavcan_si_unit_velocity_Vector3_1_0_serialize_+0xaa>
        }
        offset_bits += _pad0_;
 8002d4e:	7dfb      	ldrb	r3, [r7, #23]
 8002d50:	69fa      	ldr	r2, [r7, #28]
 8002d52:	4413      	add	r3, r2
 8002d54:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 96ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002d56:	69fb      	ldr	r3, [r7, #28]
 8002d58:	08da      	lsrs	r2, r3, #3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002d5e:	2300      	movs	r3, #0
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3720      	adds	r7, #32
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_(
    const reg_udral_physics_kinematics_cartesian_Twist_0_1* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b08e      	sub	sp, #56	@ 0x38
 8002d6c:	af04      	add	r7, sp, #16
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	60b9      	str	r1, [r7, #8]
 8002d72:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d005      	beq.n	8002d86 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x1e>
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d002      	beq.n	8002d86 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x1e>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d102      	bne.n	8002d8c <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002d86:	f06f 0301 	mvn.w	r3, #1
 8002d8a:	e094      	b.n	8002eb6 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x14e>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	623b      	str	r3, [r7, #32]
    if ((8U * (size_t) capacity_bytes) < 192UL)
 8002d92:	6a3b      	ldr	r3, [r7, #32]
 8002d94:	00db      	lsls	r3, r3, #3
 8002d96:	2bbf      	cmp	r3, #191	@ 0xbf
 8002d98:	d802      	bhi.n	8002da0 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002d9a:	f06f 0302 	mvn.w	r3, #2
 8002d9e:	e08a      	b.n	8002eb6 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x14e>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002da0:	2300      	movs	r3, #0
 8002da2:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // uavcan.si.unit.velocity.Vector3.1.0 linear
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 96ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 12UL;  // Nested object (max) size, in bytes.
 8002da4:	230c      	movs	r3, #12
 8002da6:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err0_ = uavcan_si_unit_velocity_Vector3_1_0_serialize_(
 8002da8:	68f8      	ldr	r0, [r7, #12]
            &obj->linear, &buffer[offset_bits / 8U], &_size_bytes0_);
 8002daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dac:	08db      	lsrs	r3, r3, #3
        int8_t _err0_ = uavcan_si_unit_velocity_Vector3_1_0_serialize_(
 8002dae:	68ba      	ldr	r2, [r7, #8]
 8002db0:	4413      	add	r3, r2
 8002db2:	f107 0214 	add.w	r2, r7, #20
 8002db6:	4619      	mov	r1, r3
 8002db8:	f7ff ff7d 	bl	8002cb6 <uavcan_si_unit_velocity_Vector3_1_0_serialize_>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	77fb      	strb	r3, [r7, #31]
        if (_err0_ < 0)
 8002dc0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	da02      	bge.n	8002dce <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x66>
        {
            return _err0_;
 8002dc8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002dcc:	e073      	b.n	8002eb6 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x14e>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 96ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	00db      	lsls	r3, r3, #3
 8002dd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002dd4:	4413      	add	r3, r2
 8002dd6:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dda:	f003 0307 	and.w	r3, r3, #7
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d021      	beq.n	8002e26 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0xbe>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	f003 0307 	and.w	r3, r3, #7
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	f1c3 0308 	rsb	r3, r3, #8
 8002df0:	77bb      	strb	r3, [r7, #30]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002df2:	7fbb      	ldrb	r3, [r7, #30]
 8002df4:	9302      	str	r3, [sp, #8]
 8002df6:	f04f 0200 	mov.w	r2, #0
 8002dfa:	f04f 0300 	mov.w	r3, #0
 8002dfe:	e9cd 2300 	strd	r2, r3, [sp]
 8002e02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e04:	6a39      	ldr	r1, [r7, #32]
 8002e06:	68b8      	ldr	r0, [r7, #8]
 8002e08:	f7ff fa3b 	bl	8002282 <nunavutSetUxx>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	777b      	strb	r3, [r7, #29]
        if (_err1_ < 0)
 8002e10:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	da02      	bge.n	8002e1e <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0xb6>
        {
            return _err1_;
 8002e18:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8002e1c:	e04b      	b.n	8002eb6 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x14e>
        }
        offset_bits += _pad0_;
 8002e1e:	7fbb      	ldrb	r3, [r7, #30]
 8002e20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e22:	4413      	add	r3, r2
 8002e24:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // uavcan.si.unit.angular_velocity.Vector3.1.0 angular
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 96ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 12UL;  // Nested object (max) size, in bytes.
 8002e26:	230c      	movs	r3, #12
 8002e28:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err2_ = uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_(
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	f103 000c 	add.w	r0, r3, #12
            &obj->angular, &buffer[offset_bits / 8U], &_size_bytes1_);
 8002e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e32:	08db      	lsrs	r3, r3, #3
        int8_t _err2_ = uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_(
 8002e34:	68ba      	ldr	r2, [r7, #8]
 8002e36:	4413      	add	r3, r2
 8002e38:	f107 0210 	add.w	r2, r7, #16
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	f7ff fee1 	bl	8002c04 <uavcan_si_unit_angular_velocity_Vector3_1_0_serialize_>
 8002e42:	4603      	mov	r3, r0
 8002e44:	773b      	strb	r3, [r7, #28]
        if (_err2_ < 0)
 8002e46:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	da02      	bge.n	8002e54 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0xec>
        {
            return _err2_;
 8002e4e:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8002e52:	e030      	b.n	8002eb6 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x14e>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 96ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	00db      	lsls	r3, r3, #3
 8002e58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e5a:	4413      	add	r3, r2
 8002e5c:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e60:	f003 0307 	and.w	r3, r3, #7
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d021      	beq.n	8002eac <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x144>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 8002e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	f003 0307 	and.w	r3, r3, #7
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	f1c3 0308 	rsb	r3, r3, #8
 8002e76:	76fb      	strb	r3, [r7, #27]
        NUNAVUT_ASSERT(_pad1_ > 0);
        const int8_t _err3_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 8002e78:	7efb      	ldrb	r3, [r7, #27]
 8002e7a:	9302      	str	r3, [sp, #8]
 8002e7c:	f04f 0200 	mov.w	r2, #0
 8002e80:	f04f 0300 	mov.w	r3, #0
 8002e84:	e9cd 2300 	strd	r2, r3, [sp]
 8002e88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e8a:	6a39      	ldr	r1, [r7, #32]
 8002e8c:	68b8      	ldr	r0, [r7, #8]
 8002e8e:	f7ff f9f8 	bl	8002282 <nunavutSetUxx>
 8002e92:	4603      	mov	r3, r0
 8002e94:	76bb      	strb	r3, [r7, #26]
        if (_err3_ < 0)
 8002e96:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	da02      	bge.n	8002ea4 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x13c>
        {
            return _err3_;
 8002e9e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8002ea2:	e008      	b.n	8002eb6 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_+0x14e>
        }
        offset_bits += _pad1_;
 8002ea4:	7efb      	ldrb	r3, [r7, #27]
 8002ea6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ea8:	4413      	add	r3, r2
 8002eaa:	627b      	str	r3, [r7, #36]	@ 0x24
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 192ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eae:	08da      	lsrs	r2, r3, #3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002eb4:	2300      	movs	r3, #0
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3728      	adds	r7, #40	@ 0x28
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}

08002ebe <uavcan_si_unit_length_WideVector3_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_length_WideVector3_1_0_serialize_(
    const uavcan_si_unit_length_WideVector3_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002ebe:	b580      	push	{r7, lr}
 8002ec0:	b08c      	sub	sp, #48	@ 0x30
 8002ec2:	af04      	add	r7, sp, #16
 8002ec4:	60f8      	str	r0, [r7, #12]
 8002ec6:	60b9      	str	r1, [r7, #8]
 8002ec8:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d005      	beq.n	8002edc <uavcan_si_unit_length_WideVector3_1_0_serialize_+0x1e>
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d002      	beq.n	8002edc <uavcan_si_unit_length_WideVector3_1_0_serialize_+0x1e>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d102      	bne.n	8002ee2 <uavcan_si_unit_length_WideVector3_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002edc:	f06f 0301 	mvn.w	r3, #1
 8002ee0:	e042      	b.n	8002f68 <uavcan_si_unit_length_WideVector3_1_0_serialize_+0xaa>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 192UL)
 8002ee8:	69bb      	ldr	r3, [r7, #24]
 8002eea:	00db      	lsls	r3, r3, #3
 8002eec:	2bbf      	cmp	r3, #191	@ 0xbf
 8002eee:	d802      	bhi.n	8002ef6 <uavcan_si_unit_length_WideVector3_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002ef0:	f06f 0302 	mvn.w	r3, #2
 8002ef4:	e038      	b.n	8002f68 <uavcan_si_unit_length_WideVector3_1_0_serialize_+0xaa>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT((offset_bits + 192ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- assume the native representation is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        static_assert(NUNAVUT_PLATFORM_IEEE754_DOUBLE, "Native IEEE754 binary64 required. TODO: relax constraint");
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, 3UL * 64UL, &obj->meter[0], 0U);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2200      	movs	r2, #0
 8002efe:	9200      	str	r2, [sp, #0]
 8002f00:	22c0      	movs	r2, #192	@ 0xc0
 8002f02:	69f9      	ldr	r1, [r7, #28]
 8002f04:	68b8      	ldr	r0, [r7, #8]
 8002f06:	f7ff f8ff 	bl	8002108 <nunavutCopyBits>
        offset_bits += 3UL * 64UL;
 8002f0a:	69fb      	ldr	r3, [r7, #28]
 8002f0c:	33c0      	adds	r3, #192	@ 0xc0
 8002f0e:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002f10:	69fb      	ldr	r3, [r7, #28]
 8002f12:	f003 0307 	and.w	r3, r3, #7
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d021      	beq.n	8002f5e <uavcan_si_unit_length_WideVector3_1_0_serialize_+0xa0>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002f1a:	69fb      	ldr	r3, [r7, #28]
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	f003 0307 	and.w	r3, r3, #7
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	f1c3 0308 	rsb	r3, r3, #8
 8002f28:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002f2a:	7dfb      	ldrb	r3, [r7, #23]
 8002f2c:	9302      	str	r3, [sp, #8]
 8002f2e:	f04f 0200 	mov.w	r2, #0
 8002f32:	f04f 0300 	mov.w	r3, #0
 8002f36:	e9cd 2300 	strd	r2, r3, [sp]
 8002f3a:	69fa      	ldr	r2, [r7, #28]
 8002f3c:	69b9      	ldr	r1, [r7, #24]
 8002f3e:	68b8      	ldr	r0, [r7, #8]
 8002f40:	f7ff f99f 	bl	8002282 <nunavutSetUxx>
 8002f44:	4603      	mov	r3, r0
 8002f46:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 8002f48:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	da02      	bge.n	8002f56 <uavcan_si_unit_length_WideVector3_1_0_serialize_+0x98>
        {
            return _err0_;
 8002f50:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002f54:	e008      	b.n	8002f68 <uavcan_si_unit_length_WideVector3_1_0_serialize_+0xaa>
        }
        offset_bits += _pad0_;
 8002f56:	7dfb      	ldrb	r3, [r7, #23]
 8002f58:	69fa      	ldr	r2, [r7, #28]
 8002f5a:	4413      	add	r3, r2
 8002f5c:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 192ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8002f5e:	69fb      	ldr	r3, [r7, #28]
 8002f60:	08da      	lsrs	r2, r3, #3
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8002f66:	2300      	movs	r3, #0
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	3720      	adds	r7, #32
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}

08002f70 <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_(
    const reg_udral_physics_kinematics_cartesian_Point_0_1* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b08c      	sub	sp, #48	@ 0x30
 8002f74:	af04      	add	r7, sp, #16
 8002f76:	60f8      	str	r0, [r7, #12]
 8002f78:	60b9      	str	r1, [r7, #8]
 8002f7a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d005      	beq.n	8002f8e <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0x1e>
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d002      	beq.n	8002f8e <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0x1e>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d102      	bne.n	8002f94 <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002f8e:	f06f 0301 	mvn.w	r3, #1
 8002f92:	e051      	b.n	8003038 <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0xc8>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 192UL)
 8002f9a:	69bb      	ldr	r3, [r7, #24]
 8002f9c:	00db      	lsls	r3, r3, #3
 8002f9e:	2bbf      	cmp	r3, #191	@ 0xbf
 8002fa0:	d802      	bhi.n	8002fa8 <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8002fa2:	f06f 0302 	mvn.w	r3, #2
 8002fa6:	e047      	b.n	8003038 <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0xc8>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	61fb      	str	r3, [r7, #28]

    {   // uavcan.si.unit.length.WideVector3.1.0 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 192ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 24UL;  // Nested object (max) size, in bytes.
 8002fac:	2318      	movs	r3, #24
 8002fae:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err0_ = uavcan_si_unit_length_WideVector3_1_0_serialize_(
 8002fb0:	68f8      	ldr	r0, [r7, #12]
            &obj->value, &buffer[offset_bits / 8U], &_size_bytes0_);
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	08db      	lsrs	r3, r3, #3
        int8_t _err0_ = uavcan_si_unit_length_WideVector3_1_0_serialize_(
 8002fb6:	68ba      	ldr	r2, [r7, #8]
 8002fb8:	4413      	add	r3, r2
 8002fba:	f107 0210 	add.w	r2, r7, #16
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	f7ff ff7d 	bl	8002ebe <uavcan_si_unit_length_WideVector3_1_0_serialize_>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	75fb      	strb	r3, [r7, #23]
        if (_err0_ < 0)
 8002fc8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	da02      	bge.n	8002fd6 <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0x66>
        {
            return _err0_;
 8002fd0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002fd4:	e030      	b.n	8003038 <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0xc8>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 192ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	00db      	lsls	r3, r3, #3
 8002fda:	69fa      	ldr	r2, [r7, #28]
 8002fdc:	4413      	add	r3, r2
 8002fde:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8002fe0:	69fb      	ldr	r3, [r7, #28]
 8002fe2:	f003 0307 	and.w	r3, r3, #7
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d021      	beq.n	800302e <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0xbe>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	f003 0307 	and.w	r3, r3, #7
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	f1c3 0308 	rsb	r3, r3, #8
 8002ff8:	75bb      	strb	r3, [r7, #22]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8002ffa:	7dbb      	ldrb	r3, [r7, #22]
 8002ffc:	9302      	str	r3, [sp, #8]
 8002ffe:	f04f 0200 	mov.w	r2, #0
 8003002:	f04f 0300 	mov.w	r3, #0
 8003006:	e9cd 2300 	strd	r2, r3, [sp]
 800300a:	69fa      	ldr	r2, [r7, #28]
 800300c:	69b9      	ldr	r1, [r7, #24]
 800300e:	68b8      	ldr	r0, [r7, #8]
 8003010:	f7ff f937 	bl	8002282 <nunavutSetUxx>
 8003014:	4603      	mov	r3, r0
 8003016:	757b      	strb	r3, [r7, #21]
        if (_err1_ < 0)
 8003018:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800301c:	2b00      	cmp	r3, #0
 800301e:	da02      	bge.n	8003026 <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0xb6>
        {
            return _err1_;
 8003020:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8003024:	e008      	b.n	8003038 <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_+0xc8>
        }
        offset_bits += _pad0_;
 8003026:	7dbb      	ldrb	r3, [r7, #22]
 8003028:	69fa      	ldr	r2, [r7, #28]
 800302a:	4413      	add	r3, r2
 800302c:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 192ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	08da      	lsrs	r2, r3, #3
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003036:	2300      	movs	r3, #0
}
 8003038:	4618      	mov	r0, r3
 800303a:	3720      	adds	r7, #32
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}

08003040 <uavcan_si_unit_angle_Quaternion_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_si_unit_angle_Quaternion_1_0_serialize_(
    const uavcan_si_unit_angle_Quaternion_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b08c      	sub	sp, #48	@ 0x30
 8003044:	af04      	add	r7, sp, #16
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	60b9      	str	r1, [r7, #8]
 800304a:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d005      	beq.n	800305e <uavcan_si_unit_angle_Quaternion_1_0_serialize_+0x1e>
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d002      	beq.n	800305e <uavcan_si_unit_angle_Quaternion_1_0_serialize_+0x1e>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d102      	bne.n	8003064 <uavcan_si_unit_angle_Quaternion_1_0_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 800305e:	f06f 0301 	mvn.w	r3, #1
 8003062:	e042      	b.n	80030ea <uavcan_si_unit_angle_Quaternion_1_0_serialize_+0xaa>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	61bb      	str	r3, [r7, #24]
    if ((8U * (size_t) capacity_bytes) < 128UL)
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	00db      	lsls	r3, r3, #3
 800306e:	2b7f      	cmp	r3, #127	@ 0x7f
 8003070:	d802      	bhi.n	8003078 <uavcan_si_unit_angle_Quaternion_1_0_serialize_+0x38>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003072:	f06f 0302 	mvn.w	r3, #2
 8003076:	e038      	b.n	80030ea <uavcan_si_unit_angle_Quaternion_1_0_serialize_+0xaa>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003078:	2300      	movs	r3, #0
 800307a:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 128ULL) <= (capacity_bytes * 8U));
        // Saturation code not emitted -- assume the native representation is conformant.
        static_assert(NUNAVUT_PLATFORM_IEEE754_FLOAT, "Native IEEE754 binary32 required. TODO: relax constraint");
        // Optimization prospect: this item is aligned at the byte boundary, so it is possible to use memmove().
        nunavutCopyBits(&buffer[0], offset_bits, 4UL * 32UL, &obj->wxyz[0], 0U);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2200      	movs	r2, #0
 8003080:	9200      	str	r2, [sp, #0]
 8003082:	2280      	movs	r2, #128	@ 0x80
 8003084:	69f9      	ldr	r1, [r7, #28]
 8003086:	68b8      	ldr	r0, [r7, #8]
 8003088:	f7ff f83e 	bl	8002108 <nunavutCopyBits>
        offset_bits += 4UL * 32UL;
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	3380      	adds	r3, #128	@ 0x80
 8003090:	61fb      	str	r3, [r7, #28]
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	f003 0307 	and.w	r3, r3, #7
 8003098:	2b00      	cmp	r3, #0
 800309a:	d021      	beq.n	80030e0 <uavcan_si_unit_angle_Quaternion_1_0_serialize_+0xa0>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800309c:	69fb      	ldr	r3, [r7, #28]
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	f003 0307 	and.w	r3, r3, #7
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	f1c3 0308 	rsb	r3, r3, #8
 80030aa:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80030ac:	7dfb      	ldrb	r3, [r7, #23]
 80030ae:	9302      	str	r3, [sp, #8]
 80030b0:	f04f 0200 	mov.w	r2, #0
 80030b4:	f04f 0300 	mov.w	r3, #0
 80030b8:	e9cd 2300 	strd	r2, r3, [sp]
 80030bc:	69fa      	ldr	r2, [r7, #28]
 80030be:	69b9      	ldr	r1, [r7, #24]
 80030c0:	68b8      	ldr	r0, [r7, #8]
 80030c2:	f7ff f8de 	bl	8002282 <nunavutSetUxx>
 80030c6:	4603      	mov	r3, r0
 80030c8:	75bb      	strb	r3, [r7, #22]
        if (_err0_ < 0)
 80030ca:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	da02      	bge.n	80030d8 <uavcan_si_unit_angle_Quaternion_1_0_serialize_+0x98>
        {
            return _err0_;
 80030d2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80030d6:	e008      	b.n	80030ea <uavcan_si_unit_angle_Quaternion_1_0_serialize_+0xaa>
        }
        offset_bits += _pad0_;
 80030d8:	7dfb      	ldrb	r3, [r7, #23]
 80030da:	69fa      	ldr	r2, [r7, #28]
 80030dc:	4413      	add	r3, r2
 80030de:	61fb      	str	r3, [r7, #28]
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 128ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	08da      	lsrs	r2, r3, #3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 80030e8:	2300      	movs	r3, #0
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3720      	adds	r7, #32
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}

080030f2 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_(
    const reg_udral_physics_kinematics_cartesian_Pose_0_1* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80030f2:	b580      	push	{r7, lr}
 80030f4:	b08e      	sub	sp, #56	@ 0x38
 80030f6:	af04      	add	r7, sp, #16
 80030f8:	60f8      	str	r0, [r7, #12]
 80030fa:	60b9      	str	r1, [r7, #8]
 80030fc:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d005      	beq.n	8003110 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x1e>
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d002      	beq.n	8003110 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x1e>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d102      	bne.n	8003116 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003110:	f06f 0301 	mvn.w	r3, #1
 8003114:	e095      	b.n	8003242 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x150>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	623b      	str	r3, [r7, #32]
    if ((8U * (size_t) capacity_bytes) < 320UL)
 800311c:	6a3b      	ldr	r3, [r7, #32]
 800311e:	00db      	lsls	r3, r3, #3
 8003120:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003124:	d202      	bcs.n	800312c <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8003126:	f06f 0302 	mvn.w	r3, #2
 800312a:	e08a      	b.n	8003242 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x150>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800312c:	2300      	movs	r3, #0
 800312e:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // reg.udral.physics.kinematics.cartesian.Point.0.1 position
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 192ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 24UL;  // Nested object (max) size, in bytes.
 8003130:	2318      	movs	r3, #24
 8003132:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err0_ = reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_(
 8003134:	68f8      	ldr	r0, [r7, #12]
            &obj->position, &buffer[offset_bits / 8U], &_size_bytes0_);
 8003136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003138:	08db      	lsrs	r3, r3, #3
        int8_t _err0_ = reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_(
 800313a:	68ba      	ldr	r2, [r7, #8]
 800313c:	4413      	add	r3, r2
 800313e:	f107 0214 	add.w	r2, r7, #20
 8003142:	4619      	mov	r1, r3
 8003144:	f7ff ff14 	bl	8002f70 <reg_udral_physics_kinematics_cartesian_Point_0_1_serialize_>
 8003148:	4603      	mov	r3, r0
 800314a:	77fb      	strb	r3, [r7, #31]
        if (_err0_ < 0)
 800314c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003150:	2b00      	cmp	r3, #0
 8003152:	da02      	bge.n	800315a <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x68>
        {
            return _err0_;
 8003154:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003158:	e073      	b.n	8003242 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x150>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 192ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	00db      	lsls	r3, r3, #3
 800315e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003160:	4413      	add	r3, r2
 8003162:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003166:	f003 0307 	and.w	r3, r3, #7
 800316a:	2b00      	cmp	r3, #0
 800316c:	d021      	beq.n	80031b2 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0xc0>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800316e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003170:	b2db      	uxtb	r3, r3
 8003172:	f003 0307 	and.w	r3, r3, #7
 8003176:	b2db      	uxtb	r3, r3
 8003178:	f1c3 0308 	rsb	r3, r3, #8
 800317c:	77bb      	strb	r3, [r7, #30]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800317e:	7fbb      	ldrb	r3, [r7, #30]
 8003180:	9302      	str	r3, [sp, #8]
 8003182:	f04f 0200 	mov.w	r2, #0
 8003186:	f04f 0300 	mov.w	r3, #0
 800318a:	e9cd 2300 	strd	r2, r3, [sp]
 800318e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003190:	6a39      	ldr	r1, [r7, #32]
 8003192:	68b8      	ldr	r0, [r7, #8]
 8003194:	f7ff f875 	bl	8002282 <nunavutSetUxx>
 8003198:	4603      	mov	r3, r0
 800319a:	777b      	strb	r3, [r7, #29]
        if (_err1_ < 0)
 800319c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	da02      	bge.n	80031aa <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0xb8>
        {
            return _err1_;
 80031a4:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80031a8:	e04b      	b.n	8003242 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x150>
        }
        offset_bits += _pad0_;
 80031aa:	7fbb      	ldrb	r3, [r7, #30]
 80031ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031ae:	4413      	add	r3, r2
 80031b0:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // uavcan.si.unit.angle.Quaternion.1.0 orientation
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 128ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 16UL;  // Nested object (max) size, in bytes.
 80031b2:	2310      	movs	r3, #16
 80031b4:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err2_ = uavcan_si_unit_angle_Quaternion_1_0_serialize_(
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	f103 0018 	add.w	r0, r3, #24
            &obj->orientation, &buffer[offset_bits / 8U], &_size_bytes1_);
 80031bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031be:	08db      	lsrs	r3, r3, #3
        int8_t _err2_ = uavcan_si_unit_angle_Quaternion_1_0_serialize_(
 80031c0:	68ba      	ldr	r2, [r7, #8]
 80031c2:	4413      	add	r3, r2
 80031c4:	f107 0210 	add.w	r2, r7, #16
 80031c8:	4619      	mov	r1, r3
 80031ca:	f7ff ff39 	bl	8003040 <uavcan_si_unit_angle_Quaternion_1_0_serialize_>
 80031ce:	4603      	mov	r3, r0
 80031d0:	773b      	strb	r3, [r7, #28]
        if (_err2_ < 0)
 80031d2:	f997 301c 	ldrsb.w	r3, [r7, #28]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	da02      	bge.n	80031e0 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0xee>
        {
            return _err2_;
 80031da:	f997 301c 	ldrsb.w	r3, [r7, #28]
 80031de:	e030      	b.n	8003242 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x150>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 128ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	00db      	lsls	r3, r3, #3
 80031e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031e6:	4413      	add	r3, r2
 80031e8:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80031ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ec:	f003 0307 	and.w	r3, r3, #7
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d021      	beq.n	8003238 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x146>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 80031f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	f003 0307 	and.w	r3, r3, #7
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	f1c3 0308 	rsb	r3, r3, #8
 8003202:	76fb      	strb	r3, [r7, #27]
        NUNAVUT_ASSERT(_pad1_ > 0);
        const int8_t _err3_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 8003204:	7efb      	ldrb	r3, [r7, #27]
 8003206:	9302      	str	r3, [sp, #8]
 8003208:	f04f 0200 	mov.w	r2, #0
 800320c:	f04f 0300 	mov.w	r3, #0
 8003210:	e9cd 2300 	strd	r2, r3, [sp]
 8003214:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003216:	6a39      	ldr	r1, [r7, #32]
 8003218:	68b8      	ldr	r0, [r7, #8]
 800321a:	f7ff f832 	bl	8002282 <nunavutSetUxx>
 800321e:	4603      	mov	r3, r0
 8003220:	76bb      	strb	r3, [r7, #26]
        if (_err3_ < 0)
 8003222:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8003226:	2b00      	cmp	r3, #0
 8003228:	da02      	bge.n	8003230 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x13e>
        {
            return _err3_;
 800322a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800322e:	e008      	b.n	8003242 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_+0x150>
        }
        offset_bits += _pad1_;
 8003230:	7efb      	ldrb	r3, [r7, #27]
 8003232:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003234:	4413      	add	r3, r2
 8003236:	627b      	str	r3, [r7, #36]	@ 0x24
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 320ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800323a:	08da      	lsrs	r2, r3, #3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	3728      	adds	r7, #40	@ 0x28
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}

0800324a <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t reg_udral_physics_kinematics_cartesian_State_0_1_serialize_(
    const reg_udral_physics_kinematics_cartesian_State_0_1* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 800324a:	b580      	push	{r7, lr}
 800324c:	b08e      	sub	sp, #56	@ 0x38
 800324e:	af04      	add	r7, sp, #16
 8003250:	60f8      	str	r0, [r7, #12]
 8003252:	60b9      	str	r1, [r7, #8]
 8003254:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d005      	beq.n	8003268 <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x1e>
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d002      	beq.n	8003268 <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x1e>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d102      	bne.n	800326e <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x24>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8003268:	f06f 0301 	mvn.w	r3, #1
 800326c:	e095      	b.n	800339a <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x150>
    }


    const size_t capacity_bytes = *inout_buffer_size_bytes;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	623b      	str	r3, [r7, #32]
    if ((8U * (size_t) capacity_bytes) < 512UL)
 8003274:	6a3b      	ldr	r3, [r7, #32]
 8003276:	00db      	lsls	r3, r3, #3
 8003278:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800327c:	d202      	bcs.n	8003284 <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 800327e:	f06f 0302 	mvn.w	r3, #2
 8003282:	e08a      	b.n	800339a <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x150>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8003284:	2300      	movs	r3, #0
 8003286:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // reg.udral.physics.kinematics.cartesian.Pose.0.1 pose
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 320ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes0_ = 40UL;  // Nested object (max) size, in bytes.
 8003288:	2328      	movs	r3, #40	@ 0x28
 800328a:	617b      	str	r3, [r7, #20]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
        int8_t _err0_ = reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_(
 800328c:	68f8      	ldr	r0, [r7, #12]
            &obj->pose, &buffer[offset_bits / 8U], &_size_bytes0_);
 800328e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003290:	08db      	lsrs	r3, r3, #3
        int8_t _err0_ = reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_(
 8003292:	68ba      	ldr	r2, [r7, #8]
 8003294:	4413      	add	r3, r2
 8003296:	f107 0214 	add.w	r2, r7, #20
 800329a:	4619      	mov	r1, r3
 800329c:	f7ff ff29 	bl	80030f2 <reg_udral_physics_kinematics_cartesian_Pose_0_1_serialize_>
 80032a0:	4603      	mov	r3, r0
 80032a2:	77fb      	strb	r3, [r7, #31]
        if (_err0_ < 0)
 80032a4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	da02      	bge.n	80032b2 <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x68>
        {
            return _err0_;
 80032ac:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80032b0:	e073      	b.n	800339a <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x150>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 320ULL);
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	00db      	lsls	r3, r3, #3
 80032b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032b8:	4413      	add	r3, r2
 80032ba:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80032bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032be:	f003 0307 	and.w	r3, r3, #7
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d021      	beq.n	800330a <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0xc0>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 80032c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	f003 0307 	and.w	r3, r3, #7
 80032ce:	b2db      	uxtb	r3, r3
 80032d0:	f1c3 0308 	rsb	r3, r3, #8
 80032d4:	77bb      	strb	r3, [r7, #30]
        NUNAVUT_ASSERT(_pad0_ > 0);
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80032d6:	7fbb      	ldrb	r3, [r7, #30]
 80032d8:	9302      	str	r3, [sp, #8]
 80032da:	f04f 0200 	mov.w	r2, #0
 80032de:	f04f 0300 	mov.w	r3, #0
 80032e2:	e9cd 2300 	strd	r2, r3, [sp]
 80032e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032e8:	6a39      	ldr	r1, [r7, #32]
 80032ea:	68b8      	ldr	r0, [r7, #8]
 80032ec:	f7fe ffc9 	bl	8002282 <nunavutSetUxx>
 80032f0:	4603      	mov	r3, r0
 80032f2:	777b      	strb	r3, [r7, #29]
        if (_err1_ < 0)
 80032f4:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	da02      	bge.n	8003302 <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0xb8>
        {
            return _err1_;
 80032fc:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8003300:	e04b      	b.n	800339a <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x150>
        }
        offset_bits += _pad0_;
 8003302:	7fbb      	ldrb	r3, [r7, #30]
 8003304:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003306:	4413      	add	r3, r2
 8003308:	627b      	str	r3, [r7, #36]	@ 0x24

    {   // reg.udral.physics.kinematics.cartesian.Twist.0.1 twist
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits + 192ULL) <= (capacity_bytes * 8U));
        size_t _size_bytes1_ = 24UL;  // Nested object (max) size, in bytes.
 800330a:	2318      	movs	r3, #24
 800330c:	613b      	str	r3, [r7, #16]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
        int8_t _err2_ = reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_(
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	f103 0028 	add.w	r0, r3, #40	@ 0x28
            &obj->twist, &buffer[offset_bits / 8U], &_size_bytes1_);
 8003314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003316:	08db      	lsrs	r3, r3, #3
        int8_t _err2_ = reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_(
 8003318:	68ba      	ldr	r2, [r7, #8]
 800331a:	4413      	add	r3, r2
 800331c:	f107 0210 	add.w	r2, r7, #16
 8003320:	4619      	mov	r1, r3
 8003322:	f7ff fd21 	bl	8002d68 <reg_udral_physics_kinematics_cartesian_Twist_0_1_serialize_>
 8003326:	4603      	mov	r3, r0
 8003328:	773b      	strb	r3, [r7, #28]
        if (_err2_ < 0)
 800332a:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800332e:	2b00      	cmp	r3, #0
 8003330:	da02      	bge.n	8003338 <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0xee>
        {
            return _err2_;
 8003332:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8003336:	e030      	b.n	800339a <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x150>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 192ULL);
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	00db      	lsls	r3, r3, #3
 800333c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800333e:	4413      	add	r3, r2
 8003340:	627b      	str	r3, [r7, #36]	@ 0x24
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
    }


    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8003342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003344:	f003 0307 	and.w	r3, r3, #7
 8003348:	2b00      	cmp	r3, #0
 800334a:	d021      	beq.n	8003390 <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x146>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 800334c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800334e:	b2db      	uxtb	r3, r3
 8003350:	f003 0307 	and.w	r3, r3, #7
 8003354:	b2db      	uxtb	r3, r3
 8003356:	f1c3 0308 	rsb	r3, r3, #8
 800335a:	76fb      	strb	r3, [r7, #27]
        NUNAVUT_ASSERT(_pad1_ > 0);
        const int8_t _err3_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 800335c:	7efb      	ldrb	r3, [r7, #27]
 800335e:	9302      	str	r3, [sp, #8]
 8003360:	f04f 0200 	mov.w	r2, #0
 8003364:	f04f 0300 	mov.w	r3, #0
 8003368:	e9cd 2300 	strd	r2, r3, [sp]
 800336c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800336e:	6a39      	ldr	r1, [r7, #32]
 8003370:	68b8      	ldr	r0, [r7, #8]
 8003372:	f7fe ff86 	bl	8002282 <nunavutSetUxx>
 8003376:	4603      	mov	r3, r0
 8003378:	76bb      	strb	r3, [r7, #26]
        if (_err3_ < 0)
 800337a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800337e:	2b00      	cmp	r3, #0
 8003380:	da02      	bge.n	8003388 <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x13e>
        {
            return _err3_;
 8003382:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8003386:	e008      	b.n	800339a <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_+0x150>
        }
        offset_bits += _pad1_;
 8003388:	7efb      	ldrb	r3, [r7, #27]
 800338a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800338c:	4413      	add	r3, r2
 800338e:	627b      	str	r3, [r7, #36]	@ 0x24
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.

    NUNAVUT_ASSERT(offset_bits == 512ULL);

    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8003390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003392:	08da      	lsrs	r2, r3, #3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	601a      	str	r2, [r3, #0]

    return NUNAVUT_SUCCESS;
 8003398:	2300      	movs	r3, #0
}
 800339a:	4618      	mov	r0, r3
 800339c:	3728      	adds	r7, #40	@ 0x28
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}

080033a2 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>:
	  __r._M_ptr = nullptr;
	}

      __shared_ptr(const __shared_ptr&) noexcept = default;
      __shared_ptr& operator=(const __shared_ptr&) noexcept = default;
      ~__shared_ptr() = default;
 80033a2:	b580      	push	{r7, lr}
 80033a4:	b082      	sub	sp, #8
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	3304      	adds	r3, #4
 80033ae:	4618      	mov	r0, r3
 80033b0:	f000 fb4b 	bl	8003a4a <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EED1Ev>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	4618      	mov	r0, r3
 80033b8:	3708      	adds	r7, #8
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}

080033be <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1Ev>:
      constexpr __shared_count() noexcept : _M_pi(0)
 80033be:	b480      	push	{r7}
 80033c0:	b083      	sub	sp, #12
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	6078      	str	r0, [r7, #4]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	601a      	str	r2, [r3, #0]
      { }
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	4618      	mov	r0, r3
 80033d0:	370c      	adds	r7, #12
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr

080033da <error_handler>:

std::byte buffer[sizeof(CyphalInterface) + sizeof(G4CAN) + sizeof(SystemAllocator)];
std::shared_ptr<CyphalInterface> interface;


void error_handler() { Error_Handler(); }
 80033da:	b580      	push	{r7, lr}
 80033dc:	af00      	add	r7, sp, #0
 80033de:	f7fe fce6 	bl	8001dae <Error_Handler>
 80033e2:	bf00      	nop
 80033e4:	bd80      	pop	{r7, pc}

080033e6 <micros_64>:
// Тут не нужен точный таймер, поэтому так
uint64_t micros_64() { return HAL_GetTick() * 1000; }
 80033e6:	b5b0      	push	{r4, r5, r7, lr}
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	f002 fc17 	bl	8005c1c <HAL_GetTick>
 80033ee:	4603      	mov	r3, r0
 80033f0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80033f4:	fb02 f303 	mul.w	r3, r2, r3
 80033f8:	2200      	movs	r2, #0
 80033fa:	461c      	mov	r4, r3
 80033fc:	4615      	mov	r5, r2
 80033fe:	4622      	mov	r2, r4
 8003400:	462b      	mov	r3, r5
 8003402:	4610      	mov	r0, r2
 8003404:	4619      	mov	r1, r3
 8003406:	bdb0      	pop	{r4, r5, r7, pc}

08003408 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ERKS3_>:
      __shared_ptr(const __shared_ptr&) noexcept = default;
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	6039      	str	r1, [r7, #0]
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	601a      	str	r2, [r3, #0]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	1d1a      	adds	r2, r3, #4
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	3304      	adds	r3, #4
 8003422:	4619      	mov	r1, r3
 8003424:	4610      	mov	r0, r2
 8003426:	f000 fb83 	bl	8003b30 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1ERKS2_>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4618      	mov	r0, r3
 800342e:	3708      	adds	r7, #8
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>:
       *  @brief  Construct an empty %shared_ptr.
       *  @post   use_count()==0 && get()==0
       */
      constexpr shared_ptr() noexcept : __shared_ptr<_Tp>() { }

      shared_ptr(const shared_ptr&) noexcept = default; ///< Copy constructor
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	6039      	str	r1, [r7, #0]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	683a      	ldr	r2, [r7, #0]
 8003442:	4611      	mov	r1, r2
 8003444:	4618      	mov	r0, r3
 8003446:	f7ff ffdf 	bl	8003408 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ERKS3_>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4618      	mov	r0, r3
 800344e:	3708      	adds	r7, #8
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}

08003454 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>:
    class shared_ptr : public __shared_ptr<_Tp>
 8003454:	b580      	push	{r7, lr}
 8003456:	b082      	sub	sp, #8
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	4618      	mov	r0, r3
 8003460:	f7ff ff9f 	bl	80033a2 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	4618      	mov	r0, r3
 8003468:	3708      	adds	r7, #8
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
	...

08003470 <_ZN11HBeatReaderC1ESt10shared_ptrI15CyphalInterfaceE>:
UtilityConfig utilities(micros_64, error_handler);

class HBeatReader: public AbstractSubscription<HBeat> {
public:
    HBeatReader(InterfacePtr interface): AbstractSubscription<HBeat>(interface,
 8003470:	b590      	push	{r4, r7, lr}
 8003472:	b085      	sub	sp, #20
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
        // Тут параметры - port_id, transfer kind или только port_id
        uavcan_node_Heartbeat_1_0_FIXED_PORT_ID_
    ) {};
 800347a:	687c      	ldr	r4, [r7, #4]
 800347c:	f107 0308 	add.w	r3, r7, #8
 8003480:	6839      	ldr	r1, [r7, #0]
 8003482:	4618      	mov	r0, r3
 8003484:	f7ff ffd6 	bl	8003434 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8003488:	f107 0308 	add.w	r3, r7, #8
 800348c:	f641 5255 	movw	r2, #7509	@ 0x1d55
 8003490:	4619      	mov	r1, r3
 8003492:	4620      	mov	r0, r4
 8003494:	f000 fb63 	bl	8003b5e <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt>
 8003498:	f107 0308 	add.w	r3, r7, #8
 800349c:	4618      	mov	r0, r3
 800349e:	f7ff ffd9 	bl	8003454 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 80034a2:	4a04      	ldr	r2, [pc, #16]	@ (80034b4 <_ZN11HBeatReaderC1ESt10shared_ptrI15CyphalInterfaceE+0x44>)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	601a      	str	r2, [r3, #0]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	4618      	mov	r0, r3
 80034ac:	3714      	adds	r7, #20
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd90      	pop	{r4, r7, pc}
 80034b2:	bf00      	nop
 80034b4:	08012898 	.word	0x08012898

080034b8 <_ZN11HBeatReader7handlerERK25uavcan_node_Heartbeat_1_0P16CanardRxTransfer>:
    void handler(const uavcan_node_Heartbeat_1_0& hbeat, CanardRxTransfer* transfer) override {
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b084      	sub	sp, #16
 80034bc:	af00      	add	r7, sp, #0
 80034be:	60f8      	str	r0, [r7, #12]
 80034c0:	60b9      	str	r1, [r7, #8]
 80034c2:	607a      	str	r2, [r7, #4]
    	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80034c4:	2120      	movs	r1, #32
 80034c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80034ca:	f003 fd6b 	bl	8006fa4 <HAL_GPIO_TogglePin>
    }
 80034ce:	bf00      	nop
 80034d0:	3710      	adds	r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
	...

080034d8 <_ZN8JSReaderC1ESt10shared_ptrI15CyphalInterfaceE>:

HBeatReader* h_reader;

class JSReader: public AbstractSubscription<JS_msg> {
public:
	JSReader(InterfacePtr interface): AbstractSubscription<JS_msg>(interface,
 80034d8:	b590      	push	{r4, r7, lr}
 80034da:	b085      	sub	sp, #20
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	6039      	str	r1, [r7, #0]
        // Тут параметры - port_id, transfer kind или только port_id
		JS_SUB_PORT_ID
    ) {};
 80034e2:	687c      	ldr	r4, [r7, #4]
 80034e4:	f107 0308 	add.w	r3, r7, #8
 80034e8:	6839      	ldr	r1, [r7, #0]
 80034ea:	4618      	mov	r0, r3
 80034ec:	f7ff ffa2 	bl	8003434 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 80034f0:	f107 0308 	add.w	r3, r7, #8
 80034f4:	f240 4264 	movw	r2, #1124	@ 0x464
 80034f8:	4619      	mov	r1, r3
 80034fa:	4620      	mov	r0, r4
 80034fc:	f000 fb4d 	bl	8003b9a <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt>
 8003500:	f107 0308 	add.w	r3, r7, #8
 8003504:	4618      	mov	r0, r3
 8003506:	f7ff ffa5 	bl	8003454 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 800350a:	4a04      	ldr	r2, [pc, #16]	@ (800351c <_ZN8JSReaderC1ESt10shared_ptrI15CyphalInterfaceE+0x44>)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	601a      	str	r2, [r3, #0]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	4618      	mov	r0, r3
 8003514:	3714      	adds	r7, #20
 8003516:	46bd      	mov	sp, r7
 8003518:	bd90      	pop	{r4, r7, pc}
 800351a:	bf00      	nop
 800351c:	08012878 	.word	0x08012878

08003520 <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer>:
    void handler(const reg_udral_physics_kinematics_rotation_Planar_0_1& js_in, CanardRxTransfer* transfer) override {
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	60b9      	str	r1, [r7, #8]
 800352a:	607a      	str	r2, [r7, #4]
    	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 800352c:	2104      	movs	r1, #4
 800352e:	4803      	ldr	r0, [pc, #12]	@ (800353c <_ZN8JSReader7handlerERK48reg_udral_physics_kinematics_rotation_Planar_0_1P16CanardRxTransfer+0x1c>)
 8003530:	f003 fd38 	bl	8006fa4 <HAL_GPIO_TogglePin>
    }
 8003534:	bf00      	nop
 8003536:	3710      	adds	r7, #16
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}
 800353c:	48000c00 	.word	0x48000c00

08003540 <send_IMU>:
		&int_transfer_id
	);
}

void send_IMU(float* qw, float* qx, float* qy, float* qz, float* ax, float* ay, float* az, float* gx, float* gy, float* gz)
{
 8003540:	b5b0      	push	{r4, r5, r7, lr}
 8003542:	b0a6      	sub	sp, #152	@ 0x98
 8003544:	af02      	add	r7, sp, #8
 8003546:	60f8      	str	r0, [r7, #12]
 8003548:	60b9      	str	r1, [r7, #8]
 800354a:	607a      	str	r2, [r7, #4]
 800354c:	603b      	str	r3, [r7, #0]

	//HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);

	//uavcan_si_unit_angle_Quaternion_1_0 q_orient = {*av_1, *av_2, *av_3, *av_3};
	reg_udral_physics_kinematics_cartesian_Pose_0_1 imu_pose;
	imu_pose.orientation = {*qw, *qx, *qy, *qz};
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	6818      	ldr	r0, [r3, #0]
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	6819      	ldr	r1, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
 8003562:	f8c7 1084 	str.w	r1, [r7, #132]	@ 0x84
 8003566:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 800356a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	//imu_pose.position =

	reg_udral_physics_kinematics_cartesian_Twist_0_1 imu_twist;
	imu_twist.angular = {*ax, *ay, *az};
 800356e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003572:	6819      	ldr	r1, [r3, #0]
 8003574:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8003582:	663a      	str	r2, [r7, #96]	@ 0x60
 8003584:	667b      	str	r3, [r7, #100]	@ 0x64
	imu_twist.linear = {*gx, *gy, *gz};
 8003586:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800358a:	6819      	ldr	r1, [r3, #0]
 800358c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6539      	str	r1, [r7, #80]	@ 0x50
 800359a:	657a      	str	r2, [r7, #84]	@ 0x54
 800359c:	65bb      	str	r3, [r7, #88]	@ 0x58

	reg_udral_physics_kinematics_cartesian_State_0_1 state_msg =
	{
			.pose = imu_pose,
			.twist = imu_twist
	};
 800359e:	f107 0410 	add.w	r4, r7, #16
 80035a2:	f107 0568 	add.w	r5, r7, #104	@ 0x68
 80035a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035ae:	e895 0003 	ldmia.w	r5, {r0, r1}
 80035b2:	e884 0003 	stmia.w	r4, {r0, r1}
 80035b6:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80035ba:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 80035be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035c2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80035c6:	e884 0003 	stmia.w	r4, {r0, r1}
    interface->send_cyphal_default_msg<State>(
 80035ca:	4808      	ldr	r0, [pc, #32]	@ (80035ec <send_IMU+0xac>)
 80035cc:	f000 fb14 	bl	8003bf8 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 80035d0:	f107 0110 	add.w	r1, r7, #16
 80035d4:	4b06      	ldr	r3, [pc, #24]	@ (80035f0 <send_IMU+0xb0>)
 80035d6:	9300      	str	r3, [sp, #0]
 80035d8:	f240 5339 	movw	r3, #1337	@ 0x539
 80035dc:	4a05      	ldr	r2, [pc, #20]	@ (80035f4 <send_IMU+0xb4>)
 80035de:	f000 fb17 	bl	8003c10 <_ZNK15CyphalInterface23send_cyphal_default_msgI5StateEEvPNT_4TypeEPhtS5_>
		&state_msg,
		state_buffer,
		AGENT_IMU_PORT,
		&int_transfer_id
	);
}
 80035e2:	bf00      	nop
 80035e4:	3790      	adds	r7, #144	@ 0x90
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bdb0      	pop	{r4, r5, r7, pc}
 80035ea:	bf00      	nop
 80035ec:	20000410 	.word	0x20000410
 80035f0:	20000480 	.word	0x20000480
 80035f4:	20000440 	.word	0x20000440

080035f8 <heartbeat>:

void heartbeat() {
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b084      	sub	sp, #16
 80035fc:	af02      	add	r7, sp, #8
	static uint8_t hbeat_buffer[HBeat::buffer_size];
	static CanardTransferID hbeat_transfer_id = 0;
	static uint32_t uptime = 0;
    uavcan_node_Heartbeat_1_0 heartbeat_msg = {
 80035fe:	463b      	mov	r3, r7
 8003600:	2200      	movs	r2, #0
 8003602:	601a      	str	r2, [r3, #0]
 8003604:	605a      	str	r2, [r3, #4]
        .uptime = uptime,
        .health = {uavcan_node_Health_1_0_NOMINAL},
        .mode = {uavcan_node_Mode_1_0_OPERATIONAL}
    };
 8003606:	4b0b      	ldr	r3, [pc, #44]	@ (8003634 <heartbeat+0x3c>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	603b      	str	r3, [r7, #0]
    interface->send_cyphal_default_msg<HBeat>(
 800360c:	480a      	ldr	r0, [pc, #40]	@ (8003638 <heartbeat+0x40>)
 800360e:	f000 faf3 	bl	8003bf8 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8003612:	4639      	mov	r1, r7
 8003614:	4b09      	ldr	r3, [pc, #36]	@ (800363c <heartbeat+0x44>)
 8003616:	9300      	str	r3, [sp, #0]
 8003618:	f641 5355 	movw	r3, #7509	@ 0x1d55
 800361c:	4a08      	ldr	r2, [pc, #32]	@ (8003640 <heartbeat+0x48>)
 800361e:	f000 fb11 	bl	8003c44 <_ZNK15CyphalInterface23send_cyphal_default_msgI5HBeatEEvPNT_4TypeEPhtS5_>
		&heartbeat_msg,
		hbeat_buffer,
		uavcan_node_Heartbeat_1_0_FIXED_PORT_ID_,
		&hbeat_transfer_id
	);
    uptime += 1;
 8003622:	4b04      	ldr	r3, [pc, #16]	@ (8003634 <heartbeat+0x3c>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	3301      	adds	r3, #1
 8003628:	4a02      	ldr	r2, [pc, #8]	@ (8003634 <heartbeat+0x3c>)
 800362a:	6013      	str	r3, [r2, #0]

}
 800362c:	bf00      	nop
 800362e:	3708      	adds	r7, #8
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}
 8003634:	2000048c 	.word	0x2000048c
 8003638:	20000410 	.word	0x20000410
 800363c:	2000048b 	.word	0x2000048b
 8003640:	20000484 	.word	0x20000484

08003644 <setup_cyphal>:

void setup_cyphal(FDCAN_HandleTypeDef* handler) {
 8003644:	b590      	push	{r4, r7, lr}
 8003646:	b08b      	sub	sp, #44	@ 0x2c
 8003648:	af02      	add	r7, sp, #8
 800364a:	6078      	str	r0, [r7, #4]
	interface = std::shared_ptr<CyphalInterface>(
 800364c:	4b28      	ldr	r3, [pc, #160]	@ (80036f0 <setup_cyphal+0xac>)
 800364e:	9300      	str	r3, [sp, #0]
 8003650:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8003654:	687a      	ldr	r2, [r7, #4]
 8003656:	2104      	movs	r1, #4
 8003658:	4826      	ldr	r0, [pc, #152]	@ (80036f4 <setup_cyphal+0xb0>)
 800365a:	f000 fb0d 	bl	8003c78 <_ZN15CyphalInterface6createI5G4CAN15SystemAllocatorJEEEPS_PSt4bytehNT_7HandlerEjDpOT1_R13UtilityConfig>
 800365e:	4602      	mov	r2, r0
 8003660:	f107 0308 	add.w	r3, r7, #8
 8003664:	4611      	mov	r1, r2
 8003666:	4618      	mov	r0, r3
 8003668:	f000 fb47 	bl	8003cfa <_ZNSt10shared_ptrI15CyphalInterfaceEC1IS0_vEEPT_>
		         // memory location, node_id, fdcan handler, messages memory pool, utils ref
		CyphalInterface::create<G4CAN, SystemAllocator>(buffer, JOINT_N, handler, 400, utilities)
	);
 800366c:	f107 0308 	add.w	r3, r7, #8
 8003670:	4619      	mov	r1, r3
 8003672:	4821      	ldr	r0, [pc, #132]	@ (80036f8 <setup_cyphal+0xb4>)
 8003674:	f000 fb50 	bl	8003d18 <_ZNSt10shared_ptrI15CyphalInterfaceEaSEOS1_>
	interface = std::shared_ptr<CyphalInterface>(
 8003678:	f107 0308 	add.w	r3, r7, #8
 800367c:	4618      	mov	r0, r3
 800367e:	f7ff fee9 	bl	8003454 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
	h_reader = new HBeatReader(interface);
 8003682:	f44f 700e 	mov.w	r0, #568	@ 0x238
 8003686:	f009 fffc 	bl	800d682 <_Znwj>
 800368a:	4603      	mov	r3, r0
 800368c:	461c      	mov	r4, r3
 800368e:	f107 0310 	add.w	r3, r7, #16
 8003692:	4919      	ldr	r1, [pc, #100]	@ (80036f8 <setup_cyphal+0xb4>)
 8003694:	4618      	mov	r0, r3
 8003696:	f7ff fecd 	bl	8003434 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 800369a:	f107 0310 	add.w	r3, r7, #16
 800369e:	4619      	mov	r1, r3
 80036a0:	4620      	mov	r0, r4
 80036a2:	f7ff fee5 	bl	8003470 <_ZN11HBeatReaderC1ESt10shared_ptrI15CyphalInterfaceE>
 80036a6:	4b15      	ldr	r3, [pc, #84]	@ (80036fc <setup_cyphal+0xb8>)
 80036a8:	601c      	str	r4, [r3, #0]
 80036aa:	f107 0310 	add.w	r3, r7, #16
 80036ae:	4618      	mov	r0, r3
 80036b0:	f7ff fed0 	bl	8003454 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
	js_reader = new JSReader(interface);
 80036b4:	f44f 700e 	mov.w	r0, #568	@ 0x238
 80036b8:	f009 ffe3 	bl	800d682 <_Znwj>
 80036bc:	4603      	mov	r3, r0
 80036be:	461c      	mov	r4, r3
 80036c0:	f107 0318 	add.w	r3, r7, #24
 80036c4:	490c      	ldr	r1, [pc, #48]	@ (80036f8 <setup_cyphal+0xb4>)
 80036c6:	4618      	mov	r0, r3
 80036c8:	f7ff feb4 	bl	8003434 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 80036cc:	f107 0318 	add.w	r3, r7, #24
 80036d0:	4619      	mov	r1, r3
 80036d2:	4620      	mov	r0, r4
 80036d4:	f7ff ff00 	bl	80034d8 <_ZN8JSReaderC1ESt10shared_ptrI15CyphalInterfaceE>
 80036d8:	4b09      	ldr	r3, [pc, #36]	@ (8003700 <setup_cyphal+0xbc>)
 80036da:	601c      	str	r4, [r3, #0]
 80036dc:	f107 0318 	add.w	r3, r7, #24
 80036e0:	4618      	mov	r0, r3
 80036e2:	f7ff feb7 	bl	8003454 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
}
 80036e6:	bf00      	nop
 80036e8:	3724      	adds	r7, #36	@ 0x24
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd90      	pop	{r4, r7, pc}
 80036ee:	bf00      	nop
 80036f0:	20000418 	.word	0x20000418
 80036f4:	200003b8 	.word	0x200003b8
 80036f8:	20000410 	.word	0x20000410
 80036fc:	20000438 	.word	0x20000438
 8003700:	2000043c 	.word	0x2000043c

08003704 <cyphal_loop>:

void cyphal_loop() {
 8003704:	b580      	push	{r7, lr}
 8003706:	af00      	add	r7, sp, #0
    interface->loop();
 8003708:	4804      	ldr	r0, [pc, #16]	@ (800371c <cyphal_loop+0x18>)
 800370a:	f000 fa75 	bl	8003bf8 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 800370e:	4603      	mov	r3, r0
 8003710:	4618      	mov	r0, r3
 8003712:	f007 fa1b 	bl	800ab4c <_ZN15CyphalInterface4loopEv>
}
 8003716:	bf00      	nop
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	20000410 	.word	0x20000410

08003720 <cyphal_can_starter>:

void cyphal_can_starter(FDCAN_HandleTypeDef* hfdcan)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b08c      	sub	sp, #48	@ 0x30
 8003724:	af02      	add	r7, sp, #8
 8003726:	6078      	str	r0, [r7, #4]

	CanardFilter cyphal_filter_for_node_id = canardMakeFilterForServices(JOINT_N);
 8003728:	f107 0320 	add.w	r3, r7, #32
 800372c:	2104      	movs	r1, #4
 800372e:	4618      	mov	r0, r3
 8003730:	f009 ff58 	bl	800d5e4 <canardMakeFilterForServices>
	CanardFilter cyphal_filter_for_JS = canardMakeFilterForSubject(1125);//JS_SUB_PORT_ID
 8003734:	f107 0318 	add.w	r3, r7, #24
 8003738:	f240 4165 	movw	r1, #1125	@ 0x465
 800373c:	4618      	mov	r0, r3
 800373e:	f009 ff31 	bl	800d5a4 <canardMakeFilterForSubject>
	CanardFilter cyphal_filter_for_HB = canardMakeFilterForSubject(7509);//JS_SUB_PORT_ID
 8003742:	f107 0310 	add.w	r3, r7, #16
 8003746:	f641 5155 	movw	r1, #7509	@ 0x1d55
 800374a:	4618      	mov	r0, r3
 800374c:	f009 ff2a 	bl	800d5a4 <canardMakeFilterForSubject>
	CanardFilter cyphal_filter_consolidated = canardConsolidateFilters(&cyphal_filter_for_node_id, &cyphal_filter_for_JS);
 8003750:	f107 0308 	add.w	r3, r7, #8
 8003754:	f107 0218 	add.w	r2, r7, #24
 8003758:	f107 0120 	add.w	r1, r7, #32
 800375c:	4618      	mov	r0, r3
 800375e:	f009 ff63 	bl	800d628 <canardConsolidateFilters>

	static FDCAN_FilterTypeDef sFilterConfig;
	static FDCAN_FilterTypeDef hbFilterConfig;
	static FDCAN_FilterTypeDef niFilterConfig;

	niFilterConfig.IdType = FDCAN_EXTENDED_ID;
 8003762:	4b45      	ldr	r3, [pc, #276]	@ (8003878 <cyphal_can_starter+0x158>)
 8003764:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003768:	601a      	str	r2, [r3, #0]
	niFilterConfig.FilterIndex = 0;
 800376a:	4b43      	ldr	r3, [pc, #268]	@ (8003878 <cyphal_can_starter+0x158>)
 800376c:	2200      	movs	r2, #0
 800376e:	605a      	str	r2, [r3, #4]
	niFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8003770:	4b41      	ldr	r3, [pc, #260]	@ (8003878 <cyphal_can_starter+0x158>)
 8003772:	2202      	movs	r2, #2
 8003774:	609a      	str	r2, [r3, #8]
	niFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8003776:	4b40      	ldr	r3, [pc, #256]	@ (8003878 <cyphal_can_starter+0x158>)
 8003778:	2201      	movs	r2, #1
 800377a:	60da      	str	r2, [r3, #12]
	niFilterConfig.FilterID1 =  cyphal_filter_for_node_id.extended_can_id;
 800377c:	6a3b      	ldr	r3, [r7, #32]
 800377e:	4a3e      	ldr	r2, [pc, #248]	@ (8003878 <cyphal_can_starter+0x158>)
 8003780:	6113      	str	r3, [r2, #16]
	niFilterConfig.FilterID2 =  cyphal_filter_for_node_id.extended_mask;
 8003782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003784:	4a3c      	ldr	r2, [pc, #240]	@ (8003878 <cyphal_can_starter+0x158>)
 8003786:	6153      	str	r3, [r2, #20]

	sFilterConfig.IdType = FDCAN_EXTENDED_ID;
 8003788:	4b3c      	ldr	r3, [pc, #240]	@ (800387c <cyphal_can_starter+0x15c>)
 800378a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800378e:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIndex = 0;
 8003790:	4b3a      	ldr	r3, [pc, #232]	@ (800387c <cyphal_can_starter+0x15c>)
 8003792:	2200      	movs	r2, #0
 8003794:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8003796:	4b39      	ldr	r3, [pc, #228]	@ (800387c <cyphal_can_starter+0x15c>)
 8003798:	2202      	movs	r2, #2
 800379a:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800379c:	4b37      	ldr	r3, [pc, #220]	@ (800387c <cyphal_can_starter+0x15c>)
 800379e:	2201      	movs	r2, #1
 80037a0:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterID1 =  cyphal_filter_for_JS.extended_can_id;
 80037a2:	69bb      	ldr	r3, [r7, #24]
 80037a4:	4a35      	ldr	r2, [pc, #212]	@ (800387c <cyphal_can_starter+0x15c>)
 80037a6:	6113      	str	r3, [r2, #16]
	sFilterConfig.FilterID2 =  cyphal_filter_for_JS.extended_mask;
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	4a34      	ldr	r2, [pc, #208]	@ (800387c <cyphal_can_starter+0x15c>)
 80037ac:	6153      	str	r3, [r2, #20]

	hbFilterConfig.IdType = FDCAN_EXTENDED_ID;
 80037ae:	4b34      	ldr	r3, [pc, #208]	@ (8003880 <cyphal_can_starter+0x160>)
 80037b0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80037b4:	601a      	str	r2, [r3, #0]
	hbFilterConfig.FilterIndex = 1;
 80037b6:	4b32      	ldr	r3, [pc, #200]	@ (8003880 <cyphal_can_starter+0x160>)
 80037b8:	2201      	movs	r2, #1
 80037ba:	605a      	str	r2, [r3, #4]
	hbFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80037bc:	4b30      	ldr	r3, [pc, #192]	@ (8003880 <cyphal_can_starter+0x160>)
 80037be:	2202      	movs	r2, #2
 80037c0:	609a      	str	r2, [r3, #8]
	hbFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80037c2:	4b2f      	ldr	r3, [pc, #188]	@ (8003880 <cyphal_can_starter+0x160>)
 80037c4:	2201      	movs	r2, #1
 80037c6:	60da      	str	r2, [r3, #12]
	hbFilterConfig.FilterID1 =  cyphal_filter_for_HB.extended_can_id;
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	4a2d      	ldr	r2, [pc, #180]	@ (8003880 <cyphal_can_starter+0x160>)
 80037cc:	6113      	str	r3, [r2, #16]
	hbFilterConfig.FilterID2 =  cyphal_filter_for_HB.extended_mask;
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	4a2b      	ldr	r2, [pc, #172]	@ (8003880 <cyphal_can_starter+0x160>)
 80037d2:	6153      	str	r3, [r2, #20]



	if (HAL_FDCAN_ConfigGlobalFilter(hfdcan, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK)
 80037d4:	2300      	movs	r3, #0
 80037d6:	9300      	str	r3, [sp, #0]
 80037d8:	2300      	movs	r3, #0
 80037da:	2202      	movs	r2, #2
 80037dc:	2102      	movs	r1, #2
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f002 ff74 	bl	80066cc <HAL_FDCAN_ConfigGlobalFilter>
 80037e4:	4603      	mov	r3, r0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	bf14      	ite	ne
 80037ea:	2301      	movne	r3, #1
 80037ec:	2300      	moveq	r3, #0
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d001      	beq.n	80037f8 <cyphal_can_starter+0xd8>
	{
	  Error_Handler();
 80037f4:	f7fe fadb 	bl	8001dae <Error_Handler>
	}
	if (HAL_FDCAN_ConfigFilter(hfdcan, &niFilterConfig) != HAL_OK) {
 80037f8:	491f      	ldr	r1, [pc, #124]	@ (8003878 <cyphal_can_starter+0x158>)
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	f002 ff0c 	bl	8006618 <HAL_FDCAN_ConfigFilter>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	bf14      	ite	ne
 8003806:	2301      	movne	r3, #1
 8003808:	2300      	moveq	r3, #0
 800380a:	b2db      	uxtb	r3, r3
 800380c:	2b00      	cmp	r3, #0
 800380e:	d001      	beq.n	8003814 <cyphal_can_starter+0xf4>
	  Error_Handler();
 8003810:	f7fe facd 	bl	8001dae <Error_Handler>
	}
//	if (HAL_FDCAN_ConfigFilter(hfdcan, &sFilterConfig) != HAL_OK) {
//	  Error_Handler();
//	}
	if (HAL_FDCAN_ConfigFilter(hfdcan, &hbFilterConfig) != HAL_OK) {
 8003814:	491a      	ldr	r1, [pc, #104]	@ (8003880 <cyphal_can_starter+0x160>)
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f002 fefe 	bl	8006618 <HAL_FDCAN_ConfigFilter>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	bf14      	ite	ne
 8003822:	2301      	movne	r3, #1
 8003824:	2300      	moveq	r3, #0
 8003826:	b2db      	uxtb	r3, r3
 8003828:	2b00      	cmp	r3, #0
 800382a:	d001      	beq.n	8003830 <cyphal_can_starter+0x110>
	  Error_Handler();
 800382c:	f7fe fabf 	bl	8001dae <Error_Handler>
	}

	if (HAL_FDCAN_ConfigTxDelayCompensation(hfdcan, 5, 0) != HAL_OK) {
 8003830:	2200      	movs	r2, #0
 8003832:	2105      	movs	r1, #5
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f002 ff7a 	bl	800672e <HAL_FDCAN_ConfigTxDelayCompensation>
 800383a:	4603      	mov	r3, r0
 800383c:	2b00      	cmp	r3, #0
 800383e:	bf14      	ite	ne
 8003840:	2301      	movne	r3, #1
 8003842:	2300      	moveq	r3, #0
 8003844:	b2db      	uxtb	r3, r3
 8003846:	2b00      	cmp	r3, #0
 8003848:	d001      	beq.n	800384e <cyphal_can_starter+0x12e>
	  Error_Handler();
 800384a:	f7fe fab0 	bl	8001dae <Error_Handler>
	}
	if (HAL_FDCAN_EnableTxDelayCompensation(hfdcan) != HAL_OK) {
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f002 ff8f 	bl	8006772 <HAL_FDCAN_EnableTxDelayCompensation>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	bf14      	ite	ne
 800385a:	2301      	movne	r3, #1
 800385c:	2300      	moveq	r3, #0
 800385e:	b2db      	uxtb	r3, r3
 8003860:	2b00      	cmp	r3, #0
 8003862:	d001      	beq.n	8003868 <cyphal_can_starter+0x148>
	  Error_Handler();
 8003864:	f7fe faa3 	bl	8001dae <Error_Handler>
//	if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
//	{
//	  Error_Handler();
//	}

	HAL_FDCAN_Start(hfdcan);
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f002 ffa3 	bl	80067b4 <HAL_FDCAN_Start>
}
 800386e:	bf00      	nop
 8003870:	3728      	adds	r7, #40	@ 0x28
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	200004c0 	.word	0x200004c0
 800387c:	20000490 	.word	0x20000490
 8003880:	200004a8 	.word	0x200004a8

08003884 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv>:
      _M_destroy() noexcept
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
      { delete this; }
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d005      	beq.n	800389e <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv+0x1a>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	3304      	adds	r3, #4
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	4798      	blx	r3
 800389e:	bf00      	nop
 80038a0:	3708      	adds	r7, #8
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}

080038a6 <_ZNSt14_Function_baseC1Ev>:
    _Function_base() = default;
 80038a6:	b480      	push	{r7}
 80038a8:	b083      	sub	sp, #12
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	6078      	str	r0, [r7, #4]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	461a      	mov	r2, r3
 80038b2:	2300      	movs	r3, #0
 80038b4:	6013      	str	r3, [r2, #0]
 80038b6:	6053      	str	r3, [r2, #4]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2200      	movs	r2, #0
 80038bc:	609a      	str	r2, [r3, #8]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4618      	mov	r0, r3
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr

080038cc <_ZNSt8functionIFyvEEC1ERKS1_>:
       *  @post `bool(*this) == bool(__x)`
       *
       *  The newly-created %function contains a copy of the target of
       *  `__x` (if it has one).
       */
      function(const function& __x)
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b082      	sub	sp, #8
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	6039      	str	r1, [r7, #0]
      : _Function_base()
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	461a      	mov	r2, r3
 80038da:	2300      	movs	r3, #0
 80038dc:	6013      	str	r3, [r2, #0]
 80038de:	6053      	str	r3, [r2, #4]
 80038e0:	6093      	str	r3, [r2, #8]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4618      	mov	r0, r3
 80038e6:	f7ff ffde 	bl	80038a6 <_ZNSt14_Function_baseC1Ev>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2200      	movs	r2, #0
 80038ee:	60da      	str	r2, [r3, #12]
      {
	if (static_cast<bool>(__x))
 80038f0:	6838      	ldr	r0, [r7, #0]
 80038f2:	f000 fa45 	bl	8003d80 <_ZNKSt8functionIFyvEEcvbEv>
 80038f6:	4603      	mov	r3, r0
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d00d      	beq.n	8003918 <_ZNSt8functionIFyvEEC1ERKS1_+0x4c>
	  {
	    __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	6839      	ldr	r1, [r7, #0]
 8003904:	2202      	movs	r2, #2
 8003906:	4798      	blx	r3
	    _M_invoker = __x._M_invoker;
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	68da      	ldr	r2, [r3, #12]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	60da      	str	r2, [r3, #12]
	    _M_manager = __x._M_manager;
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	689a      	ldr	r2, [r3, #8]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	609a      	str	r2, [r3, #8]
	  }
      }
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4618      	mov	r0, r3
 800391c:	3708      	adds	r7, #8
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}

08003922 <_ZNSt8functionIFvvEEC1ERKS1_>:
      function(const function& __x)
 8003922:	b580      	push	{r7, lr}
 8003924:	b082      	sub	sp, #8
 8003926:	af00      	add	r7, sp, #0
 8003928:	6078      	str	r0, [r7, #4]
 800392a:	6039      	str	r1, [r7, #0]
      : _Function_base()
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	461a      	mov	r2, r3
 8003930:	2300      	movs	r3, #0
 8003932:	6013      	str	r3, [r2, #0]
 8003934:	6053      	str	r3, [r2, #4]
 8003936:	6093      	str	r3, [r2, #8]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	4618      	mov	r0, r3
 800393c:	f7ff ffb3 	bl	80038a6 <_ZNSt14_Function_baseC1Ev>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2200      	movs	r2, #0
 8003944:	60da      	str	r2, [r3, #12]
	if (static_cast<bool>(__x))
 8003946:	6838      	ldr	r0, [r7, #0]
 8003948:	f000 fa2a 	bl	8003da0 <_ZNKSt8functionIFvvEEcvbEv>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00d      	beq.n	800396e <_ZNSt8functionIFvvEEC1ERKS1_+0x4c>
	    __x._M_manager(_M_functor, __x._M_functor, __clone_functor);
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	6839      	ldr	r1, [r7, #0]
 800395a:	2202      	movs	r2, #2
 800395c:	4798      	blx	r3
	    _M_invoker = __x._M_invoker;
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	68da      	ldr	r2, [r3, #12]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	60da      	str	r2, [r3, #12]
	    _M_manager = __x._M_manager;
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	689a      	ldr	r2, [r3, #8]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	609a      	str	r2, [r3, #8]
      }
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4618      	mov	r0, r3
 8003972:	3708      	adds	r7, #8
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}

08003978 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>:
      get_deleter() const noexcept
      { return _M_t._M_deleter(); }

      /// Return @c true if the stored pointer is not null.
      _GLIBCXX23_CONSTEXPR
      explicit operator bool() const noexcept
 8003978:	b580      	push	{r7, lr}
 800397a:	b082      	sub	sp, #8
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
      { return get() == pointer() ? false : true; }
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	f000 fa1d 	bl	8003dc0 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE3getEv>
 8003986:	4603      	mov	r3, r0
 8003988:	2b00      	cmp	r3, #0
 800398a:	bf14      	ite	ne
 800398c:	2301      	movne	r3, #1
 800398e:	2300      	moveq	r3, #0
 8003990:	b2db      	uxtb	r3, r3
 8003992:	4618      	mov	r0, r3
 8003994:	3708      	adds	r7, #8
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}

0800399a <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEptEv>:
      operator->() const noexcept
 800399a:	b580      	push	{r7, lr}
 800399c:	b082      	sub	sp, #8
 800399e:	af00      	add	r7, sp, #0
 80039a0:	6078      	str	r0, [r7, #4]
	return get();
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f000 fa0c 	bl	8003dc0 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE3getEv>
 80039a8:	4603      	mov	r3, r0
      }
 80039aa:	4618      	mov	r0, r3
 80039ac:	3708      	adds	r7, #8
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}

080039b2 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EEC1Ev>:
      __uniq_ptr_impl() = default;
 80039b2:	b580      	push	{r7, lr}
 80039b4:	b082      	sub	sp, #8
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	6078      	str	r0, [r7, #4]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4618      	mov	r0, r3
 80039be:	f000 fa0c 	bl	8003dda <_ZNSt5tupleIJP19AbstractCANProviderSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4618      	mov	r0, r3
 80039c6:	3708      	adds	r7, #8
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}

080039cc <_ZNSt15__uniq_ptr_dataI19AbstractCANProviderSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEv>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b082      	sub	sp, #8
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7ff ffeb 	bl	80039b2 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EEC1Ev>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4618      	mov	r0, r3
 80039e0:	3708      	adds	r7, #8
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}

080039e6 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEC1IS2_vEEv>:
	constexpr unique_ptr() noexcept
 80039e6:	b580      	push	{r7, lr}
 80039e8:	b082      	sub	sp, #8
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	6078      	str	r0, [r7, #4]
	: _M_t()
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	601a      	str	r2, [r3, #0]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	4618      	mov	r0, r3
 80039f8:	f7ff ffe8 	bl	80039cc <_ZNSt15__uniq_ptr_dataI19AbstractCANProviderSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEv>
	{ }
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4618      	mov	r0, r3
 8003a00:	3708      	adds	r7, #8
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}

08003a06 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EED1Ev>:
      ~unique_ptr() noexcept
 8003a06:	b590      	push	{r4, r7, lr}
 8003a08:	b085      	sub	sp, #20
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	4618      	mov	r0, r3
 8003a12:	f000 f9ef 	bl	8003df4 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>
 8003a16:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d00c      	beq.n	8003a3a <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f000 f9f4 	bl	8003e0e <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE11get_deleterEv>
 8003a26:	4604      	mov	r4, r0
 8003a28:	68f8      	ldr	r0, [r7, #12]
 8003a2a:	f000 f9fd 	bl	8003e28 <_ZSt4moveIRP19AbstractCANProviderEONSt16remove_referenceIT_E4typeEOS4_>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4619      	mov	r1, r3
 8003a34:	4620      	mov	r0, r4
 8003a36:	f000 fa02 	bl	8003e3e <_ZNKSt14default_deleteI19AbstractCANProviderEclEPS0_>
	__ptr = pointer();
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	601a      	str	r2, [r3, #0]
      }
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	4618      	mov	r0, r3
 8003a44:	3714      	adds	r7, #20
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd90      	pop	{r4, r7, pc}

08003a4a <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EED1Ev>:
      ~__shared_count() noexcept
 8003a4a:	b580      	push	{r7, lr}
 8003a4c:	b082      	sub	sp, #8
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	6078      	str	r0, [r7, #4]
	if (_M_pi != nullptr)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d004      	beq.n	8003a64 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EED1Ev+0x1a>
	  _M_pi->_M_release();
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7fe f9c6 	bl	8001df0 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE10_M_releaseEv>
      }
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	4618      	mov	r0, r3
 8003a68:	3708      	adds	r7, #8
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
	...

08003a70 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_>:
       */
      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 2774. std::function construction vs assignment
      template<typename _Functor,
	       typename _Constraints = _Requires<_Callable<_Functor>>>
	function(_Functor&& __f)
 8003a70:	b590      	push	{r4, r7, lr}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	6039      	str	r1, [r7, #0]
	noexcept(_Handler<_Functor>::template _S_nothrow_init<_Functor>())
	: _Function_base()
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	2300      	movs	r3, #0
 8003a80:	6013      	str	r3, [r2, #0]
 8003a82:	6053      	str	r3, [r2, #4]
 8003a84:	6093      	str	r3, [r2, #8]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f7ff ff0c 	bl	80038a6 <_ZNSt14_Function_baseC1Ev>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2200      	movs	r2, #0
 8003a92:	60da      	str	r2, [r3, #12]
	      "std::function target must be constructible from the "
	      "constructor argument");

	  using _My_handler = _Handler<_Functor>;

	  if (_My_handler::_M_not_empty_function(__f))
 8003a94:	6838      	ldr	r0, [r7, #0]
 8003a96:	f000 f9e2 	bl	8003e5e <_ZNSt14_Function_base13_Base_managerIPFyvEE21_M_not_empty_functionIS1_EEbPT_>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d00e      	beq.n	8003abe <_ZNSt8functionIFyvEEC1IRS0_vEEOT_+0x4e>
	    {
	      _My_handler::_M_init_functor(_M_functor,
 8003aa0:	687c      	ldr	r4, [r7, #4]
 8003aa2:	6838      	ldr	r0, [r7, #0]
 8003aa4:	f000 f9eb 	bl	8003e7e <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	4619      	mov	r1, r3
 8003aac:	4620      	mov	r0, r4
 8003aae:	f000 f9f1 	bl	8003e94 <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>
					   std::forward<_Functor>(__f));
	      _M_invoker = &_My_handler::_M_invoke;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a04      	ldr	r2, [pc, #16]	@ (8003ac8 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_+0x58>)
 8003ab6:	60da      	str	r2, [r3, #12]
	      _M_manager = &_My_handler::_M_manager;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	4a04      	ldr	r2, [pc, #16]	@ (8003acc <_ZNSt8functionIFyvEEC1IRS0_vEEOT_+0x5c>)
 8003abc:	609a      	str	r2, [r3, #8]
	    }
	}
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	370c      	adds	r7, #12
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd90      	pop	{r4, r7, pc}
 8003ac8:	08003eb9 	.word	0x08003eb9
 8003acc:	08003edd 	.word	0x08003edd

08003ad0 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_>:
	function(_Functor&& __f)
 8003ad0:	b590      	push	{r4, r7, lr}
 8003ad2:	b083      	sub	sp, #12
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
 8003ad8:	6039      	str	r1, [r7, #0]
	: _Function_base()
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	461a      	mov	r2, r3
 8003ade:	2300      	movs	r3, #0
 8003ae0:	6013      	str	r3, [r2, #0]
 8003ae2:	6053      	str	r3, [r2, #4]
 8003ae4:	6093      	str	r3, [r2, #8]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f7ff fedc 	bl	80038a6 <_ZNSt14_Function_baseC1Ev>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	60da      	str	r2, [r3, #12]
	  if (_My_handler::_M_not_empty_function(__f))
 8003af4:	6838      	ldr	r0, [r7, #0]
 8003af6:	f000 fa10 	bl	8003f1a <_ZNSt14_Function_base13_Base_managerIPFvvEE21_M_not_empty_functionIS1_EEbPT_>
 8003afa:	4603      	mov	r3, r0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d00e      	beq.n	8003b1e <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x4e>
	      _My_handler::_M_init_functor(_M_functor,
 8003b00:	687c      	ldr	r4, [r7, #4]
 8003b02:	6838      	ldr	r0, [r7, #0]
 8003b04:	f000 fa19 	bl	8003f3a <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	4619      	mov	r1, r3
 8003b0c:	4620      	mov	r0, r4
 8003b0e:	f000 fa1f 	bl	8003f50 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>
	      _M_invoker = &_My_handler::_M_invoke;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a04      	ldr	r2, [pc, #16]	@ (8003b28 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x58>)
 8003b16:	60da      	str	r2, [r3, #12]
	      _M_manager = &_My_handler::_M_manager;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	4a04      	ldr	r2, [pc, #16]	@ (8003b2c <_ZNSt8functionIFvvEEC1IRS0_vEEOT_+0x5c>)
 8003b1c:	609a      	str	r2, [r3, #8]
	}
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4618      	mov	r0, r3
 8003b22:	370c      	adds	r7, #12
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd90      	pop	{r4, r7, pc}
 8003b28:	08003f75 	.word	0x08003f75
 8003b2c:	08003f93 	.word	0x08003f93

08003b30 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1ERKS2_>:
      __shared_count(const __shared_count& __r) noexcept
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b082      	sub	sp, #8
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	6039      	str	r1, [r7, #0]
      : _M_pi(__r._M_pi)
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	601a      	str	r2, [r3, #0]
	if (_M_pi != nullptr)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d004      	beq.n	8003b54 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1ERKS2_+0x24>
	  _M_pi->_M_add_ref_copy();
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7fe f93f 	bl	8001dd2 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EE15_M_add_ref_copyEv>
      }
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	4618      	mov	r0, r3
 8003b58:	3708      	adds	r7, #8
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}

08003b5e <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt>:
        interface->subscribe(port_id, T::extent, kind, &sub);
    }

    virtual void handler(const Type&, CanardRxTransfer*) = 0;
public:
    AbstractSubscription(InterfacePtr interface, CanardPortID port_id)
 8003b5e:	b580      	push	{r7, lr}
 8003b60:	b086      	sub	sp, #24
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	60f8      	str	r0, [r7, #12]
 8003b66:	60b9      	str	r1, [r7, #8]
 8003b68:	4613      	mov	r3, r2
 8003b6a:	80fb      	strh	r3, [r7, #6]
        : AbstractSubscription(interface, port_id, CanardTransferKindMessage) {};
 8003b6c:	f107 0310 	add.w	r3, r7, #16
 8003b70:	68b9      	ldr	r1, [r7, #8]
 8003b72:	4618      	mov	r0, r3
 8003b74:	f7ff fc5e 	bl	8003434 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8003b78:	88fa      	ldrh	r2, [r7, #6]
 8003b7a:	f107 0110 	add.w	r1, r7, #16
 8003b7e:	2300      	movs	r3, #0
 8003b80:	68f8      	ldr	r0, [r7, #12]
 8003b82:	f000 fa25 	bl	8003fd0 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>
 8003b86:	f107 0310 	add.w	r3, r7, #16
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f7ff fc62 	bl	8003454 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	4618      	mov	r0, r3
 8003b94:	3718      	adds	r7, #24
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}

08003b9a <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt>:
    AbstractSubscription(InterfacePtr interface, CanardPortID port_id)
 8003b9a:	b580      	push	{r7, lr}
 8003b9c:	b086      	sub	sp, #24
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	60f8      	str	r0, [r7, #12]
 8003ba2:	60b9      	str	r1, [r7, #8]
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	80fb      	strh	r3, [r7, #6]
        : AbstractSubscription(interface, port_id, CanardTransferKindMessage) {};
 8003ba8:	f107 0310 	add.w	r3, r7, #16
 8003bac:	68b9      	ldr	r1, [r7, #8]
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f7ff fc40 	bl	8003434 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
 8003bb4:	88fa      	ldrh	r2, [r7, #6]
 8003bb6:	f107 0110 	add.w	r1, r7, #16
 8003bba:	2300      	movs	r3, #0
 8003bbc:	68f8      	ldr	r0, [r7, #12]
 8003bbe:	f000 fa35 	bl	800402c <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>
 8003bc2:	f107 0310 	add.w	r3, r7, #16
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f7ff fc44 	bl	8003454 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3718      	adds	r7, #24
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
	...

08003bd8 <_ZN9IListenerIP16CanardRxTransferEC1Ev>:
#pragma once

template <typename T>
class IListener {
 8003bd8:	b480      	push	{r7}
 8003bda:	b083      	sub	sp, #12
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	4a04      	ldr	r2, [pc, #16]	@ (8003bf4 <_ZN9IListenerIP16CanardRxTransferEC1Ev+0x1c>)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	601a      	str	r2, [r3, #0]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4618      	mov	r0, r3
 8003bea:	370c      	adds	r7, #12
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr
 8003bf4:	080128b8 	.word	0x080128b8

08003bf8 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>:
      operator->() const noexcept
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
	return _M_get();
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f000 fa41 	bl	8004088 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EE6_M_getEv>
 8003c06:	4603      	mov	r3, r0
      }
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3708      	adds	r7, #8
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <_ZNK15CyphalInterface23send_cyphal_default_msgI5StateEEvPNT_4TypeEPhtS5_>:
    );
    (*transfer_id)++;
}

template <typename TypeAlias>
inline void CyphalInterface::send_cyphal_default_msg(
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b088      	sub	sp, #32
 8003c14:	af04      	add	r7, sp, #16
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	60b9      	str	r1, [r7, #8]
 8003c1a:	607a      	str	r2, [r7, #4]
 8003c1c:	807b      	strh	r3, [r7, #2]
    typename TypeAlias::Type *obj,
    uint8_t buffer[],
    CanardPortID port,
    CanardTransferID *transfer_id
) const {
    send_cyphal<TypeAlias>(
 8003c1e:	887a      	ldrh	r2, [r7, #2]
 8003c20:	23ff      	movs	r3, #255	@ 0xff
 8003c22:	9303      	str	r3, [sp, #12]
 8003c24:	2300      	movs	r3, #0
 8003c26:	9302      	str	r3, [sp, #8]
 8003c28:	2304      	movs	r3, #4
 8003c2a:	9301      	str	r3, [sp, #4]
 8003c2c:	69bb      	ldr	r3, [r7, #24]
 8003c2e:	9300      	str	r3, [sp, #0]
 8003c30:	4613      	mov	r3, r2
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	68b9      	ldr	r1, [r7, #8]
 8003c36:	68f8      	ldr	r0, [r7, #12]
 8003c38:	f000 fa32 	bl	80040a0 <_ZNK15CyphalInterface11send_cyphalI5StateEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindh>
        transfer_id,
        CanardPriorityNominal,
        CanardTransferKindMessage,
        CANARD_NODE_ID_UNSET
    );
}
 8003c3c:	bf00      	nop
 8003c3e:	3710      	adds	r7, #16
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}

08003c44 <_ZNK15CyphalInterface23send_cyphal_default_msgI5HBeatEEvPNT_4TypeEPhtS5_>:
inline void CyphalInterface::send_cyphal_default_msg(
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b088      	sub	sp, #32
 8003c48:	af04      	add	r7, sp, #16
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	607a      	str	r2, [r7, #4]
 8003c50:	807b      	strh	r3, [r7, #2]
    send_cyphal<TypeAlias>(
 8003c52:	887a      	ldrh	r2, [r7, #2]
 8003c54:	23ff      	movs	r3, #255	@ 0xff
 8003c56:	9303      	str	r3, [sp, #12]
 8003c58:	2300      	movs	r3, #0
 8003c5a:	9302      	str	r3, [sp, #8]
 8003c5c:	2304      	movs	r3, #4
 8003c5e:	9301      	str	r3, [sp, #4]
 8003c60:	69bb      	ldr	r3, [r7, #24]
 8003c62:	9300      	str	r3, [sp, #0]
 8003c64:	4613      	mov	r3, r2
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	68b9      	ldr	r1, [r7, #8]
 8003c6a:	68f8      	ldr	r0, [r7, #12]
 8003c6c:	f000 fa66 	bl	800413c <_ZNK15CyphalInterface11send_cyphalI5HBeatEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindh>
}
 8003c70:	bf00      	nop
 8003c72:	3710      	adds	r7, #16
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <_ZN15CyphalInterface6createI5G4CAN15SystemAllocatorJEEEPS_PSt4bytehNT_7HandlerEjDpOT1_R13UtilityConfig>:
    UtilityConfig& utilities;
public:
    template <typename Provider, class Allocator, class... Args> static CyphalInterface* create(
 8003c78:	b590      	push	{r4, r7, lr}
 8003c7a:	b08b      	sub	sp, #44	@ 0x2c
 8003c7c:	af02      	add	r7, sp, #8
 8003c7e:	60f8      	str	r0, [r7, #12]
 8003c80:	607a      	str	r2, [r7, #4]
 8003c82:	603b      	str	r3, [r7, #0]
 8003c84:	460b      	mov	r3, r1
 8003c86:	72fb      	strb	r3, [r7, #11]
        typename Provider::Handler handler,
        size_t queue_len,
        Args&&... args,
        UtilityConfig& config
    ) {
        std::byte** inout_buffer = &buffer;
 8003c88:	f107 030c 	add.w	r3, r7, #12
 8003c8c:	61fb      	str	r3, [r7, #28]
        auto provider  = std::unique_ptr<Provider>(Provider::template create<Allocator>(inout_buffer, handler, node_id, queue_len, args..., config));
 8003c8e:	7afa      	ldrb	r2, [r7, #11]
 8003c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c92:	9300      	str	r3, [sp, #0]
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	6879      	ldr	r1, [r7, #4]
 8003c98:	69f8      	ldr	r0, [r7, #28]
 8003c9a:	f000 fa9d 	bl	80041d8 <_ZN5G4CAN6createI15SystemAllocatorJEEEPS_PPSt4byteP19FDCAN_HandleTypeDefhjDpOT0_R13UtilityConfig>
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	f107 0310 	add.w	r3, r7, #16
 8003ca4:	4611      	mov	r1, r2
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f000 fae3 	bl	8004272 <_ZNSt10unique_ptrI5G4CANSt14default_deleteIS0_EEC1IS2_vEEPS0_>
    
        std::byte* interface_ptr = *inout_buffer;
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	61bb      	str	r3, [r7, #24]
        auto interface = new (interface_ptr) CyphalInterface(node_id, config);
 8003cb2:	69bb      	ldr	r3, [r7, #24]
 8003cb4:	4619      	mov	r1, r3
 8003cb6:	200c      	movs	r0, #12
 8003cb8:	f7fe f87f 	bl	8001dba <_ZnwjPv>
 8003cbc:	4604      	mov	r4, r0
 8003cbe:	7afb      	ldrb	r3, [r7, #11]
 8003cc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003cc2:	4619      	mov	r1, r3
 8003cc4:	4620      	mov	r0, r4
 8003cc6:	f7fe f9a9 	bl	800201c <_ZN15CyphalInterfaceC1EhR13UtilityConfig>
 8003cca:	617c      	str	r4, [r7, #20]

        interface->provider = std::move(provider);
 8003ccc:	f107 0310 	add.w	r3, r7, #16
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f000 faff 	bl	80042d4 <_ZSt4moveIRSt10unique_ptrI5G4CANSt14default_deleteIS1_EEEONSt16remove_referenceIT_E4typeEOS7_>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	3304      	adds	r3, #4
 8003cdc:	4611      	mov	r1, r2
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f000 fb03 	bl	80042ea <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEaSI5G4CANS1_IS5_EEENSt9enable_ifIXsrSt6__and_IJS8_IJSt14is_convertibleINS_IT_T0_E7pointerEPS0_ESt6__not_ISt8is_arrayISA_EEEESt13is_assignableIRS2_OSB_EEE5valueERS3_E4typeEOSC_>
        return interface;
 8003ce4:	697c      	ldr	r4, [r7, #20]
    }
 8003ce6:	f107 0310 	add.w	r3, r7, #16
 8003cea:	4618      	mov	r0, r3
 8003cec:	f000 fad0 	bl	8004290 <_ZNSt10unique_ptrI5G4CANSt14default_deleteIS0_EED1Ev>
        return interface;
 8003cf0:	4623      	mov	r3, r4
    }
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	3724      	adds	r7, #36	@ 0x24
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd90      	pop	{r4, r7, pc}

08003cfa <_ZNSt10shared_ptrI15CyphalInterfaceEC1IS0_vEEPT_>:
       *  @post   use_count() == 1 && get() == __p
       *  @throw  std::bad_alloc, in which case @c delete @a __p is called.
       */
      template<typename _Yp, typename = _Constructible<_Yp*>>
	explicit
	shared_ptr(_Yp* __p) : __shared_ptr<_Tp>(__p) { }
 8003cfa:	b580      	push	{r7, lr}
 8003cfc:	b082      	sub	sp, #8
 8003cfe:	af00      	add	r7, sp, #0
 8003d00:	6078      	str	r0, [r7, #4]
 8003d02:	6039      	str	r1, [r7, #0]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6839      	ldr	r1, [r7, #0]
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f000 fb11 	bl	8004330 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1IS0_vEEPT_>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	4618      	mov	r0, r3
 8003d12:	3708      	adds	r7, #8
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}

08003d18 <_ZNSt10shared_ptrI15CyphalInterfaceEaSEOS1_>:
	}
#pragma GCC diagnostic pop
#endif

      shared_ptr&
      operator=(shared_ptr&& __r) noexcept
 8003d18:	b590      	push	{r4, r7, lr}
 8003d1a:	b083      	sub	sp, #12
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
      {
	this->__shared_ptr<_Tp>::operator=(std::move(__r));
 8003d22:	687c      	ldr	r4, [r7, #4]
 8003d24:	6838      	ldr	r0, [r7, #0]
 8003d26:	f000 fb1b 	bl	8004360 <_ZSt4moveIRSt10shared_ptrI15CyphalInterfaceEEONSt16remove_referenceIT_E4typeEOS5_>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	4620      	mov	r0, r4
 8003d30:	f000 fb21 	bl	8004376 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEaSEOS3_>
	return *this;
 8003d34:	687b      	ldr	r3, [r7, #4]
      }
 8003d36:	4618      	mov	r0, r3
 8003d38:	370c      	adds	r7, #12
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd90      	pop	{r4, r7, pc}
	...

08003d40 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev>:
      ~_Sp_counted_base() noexcept
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
      { }
 8003d48:	4a04      	ldr	r2, [pc, #16]	@ (8003d5c <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev+0x1c>)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	601a      	str	r2, [r3, #0]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4618      	mov	r0, r3
 8003d52:	370c      	adds	r7, #12
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr
 8003d5c:	080128f8 	.word	0x080128f8

08003d60 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED0Ev>:
      ~_Sp_counted_base() noexcept
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b082      	sub	sp, #8
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
      { }
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f7ff ffe9 	bl	8003d40 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev>
 8003d6e:	210c      	movs	r1, #12
 8003d70:	6878      	ldr	r0, [r7, #4]
 8003d72:	f009 fc84 	bl	800d67e <_ZdlPvj>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4618      	mov	r0, r3
 8003d7a:	3708      	adds	r7, #8
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}

08003d80 <_ZNKSt8functionIFyvEEcvbEv>:
       *  @return `true` when this function object contains a target,
       *  or `false` when it is empty.
       *
       *  This function will not throw exceptions.
       */
      explicit operator bool() const noexcept
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b082      	sub	sp, #8
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
      { return !_M_empty(); }
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f7fe f889 	bl	8001ea2 <_ZNKSt14_Function_base8_M_emptyEv>
 8003d90:	4603      	mov	r3, r0
 8003d92:	f083 0301 	eor.w	r3, r3, #1
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3708      	adds	r7, #8
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <_ZNKSt8functionIFvvEEcvbEv>:
      explicit operator bool() const noexcept
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b082      	sub	sp, #8
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
      { return !_M_empty(); }
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	4618      	mov	r0, r3
 8003dac:	f7fe f879 	bl	8001ea2 <_ZNKSt14_Function_base8_M_emptyEv>
 8003db0:	4603      	mov	r3, r0
 8003db2:	f083 0301 	eor.w	r3, r3, #1
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	4618      	mov	r0, r3
 8003dba:	3708      	adds	r7, #8
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE3getEv>:
      get() const noexcept
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f000 faf2 	bl	80043b4 <_ZNKSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3708      	adds	r7, #8
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}

08003dda <_ZNSt5tupleIJP19AbstractCANProviderSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>:

    public:
      template<bool _Dummy = true,
	       _ImplicitDefaultCtor<_Dummy, _T1, _T2> = true>
	constexpr
	tuple()
 8003dda:	b580      	push	{r7, lr}
 8003ddc:	b082      	sub	sp, #8
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	6078      	str	r0, [r7, #4]
	noexcept(__nothrow_default_constructible())
	: _Inherited() { }
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4618      	mov	r0, r3
 8003de6:	f000 faf3 	bl	80043d0 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEEC1Ev>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	4618      	mov	r0, r3
 8003dee:	3708      	adds	r7, #8
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}

08003df4 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b082      	sub	sp, #8
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f000 faf6 	bl	80043f0 <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8003e04:	4603      	mov	r3, r0
 8003e06:	4618      	mov	r0, r3
 8003e08:	3708      	adds	r7, #8
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}

08003e0e <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE11get_deleterEv>:
      get_deleter() noexcept
 8003e0e:	b580      	push	{r7, lr}
 8003e10:	b082      	sub	sp, #8
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f000 faf6 	bl	800440a <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE10_M_deleterEv>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	4618      	mov	r0, r3
 8003e22:	3708      	adds	r7, #8
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <_ZSt4moveIRP19AbstractCANProviderEONSt16remove_referenceIT_E4typeEOS4_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	4618      	mov	r0, r3
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr

08003e3e <_ZNKSt14default_deleteI19AbstractCANProviderEclEPS0_>:
      operator()(_Tp* __ptr) const
 8003e3e:	b580      	push	{r7, lr}
 8003e40:	b082      	sub	sp, #8
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]
 8003e46:	6039      	str	r1, [r7, #0]
	delete __ptr;
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d003      	beq.n	8003e56 <_ZNKSt14default_deleteI19AbstractCANProviderEclEPS0_+0x18>
 8003e4e:	2140      	movs	r1, #64	@ 0x40
 8003e50:	4618      	mov	r0, r3
 8003e52:	f009 fc14 	bl	800d67e <_ZdlPvj>
      }
 8003e56:	bf00      	nop
 8003e58:	3708      	adds	r7, #8
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}

08003e5e <_ZNSt14_Function_base13_Base_managerIPFyvEE21_M_not_empty_functionIS1_EEbPT_>:
	  _M_not_empty_function(_Tp* __fp) noexcept
 8003e5e:	b480      	push	{r7}
 8003e60:	b083      	sub	sp, #12
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	6078      	str	r0, [r7, #4]
	  { return __fp != nullptr; }
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	bf14      	ite	ne
 8003e6c:	2301      	movne	r3, #1
 8003e6e:	2300      	moveq	r3, #0
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	4618      	mov	r0, r3
 8003e74:	370c      	adds	r7, #12
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr

08003e7e <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8003e7e:	b480      	push	{r7}
 8003e80:	b083      	sub	sp, #12
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	4618      	mov	r0, r3
 8003e8a:	370c      	adds	r7, #12
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e92:	4770      	bx	lr

08003e94 <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 8003e94:	b590      	push	{r4, r7, lr}
 8003e96:	b083      	sub	sp, #12
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 8003e9e:	6838      	ldr	r0, [r7, #0]
 8003ea0:	f7ff ffed 	bl	8003e7e <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	4622      	mov	r2, r4
 8003ea8:	4619      	mov	r1, r3
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f000 faba 	bl	8004424 <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 8003eb0:	bf00      	nop
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd90      	pop	{r4, r7, pc}

08003eb8 <_ZNSt17_Function_handlerIFyvEPS0_E9_M_invokeERKSt9_Any_data>:
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b082      	sub	sp, #8
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
	return std::__invoke_r<_Res>(*_Base::_M_get_pointer(__functor),
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f000 fac7 	bl	8004454 <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f000 fad3 	bl	8004474 <_ZSt10__invoke_rIyRPFyvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	460b      	mov	r3, r1
      }
 8003ed2:	4610      	mov	r0, r2
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	3708      	adds	r7, #8
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <_ZNSt17_Function_handlerIFyvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
      _M_manager(_Any_data& __dest, const _Any_data& __source,
 8003edc:	b590      	push	{r4, r7, lr}
 8003ede:	b085      	sub	sp, #20
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	60f8      	str	r0, [r7, #12]
 8003ee4:	60b9      	str	r1, [r7, #8]
 8003ee6:	4613      	mov	r3, r2
 8003ee8:	71fb      	strb	r3, [r7, #7]
	switch (__op)
 8003eea:	79fb      	ldrb	r3, [r7, #7]
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d109      	bne.n	8003f04 <_ZNSt17_Function_handlerIFyvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x28>
	    __dest._M_access<_Functor*>() = _Base::_M_get_pointer(__source);
 8003ef0:	68b8      	ldr	r0, [r7, #8]
 8003ef2:	f000 faaf 	bl	8004454 <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 8003ef6:	4604      	mov	r4, r0
 8003ef8:	68f8      	ldr	r0, [r7, #12]
 8003efa:	f000 face 	bl	800449a <_ZNSt9_Any_data9_M_accessIPPFyvEEERT_v>
 8003efe:	4603      	mov	r3, r0
 8003f00:	601c      	str	r4, [r3, #0]
	    break;
 8003f02:	e005      	b.n	8003f10 <_ZNSt17_Function_handlerIFyvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x34>
	    _Base::_M_manager(__dest, __source, __op);
 8003f04:	79fb      	ldrb	r3, [r7, #7]
 8003f06:	461a      	mov	r2, r3
 8003f08:	68b9      	ldr	r1, [r7, #8]
 8003f0a:	68f8      	ldr	r0, [r7, #12]
 8003f0c:	f000 fad2 	bl	80044b4 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>
	return false;
 8003f10:	2300      	movs	r3, #0
      }
 8003f12:	4618      	mov	r0, r3
 8003f14:	3714      	adds	r7, #20
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd90      	pop	{r4, r7, pc}

08003f1a <_ZNSt14_Function_base13_Base_managerIPFvvEE21_M_not_empty_functionIS1_EEbPT_>:
	  _M_not_empty_function(_Tp* __fp) noexcept
 8003f1a:	b480      	push	{r7}
 8003f1c:	b083      	sub	sp, #12
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	6078      	str	r0, [r7, #4]
	  { return __fp != nullptr; }
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	bf14      	ite	ne
 8003f28:	2301      	movne	r3, #1
 8003f2a:	2300      	moveq	r3, #0
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	4618      	mov	r0, r3
 8003f30:	370c      	adds	r7, #12
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr

08003f3a <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8003f3a:	b480      	push	{r7}
 8003f3c:	b083      	sub	sp, #12
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4618      	mov	r0, r3
 8003f46:	370c      	adds	r7, #12
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4e:	4770      	bx	lr

08003f50 <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRS1_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 8003f50:	b590      	push	{r4, r7, lr}
 8003f52:	b083      	sub	sp, #12
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 8003f5a:	6838      	ldr	r0, [r7, #0]
 8003f5c:	f7ff ffed 	bl	8003f3a <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8003f60:	4603      	mov	r3, r0
 8003f62:	4622      	mov	r2, r4
 8003f64:	4619      	mov	r1, r3
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 fade 	bl	8004528 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 8003f6c:	bf00      	nop
 8003f6e:	370c      	adds	r7, #12
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd90      	pop	{r4, r7, pc}

08003f74 <_ZNSt17_Function_handlerIFvvEPS0_E9_M_invokeERKSt9_Any_data>:
      _M_invoke(const _Any_data& __functor, _ArgTypes&&... __args)
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b082      	sub	sp, #8
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
	return std::__invoke_r<_Res>(*_Base::_M_get_pointer(__functor),
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f000 faeb 	bl	8004558 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 8003f82:	4603      	mov	r3, r0
 8003f84:	4618      	mov	r0, r3
 8003f86:	f000 faf7 	bl	8004578 <_ZSt10__invoke_rIvRPFvvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>
				     std::forward<_ArgTypes>(__args)...);
 8003f8a:	bf00      	nop
      }
 8003f8c:	3708      	adds	r7, #8
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}

08003f92 <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation>:
      _M_manager(_Any_data& __dest, const _Any_data& __source,
 8003f92:	b590      	push	{r4, r7, lr}
 8003f94:	b085      	sub	sp, #20
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	60f8      	str	r0, [r7, #12]
 8003f9a:	60b9      	str	r1, [r7, #8]
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	71fb      	strb	r3, [r7, #7]
	switch (__op)
 8003fa0:	79fb      	ldrb	r3, [r7, #7]
 8003fa2:	2b01      	cmp	r3, #1
 8003fa4:	d109      	bne.n	8003fba <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x28>
	    __dest._M_access<_Functor*>() = _Base::_M_get_pointer(__source);
 8003fa6:	68b8      	ldr	r0, [r7, #8]
 8003fa8:	f000 fad6 	bl	8004558 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 8003fac:	4604      	mov	r4, r0
 8003fae:	68f8      	ldr	r0, [r7, #12]
 8003fb0:	f000 faf2 	bl	8004598 <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	601c      	str	r4, [r3, #0]
	    break;
 8003fb8:	e005      	b.n	8003fc6 <_ZNSt17_Function_handlerIFvvEPS0_E10_M_managerERSt9_Any_dataRKS3_St18_Manager_operation+0x34>
	    _Base::_M_manager(__dest, __source, __op);
 8003fba:	79fb      	ldrb	r3, [r7, #7]
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	68b9      	ldr	r1, [r7, #8]
 8003fc0:	68f8      	ldr	r0, [r7, #12]
 8003fc2:	f000 faf5 	bl	80045b0 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>
	return false;
 8003fc6:	2300      	movs	r3, #0
      }
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3714      	adds	r7, #20
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd90      	pop	{r4, r7, pc}

08003fd0 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>:
    AbstractSubscription(
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b084      	sub	sp, #16
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	4611      	mov	r1, r2
 8003fdc:	461a      	mov	r2, r3
 8003fde:	460b      	mov	r3, r1
 8003fe0:	80fb      	strh	r3, [r7, #6]
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	717b      	strb	r3, [r7, #5]
        InterfacePtr interface,
        CanardPortID port_id,
        CanardTransferKind kind
    ): interface(interface) {
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f7ff fdf5 	bl	8003bd8 <_ZN9IListenerIP16CanardRxTransferEC1Ev>
 8003fee:	4a0e      	ldr	r2, [pc, #56]	@ (8004028 <_ZN20AbstractSubscriptionI5HBeatEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind+0x58>)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	601a      	str	r2, [r3, #0]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	3308      	adds	r3, #8
 8003ff8:	f44f 720a 	mov.w	r2, #552	@ 0x228
 8003ffc:	2100      	movs	r1, #0
 8003ffe:	4618      	mov	r0, r3
 8004000:	f00a fc11 	bl	800e826 <memset>
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 800400a:	68b9      	ldr	r1, [r7, #8]
 800400c:	4618      	mov	r0, r3
 800400e:	f7ff fa11 	bl	8003434 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
        subscribe(port_id, kind);
 8004012:	797a      	ldrb	r2, [r7, #5]
 8004014:	88fb      	ldrh	r3, [r7, #6]
 8004016:	4619      	mov	r1, r3
 8004018:	68f8      	ldr	r0, [r7, #12]
 800401a:	f000 fb03 	bl	8004624 <_ZN20AbstractSubscriptionI5HBeatE9subscribeEt18CanardTransferKind>
    };
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	4618      	mov	r0, r3
 8004022:	3710      	adds	r7, #16
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}
 8004028:	080128a8 	.word	0x080128a8

0800402c <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind>:
    AbstractSubscription(
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	4611      	mov	r1, r2
 8004038:	461a      	mov	r2, r3
 800403a:	460b      	mov	r3, r1
 800403c:	80fb      	strh	r3, [r7, #6]
 800403e:	4613      	mov	r3, r2
 8004040:	717b      	strb	r3, [r7, #5]
    ): interface(interface) {
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	4618      	mov	r0, r3
 8004046:	f7ff fdc7 	bl	8003bd8 <_ZN9IListenerIP16CanardRxTransferEC1Ev>
 800404a:	4a0e      	ldr	r2, [pc, #56]	@ (8004084 <_ZN20AbstractSubscriptionI6JS_msgEC1ESt10shared_ptrI15CyphalInterfaceEt18CanardTransferKind+0x58>)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	601a      	str	r2, [r3, #0]
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	3308      	adds	r3, #8
 8004054:	f44f 720a 	mov.w	r2, #552	@ 0x228
 8004058:	2100      	movs	r1, #0
 800405a:	4618      	mov	r0, r3
 800405c:	f00a fbe3 	bl	800e826 <memset>
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 8004066:	68b9      	ldr	r1, [r7, #8]
 8004068:	4618      	mov	r0, r3
 800406a:	f7ff f9e3 	bl	8003434 <_ZNSt10shared_ptrI15CyphalInterfaceEC1ERKS1_>
        subscribe(port_id, kind);
 800406e:	797a      	ldrb	r2, [r7, #5]
 8004070:	88fb      	ldrh	r3, [r7, #6]
 8004072:	4619      	mov	r1, r3
 8004074:	68f8      	ldr	r0, [r7, #12]
 8004076:	f000 faf3 	bl	8004660 <_ZN20AbstractSubscriptionI6JS_msgE9subscribeEt18CanardTransferKind>
    };
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	4618      	mov	r0, r3
 800407e:	3710      	adds	r7, #16
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}
 8004084:	08012888 	.word	0x08012888

08004088 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EE6_M_getEv>:
      _M_get() const noexcept
 8004088:	b580      	push	{r7, lr}
 800408a:	b082      	sub	sp, #8
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
      { return static_cast<const __shared_ptr<_Tp, _Lp>*>(this)->get(); }
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f000 fb03 	bl	800469c <_ZNKSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE3getEv>
 8004096:	4603      	mov	r3, r0
 8004098:	4618      	mov	r0, r3
 800409a:	3708      	adds	r7, #8
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}

080040a0 <_ZNK15CyphalInterface11send_cyphalI5StateEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindh>:
inline void CyphalInterface::send_cyphal(
 80040a0:	b5b0      	push	{r4, r5, r7, lr}
 80040a2:	b08c      	sub	sp, #48	@ 0x30
 80040a4:	af04      	add	r7, sp, #16
 80040a6:	60f8      	str	r0, [r7, #12]
 80040a8:	60b9      	str	r1, [r7, #8]
 80040aa:	607a      	str	r2, [r7, #4]
 80040ac:	807b      	strh	r3, [r7, #2]
    size_t cyphal_buf_size = TypeAlias::buffer_size;
 80040ae:	2340      	movs	r3, #64	@ 0x40
 80040b0:	61fb      	str	r3, [r7, #28]
    if (TypeAlias::serializer(obj, buffer, &cyphal_buf_size) < 0) {
 80040b2:	f107 031c 	add.w	r3, r7, #28
 80040b6:	461a      	mov	r2, r3
 80040b8:	6879      	ldr	r1, [r7, #4]
 80040ba:	68b8      	ldr	r0, [r7, #8]
 80040bc:	f7ff f8c5 	bl	800324a <reg_udral_physics_kinematics_cartesian_State_0_1_serialize_>
 80040c0:	4603      	mov	r3, r0
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	09db      	lsrs	r3, r3, #7
 80040c6:	b2db      	uxtb	r3, r3
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d005      	beq.n	80040d8 <_ZNK15CyphalInterface11send_cyphalI5StateEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindh+0x38>
        utilities.error_handler();
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	3310      	adds	r3, #16
 80040d2:	4618      	mov	r0, r3
 80040d4:	f000 faee 	bl	80046b4 <_ZNKSt8functionIFvvEEclEv>
    const CanardTransferMetadata cyphal_transfer_metadata = {
 80040d8:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80040dc:	753b      	strb	r3, [r7, #20]
 80040de:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80040e2:	757b      	strb	r3, [r7, #21]
 80040e4:	887b      	ldrh	r3, [r7, #2]
 80040e6:	82fb      	strh	r3, [r7, #22]
 80040e8:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80040ec:	763b      	strb	r3, [r7, #24]
 80040ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040f0:	781b      	ldrb	r3, [r3, #0]
 80040f2:	767b      	strb	r3, [r7, #25]
        utilities.micros_64() + DEFAULT_TIMEOUT_MICROS,
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	4618      	mov	r0, r3
 80040fa:	f000 faf1 	bl	80046e0 <_ZNKSt8functionIFyvEEclEv>
 80040fe:	4602      	mov	r2, r0
 8004100:	460b      	mov	r3, r1
    push(
 8004102:	490d      	ldr	r1, [pc, #52]	@ (8004138 <_ZNK15CyphalInterface11send_cyphalI5StateEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindh+0x98>)
 8004104:	1854      	adds	r4, r2, r1
 8004106:	f143 0500 	adc.w	r5, r3, #0
 800410a:	69fb      	ldr	r3, [r7, #28]
 800410c:	687a      	ldr	r2, [r7, #4]
 800410e:	9202      	str	r2, [sp, #8]
 8004110:	9301      	str	r3, [sp, #4]
 8004112:	f107 0314 	add.w	r3, r7, #20
 8004116:	9300      	str	r3, [sp, #0]
 8004118:	4622      	mov	r2, r4
 800411a:	462b      	mov	r3, r5
 800411c:	68f8      	ldr	r0, [r7, #12]
 800411e:	f006 fca7 	bl	800aa70 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>
    (*transfer_id)++;
 8004122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004124:	781b      	ldrb	r3, [r3, #0]
 8004126:	3301      	adds	r3, #1
 8004128:	b2da      	uxtb	r2, r3
 800412a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800412c:	701a      	strb	r2, [r3, #0]
}
 800412e:	bf00      	nop
 8004130:	3720      	adds	r7, #32
 8004132:	46bd      	mov	sp, r7
 8004134:	bdb0      	pop	{r4, r5, r7, pc}
 8004136:	bf00      	nop
 8004138:	000f4240 	.word	0x000f4240

0800413c <_ZNK15CyphalInterface11send_cyphalI5HBeatEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindh>:
inline void CyphalInterface::send_cyphal(
 800413c:	b5b0      	push	{r4, r5, r7, lr}
 800413e:	b08c      	sub	sp, #48	@ 0x30
 8004140:	af04      	add	r7, sp, #16
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	60b9      	str	r1, [r7, #8]
 8004146:	607a      	str	r2, [r7, #4]
 8004148:	807b      	strh	r3, [r7, #2]
    size_t cyphal_buf_size = TypeAlias::buffer_size;
 800414a:	2307      	movs	r3, #7
 800414c:	61fb      	str	r3, [r7, #28]
    if (TypeAlias::serializer(obj, buffer, &cyphal_buf_size) < 0) {
 800414e:	f107 031c 	add.w	r3, r7, #28
 8004152:	461a      	mov	r2, r3
 8004154:	6879      	ldr	r1, [r7, #4]
 8004156:	68b8      	ldr	r0, [r7, #8]
 8004158:	f7fe fa4e 	bl	80025f8 <uavcan_node_Heartbeat_1_0_serialize_>
 800415c:	4603      	mov	r3, r0
 800415e:	b2db      	uxtb	r3, r3
 8004160:	09db      	lsrs	r3, r3, #7
 8004162:	b2db      	uxtb	r3, r3
 8004164:	2b00      	cmp	r3, #0
 8004166:	d005      	beq.n	8004174 <_ZNK15CyphalInterface11send_cyphalI5HBeatEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindh+0x38>
        utilities.error_handler();
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	3310      	adds	r3, #16
 800416e:	4618      	mov	r0, r3
 8004170:	f000 faa0 	bl	80046b4 <_ZNKSt8functionIFvvEEclEv>
    const CanardTransferMetadata cyphal_transfer_metadata = {
 8004174:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8004178:	753b      	strb	r3, [r7, #20]
 800417a:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800417e:	757b      	strb	r3, [r7, #21]
 8004180:	887b      	ldrh	r3, [r7, #2]
 8004182:	82fb      	strh	r3, [r7, #22]
 8004184:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8004188:	763b      	strb	r3, [r7, #24]
 800418a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800418c:	781b      	ldrb	r3, [r3, #0]
 800418e:	767b      	strb	r3, [r7, #25]
        utilities.micros_64() + DEFAULT_TIMEOUT_MICROS,
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	4618      	mov	r0, r3
 8004196:	f000 faa3 	bl	80046e0 <_ZNKSt8functionIFyvEEclEv>
 800419a:	4602      	mov	r2, r0
 800419c:	460b      	mov	r3, r1
    push(
 800419e:	490d      	ldr	r1, [pc, #52]	@ (80041d4 <_ZNK15CyphalInterface11send_cyphalI5HBeatEEvPNT_4TypeEPhtS5_14CanardPriority18CanardTransferKindh+0x98>)
 80041a0:	1854      	adds	r4, r2, r1
 80041a2:	f143 0500 	adc.w	r5, r3, #0
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	9202      	str	r2, [sp, #8]
 80041ac:	9301      	str	r3, [sp, #4]
 80041ae:	f107 0314 	add.w	r3, r7, #20
 80041b2:	9300      	str	r3, [sp, #0]
 80041b4:	4622      	mov	r2, r4
 80041b6:	462b      	mov	r3, r5
 80041b8:	68f8      	ldr	r0, [r7, #12]
 80041ba:	f006 fc59 	bl	800aa70 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>
    (*transfer_id)++;
 80041be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041c0:	781b      	ldrb	r3, [r3, #0]
 80041c2:	3301      	adds	r3, #1
 80041c4:	b2da      	uxtb	r2, r3
 80041c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041c8:	701a      	strb	r2, [r3, #0]
}
 80041ca:	bf00      	nop
 80041cc:	3720      	adds	r7, #32
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bdb0      	pop	{r4, r5, r7, pc}
 80041d2:	bf00      	nop
 80041d4:	000f4240 	.word	0x000f4240

080041d8 <_ZN5G4CAN6createI15SystemAllocatorJEEEPS_PPSt4byteP19FDCAN_HandleTypeDefhjDpOT0_R13UtilityConfig>:
public:
    
    template <class T, class... Args> static G4CAN* create(
 80041d8:	b590      	push	{r4, r7, lr}
 80041da:	b089      	sub	sp, #36	@ 0x24
 80041dc:	af00      	add	r7, sp, #0
 80041de:	60f8      	str	r0, [r7, #12]
 80041e0:	60b9      	str	r1, [r7, #8]
 80041e2:	603b      	str	r3, [r7, #0]
 80041e4:	4613      	mov	r3, r2
 80041e6:	71fb      	strb	r3, [r7, #7]
        CanardNodeID node_id,
        size_t queue_len,
        Args&&... args,
        UtilityConfig& utilities
    ) {
        std::byte* allocator_loc = *inout_buffer;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	61fb      	str	r3, [r7, #28]
        auto allocator_ptr = new (allocator_loc) T(queue_len * sizeof(CanardTxQueueItem), args..., utilities);
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	4619      	mov	r1, r3
 80041f2:	2008      	movs	r0, #8
 80041f4:	f7fd fde1 	bl	8001dba <_ZnwjPv>
 80041f8:	4604      	mov	r4, r0
 80041fa:	683a      	ldr	r2, [r7, #0]
 80041fc:	4613      	mov	r3, r2
 80041fe:	005b      	lsls	r3, r3, #1
 8004200:	4413      	add	r3, r2
 8004202:	011b      	lsls	r3, r3, #4
 8004204:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004206:	4619      	mov	r1, r3
 8004208:	4620      	mov	r0, r4
 800420a:	f7fd ff3b 	bl	8002084 <_ZN15SystemAllocatorC1EjR13UtilityConfig>
 800420e:	61bc      	str	r4, [r7, #24]
    
        std::byte* provider_loc = allocator_loc + sizeof(T);
 8004210:	69fb      	ldr	r3, [r7, #28]
 8004212:	3308      	adds	r3, #8
 8004214:	617b      	str	r3, [r7, #20]
        auto ptr = new (provider_loc) G4CAN(handler, queue_len / 2, utilities);
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	4619      	mov	r1, r3
 800421a:	2044      	movs	r0, #68	@ 0x44
 800421c:	f7fd fdcd 	bl	8001dba <_ZnwjPv>
 8004220:	4604      	mov	r4, r0
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	085a      	lsrs	r2, r3, #1
 8004226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004228:	68b9      	ldr	r1, [r7, #8]
 800422a:	4620      	mov	r0, r4
 800422c:	f7fd ff0e 	bl	800204c <_ZN5G4CANC1EP19FDCAN_HandleTypeDefjR13UtilityConfig>
 8004230:	613c      	str	r4, [r7, #16]
    
        ptr->setup<T>(allocator_ptr, node_id);
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	79fa      	ldrb	r2, [r7, #7]
 8004236:	69b9      	ldr	r1, [r7, #24]
 8004238:	4618      	mov	r0, r3
 800423a:	f000 fa6b 	bl	8004714 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h>

        *inout_buffer = provider_loc + sizeof(G4CAN);
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	f103 0244 	add.w	r2, r3, #68	@ 0x44
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	601a      	str	r2, [r3, #0]
        return ptr;
 8004248:	693b      	ldr	r3, [r7, #16]
    }
 800424a:	4618      	mov	r0, r3
 800424c:	3724      	adds	r7, #36	@ 0x24
 800424e:	46bd      	mov	sp, r7
 8004250:	bd90      	pop	{r4, r7, pc}

08004252 <_ZNSt15__uniq_ptr_dataI5G4CANSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 8004252:	b580      	push	{r7, lr}
 8004254:	b082      	sub	sp, #8
 8004256:	af00      	add	r7, sp, #0
 8004258:	6078      	str	r0, [r7, #4]
 800425a:	6039      	str	r1, [r7, #0]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	683a      	ldr	r2, [r7, #0]
 8004260:	4611      	mov	r1, r2
 8004262:	4618      	mov	r0, r3
 8004264:	f000 fa9a 	bl	800479c <_ZNSt15__uniq_ptr_implI5G4CANSt14default_deleteIS0_EEC1EPS0_>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	4618      	mov	r0, r3
 800426c:	3708      	adds	r7, #8
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}

08004272 <_ZNSt10unique_ptrI5G4CANSt14default_deleteIS0_EEC1IS2_vEEPS0_>:
	unique_ptr(pointer __p) noexcept
 8004272:	b580      	push	{r7, lr}
 8004274:	b082      	sub	sp, #8
 8004276:	af00      	add	r7, sp, #0
 8004278:	6078      	str	r0, [r7, #4]
 800427a:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6839      	ldr	r1, [r7, #0]
 8004280:	4618      	mov	r0, r3
 8004282:	f7ff ffe6 	bl	8004252 <_ZNSt15__uniq_ptr_dataI5G4CANSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>
        { }
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4618      	mov	r0, r3
 800428a:	3708      	adds	r7, #8
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}

08004290 <_ZNSt10unique_ptrI5G4CANSt14default_deleteIS0_EED1Ev>:
      ~unique_ptr() noexcept
 8004290:	b590      	push	{r4, r7, lr}
 8004292:	b085      	sub	sp, #20
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	4618      	mov	r0, r3
 800429c:	f000 fa92 	bl	80047c4 <_ZNSt15__uniq_ptr_implI5G4CANSt14default_deleteIS0_EE6_M_ptrEv>
 80042a0:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d00c      	beq.n	80042c4 <_ZNSt10unique_ptrI5G4CANSt14default_deleteIS0_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f000 fa97 	bl	80047de <_ZNSt10unique_ptrI5G4CANSt14default_deleteIS0_EE11get_deleterEv>
 80042b0:	4604      	mov	r4, r0
 80042b2:	68f8      	ldr	r0, [r7, #12]
 80042b4:	f000 faa0 	bl	80047f8 <_ZSt4moveIRP5G4CANEONSt16remove_referenceIT_E4typeEOS4_>
 80042b8:	4603      	mov	r3, r0
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4619      	mov	r1, r3
 80042be:	4620      	mov	r0, r4
 80042c0:	f000 faa5 	bl	800480e <_ZNKSt14default_deleteI5G4CANEclEPS0_>
	__ptr = pointer();
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2200      	movs	r2, #0
 80042c8:	601a      	str	r2, [r3, #0]
      }
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	4618      	mov	r0, r3
 80042ce:	3714      	adds	r7, #20
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd90      	pop	{r4, r7, pc}

080042d4 <_ZSt4moveIRSt10unique_ptrI5G4CANSt14default_deleteIS1_EEEONSt16remove_referenceIT_E4typeEOS7_>:
    move(_Tp&& __t) noexcept
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	4618      	mov	r0, r3
 80042e0:	370c      	adds	r7, #12
 80042e2:	46bd      	mov	sp, r7
 80042e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e8:	4770      	bx	lr

080042ea <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEaSI5G4CANS1_IS5_EEENSt9enable_ifIXsrSt6__and_IJS8_IJSt14is_convertibleINS_IT_T0_E7pointerEPS0_ESt6__not_ISt8is_arrayISA_EEEESt13is_assignableIRS2_OSB_EEE5valueERS3_E4typeEOSC_>:
	operator=(unique_ptr<_Up, _Ep>&& __u) noexcept
 80042ea:	b580      	push	{r7, lr}
 80042ec:	b084      	sub	sp, #16
 80042ee:	af00      	add	r7, sp, #0
 80042f0:	6078      	str	r0, [r7, #4]
 80042f2:	6039      	str	r1, [r7, #0]
	  reset(__u.release());
 80042f4:	6838      	ldr	r0, [r7, #0]
 80042f6:	f000 faae 	bl	8004856 <_ZNSt10unique_ptrI5G4CANSt14default_deleteIS0_EE7releaseEv>
 80042fa:	4603      	mov	r3, r0
 80042fc:	4619      	mov	r1, r3
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f000 fa95 	bl	800482e <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE5resetEPS0_>
	  get_deleter() = std::forward<_Ep>(__u.get_deleter());
 8004304:	6838      	ldr	r0, [r7, #0]
 8004306:	f000 fa6a 	bl	80047de <_ZNSt10unique_ptrI5G4CANSt14default_deleteIS0_EE11get_deleterEv>
 800430a:	4603      	mov	r3, r0
 800430c:	4618      	mov	r0, r3
 800430e:	f000 faaf 	bl	8004870 <_ZSt7forwardISt14default_deleteI5G4CANEEOT_RNSt16remove_referenceIS3_E4typeE>
 8004312:	4602      	mov	r2, r0
 8004314:	f107 030c 	add.w	r3, r7, #12
 8004318:	4611      	mov	r1, r2
 800431a:	4618      	mov	r0, r3
 800431c:	f000 fab3 	bl	8004886 <_ZNSt14default_deleteI19AbstractCANProviderEC1I5G4CANvEERKS_IT_E>
 8004320:	6878      	ldr	r0, [r7, #4]
 8004322:	f7ff fd74 	bl	8003e0e <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE11get_deleterEv>
	  return *this;
 8004326:	687b      	ldr	r3, [r7, #4]
	}
 8004328:	4618      	mov	r0, r3
 800432a:	3710      	adds	r7, #16
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}

08004330 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1IS0_vEEPT_>:
	__shared_ptr(_Yp* __p)
 8004330:	b590      	push	{r4, r7, lr}
 8004332:	b083      	sub	sp, #12
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	6039      	str	r1, [r7, #0]
	: _M_ptr(__p), _M_refcount(__p, typename is_array<_Tp>::type())
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	683a      	ldr	r2, [r7, #0]
 800433e:	601a      	str	r2, [r3, #0]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	3304      	adds	r3, #4
 8004344:	4622      	mov	r2, r4
 8004346:	6839      	ldr	r1, [r7, #0]
 8004348:	4618      	mov	r0, r3
 800434a:	f000 faa8 	bl	800489e <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_St17integral_constantIbLb0EE>
	  _M_enable_shared_from_this_with(__p);
 800434e:	6839      	ldr	r1, [r7, #0]
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f000 fab3 	bl	80048bc <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE31_M_enable_shared_from_this_withIS0_S0_EENSt9enable_ifIXntsrNS3_15__has_esft_baseIT0_vEE5valueEvE4typeEPT_>
	}
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4618      	mov	r0, r3
 800435a:	370c      	adds	r7, #12
 800435c:	46bd      	mov	sp, r7
 800435e:	bd90      	pop	{r4, r7, pc}

08004360 <_ZSt4moveIRSt10shared_ptrI15CyphalInterfaceEEONSt16remove_referenceIT_E4typeEOS5_>:
    move(_Tp&& __t) noexcept
 8004360:	b480      	push	{r7}
 8004362:	b083      	sub	sp, #12
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4618      	mov	r0, r3
 800436c:	370c      	adds	r7, #12
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr

08004376 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEaSEOS3_>:
	}
#pragma GCC diagnostic pop
#endif

      __shared_ptr&
      operator=(__shared_ptr&& __r) noexcept
 8004376:	b580      	push	{r7, lr}
 8004378:	b084      	sub	sp, #16
 800437a:	af00      	add	r7, sp, #0
 800437c:	6078      	str	r0, [r7, #4]
 800437e:	6039      	str	r1, [r7, #0]
      {
	__shared_ptr(std::move(__r)).swap(*this);
 8004380:	6838      	ldr	r0, [r7, #0]
 8004382:	f000 faa6 	bl	80048d2 <_ZSt4moveIRSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEEONSt16remove_referenceIT_E4typeEOS7_>
 8004386:	4602      	mov	r2, r0
 8004388:	f107 0308 	add.w	r3, r7, #8
 800438c:	4611      	mov	r1, r2
 800438e:	4618      	mov	r0, r3
 8004390:	f000 faaa 	bl	80048e8 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1EOS3_>
 8004394:	f107 0308 	add.w	r3, r7, #8
 8004398:	6879      	ldr	r1, [r7, #4]
 800439a:	4618      	mov	r0, r3
 800439c:	f000 fac2 	bl	8004924 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE4swapERS3_>
 80043a0:	f107 0308 	add.w	r3, r7, #8
 80043a4:	4618      	mov	r0, r3
 80043a6:	f7fe fffc 	bl	80033a2 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>
	return *this;
 80043aa:	687b      	ldr	r3, [r7, #4]
      }
 80043ac:	4618      	mov	r0, r3
 80043ae:	3710      	adds	r7, #16
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}

080043b4 <_ZNKSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b082      	sub	sp, #8
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	4618      	mov	r0, r3
 80043c0:	f000 fac7 	bl	8004952 <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>
 80043c4:	4603      	mov	r3, r0
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4618      	mov	r0, r3
 80043ca:	3708      	adds	r7, #8
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}

080043d0 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEEC1Ev>:
      constexpr _Tuple_impl()
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b082      	sub	sp, #8
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	f000 fac7 	bl	800496c <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEEC1Ev>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4618      	mov	r0, r3
 80043e2:	f000 facf 	bl	8004984 <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EEC1Ev>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4618      	mov	r0, r3
 80043ea:	3708      	adds	r7, #8
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bd80      	pop	{r7, pc}

080043f0 <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    __get_helper(const tuple<_Types...>&) = delete;

  /// Return a reference to the ith element of a tuple.
  template<size_t __i, typename... _Elements>
    constexpr __tuple_element_t<__i, tuple<_Elements...>>&
    get(tuple<_Elements...>& __t) noexcept
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b082      	sub	sp, #8
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4618      	mov	r0, r3
 80043fc:	f000 fad0 	bl	80049a0 <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8004400:	4603      	mov	r3, r0
 8004402:	4618      	mov	r0, r3
 8004404:	3708      	adds	r7, #8
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}

0800440a <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 800440a:	b580      	push	{r7, lr}
 800440c:	b082      	sub	sp, #8
 800440e:	af00      	add	r7, sp, #0
 8004410:	6078      	str	r0, [r7, #4]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	4618      	mov	r0, r3
 8004416:	f000 facf 	bl	80049b8 <_ZSt3getILj1EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 800441a:	4603      	mov	r3, r0
 800441c:	4618      	mov	r0, r3
 800441e:	3708      	adds	r7, #8
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}

08004424 <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8004424:	b590      	push	{r4, r7, lr}
 8004426:	b085      	sub	sp, #20
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 8004430:	68f8      	ldr	r0, [r7, #12]
 8004432:	f7fd fd0d 	bl	8001e50 <_ZNSt9_Any_data9_M_accessEv>
 8004436:	4603      	mov	r3, r0
 8004438:	4619      	mov	r1, r3
 800443a:	2004      	movs	r0, #4
 800443c:	f7fd fcbd 	bl	8001dba <_ZnwjPv>
 8004440:	4604      	mov	r4, r0
 8004442:	68b8      	ldr	r0, [r7, #8]
 8004444:	f7ff fd1b 	bl	8003e7e <_ZSt7forwardIRFyvEEOT_RNSt16remove_referenceIS2_E4typeE>
 8004448:	4603      	mov	r3, r0
 800444a:	6023      	str	r3, [r4, #0]
	  }
 800444c:	bf00      	nop
 800444e:	3714      	adds	r7, #20
 8004450:	46bd      	mov	sp, r7
 8004452:	bd90      	pop	{r4, r7, pc}

08004454 <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>:
	_M_get_pointer(const _Any_data& __source) noexcept
 8004454:	b580      	push	{r7, lr}
 8004456:	b084      	sub	sp, #16
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
	      const _Functor& __f = __source._M_access<_Functor>();
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f000 fab7 	bl	80049d0 <_ZNKSt9_Any_data9_M_accessIPFyvEEERKT_v>
 8004462:	60f8      	str	r0, [r7, #12]
	      return const_cast<_Functor*>(std::__addressof(__f));
 8004464:	68f8      	ldr	r0, [r7, #12]
 8004466:	f000 fabf 	bl	80049e8 <_ZSt11__addressofIKPFyvEEPT_RS3_>
 800446a:	4603      	mov	r3, r0
	}
 800446c:	4618      	mov	r0, r3
 800446e:	3710      	adds	r7, #16
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}

08004474 <_ZSt10__invoke_rIyRPFyvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>:

#if __cplusplus >= 201703L
  // INVOKE<R>: Invoke a callable object and convert the result to R.
  template<typename _Res, typename _Callable, typename... _Args>
    constexpr enable_if_t<is_invocable_r_v<_Res, _Callable, _Args...>, _Res>
    __invoke_r(_Callable&& __fn, _Args&&... __args)
 8004474:	b590      	push	{r4, r7, lr}
 8004476:	b083      	sub	sp, #12
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
      using __tag = typename __result::__invoke_type;
      if constexpr (is_void_v<_Res>)
	std::__invoke_impl<__type>(__tag{}, std::forward<_Callable>(__fn),
					std::forward<_Args>(__args)...);
      else
	return std::__invoke_impl<__type>(__tag{},
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f000 fabe 	bl	80049fe <_ZSt7forwardIRPFyvEEOT_RNSt16remove_referenceIS3_E4typeE>
 8004482:	4603      	mov	r3, r0
 8004484:	4619      	mov	r1, r3
 8004486:	4620      	mov	r0, r4
 8004488:	f000 fac4 	bl	8004a14 <_ZSt13__invoke_implIyRPFyvEJEET_St14__invoke_otherOT0_DpOT1_>
 800448c:	4602      	mov	r2, r0
 800448e:	460b      	mov	r3, r1
					  std::forward<_Callable>(__fn),
					  std::forward<_Args>(__args)...);
    }
 8004490:	4610      	mov	r0, r2
 8004492:	4619      	mov	r1, r3
 8004494:	370c      	adds	r7, #12
 8004496:	46bd      	mov	sp, r7
 8004498:	bd90      	pop	{r4, r7, pc}

0800449a <_ZNSt9_Any_data9_M_accessIPPFyvEEERT_v>:
      _M_access() noexcept
 800449a:	b580      	push	{r7, lr}
 800449c:	b082      	sub	sp, #8
 800449e:	af00      	add	r7, sp, #0
 80044a0:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f7fd fcd4 	bl	8001e50 <_ZNSt9_Any_data9_M_accessEv>
 80044a8:	4603      	mov	r3, r0
 80044aa:	4618      	mov	r0, r3
 80044ac:	3708      	adds	r7, #8
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
	...

080044b4 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>:
	_M_manager(_Any_data& __dest, const _Any_data& __source,
 80044b4:	b590      	push	{r4, r7, lr}
 80044b6:	b085      	sub	sp, #20
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	60f8      	str	r0, [r7, #12]
 80044bc:	60b9      	str	r1, [r7, #8]
 80044be:	4613      	mov	r3, r2
 80044c0:	71fb      	strb	r3, [r7, #7]
	  switch (__op)
 80044c2:	79fb      	ldrb	r3, [r7, #7]
 80044c4:	2b03      	cmp	r3, #3
 80044c6:	d82a      	bhi.n	800451e <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
 80044c8:	a201      	add	r2, pc, #4	@ (adr r2, 80044d0 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x1c>)
 80044ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044ce:	bf00      	nop
 80044d0:	080044e1 	.word	0x080044e1
 80044d4:	080044ef 	.word	0x080044ef
 80044d8:	08004503 	.word	0x08004503
 80044dc:	08004515 	.word	0x08004515
	      __dest._M_access<const type_info*>() = nullptr;
 80044e0:	68f8      	ldr	r0, [r7, #12]
 80044e2:	f000 faa9 	bl	8004a38 <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>
 80044e6:	4603      	mov	r3, r0
 80044e8:	2200      	movs	r2, #0
 80044ea:	601a      	str	r2, [r3, #0]
	      break;
 80044ec:	e017      	b.n	800451e <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 80044ee:	68b8      	ldr	r0, [r7, #8]
 80044f0:	f7ff ffb0 	bl	8004454 <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 80044f4:	4604      	mov	r4, r0
 80044f6:	68f8      	ldr	r0, [r7, #12]
 80044f8:	f7ff ffcf 	bl	800449a <_ZNSt9_Any_data9_M_accessIPPFyvEEERT_v>
 80044fc:	4603      	mov	r3, r0
 80044fe:	601c      	str	r4, [r3, #0]
	      break;
 8004500:	e00d      	b.n	800451e <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
		  *const_cast<const _Functor*>(_M_get_pointer(__source)));
 8004502:	68b8      	ldr	r0, [r7, #8]
 8004504:	f7ff ffa6 	bl	8004454 <_ZNSt14_Function_base13_Base_managerIPFyvEE14_M_get_pointerERKSt9_Any_data>
 8004508:	4603      	mov	r3, r0
	      _M_init_functor(__dest,
 800450a:	4619      	mov	r1, r3
 800450c:	68f8      	ldr	r0, [r7, #12]
 800450e:	f000 fa9f 	bl	8004a50 <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>
	      break;
 8004512:	e004      	b.n	800451e <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      _M_destroy(__dest, _Local_storage());
 8004514:	4621      	mov	r1, r4
 8004516:	68f8      	ldr	r0, [r7, #12]
 8004518:	f000 faac 	bl	8004a74 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
	      break;
 800451c:	bf00      	nop
	  return false;
 800451e:	2300      	movs	r3, #0
	}
 8004520:	4618      	mov	r0, r3
 8004522:	3714      	adds	r7, #20
 8004524:	46bd      	mov	sp, r7
 8004526:	bd90      	pop	{r4, r7, pc}

08004528 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRS1_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8004528:	b590      	push	{r4, r7, lr}
 800452a:	b085      	sub	sp, #20
 800452c:	af00      	add	r7, sp, #0
 800452e:	60f8      	str	r0, [r7, #12]
 8004530:	60b9      	str	r1, [r7, #8]
 8004532:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 8004534:	68f8      	ldr	r0, [r7, #12]
 8004536:	f7fd fc8b 	bl	8001e50 <_ZNSt9_Any_data9_M_accessEv>
 800453a:	4603      	mov	r3, r0
 800453c:	4619      	mov	r1, r3
 800453e:	2004      	movs	r0, #4
 8004540:	f7fd fc3b 	bl	8001dba <_ZnwjPv>
 8004544:	4604      	mov	r4, r0
 8004546:	68b8      	ldr	r0, [r7, #8]
 8004548:	f7ff fcf7 	bl	8003f3a <_ZSt7forwardIRFvvEEOT_RNSt16remove_referenceIS2_E4typeE>
 800454c:	4603      	mov	r3, r0
 800454e:	6023      	str	r3, [r4, #0]
	  }
 8004550:	bf00      	nop
 8004552:	3714      	adds	r7, #20
 8004554:	46bd      	mov	sp, r7
 8004556:	bd90      	pop	{r4, r7, pc}

08004558 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>:
	_M_get_pointer(const _Any_data& __source) noexcept
 8004558:	b580      	push	{r7, lr}
 800455a:	b084      	sub	sp, #16
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
	      const _Functor& __f = __source._M_access<_Functor>();
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f000 fa93 	bl	8004a8c <_ZNKSt9_Any_data9_M_accessIPFvvEEERKT_v>
 8004566:	60f8      	str	r0, [r7, #12]
	      return const_cast<_Functor*>(std::__addressof(__f));
 8004568:	68f8      	ldr	r0, [r7, #12]
 800456a:	f000 fa9b 	bl	8004aa4 <_ZSt11__addressofIKPFvvEEPT_RS3_>
 800456e:	4603      	mov	r3, r0
	}
 8004570:	4618      	mov	r0, r3
 8004572:	3710      	adds	r7, #16
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}

08004578 <_ZSt10__invoke_rIvRPFvvEJEENSt9enable_ifIX16is_invocable_r_vIT_T0_DpT1_EES4_E4typeEOS5_DpOS6_>:
    __invoke_r(_Callable&& __fn, _Args&&... __args)
 8004578:	b590      	push	{r4, r7, lr}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
	std::__invoke_impl<__type>(__tag{}, std::forward<_Callable>(__fn),
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f000 fa9a 	bl	8004aba <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>
 8004586:	4603      	mov	r3, r0
 8004588:	4619      	mov	r1, r3
 800458a:	4620      	mov	r0, r4
 800458c:	f000 faa0 	bl	8004ad0 <_ZSt13__invoke_implIvRPFvvEJEET_St14__invoke_otherOT0_DpOT1_>
    }
 8004590:	bf00      	nop
 8004592:	370c      	adds	r7, #12
 8004594:	46bd      	mov	sp, r7
 8004596:	bd90      	pop	{r4, r7, pc}

08004598 <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>:
      _M_access() noexcept
 8004598:	b580      	push	{r7, lr}
 800459a:	b082      	sub	sp, #8
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f7fd fc55 	bl	8001e50 <_ZNSt9_Any_data9_M_accessEv>
 80045a6:	4603      	mov	r3, r0
 80045a8:	4618      	mov	r0, r3
 80045aa:	3708      	adds	r7, #8
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}

080045b0 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation>:
	_M_manager(_Any_data& __dest, const _Any_data& __source,
 80045b0:	b590      	push	{r4, r7, lr}
 80045b2:	b085      	sub	sp, #20
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	60b9      	str	r1, [r7, #8]
 80045ba:	4613      	mov	r3, r2
 80045bc:	71fb      	strb	r3, [r7, #7]
	  switch (__op)
 80045be:	79fb      	ldrb	r3, [r7, #7]
 80045c0:	2b03      	cmp	r3, #3
 80045c2:	d82a      	bhi.n	800461a <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
 80045c4:	a201      	add	r2, pc, #4	@ (adr r2, 80045cc <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x1c>)
 80045c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ca:	bf00      	nop
 80045cc:	080045dd 	.word	0x080045dd
 80045d0:	080045eb 	.word	0x080045eb
 80045d4:	080045ff 	.word	0x080045ff
 80045d8:	08004611 	.word	0x08004611
	      __dest._M_access<const type_info*>() = nullptr;
 80045dc:	68f8      	ldr	r0, [r7, #12]
 80045de:	f000 fa2b 	bl	8004a38 <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>
 80045e2:	4603      	mov	r3, r0
 80045e4:	2200      	movs	r2, #0
 80045e6:	601a      	str	r2, [r3, #0]
	      break;
 80045e8:	e017      	b.n	800461a <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      __dest._M_access<_Functor*>() = _M_get_pointer(__source);
 80045ea:	68b8      	ldr	r0, [r7, #8]
 80045ec:	f7ff ffb4 	bl	8004558 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 80045f0:	4604      	mov	r4, r0
 80045f2:	68f8      	ldr	r0, [r7, #12]
 80045f4:	f7ff ffd0 	bl	8004598 <_ZNSt9_Any_data9_M_accessIPPFvvEEERT_v>
 80045f8:	4603      	mov	r3, r0
 80045fa:	601c      	str	r4, [r3, #0]
	      break;
 80045fc:	e00d      	b.n	800461a <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
		  *const_cast<const _Functor*>(_M_get_pointer(__source)));
 80045fe:	68b8      	ldr	r0, [r7, #8]
 8004600:	f7ff ffaa 	bl	8004558 <_ZNSt14_Function_base13_Base_managerIPFvvEE14_M_get_pointerERKSt9_Any_data>
 8004604:	4603      	mov	r3, r0
	      _M_init_functor(__dest,
 8004606:	4619      	mov	r1, r3
 8004608:	68f8      	ldr	r0, [r7, #12]
 800460a:	f000 fa70 	bl	8004aee <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>
	      break;
 800460e:	e004      	b.n	800461a <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_managerERSt9_Any_dataRKS4_St18_Manager_operation+0x6a>
	      _M_destroy(__dest, _Local_storage());
 8004610:	4621      	mov	r1, r4
 8004612:	68f8      	ldr	r0, [r7, #12]
 8004614:	f000 fa7d 	bl	8004b12 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
	      break;
 8004618:	bf00      	nop
	  return false;
 800461a:	2300      	movs	r3, #0
	}
 800461c:	4618      	mov	r0, r3
 800461e:	3714      	adds	r7, #20
 8004620:	46bd      	mov	sp, r7
 8004622:	bd90      	pop	{r4, r7, pc}

08004624 <_ZN20AbstractSubscriptionI5HBeatE9subscribeEt18CanardTransferKind>:
    void subscribe(CanardPortID port_id, CanardTransferKind kind) {
 8004624:	b580      	push	{r7, lr}
 8004626:	b084      	sub	sp, #16
 8004628:	af02      	add	r7, sp, #8
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	460b      	mov	r3, r1
 800462e:	807b      	strh	r3, [r7, #2]
 8004630:	4613      	mov	r3, r2
 8004632:	707b      	strb	r3, [r7, #1]
        sub.user_reference = reinterpret_cast<void*>(this);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	629a      	str	r2, [r3, #40]	@ 0x28
        interface->subscribe(port_id, T::extent, kind, &sub);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 8004640:	4618      	mov	r0, r3
 8004642:	f7ff fad9 	bl	8003bf8 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	3308      	adds	r3, #8
 800464a:	787a      	ldrb	r2, [r7, #1]
 800464c:	8879      	ldrh	r1, [r7, #2]
 800464e:	9300      	str	r3, [sp, #0]
 8004650:	4613      	mov	r3, r2
 8004652:	220c      	movs	r2, #12
 8004654:	f006 fa46 	bl	800aae4 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>
    }
 8004658:	bf00      	nop
 800465a:	3708      	adds	r7, #8
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}

08004660 <_ZN20AbstractSubscriptionI6JS_msgE9subscribeEt18CanardTransferKind>:
    void subscribe(CanardPortID port_id, CanardTransferKind kind) {
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af02      	add	r7, sp, #8
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	460b      	mov	r3, r1
 800466a:	807b      	strh	r3, [r7, #2]
 800466c:	4613      	mov	r3, r2
 800466e:	707b      	strb	r3, [r7, #1]
        sub.user_reference = reinterpret_cast<void*>(this);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	687a      	ldr	r2, [r7, #4]
 8004674:	629a      	str	r2, [r3, #40]	@ 0x28
        interface->subscribe(port_id, T::extent, kind, &sub);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 800467c:	4618      	mov	r0, r3
 800467e:	f7ff fabb 	bl	8003bf8 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	3308      	adds	r3, #8
 8004686:	787a      	ldrb	r2, [r7, #1]
 8004688:	8879      	ldrh	r1, [r7, #2]
 800468a:	9300      	str	r3, [sp, #0]
 800468c:	4613      	mov	r3, r2
 800468e:	220c      	movs	r2, #12
 8004690:	f006 fa28 	bl	800aae4 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>
    }
 8004694:	bf00      	nop
 8004696:	3708      	adds	r7, #8
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}

0800469c <_ZNKSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE3getEv>:
	reset(_Yp* __p, _Deleter __d, _Alloc __a)
        { __shared_ptr(__p, std::move(__d), std::move(__a)).swap(*this); }

      /// Return the stored pointer.
      element_type*
      get() const noexcept
 800469c:	b480      	push	{r7}
 800469e:	b083      	sub	sp, #12
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
      { return _M_ptr; }
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4618      	mov	r0, r3
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr

080046b4 <_ZNKSt8functionIFvvEEclEv>:
       *
       *  The function call operator invokes the target function object
       *  stored by `this`.
       */
      _Res
      operator()(_ArgTypes... __args) const
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b082      	sub	sp, #8
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
      {
	if (_M_empty())
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	4618      	mov	r0, r3
 80046c0:	f7fd fbef 	bl	8001ea2 <_ZNKSt14_Function_base8_M_emptyEv>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d001      	beq.n	80046ce <_ZNKSt8functionIFvvEEclEv+0x1a>
	  __throw_bad_function_call();
 80046ca:	f008 ffeb 	bl	800d6a4 <_ZSt25__throw_bad_function_callv>
	return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	4610      	mov	r0, r2
 80046d6:	4798      	blx	r3
 80046d8:	bf00      	nop
      }
 80046da:	3708      	adds	r7, #8
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}

080046e0 <_ZNKSt8functionIFyvEEclEv>:
      operator()(_ArgTypes... __args) const
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b082      	sub	sp, #8
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
	if (_M_empty())
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	4618      	mov	r0, r3
 80046ec:	f7fd fbd9 	bl	8001ea2 <_ZNKSt14_Function_base8_M_emptyEv>
 80046f0:	4603      	mov	r3, r0
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d001      	beq.n	80046fa <_ZNKSt8functionIFyvEEclEv+0x1a>
	  __throw_bad_function_call();
 80046f6:	f008 ffd5 	bl	800d6a4 <_ZSt25__throw_bad_function_callv>
	return _M_invoker(_M_functor, std::forward<_ArgTypes>(__args)...);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	68db      	ldr	r3, [r3, #12]
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	4610      	mov	r0, r2
 8004702:	4798      	blx	r3
 8004704:	4602      	mov	r2, r0
 8004706:	460b      	mov	r3, r1
      }
 8004708:	4610      	mov	r0, r2
 800470a:	4619      	mov	r1, r3
 800470c:	3708      	adds	r7, #8
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
	...

08004714 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h>:

    AbstractCANProvider(size_t canard_mtu, size_t wire_mtu, UtilityConfig& utilities) : AbstractCANProvider(canard_mtu, wire_mtu, 200, utilities) {};

    template <class T>
    void setup(T* ptr, CanardNodeID node_id) {
 8004714:	b5b0      	push	{r4, r5, r7, lr}
 8004716:	b08e      	sub	sp, #56	@ 0x38
 8004718:	af00      	add	r7, sp, #0
 800471a:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800471c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800471e:	4613      	mov	r3, r2
 8004720:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        using namespace std::placeholders;

        if (_alloc_ptr) {
 8004724:	481a      	ldr	r0, [pc, #104]	@ (8004790 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x7c>)
 8004726:	f7ff f927 	bl	8003978 <_ZNKSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEcvbEv>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d005      	beq.n	800473c <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x28>
#ifdef __linux__
            std::cerr << "Tried to call setup in provider twice!" << std::endl;
#endif
            utilities.error_handler();
 8004730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004732:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004734:	3310      	adds	r3, #16
 8004736:	4618      	mov	r0, r3
 8004738:	f7ff ffbc 	bl	80046b4 <_ZNKSt8functionIFvvEEclEv>
        }
        _alloc_ptr = std::unique_ptr<T>(ptr);
 800473c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004740:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004742:	4618      	mov	r0, r3
 8004744:	f000 fa01 	bl	8004b4a <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EEC1IS2_vEEPS0_>
 8004748:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800474c:	4619      	mov	r1, r3
 800474e:	4810      	ldr	r0, [pc, #64]	@ (8004790 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x7c>)
 8004750:	f000 fa2c 	bl	8004bac <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEaSI15SystemAllocatorS1_IS5_EEENSt9enable_ifIXsrSt6__and_IJS8_IJSt14is_convertibleINS_IT_T0_E7pointerEPS0_ESt6__not_ISt8is_arrayISA_EEEESt13is_assignableIRS2_OSB_EEE5valueERS3_E4typeEOSC_>
 8004754:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004758:	4618      	mov	r0, r3
 800475a:	f000 fa05 	bl	8004b68 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EED1Ev>

        canard = canardInit(alloc_f, free_f);
 800475e:	6afc      	ldr	r4, [r7, #44]	@ 0x2c
 8004760:	463b      	mov	r3, r7
 8004762:	4a0c      	ldr	r2, [pc, #48]	@ (8004794 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x80>)
 8004764:	490c      	ldr	r1, [pc, #48]	@ (8004798 <_ZN19AbstractCANProvider5setupI15SystemAllocatorEEvPT_h+0x84>)
 8004766:	4618      	mov	r0, r3
 8004768:	f008 fc86 	bl	800d078 <canardInit>
 800476c:	3420      	adds	r4, #32
 800476e:	463d      	mov	r5, r7
 8004770:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004772:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004774:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004778:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        canard.node_id = node_id;
 800477c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800477e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8004782:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    }
 8004786:	bf00      	nop
 8004788:	3738      	adds	r7, #56	@ 0x38
 800478a:	46bd      	mov	sp, r7
 800478c:	bdb0      	pop	{r4, r5, r7, pc}
 800478e:	bf00      	nop
 8004790:	200005b4 	.word	0x200005b4
 8004794:	08001f95 	.word	0x08001f95
 8004798:	08001f51 	.word	0x08001f51

0800479c <_ZNSt15__uniq_ptr_implI5G4CANSt14default_deleteIS0_EEC1EPS0_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 800479c:	b590      	push	{r4, r7, lr}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	6039      	str	r1, [r7, #0]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	4618      	mov	r0, r3
 80047aa:	f000 fa22 	bl	8004bf2 <_ZNSt5tupleIJP5G4CANSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>
 80047ae:	683c      	ldr	r4, [r7, #0]
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f000 f807 	bl	80047c4 <_ZNSt15__uniq_ptr_implI5G4CANSt14default_deleteIS0_EE6_M_ptrEv>
 80047b6:	4603      	mov	r3, r0
 80047b8:	601c      	str	r4, [r3, #0]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	4618      	mov	r0, r3
 80047be:	370c      	adds	r7, #12
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd90      	pop	{r4, r7, pc}

080047c4 <_ZNSt15__uniq_ptr_implI5G4CANSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	4618      	mov	r0, r3
 80047d0:	f000 fa1c 	bl	8004c0c <_ZSt3getILj0EJP5G4CANSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 80047d4:	4603      	mov	r3, r0
 80047d6:	4618      	mov	r0, r3
 80047d8:	3708      	adds	r7, #8
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}

080047de <_ZNSt10unique_ptrI5G4CANSt14default_deleteIS0_EE11get_deleterEv>:
      get_deleter() noexcept
 80047de:	b580      	push	{r7, lr}
 80047e0:	b082      	sub	sp, #8
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4618      	mov	r0, r3
 80047ea:	f000 fa1c 	bl	8004c26 <_ZNSt15__uniq_ptr_implI5G4CANSt14default_deleteIS0_EE10_M_deleterEv>
 80047ee:	4603      	mov	r3, r0
 80047f0:	4618      	mov	r0, r3
 80047f2:	3708      	adds	r7, #8
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}

080047f8 <_ZSt4moveIRP5G4CANEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 80047f8:	b480      	push	{r7}
 80047fa:	b083      	sub	sp, #12
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	4618      	mov	r0, r3
 8004804:	370c      	adds	r7, #12
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr

0800480e <_ZNKSt14default_deleteI5G4CANEclEPS0_>:
      operator()(_Tp* __ptr) const
 800480e:	b580      	push	{r7, lr}
 8004810:	b082      	sub	sp, #8
 8004812:	af00      	add	r7, sp, #0
 8004814:	6078      	str	r0, [r7, #4]
 8004816:	6039      	str	r1, [r7, #0]
	delete __ptr;
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d003      	beq.n	8004826 <_ZNKSt14default_deleteI5G4CANEclEPS0_+0x18>
 800481e:	2144      	movs	r1, #68	@ 0x44
 8004820:	4618      	mov	r0, r3
 8004822:	f008 ff2c 	bl	800d67e <_ZdlPvj>
      }
 8004826:	bf00      	nop
 8004828:	3708      	adds	r7, #8
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}

0800482e <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE5resetEPS0_>:
       *
       * The deleter will be invoked if a pointer is already owned.
       */
      _GLIBCXX23_CONSTEXPR
      void
      reset(pointer __p = pointer()) noexcept
 800482e:	b590      	push	{r4, r7, lr}
 8004830:	b083      	sub	sp, #12
 8004832:	af00      	add	r7, sp, #0
 8004834:	6078      	str	r0, [r7, #4]
 8004836:	6039      	str	r1, [r7, #0]
      {
	static_assert(__is_invocable<deleter_type&, pointer>::value,
		      "unique_ptr's deleter must be invocable with a pointer");
	_M_t.reset(std::move(__p));
 8004838:	687c      	ldr	r4, [r7, #4]
 800483a:	463b      	mov	r3, r7
 800483c:	4618      	mov	r0, r3
 800483e:	f7ff faf3 	bl	8003e28 <_ZSt4moveIRP19AbstractCANProviderEONSt16remove_referenceIT_E4typeEOS4_>
 8004842:	4603      	mov	r3, r0
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4619      	mov	r1, r3
 8004848:	4620      	mov	r0, r4
 800484a:	f000 f9f9 	bl	8004c40 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE5resetEPS0_>
      }
 800484e:	bf00      	nop
 8004850:	370c      	adds	r7, #12
 8004852:	46bd      	mov	sp, r7
 8004854:	bd90      	pop	{r4, r7, pc}

08004856 <_ZNSt10unique_ptrI5G4CANSt14default_deleteIS0_EE7releaseEv>:
      release() noexcept
 8004856:	b580      	push	{r7, lr}
 8004858:	b082      	sub	sp, #8
 800485a:	af00      	add	r7, sp, #0
 800485c:	6078      	str	r0, [r7, #4]
      { return _M_t.release(); }
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	4618      	mov	r0, r3
 8004862:	f000 fa0d 	bl	8004c80 <_ZNSt15__uniq_ptr_implI5G4CANSt14default_deleteIS0_EE7releaseEv>
 8004866:	4603      	mov	r3, r0
 8004868:	4618      	mov	r0, r3
 800486a:	3708      	adds	r7, #8
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}

08004870 <_ZSt7forwardISt14default_deleteI5G4CANEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8004870:	b480      	push	{r7}
 8004872:	b083      	sub	sp, #12
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	4618      	mov	r0, r3
 800487c:	370c      	adds	r7, #12
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr

08004886 <_ZNSt14default_deleteI19AbstractCANProviderEC1I5G4CANvEERKS_IT_E>:
        default_delete(const default_delete<_Up>&) noexcept { }
 8004886:	b480      	push	{r7}
 8004888:	b083      	sub	sp, #12
 800488a:	af00      	add	r7, sp, #0
 800488c:	6078      	str	r0, [r7, #4]
 800488e:	6039      	str	r1, [r7, #0]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4618      	mov	r0, r3
 8004894:	370c      	adds	r7, #12
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr

0800489e <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_St17integral_constantIbLb0EE>:
	__shared_count(_Ptr __p, /* is_array = */ false_type)
 800489e:	b580      	push	{r7, lr}
 80048a0:	b084      	sub	sp, #16
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	60f8      	str	r0, [r7, #12]
 80048a6:	60b9      	str	r1, [r7, #8]
 80048a8:	713a      	strb	r2, [r7, #4]
	: __shared_count(__p)
 80048aa:	68b9      	ldr	r1, [r7, #8]
 80048ac:	68f8      	ldr	r0, [r7, #12]
 80048ae:	f000 fa0a 	bl	8004cc6 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_>
	{ }
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	4618      	mov	r0, r3
 80048b6:	3710      	adds	r7, #16
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}

080048bc <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE31_M_enable_shared_from_this_withIS0_S0_EENSt9enable_ifIXntsrNS3_15__has_esft_baseIT0_vEE5valueEvE4typeEPT_>:
	    __base->_M_weak_assign(const_cast<_Yp2*>(__p), _M_refcount);
	}

      template<typename _Yp, typename _Yp2 = typename remove_cv<_Yp>::type>
	typename enable_if<!__has_esft_base<_Yp2>::value>::type
	_M_enable_shared_from_this_with(_Yp*) noexcept
 80048bc:	b480      	push	{r7}
 80048be:	b083      	sub	sp, #12
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
	{ }
 80048c6:	bf00      	nop
 80048c8:	370c      	adds	r7, #12
 80048ca:	46bd      	mov	sp, r7
 80048cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d0:	4770      	bx	lr

080048d2 <_ZSt4moveIRSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEEONSt16remove_referenceIT_E4typeEOS7_>:
    move(_Tp&& __t) noexcept
 80048d2:	b480      	push	{r7}
 80048d4:	b083      	sub	sp, #12
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4618      	mov	r0, r3
 80048de:	370c      	adds	r7, #12
 80048e0:	46bd      	mov	sp, r7
 80048e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e6:	4770      	bx	lr

080048e8 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1EOS3_>:
      __shared_ptr(__shared_ptr&& __r) noexcept
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b082      	sub	sp, #8
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	6039      	str	r1, [r7, #0]
      : _M_ptr(__r._M_ptr), _M_refcount()
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	601a      	str	r2, [r3, #0]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	3304      	adds	r3, #4
 80048fe:	4618      	mov	r0, r3
 8004900:	f7fe fd5d 	bl	80033be <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1Ev>
	_M_refcount._M_swap(__r._M_refcount);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	1d1a      	adds	r2, r3, #4
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	3304      	adds	r3, #4
 800490c:	4619      	mov	r1, r3
 800490e:	4610      	mov	r0, r2
 8004910:	f000 f9f1 	bl	8004cf6 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EE7_M_swapERS2_>
	__r._M_ptr = nullptr;
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	2200      	movs	r2, #0
 8004918:	601a      	str	r2, [r3, #0]
      }
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4618      	mov	r0, r3
 800491e:	3708      	adds	r7, #8
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}

08004924 <_ZNSt12__shared_ptrI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE4swapERS3_>:
      swap(__shared_ptr<_Tp, _Lp>& __other) noexcept
 8004924:	b580      	push	{r7, lr}
 8004926:	b082      	sub	sp, #8
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	6039      	str	r1, [r7, #0]
	std::swap(_M_ptr, __other._M_ptr);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	683a      	ldr	r2, [r7, #0]
 8004932:	4611      	mov	r1, r2
 8004934:	4618      	mov	r0, r3
 8004936:	f000 f9f3 	bl	8004d20 <_ZSt4swapIP15CyphalInterfaceENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SG_>
	_M_refcount._M_swap(__other._M_refcount);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	1d1a      	adds	r2, r3, #4
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	3304      	adds	r3, #4
 8004942:	4619      	mov	r1, r3
 8004944:	4610      	mov	r0, r2
 8004946:	f000 f9d6 	bl	8004cf6 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EE7_M_swapERS2_>
      }
 800494a:	bf00      	nop
 800494c:	3708      	adds	r7, #8
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}

08004952 <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>:

  /// Return a const reference to the ith element of a const tuple.
  template<size_t __i, typename... _Elements>
    constexpr const __tuple_element_t<__i, tuple<_Elements...>>&
    get(const tuple<_Elements...>& __t) noexcept
 8004952:	b580      	push	{r7, lr}
 8004954:	b082      	sub	sp, #8
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4618      	mov	r0, r3
 800495e:	f000 f9fe 	bl	8004d5e <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8004962:	4603      	mov	r3, r0
 8004964:	4618      	mov	r0, r3
 8004966:	3708      	adds	r7, #8
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}

0800496c <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEEC1Ev>:
      _Tuple_impl()
 800496c:	b580      	push	{r7, lr}
 800496e:	b082      	sub	sp, #8
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8004974:	6878      	ldr	r0, [r7, #4]
 8004976:	f000 f9fe 	bl	8004d76 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EEC1Ev>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4618      	mov	r0, r3
 800497e:	3708      	adds	r7, #8
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}

08004984 <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EEC1Ev>:
      constexpr _Head_base()
 8004984:	b480      	push	{r7}
 8004986:	b083      	sub	sp, #12
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2200      	movs	r2, #0
 8004990:	601a      	str	r2, [r3, #0]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	4618      	mov	r0, r3
 8004996:	370c      	adds	r7, #12
 8004998:	46bd      	mov	sp, r7
 800499a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499e:	4770      	bx	lr

080049a0 <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b082      	sub	sp, #8
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f000 f9ef 	bl	8004d8c <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERS4_>
 80049ae:	4603      	mov	r3, r0
 80049b0:	4618      	mov	r0, r3
 80049b2:	3708      	adds	r7, #8
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <_ZSt3getILj1EJP19AbstractCANProviderSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b082      	sub	sp, #8
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f000 f9f0 	bl	8004da6 <_ZSt12__get_helperILj1ESt14default_deleteI19AbstractCANProviderEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 80049c6:	4603      	mov	r3, r0
 80049c8:	4618      	mov	r0, r3
 80049ca:	3708      	adds	r7, #8
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <_ZNKSt9_Any_data9_M_accessIPFyvEEERKT_v>:
      _M_access() const noexcept
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp*>(_M_access()); }
 80049d8:	6878      	ldr	r0, [r7, #4]
 80049da:	f7fd fa44 	bl	8001e66 <_ZNKSt9_Any_data9_M_accessEv>
 80049de:	4603      	mov	r3, r0
 80049e0:	4618      	mov	r0, r3
 80049e2:	3708      	adds	r7, #8
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}

080049e8 <_ZSt11__addressofIKPFyvEEPT_RS3_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	4618      	mov	r0, r3
 80049f4:	370c      	adds	r7, #12
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr

080049fe <_ZSt7forwardIRPFyvEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80049fe:	b480      	push	{r7}
 8004a00:	b083      	sub	sp, #12
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4618      	mov	r0, r3
 8004a0a:	370c      	adds	r7, #12
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a12:	4770      	bx	lr

08004a14 <_ZSt13__invoke_implIyRPFyvEJEET_St14__invoke_otherOT0_DpOT1_>:
    __invoke_impl(__invoke_other, _Fn&& __f, _Args&&... __args)
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b082      	sub	sp, #8
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	7138      	strb	r0, [r7, #4]
 8004a1c:	6039      	str	r1, [r7, #0]
    { return std::forward<_Fn>(__f)(std::forward<_Args>(__args)...); }
 8004a1e:	6838      	ldr	r0, [r7, #0]
 8004a20:	f7ff ffed 	bl	80049fe <_ZSt7forwardIRPFyvEEOT_RNSt16remove_referenceIS3_E4typeE>
 8004a24:	4603      	mov	r3, r0
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4798      	blx	r3
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	460b      	mov	r3, r1
 8004a2e:	4610      	mov	r0, r2
 8004a30:	4619      	mov	r1, r3
 8004a32:	3708      	adds	r7, #8
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}

08004a38 <_ZNSt9_Any_data9_M_accessIPKSt9type_infoEERT_v>:
      _M_access() noexcept
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f7fd fa05 	bl	8001e50 <_ZNSt9_Any_data9_M_accessEv>
 8004a46:	4603      	mov	r3, r0
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3708      	adds	r7, #8
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}

08004a50 <_ZNSt14_Function_base13_Base_managerIPFyvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 8004a50:	b590      	push	{r4, r7, lr}
 8004a52:	b083      	sub	sp, #12
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 8004a5a:	6838      	ldr	r0, [r7, #0]
 8004a5c:	f000 f9af 	bl	8004dbe <_ZSt7forwardIRKPFyvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8004a60:	4603      	mov	r3, r0
 8004a62:	4622      	mov	r2, r4
 8004a64:	4619      	mov	r1, r3
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f000 f9b4 	bl	8004dd4 <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 8004a6c:	bf00      	nop
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd90      	pop	{r4, r7, pc}

08004a74 <_ZNSt14_Function_base13_Base_managerIPFyvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
	_M_destroy(_Any_data& __victim, true_type)
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b082      	sub	sp, #8
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	7039      	strb	r1, [r7, #0]
	  __victim._M_access<_Functor>().~_Functor();
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f000 f9c1 	bl	8004e06 <_ZNSt9_Any_data9_M_accessIPFyvEEERT_v>
	}
 8004a84:	bf00      	nop
 8004a86:	3708      	adds	r7, #8
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <_ZNKSt9_Any_data9_M_accessIPFvvEEERKT_v>:
      _M_access() const noexcept
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
      { return *static_cast<const _Tp*>(_M_access()); }
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f7fd f9e6 	bl	8001e66 <_ZNKSt9_Any_data9_M_accessEv>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3708      	adds	r7, #8
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}

08004aa4 <_ZSt11__addressofIKPFvvEEPT_RS3_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8004aa4:	b480      	push	{r7}
 8004aa6:	b083      	sub	sp, #12
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	4618      	mov	r0, r3
 8004ab0:	370c      	adds	r7, #12
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr

08004aba <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8004aba:	b480      	push	{r7}
 8004abc:	b083      	sub	sp, #12
 8004abe:	af00      	add	r7, sp, #0
 8004ac0:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	370c      	adds	r7, #12
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr

08004ad0 <_ZSt13__invoke_implIvRPFvvEJEET_St14__invoke_otherOT0_DpOT1_>:
    __invoke_impl(__invoke_other, _Fn&& __f, _Args&&... __args)
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b082      	sub	sp, #8
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	7138      	strb	r0, [r7, #4]
 8004ad8:	6039      	str	r1, [r7, #0]
    { return std::forward<_Fn>(__f)(std::forward<_Args>(__args)...); }
 8004ada:	6838      	ldr	r0, [r7, #0]
 8004adc:	f7ff ffed 	bl	8004aba <_ZSt7forwardIRPFvvEEOT_RNSt16remove_referenceIS3_E4typeE>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4798      	blx	r3
 8004ae6:	bf00      	nop
 8004ae8:	3708      	adds	r7, #8
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}

08004aee <_ZNSt14_Function_base13_Base_managerIPFvvEE15_M_init_functorIRKS2_EEvRSt9_Any_dataOT_>:
	  _M_init_functor(_Any_data& __functor, _Fn&& __f)
 8004aee:	b590      	push	{r4, r7, lr}
 8004af0:	b083      	sub	sp, #12
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	6078      	str	r0, [r7, #4]
 8004af6:	6039      	str	r1, [r7, #0]
	    _M_create(__functor, std::forward<_Fn>(__f), _Local_storage());
 8004af8:	6838      	ldr	r0, [r7, #0]
 8004afa:	f000 f990 	bl	8004e1e <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8004afe:	4603      	mov	r3, r0
 8004b00:	4622      	mov	r2, r4
 8004b02:	4619      	mov	r1, r3
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f000 f995 	bl	8004e34 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>
	  }
 8004b0a:	bf00      	nop
 8004b0c:	370c      	adds	r7, #12
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd90      	pop	{r4, r7, pc}

08004b12 <_ZNSt14_Function_base13_Base_managerIPFvvEE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
	_M_destroy(_Any_data& __victim, true_type)
 8004b12:	b580      	push	{r7, lr}
 8004b14:	b082      	sub	sp, #8
 8004b16:	af00      	add	r7, sp, #0
 8004b18:	6078      	str	r0, [r7, #4]
 8004b1a:	7039      	strb	r1, [r7, #0]
	  __victim._M_access<_Functor>().~_Functor();
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f000 f9a2 	bl	8004e66 <_ZNSt9_Any_data9_M_accessIPFvvEEERT_v>
	}
 8004b22:	bf00      	nop
 8004b24:	3708      	adds	r7, #8
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}

08004b2a <_ZNSt15__uniq_ptr_dataI15SystemAllocatorSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>:
      using __uniq_ptr_impl<_Tp, _Dp>::__uniq_ptr_impl;
 8004b2a:	b580      	push	{r7, lr}
 8004b2c:	b082      	sub	sp, #8
 8004b2e:	af00      	add	r7, sp, #0
 8004b30:	6078      	str	r0, [r7, #4]
 8004b32:	6039      	str	r1, [r7, #0]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	683a      	ldr	r2, [r7, #0]
 8004b38:	4611      	mov	r1, r2
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f000 f99f 	bl	8004e7e <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EEC1EPS0_>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	4618      	mov	r0, r3
 8004b44:	3708      	adds	r7, #8
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}

08004b4a <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EEC1IS2_vEEPS0_>:
	unique_ptr(pointer __p) noexcept
 8004b4a:	b580      	push	{r7, lr}
 8004b4c:	b082      	sub	sp, #8
 8004b4e:	af00      	add	r7, sp, #0
 8004b50:	6078      	str	r0, [r7, #4]
 8004b52:	6039      	str	r1, [r7, #0]
	: _M_t(__p)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6839      	ldr	r1, [r7, #0]
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f7ff ffe6 	bl	8004b2a <_ZNSt15__uniq_ptr_dataI15SystemAllocatorSt14default_deleteIS0_ELb1ELb1EECI1St15__uniq_ptr_implIS0_S2_EEPS0_>
        { }
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	4618      	mov	r0, r3
 8004b62:	3708      	adds	r7, #8
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}

08004b68 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EED1Ev>:
      ~unique_ptr() noexcept
 8004b68:	b590      	push	{r4, r7, lr}
 8004b6a:	b085      	sub	sp, #20
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	4618      	mov	r0, r3
 8004b74:	f000 f997 	bl	8004ea6 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8004b78:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d00c      	beq.n	8004b9c <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	f000 f99c 	bl	8004ec0 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE11get_deleterEv>
 8004b88:	4604      	mov	r4, r0
 8004b8a:	68f8      	ldr	r0, [r7, #12]
 8004b8c:	f000 f9a5 	bl	8004eda <_ZSt4moveIRP15SystemAllocatorEONSt16remove_referenceIT_E4typeEOS4_>
 8004b90:	4603      	mov	r3, r0
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4619      	mov	r1, r3
 8004b96:	4620      	mov	r0, r4
 8004b98:	f000 f9aa 	bl	8004ef0 <_ZNKSt14default_deleteI15SystemAllocatorEclEPS0_>
	__ptr = pointer();
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	601a      	str	r2, [r3, #0]
      }
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3714      	adds	r7, #20
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd90      	pop	{r4, r7, pc}

08004bac <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EEaSI15SystemAllocatorS1_IS5_EEENSt9enable_ifIXsrSt6__and_IJS8_IJSt14is_convertibleINS_IT_T0_E7pointerEPS0_ESt6__not_ISt8is_arrayISA_EEEESt13is_assignableIRS2_OSB_EEE5valueERS3_E4typeEOSC_>:
	operator=(unique_ptr<_Up, _Ep>&& __u) noexcept
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b084      	sub	sp, #16
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
 8004bb4:	6039      	str	r1, [r7, #0]
	  reset(__u.release());
 8004bb6:	6838      	ldr	r0, [r7, #0]
 8004bb8:	f000 f9bf 	bl	8004f3a <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	4619      	mov	r1, r3
 8004bc0:	6878      	ldr	r0, [r7, #4]
 8004bc2:	f000 f9a6 	bl	8004f12 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>
	  get_deleter() = std::forward<_Ep>(__u.get_deleter());
 8004bc6:	6838      	ldr	r0, [r7, #0]
 8004bc8:	f000 f97a 	bl	8004ec0 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE11get_deleterEv>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f000 f9cd 	bl	8004f6e <_ZSt7forwardISt14default_deleteI15SystemAllocatorEEOT_RNSt16remove_referenceIS3_E4typeE>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	f107 030c 	add.w	r3, r7, #12
 8004bda:	4611      	mov	r1, r2
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f000 f9d1 	bl	8004f84 <_ZNSt14default_deleteI17AbstractAllocatorEC1I15SystemAllocatorvEERKS_IT_E>
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f000 f9b6 	bl	8004f54 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE11get_deleterEv>
	  return *this;
 8004be8:	687b      	ldr	r3, [r7, #4]
	}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3710      	adds	r7, #16
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}

08004bf2 <_ZNSt5tupleIJP5G4CANSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>:
	tuple()
 8004bf2:	b580      	push	{r7, lr}
 8004bf4:	b082      	sub	sp, #8
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f000 f9cd 	bl	8004f9c <_ZNSt11_Tuple_implILj0EJP5G4CANSt14default_deleteIS0_EEEC1Ev>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	4618      	mov	r0, r3
 8004c06:	3708      	adds	r7, #8
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}

08004c0c <_ZSt3getILj0EJP5G4CANSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b082      	sub	sp, #8
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	4618      	mov	r0, r3
 8004c18:	f000 f9d0 	bl	8004fbc <_ZSt12__get_helperILj0EP5G4CANJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3708      	adds	r7, #8
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}

08004c26 <_ZNSt15__uniq_ptr_implI5G4CANSt14default_deleteIS0_EE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 8004c26:	b580      	push	{r7, lr}
 8004c28:	b082      	sub	sp, #8
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	6078      	str	r0, [r7, #4]
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4618      	mov	r0, r3
 8004c32:	f000 f9cf 	bl	8004fd4 <_ZSt3getILj1EJP5G4CANSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8004c36:	4603      	mov	r3, r0
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3708      	adds	r7, #8
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}

08004c40 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE5resetEPS0_>:
      void reset(pointer __p) noexcept
 8004c40:	b590      	push	{r4, r7, lr}
 8004c42:	b085      	sub	sp, #20
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
	const pointer __old_p = _M_ptr();
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f7ff f8d2 	bl	8003df4 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>
 8004c50:	4603      	mov	r3, r0
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	60fb      	str	r3, [r7, #12]
	_M_ptr() = __p;
 8004c56:	683c      	ldr	r4, [r7, #0]
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f7ff f8cb 	bl	8003df4 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	601c      	str	r4, [r3, #0]
	if (__old_p)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d007      	beq.n	8004c78 <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE5resetEPS0_+0x38>
	  _M_deleter()(__old_p);
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f7ff fbce 	bl	800440a <_ZNSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE10_M_deleterEv>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	68f9      	ldr	r1, [r7, #12]
 8004c72:	4618      	mov	r0, r3
 8004c74:	f7ff f8e3 	bl	8003e3e <_ZNKSt14default_deleteI19AbstractCANProviderEclEPS0_>
      }
 8004c78:	bf00      	nop
 8004c7a:	3714      	adds	r7, #20
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd90      	pop	{r4, r7, pc}

08004c80 <_ZNSt15__uniq_ptr_implI5G4CANSt14default_deleteIS0_EE7releaseEv>:
      pointer release() noexcept
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b084      	sub	sp, #16
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
	pointer __p = _M_ptr();
 8004c88:	6878      	ldr	r0, [r7, #4]
 8004c8a:	f7ff fd9b 	bl	80047c4 <_ZNSt15__uniq_ptr_implI5G4CANSt14default_deleteIS0_EE6_M_ptrEv>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	60fb      	str	r3, [r7, #12]
	_M_ptr() = nullptr;
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f7ff fd95 	bl	80047c4 <_ZNSt15__uniq_ptr_implI5G4CANSt14default_deleteIS0_EE6_M_ptrEv>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	601a      	str	r2, [r3, #0]
	return __p;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
      }
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3710      	adds	r7, #16
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}

08004caa <_ZN15CyphalInterfaceD1Ev>:
class CyphalInterface {
 8004caa:	b580      	push	{r7, lr}
 8004cac:	b082      	sub	sp, #8
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	6078      	str	r0, [r7, #4]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	3304      	adds	r3, #4
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f7fe fea5 	bl	8003a06 <_ZNSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EED1Ev>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3708      	adds	r7, #8
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}

08004cc6 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EEC1IP15CyphalInterfaceEET_>:
	__shared_count(_Ptr __p) : _M_pi(0)
 8004cc6:	b590      	push	{r4, r7, lr}
 8004cc8:	b083      	sub	sp, #12
 8004cca:	af00      	add	r7, sp, #0
 8004ccc:	6078      	str	r0, [r7, #4]
 8004cce:	6039      	str	r1, [r7, #0]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	601a      	str	r2, [r3, #0]
	      _M_pi = new _Sp_counted_ptr<_Ptr, _Lp>(__p);
 8004cd6:	2010      	movs	r0, #16
 8004cd8:	f008 fcd3 	bl	800d682 <_Znwj>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	461c      	mov	r4, r3
 8004ce0:	6839      	ldr	r1, [r7, #0]
 8004ce2:	4620      	mov	r0, r4
 8004ce4:	f000 f982 	bl	8004fec <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ES1_>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	601c      	str	r4, [r3, #0]
	}
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	4618      	mov	r0, r3
 8004cf0:	370c      	adds	r7, #12
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd90      	pop	{r4, r7, pc}

08004cf6 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE0EE7_M_swapERS2_>:
      _M_swap(__shared_count& __r) noexcept
 8004cf6:	b480      	push	{r7}
 8004cf8:	b085      	sub	sp, #20
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	6078      	str	r0, [r7, #4]
 8004cfe:	6039      	str	r1, [r7, #0]
	_Sp_counted_base<_Lp>* __tmp = __r._M_pi;
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	60fb      	str	r3, [r7, #12]
	__r._M_pi = _M_pi;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	601a      	str	r2, [r3, #0]
	_M_pi = __tmp;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	68fa      	ldr	r2, [r7, #12]
 8004d12:	601a      	str	r2, [r3, #0]
      }
 8004d14:	bf00      	nop
 8004d16:	3714      	adds	r7, #20
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr

08004d20 <_ZSt4swapIP15CyphalInterfaceENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SG_>:
			      is_move_constructible<_Tp>,
			      is_move_assignable<_Tp>>::value>::type
#else
    void
#endif
    swap(_Tp& __a, _Tp& __b)
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b084      	sub	sp, #16
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]
    {
#if __cplusplus < 201103L
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)
#endif
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f000 f974 	bl	8005018 <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>
 8004d30:	4603      	mov	r3, r0
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 8004d36:	6838      	ldr	r0, [r7, #0]
 8004d38:	f000 f96e 	bl	8005018 <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 8004d44:	f107 030c 	add.w	r3, r7, #12
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f000 f965 	bl	8005018 <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	681a      	ldr	r2, [r3, #0]
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	601a      	str	r2, [r3, #0]
    }
 8004d56:	bf00      	nop
 8004d58:	3710      	adds	r7, #16
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}

08004d5e <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8004d5e:	b580      	push	{r7, lr}
 8004d60:	b082      	sub	sp, #8
 8004d62:	af00      	add	r7, sp, #0
 8004d64:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f000 f961 	bl	800502e <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERKS4_>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3708      	adds	r7, #8
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}

08004d76 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EEC1Ev>:
      constexpr _Head_base()
 8004d76:	b480      	push	{r7}
 8004d78:	b083      	sub	sp, #12
 8004d7a:	af00      	add	r7, sp, #0
 8004d7c:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	4618      	mov	r0, r3
 8004d82:	370c      	adds	r7, #12
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr

08004d8c <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b082      	sub	sp, #8
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	4618      	mov	r0, r3
 8004d98:	f000 f956 	bl	8005048 <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERS2_>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3708      	adds	r7, #8
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}

08004da6 <_ZSt12__get_helperILj1ESt14default_deleteI19AbstractCANProviderEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8004da6:	b580      	push	{r7, lr}
 8004da8:	b082      	sub	sp, #8
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f000 f955 	bl	800505e <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEE7_M_headERS3_>
 8004db4:	4603      	mov	r3, r0
 8004db6:	4618      	mov	r0, r3
 8004db8:	3708      	adds	r7, #8
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}

08004dbe <_ZSt7forwardIRKPFyvEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8004dbe:	b480      	push	{r7}
 8004dc0:	b083      	sub	sp, #12
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	4618      	mov	r0, r3
 8004dca:	370c      	adds	r7, #12
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr

08004dd4 <_ZNSt14_Function_base13_Base_managerIPFyvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8004dd4:	b590      	push	{r4, r7, lr}
 8004dd6:	b085      	sub	sp, #20
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	60f8      	str	r0, [r7, #12]
 8004ddc:	60b9      	str	r1, [r7, #8]
 8004dde:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 8004de0:	68f8      	ldr	r0, [r7, #12]
 8004de2:	f7fd f835 	bl	8001e50 <_ZNSt9_Any_data9_M_accessEv>
 8004de6:	4603      	mov	r3, r0
 8004de8:	4619      	mov	r1, r3
 8004dea:	2004      	movs	r0, #4
 8004dec:	f7fc ffe5 	bl	8001dba <_ZnwjPv>
 8004df0:	4604      	mov	r4, r0
 8004df2:	68b8      	ldr	r0, [r7, #8]
 8004df4:	f7ff ffe3 	bl	8004dbe <_ZSt7forwardIRKPFyvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	6023      	str	r3, [r4, #0]
	  }
 8004dfe:	bf00      	nop
 8004e00:	3714      	adds	r7, #20
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd90      	pop	{r4, r7, pc}

08004e06 <_ZNSt9_Any_data9_M_accessIPFyvEEERT_v>:
      _M_access() noexcept
 8004e06:	b580      	push	{r7, lr}
 8004e08:	b082      	sub	sp, #8
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f7fd f81e 	bl	8001e50 <_ZNSt9_Any_data9_M_accessEv>
 8004e14:	4603      	mov	r3, r0
 8004e16:	4618      	mov	r0, r3
 8004e18:	3708      	adds	r7, #8
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}

08004e1e <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8004e1e:	b480      	push	{r7}
 8004e20:	b083      	sub	sp, #12
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4618      	mov	r0, r3
 8004e2a:	370c      	adds	r7, #12
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e32:	4770      	bx	lr

08004e34 <_ZNSt14_Function_base13_Base_managerIPFvvEE9_M_createIRKS2_EEvRSt9_Any_dataOT_St17integral_constantIbLb1EE>:
	  _M_create(_Any_data& __dest, _Fn&& __f, true_type)
 8004e34:	b590      	push	{r4, r7, lr}
 8004e36:	b085      	sub	sp, #20
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	60f8      	str	r0, [r7, #12]
 8004e3c:	60b9      	str	r1, [r7, #8]
 8004e3e:	713a      	strb	r2, [r7, #4]
	    ::new (__dest._M_access()) _Functor(std::forward<_Fn>(__f));
 8004e40:	68f8      	ldr	r0, [r7, #12]
 8004e42:	f7fd f805 	bl	8001e50 <_ZNSt9_Any_data9_M_accessEv>
 8004e46:	4603      	mov	r3, r0
 8004e48:	4619      	mov	r1, r3
 8004e4a:	2004      	movs	r0, #4
 8004e4c:	f7fc ffb5 	bl	8001dba <_ZnwjPv>
 8004e50:	4604      	mov	r4, r0
 8004e52:	68b8      	ldr	r0, [r7, #8]
 8004e54:	f7ff ffe3 	bl	8004e1e <_ZSt7forwardIRKPFvvEEOT_RNSt16remove_referenceIS4_E4typeE>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	6023      	str	r3, [r4, #0]
	  }
 8004e5e:	bf00      	nop
 8004e60:	3714      	adds	r7, #20
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd90      	pop	{r4, r7, pc}

08004e66 <_ZNSt9_Any_data9_M_accessIPFvvEEERT_v>:
      _M_access() noexcept
 8004e66:	b580      	push	{r7, lr}
 8004e68:	b082      	sub	sp, #8
 8004e6a:	af00      	add	r7, sp, #0
 8004e6c:	6078      	str	r0, [r7, #4]
      { return *static_cast<_Tp*>(_M_access()); }
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f7fc ffee 	bl	8001e50 <_ZNSt9_Any_data9_M_accessEv>
 8004e74:	4603      	mov	r3, r0
 8004e76:	4618      	mov	r0, r3
 8004e78:	3708      	adds	r7, #8
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}

08004e7e <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EEC1EPS0_>:
      __uniq_ptr_impl(pointer __p) : _M_t() { _M_ptr() = __p; }
 8004e7e:	b590      	push	{r4, r7, lr}
 8004e80:	b083      	sub	sp, #12
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
 8004e86:	6039      	str	r1, [r7, #0]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f000 f8f3 	bl	8005076 <_ZNSt5tupleIJP15SystemAllocatorSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>
 8004e90:	683c      	ldr	r4, [r7, #0]
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	f000 f807 	bl	8004ea6 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	601c      	str	r4, [r3, #0]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	370c      	adds	r7, #12
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd90      	pop	{r4, r7, pc}

08004ea6 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 8004ea6:	b580      	push	{r7, lr}
 8004ea8:	b082      	sub	sp, #8
 8004eaa:	af00      	add	r7, sp, #0
 8004eac:	6078      	str	r0, [r7, #4]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f000 f8ed 	bl	8005090 <_ZSt3getILj0EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3708      	adds	r7, #8
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}

08004ec0 <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE11get_deleterEv>:
      get_deleter() noexcept
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b082      	sub	sp, #8
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f000 f8ed 	bl	80050aa <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE10_M_deleterEv>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3708      	adds	r7, #8
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}

08004eda <_ZSt4moveIRP15SystemAllocatorEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 8004eda:	b480      	push	{r7}
 8004edc:	b083      	sub	sp, #12
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	370c      	adds	r7, #12
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr

08004ef0 <_ZNKSt14default_deleteI15SystemAllocatorEclEPS0_>:
      operator()(_Tp* __ptr) const
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b082      	sub	sp, #8
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
 8004ef8:	6039      	str	r1, [r7, #0]
	delete __ptr;
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d004      	beq.n	8004f0a <_ZNKSt14default_deleteI15SystemAllocatorEclEPS0_+0x1a>
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	320c      	adds	r2, #12
 8004f04:	6812      	ldr	r2, [r2, #0]
 8004f06:	4618      	mov	r0, r3
 8004f08:	4790      	blx	r2
      }
 8004f0a:	bf00      	nop
 8004f0c:	3708      	adds	r7, #8
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}

08004f12 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>:
      reset(pointer __p = pointer()) noexcept
 8004f12:	b590      	push	{r4, r7, lr}
 8004f14:	b083      	sub	sp, #12
 8004f16:	af00      	add	r7, sp, #0
 8004f18:	6078      	str	r0, [r7, #4]
 8004f1a:	6039      	str	r1, [r7, #0]
	_M_t.reset(std::move(__p));
 8004f1c:	687c      	ldr	r4, [r7, #4]
 8004f1e:	463b      	mov	r3, r7
 8004f20:	4618      	mov	r0, r3
 8004f22:	f000 f8cf 	bl	80050c4 <_ZSt4moveIRP17AbstractAllocatorEONSt16remove_referenceIT_E4typeEOS4_>
 8004f26:	4603      	mov	r3, r0
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4619      	mov	r1, r3
 8004f2c:	4620      	mov	r0, r4
 8004f2e:	f000 f8d4 	bl	80050da <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>
      }
 8004f32:	bf00      	nop
 8004f34:	370c      	adds	r7, #12
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd90      	pop	{r4, r7, pc}

08004f3a <_ZNSt10unique_ptrI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>:
      release() noexcept
 8004f3a:	b580      	push	{r7, lr}
 8004f3c:	b082      	sub	sp, #8
 8004f3e:	af00      	add	r7, sp, #0
 8004f40:	6078      	str	r0, [r7, #4]
      { return _M_t.release(); }
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	4618      	mov	r0, r3
 8004f46:	f000 f8e8 	bl	800511a <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3708      	adds	r7, #8
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE11get_deleterEv>:
      get_deleter() noexcept
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b082      	sub	sp, #8
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
      { return _M_t._M_deleter(); }
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f000 f8f0 	bl	8005144 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE10_M_deleterEv>
 8004f64:	4603      	mov	r3, r0
 8004f66:	4618      	mov	r0, r3
 8004f68:	3708      	adds	r7, #8
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}

08004f6e <_ZSt7forwardISt14default_deleteI15SystemAllocatorEEOT_RNSt16remove_referenceIS3_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8004f6e:	b480      	push	{r7}
 8004f70:	b083      	sub	sp, #12
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4618      	mov	r0, r3
 8004f7a:	370c      	adds	r7, #12
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr

08004f84 <_ZNSt14default_deleteI17AbstractAllocatorEC1I15SystemAllocatorvEERKS_IT_E>:
        default_delete(const default_delete<_Up>&) noexcept { }
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	6039      	str	r1, [r7, #0]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4618      	mov	r0, r3
 8004f92:	370c      	adds	r7, #12
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr

08004f9c <_ZNSt11_Tuple_implILj0EJP5G4CANSt14default_deleteIS0_EEEC1Ev>:
      constexpr _Tuple_impl()
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b082      	sub	sp, #8
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 8004fa4:	6878      	ldr	r0, [r7, #4]
 8004fa6:	f000 f8da 	bl	800515e <_ZNSt11_Tuple_implILj1EJSt14default_deleteI5G4CANEEEC1Ev>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4618      	mov	r0, r3
 8004fae:	f000 f8e2 	bl	8005176 <_ZNSt10_Head_baseILj0EP5G4CANLb0EEC1Ev>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	3708      	adds	r7, #8
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd80      	pop	{r7, pc}

08004fbc <_ZSt12__get_helperILj0EP5G4CANJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b082      	sub	sp, #8
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	f000 f8e4 	bl	8005192 <_ZNSt11_Tuple_implILj0EJP5G4CANSt14default_deleteIS0_EEE7_M_headERS4_>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3708      	adds	r7, #8
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}

08004fd4 <_ZSt3getILj1EJP5G4CANSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b082      	sub	sp, #8
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	f000 f8e5 	bl	80051ac <_ZSt12__get_helperILj1ESt14default_deleteI5G4CANEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3708      	adds	r7, #8
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}

08004fec <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ES1_>:
      _Sp_counted_ptr(_Ptr __p) noexcept
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b082      	sub	sp, #8
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
 8004ff4:	6039      	str	r1, [r7, #0]
      : _M_ptr(__p) { }
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f000 f8e3 	bl	80051c4 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EEC1Ev>
 8004ffe:	4a05      	ldr	r2, [pc, #20]	@ (8005014 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EEC1ES1_+0x28>)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	601a      	str	r2, [r3, #0]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	683a      	ldr	r2, [r7, #0]
 8005008:	60da      	str	r2, [r3, #12]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	4618      	mov	r0, r3
 800500e:	3708      	adds	r7, #8
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}
 8005014:	0801285c 	.word	0x0801285c

08005018 <_ZSt4moveIRP15CyphalInterfaceEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 8005018:	b480      	push	{r7}
 800501a:	b083      	sub	sp, #12
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	4618      	mov	r0, r3
 8005024:	370c      	adds	r7, #12
 8005026:	46bd      	mov	sp, r7
 8005028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502c:	4770      	bx	lr

0800502e <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERKS4_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800502e:	b580      	push	{r7, lr}
 8005030:	b082      	sub	sp, #8
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	4618      	mov	r0, r3
 800503a:	f000 f8d9 	bl	80051f0 <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERKS2_>
 800503e:	4603      	mov	r3, r0
 8005040:	4618      	mov	r0, r3
 8005042:	3708      	adds	r7, #8
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}

08005048 <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8005048:	b480      	push	{r7}
 800504a:	b083      	sub	sp, #12
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	4618      	mov	r0, r3
 8005054:	370c      	adds	r7, #12
 8005056:	46bd      	mov	sp, r7
 8005058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505c:	4770      	bx	lr

0800505e <_ZNSt11_Tuple_implILj1EJSt14default_deleteI19AbstractCANProviderEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800505e:	b580      	push	{r7, lr}
 8005060:	b082      	sub	sp, #8
 8005062:	af00      	add	r7, sp, #0
 8005064:	6078      	str	r0, [r7, #4]
 8005066:	6878      	ldr	r0, [r7, #4]
 8005068:	f000 f8cd 	bl	8005206 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EE7_M_headERS3_>
 800506c:	4603      	mov	r3, r0
 800506e:	4618      	mov	r0, r3
 8005070:	3708      	adds	r7, #8
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}

08005076 <_ZNSt5tupleIJP15SystemAllocatorSt14default_deleteIS0_EEEC1ILb1ELb1EEEv>:
	tuple()
 8005076:	b580      	push	{r7, lr}
 8005078:	b082      	sub	sp, #8
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]
	: _Inherited() { }
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	4618      	mov	r0, r3
 8005082:	f000 f8cb 	bl	800521c <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEEC1Ev>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4618      	mov	r0, r3
 800508a:	3708      	adds	r7, #8
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <_ZSt3getILj0EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8005090:	b580      	push	{r7, lr}
 8005092:	b082      	sub	sp, #8
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4618      	mov	r0, r3
 800509c:	f000 f8ce 	bl	800523c <_ZSt12__get_helperILj0EP15SystemAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 80050a0:	4603      	mov	r3, r0
 80050a2:	4618      	mov	r0, r3
 80050a4:	3708      	adds	r7, #8
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}

080050aa <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 80050aa:	b580      	push	{r7, lr}
 80050ac:	b082      	sub	sp, #8
 80050ae:	af00      	add	r7, sp, #0
 80050b0:	6078      	str	r0, [r7, #4]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4618      	mov	r0, r3
 80050b6:	f000 f8cd 	bl	8005254 <_ZSt3getILj1EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 80050ba:	4603      	mov	r3, r0
 80050bc:	4618      	mov	r0, r3
 80050be:	3708      	adds	r7, #8
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}

080050c4 <_ZSt4moveIRP17AbstractAllocatorEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 80050c4:	b480      	push	{r7}
 80050c6:	b083      	sub	sp, #12
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	4618      	mov	r0, r3
 80050d0:	370c      	adds	r7, #12
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr

080050da <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_>:
      void reset(pointer __p) noexcept
 80050da:	b590      	push	{r4, r7, lr}
 80050dc:	b085      	sub	sp, #20
 80050de:	af00      	add	r7, sp, #0
 80050e0:	6078      	str	r0, [r7, #4]
 80050e2:	6039      	str	r1, [r7, #0]
	const pointer __old_p = _M_ptr();
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f000 f8c1 	bl	800526c <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 80050ea:	4603      	mov	r3, r0
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	60fb      	str	r3, [r7, #12]
	_M_ptr() = __p;
 80050f0:	683c      	ldr	r4, [r7, #0]
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f000 f8ba 	bl	800526c <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 80050f8:	4603      	mov	r3, r0
 80050fa:	601c      	str	r4, [r3, #0]
	if (__old_p)
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d007      	beq.n	8005112 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE5resetEPS0_+0x38>
	  _M_deleter()(__old_p);
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f000 f81e 	bl	8005144 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE10_M_deleterEv>
 8005108:	4603      	mov	r3, r0
 800510a:	68f9      	ldr	r1, [r7, #12]
 800510c:	4618      	mov	r0, r3
 800510e:	f000 f8ba 	bl	8005286 <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_>
      }
 8005112:	bf00      	nop
 8005114:	3714      	adds	r7, #20
 8005116:	46bd      	mov	sp, r7
 8005118:	bd90      	pop	{r4, r7, pc}

0800511a <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE7releaseEv>:
      pointer release() noexcept
 800511a:	b580      	push	{r7, lr}
 800511c:	b084      	sub	sp, #16
 800511e:	af00      	add	r7, sp, #0
 8005120:	6078      	str	r0, [r7, #4]
	pointer __p = _M_ptr();
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f7ff febf 	bl	8004ea6 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8005128:	4603      	mov	r3, r0
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	60fb      	str	r3, [r7, #12]
	_M_ptr() = nullptr;
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	f7ff feb9 	bl	8004ea6 <_ZNSt15__uniq_ptr_implI15SystemAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 8005134:	4603      	mov	r3, r0
 8005136:	2200      	movs	r2, #0
 8005138:	601a      	str	r2, [r3, #0]
	return __p;
 800513a:	68fb      	ldr	r3, [r7, #12]
      }
 800513c:	4618      	mov	r0, r3
 800513e:	3710      	adds	r7, #16
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}

08005144 <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE10_M_deleterEv>:
      _Dp&       _M_deleter() noexcept { return std::get<1>(_M_t); }
 8005144:	b580      	push	{r7, lr}
 8005146:	b082      	sub	sp, #8
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	4618      	mov	r0, r3
 8005150:	f000 f8aa 	bl	80052a8 <_ZSt3getILj1EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 8005154:	4603      	mov	r3, r0
 8005156:	4618      	mov	r0, r3
 8005158:	3708      	adds	r7, #8
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}

0800515e <_ZNSt11_Tuple_implILj1EJSt14default_deleteI5G4CANEEEC1Ev>:
      _Tuple_impl()
 800515e:	b580      	push	{r7, lr}
 8005160:	b082      	sub	sp, #8
 8005162:	af00      	add	r7, sp, #0
 8005164:	6078      	str	r0, [r7, #4]
      : _Base() { }
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f000 f8aa 	bl	80052c0 <_ZNSt10_Head_baseILj1ESt14default_deleteI5G4CANELb1EEC1Ev>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	4618      	mov	r0, r3
 8005170:	3708      	adds	r7, #8
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}

08005176 <_ZNSt10_Head_baseILj0EP5G4CANLb0EEC1Ev>:
      constexpr _Head_base()
 8005176:	b480      	push	{r7}
 8005178:	b083      	sub	sp, #12
 800517a:	af00      	add	r7, sp, #0
 800517c:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	601a      	str	r2, [r3, #0]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	4618      	mov	r0, r3
 8005188:	370c      	adds	r7, #12
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr

08005192 <_ZNSt11_Tuple_implILj0EJP5G4CANSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8005192:	b580      	push	{r7, lr}
 8005194:	b082      	sub	sp, #8
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4618      	mov	r0, r3
 800519e:	f000 f89a 	bl	80052d6 <_ZNSt10_Head_baseILj0EP5G4CANLb0EE7_M_headERS2_>
 80051a2:	4603      	mov	r3, r0
 80051a4:	4618      	mov	r0, r3
 80051a6:	3708      	adds	r7, #8
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}

080051ac <_ZSt12__get_helperILj1ESt14default_deleteI5G4CANEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b082      	sub	sp, #8
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80051b4:	6878      	ldr	r0, [r7, #4]
 80051b6:	f000 f899 	bl	80052ec <_ZNSt11_Tuple_implILj1EJSt14default_deleteI5G4CANEEE7_M_headERS3_>
 80051ba:	4603      	mov	r3, r0
 80051bc:	4618      	mov	r0, r3
 80051be:	3708      	adds	r7, #8
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}

080051c4 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EEC1Ev>:
      _Sp_counted_base() noexcept
 80051c4:	b480      	push	{r7}
 80051c6:	b083      	sub	sp, #12
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
      : _M_use_count(1), _M_weak_count(1) { }
 80051cc:	4a07      	ldr	r2, [pc, #28]	@ (80051ec <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EEC1Ev+0x28>)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	601a      	str	r2, [r3, #0]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2201      	movs	r2, #1
 80051d6:	605a      	str	r2, [r3, #4]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	609a      	str	r2, [r3, #8]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4618      	mov	r0, r3
 80051e2:	370c      	adds	r7, #12
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr
 80051ec:	080128f8 	.word	0x080128f8

080051f0 <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERKS2_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 80051f0:	b480      	push	{r7}
 80051f2:	b083      	sub	sp, #12
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	4618      	mov	r0, r3
 80051fc:	370c      	adds	r7, #12
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr

08005206 <_ZNSt10_Head_baseILj1ESt14default_deleteI19AbstractCANProviderELb1EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8005206:	b480      	push	{r7}
 8005208:	b083      	sub	sp, #12
 800520a:	af00      	add	r7, sp, #0
 800520c:	6078      	str	r0, [r7, #4]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4618      	mov	r0, r3
 8005212:	370c      	adds	r7, #12
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr

0800521c <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEEC1Ev>:
      constexpr _Tuple_impl()
 800521c:	b580      	push	{r7, lr}
 800521e:	b082      	sub	sp, #8
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
      : _Inherited(), _Base() { }
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	f000 f86d 	bl	8005304 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEEC1Ev>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	4618      	mov	r0, r3
 800522e:	f000 f875 	bl	800531c <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EEC1Ev>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	4618      	mov	r0, r3
 8005236:	3708      	adds	r7, #8
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}

0800523c <_ZSt12__get_helperILj0EP15SystemAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800523c:	b580      	push	{r7, lr}
 800523e:	b082      	sub	sp, #8
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f000 f877 	bl	8005338 <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>
 800524a:	4603      	mov	r3, r0
 800524c:	4618      	mov	r0, r3
 800524e:	3708      	adds	r7, #8
 8005250:	46bd      	mov	sp, r7
 8005252:	bd80      	pop	{r7, pc}

08005254 <_ZSt3getILj1EJP15SystemAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 8005254:	b580      	push	{r7, lr}
 8005256:	b082      	sub	sp, #8
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f000 f878 	bl	8005352 <_ZSt12__get_helperILj1ESt14default_deleteI15SystemAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 8005262:	4603      	mov	r3, r0
 8005264:	4618      	mov	r0, r3
 8005266:	3708      	adds	r7, #8
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}

0800526c <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer&   _M_ptr() noexcept { return std::get<0>(_M_t); }
 800526c:	b580      	push	{r7, lr}
 800526e:	b082      	sub	sp, #8
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4618      	mov	r0, r3
 8005278:	f000 f877 	bl	800536a <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>
 800527c:	4603      	mov	r3, r0
 800527e:	4618      	mov	r0, r3
 8005280:	3708      	adds	r7, #8
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}

08005286 <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_>:
      operator()(_Tp* __ptr) const
 8005286:	b580      	push	{r7, lr}
 8005288:	b082      	sub	sp, #8
 800528a:	af00      	add	r7, sp, #0
 800528c:	6078      	str	r0, [r7, #4]
 800528e:	6039      	str	r1, [r7, #0]
	delete __ptr;
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d004      	beq.n	80052a0 <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_+0x1a>
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	320c      	adds	r2, #12
 800529a:	6812      	ldr	r2, [r2, #0]
 800529c:	4618      	mov	r0, r3
 800529e:	4790      	blx	r2
      }
 80052a0:	bf00      	nop
 80052a2:	3708      	adds	r7, #8
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}

080052a8 <_ZSt3getILj1EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b082      	sub	sp, #8
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f000 f867 	bl	8005384 <_ZSt12__get_helperILj1ESt14default_deleteI17AbstractAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>
 80052b6:	4603      	mov	r3, r0
 80052b8:	4618      	mov	r0, r3
 80052ba:	3708      	adds	r7, #8
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}

080052c0 <_ZNSt10_Head_baseILj1ESt14default_deleteI5G4CANELb1EEC1Ev>:
      constexpr _Head_base()
 80052c0:	b480      	push	{r7}
 80052c2:	b083      	sub	sp, #12
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	4618      	mov	r0, r3
 80052cc:	370c      	adds	r7, #12
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr

080052d6 <_ZNSt10_Head_baseILj0EP5G4CANLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 80052d6:	b480      	push	{r7}
 80052d8:	b083      	sub	sp, #12
 80052da:	af00      	add	r7, sp, #0
 80052dc:	6078      	str	r0, [r7, #4]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	4618      	mov	r0, r3
 80052e2:	370c      	adds	r7, #12
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr

080052ec <_ZNSt11_Tuple_implILj1EJSt14default_deleteI5G4CANEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b082      	sub	sp, #8
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	f000 f851 	bl	800539c <_ZNSt10_Head_baseILj1ESt14default_deleteI5G4CANELb1EE7_M_headERS3_>
 80052fa:	4603      	mov	r3, r0
 80052fc:	4618      	mov	r0, r3
 80052fe:	3708      	adds	r7, #8
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}

08005304 <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEEC1Ev>:
      _Tuple_impl()
 8005304:	b580      	push	{r7, lr}
 8005306:	b082      	sub	sp, #8
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
      : _Base() { }
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f000 f850 	bl	80053b2 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EEC1Ev>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	4618      	mov	r0, r3
 8005316:	3708      	adds	r7, #8
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}

0800531c <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EEC1Ev>:
      constexpr _Head_base()
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2200      	movs	r2, #0
 8005328:	601a      	str	r2, [r3, #0]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4618      	mov	r0, r3
 800532e:	370c      	adds	r7, #12
 8005330:	46bd      	mov	sp, r7
 8005332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005336:	4770      	bx	lr

08005338 <_ZNSt11_Tuple_implILj0EJP15SystemAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 8005338:	b580      	push	{r7, lr}
 800533a:	b082      	sub	sp, #8
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	4618      	mov	r0, r3
 8005344:	f000 f840 	bl	80053c8 <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EE7_M_headERS2_>
 8005348:	4603      	mov	r3, r0
 800534a:	4618      	mov	r0, r3
 800534c:	3708      	adds	r7, #8
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}

08005352 <_ZSt12__get_helperILj1ESt14default_deleteI15SystemAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8005352:	b580      	push	{r7, lr}
 8005354:	b082      	sub	sp, #8
 8005356:	af00      	add	r7, sp, #0
 8005358:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 f83f 	bl	80053de <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEE7_M_headERS3_>
 8005360:	4603      	mov	r3, r0
 8005362:	4618      	mov	r0, r3
 8005364:	3708      	adds	r7, #8
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}

0800536a <_ZSt3getILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS8_>:
    get(tuple<_Elements...>& __t) noexcept
 800536a:	b580      	push	{r7, lr}
 800536c:	b082      	sub	sp, #8
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4618      	mov	r0, r3
 8005376:	f000 f83e 	bl	80053f6 <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800537a:	4603      	mov	r3, r0
 800537c:	4618      	mov	r0, r3
 800537e:	3708      	adds	r7, #8
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}

08005384 <_ZSt12__get_helperILj1ESt14default_deleteI17AbstractAllocatorEJEERT0_RSt11_Tuple_implIXT_EJS3_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 8005384:	b580      	push	{r7, lr}
 8005386:	b082      	sub	sp, #8
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f000 f83e 	bl	800540e <_ZNSt11_Tuple_implILj1EJSt14default_deleteI17AbstractAllocatorEEE7_M_headERS3_>
 8005392:	4603      	mov	r3, r0
 8005394:	4618      	mov	r0, r3
 8005396:	3708      	adds	r7, #8
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}

0800539c <_ZNSt10_Head_baseILj1ESt14default_deleteI5G4CANELb1EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	4618      	mov	r0, r3
 80053a8:	370c      	adds	r7, #12
 80053aa:	46bd      	mov	sp, r7
 80053ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b0:	4770      	bx	lr

080053b2 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EEC1Ev>:
      constexpr _Head_base()
 80053b2:	b480      	push	{r7}
 80053b4:	b083      	sub	sp, #12
 80053b6:	af00      	add	r7, sp, #0
 80053b8:	6078      	str	r0, [r7, #4]
      : _M_head_impl() { }
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	4618      	mov	r0, r3
 80053be:	370c      	adds	r7, #12
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr

080053c8 <_ZNSt10_Head_baseILj0EP15SystemAllocatorLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 80053c8:	b480      	push	{r7}
 80053ca:	b083      	sub	sp, #12
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	4618      	mov	r0, r3
 80053d4:	370c      	adds	r7, #12
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr

080053de <_ZNSt11_Tuple_implILj1EJSt14default_deleteI15SystemAllocatorEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 80053de:	b580      	push	{r7, lr}
 80053e0:	b082      	sub	sp, #8
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	6078      	str	r0, [r7, #4]
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f000 f81d 	bl	8005426 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EE7_M_headERS3_>
 80053ec:	4603      	mov	r3, r0
 80053ee:	4618      	mov	r0, r3
 80053f0:	3708      	adds	r7, #8
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}

080053f6 <_ZSt12__get_helperILj0EP17AbstractAllocatorJSt14default_deleteIS0_EEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(_Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 80053f6:	b580      	push	{r7, lr}
 80053f8:	b082      	sub	sp, #8
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f000 f81c 	bl	800543c <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>
 8005404:	4603      	mov	r3, r0
 8005406:	4618      	mov	r0, r3
 8005408:	3708      	adds	r7, #8
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}

0800540e <_ZNSt11_Tuple_implILj1EJSt14default_deleteI17AbstractAllocatorEEE7_M_headERS3_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800540e:	b580      	push	{r7, lr}
 8005410:	b082      	sub	sp, #8
 8005412:	af00      	add	r7, sp, #0
 8005414:	6078      	str	r0, [r7, #4]
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f000 f81d 	bl	8005456 <_ZNSt10_Head_baseILj1ESt14default_deleteI17AbstractAllocatorELb1EE7_M_headERS3_>
 800541c:	4603      	mov	r3, r0
 800541e:	4618      	mov	r0, r3
 8005420:	3708      	adds	r7, #8
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}

08005426 <_ZNSt10_Head_baseILj1ESt14default_deleteI15SystemAllocatorELb1EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8005426:	b480      	push	{r7}
 8005428:	b083      	sub	sp, #12
 800542a:	af00      	add	r7, sp, #0
 800542c:	6078      	str	r0, [r7, #4]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	4618      	mov	r0, r3
 8005432:	370c      	adds	r7, #12
 8005434:	46bd      	mov	sp, r7
 8005436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543a:	4770      	bx	lr

0800543c <_ZNSt11_Tuple_implILj0EJP17AbstractAllocatorSt14default_deleteIS0_EEE7_M_headERS4_>:
      _M_head(_Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800543c:	b580      	push	{r7, lr}
 800543e:	b082      	sub	sp, #8
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	4618      	mov	r0, r3
 8005448:	f000 f810 	bl	800546c <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERS2_>
 800544c:	4603      	mov	r3, r0
 800544e:	4618      	mov	r0, r3
 8005450:	3708      	adds	r7, #8
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}

08005456 <_ZNSt10_Head_baseILj1ESt14default_deleteI17AbstractAllocatorELb1EE7_M_headERS3_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 8005456:	b480      	push	{r7}
 8005458:	b083      	sub	sp, #12
 800545a:	af00      	add	r7, sp, #0
 800545c:	6078      	str	r0, [r7, #4]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4618      	mov	r0, r3
 8005462:	370c      	adds	r7, #12
 8005464:	46bd      	mov	sp, r7
 8005466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546a:	4770      	bx	lr

0800546c <_ZNSt10_Head_baseILj0EP17AbstractAllocatorLb0EE7_M_headERS2_>:
      _M_head(_Head_base& __b) noexcept { return __b._M_head_impl; }
 800546c:	b480      	push	{r7}
 800546e:	b083      	sub	sp, #12
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	4618      	mov	r0, r3
 8005478:	370c      	adds	r7, #12
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr
	...

08005484 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>:
    class _Sp_counted_ptr final : public _Sp_counted_base<_Lp>
 8005484:	b580      	push	{r7, lr}
 8005486:	b082      	sub	sp, #8
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
 800548c:	4a05      	ldr	r2, [pc, #20]	@ (80054a4 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev+0x20>)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	601a      	str	r2, [r3, #0]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	4618      	mov	r0, r3
 8005496:	f7fe fc53 	bl	8003d40 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE0EED1Ev>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	4618      	mov	r0, r3
 800549e:	3708      	adds	r7, #8
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}
 80054a4:	0801285c 	.word	0x0801285c

080054a8 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED0Ev>:
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b082      	sub	sp, #8
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f7ff ffe7 	bl	8005484 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED1Ev>
 80054b6:	2110      	movs	r1, #16
 80054b8:	6878      	ldr	r0, [r7, #4]
 80054ba:	f008 f8e0 	bl	800d67e <_ZdlPvj>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	4618      	mov	r0, r3
 80054c2:	3708      	adds	r7, #8
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <_ZN13UtilityConfigD1Ev>:
struct UtilityConfig {
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b082      	sub	sp, #8
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	3310      	adds	r3, #16
 80054d4:	4618      	mov	r0, r3
 80054d6:	f7fc fd02 	bl	8001ede <_ZNSt8functionIFvvEED1Ev>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	4618      	mov	r0, r3
 80054de:	f7fc fcf1 	bl	8001ec4 <_ZNSt8functionIFyvEED1Ev>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	4618      	mov	r0, r3
 80054e6:	3708      	adds	r7, #8
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}

080054ec <_Z41__static_initialization_and_destruction_0ii>:

}
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b08a      	sub	sp, #40	@ 0x28
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	6039      	str	r1, [r7, #0]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d122      	bne.n	8005542 <_Z41__static_initialization_and_destruction_0ii+0x56>
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005502:	4293      	cmp	r3, r2
 8005504:	d11d      	bne.n	8005542 <_Z41__static_initialization_and_destruction_0ii+0x56>
UtilityConfig utilities(micros_64, error_handler);
 8005506:	f107 0308 	add.w	r3, r7, #8
 800550a:	4917      	ldr	r1, [pc, #92]	@ (8005568 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 800550c:	4618      	mov	r0, r3
 800550e:	f7fe faaf 	bl	8003a70 <_ZNSt8functionIFyvEEC1IRS0_vEEOT_>
 8005512:	f107 0318 	add.w	r3, r7, #24
 8005516:	4915      	ldr	r1, [pc, #84]	@ (800556c <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8005518:	4618      	mov	r0, r3
 800551a:	f7fe fad9 	bl	8003ad0 <_ZNSt8functionIFvvEEC1IRS0_vEEOT_>
 800551e:	f107 0218 	add.w	r2, r7, #24
 8005522:	f107 0308 	add.w	r3, r7, #8
 8005526:	4619      	mov	r1, r3
 8005528:	4811      	ldr	r0, [pc, #68]	@ (8005570 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 800552a:	f7fc fce5 	bl	8001ef8 <_ZN13UtilityConfigC1EOSt8functionIFyvEEOS0_IFvvEE>
 800552e:	f107 0318 	add.w	r3, r7, #24
 8005532:	4618      	mov	r0, r3
 8005534:	f7fc fcd3 	bl	8001ede <_ZNSt8functionIFvvEED1Ev>
 8005538:	f107 0308 	add.w	r3, r7, #8
 800553c:	4618      	mov	r0, r3
 800553e:	f7fc fcc1 	bl	8001ec4 <_ZNSt8functionIFyvEED1Ev>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d10a      	bne.n	800555e <_Z41__static_initialization_and_destruction_0ii+0x72>
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800554e:	4293      	cmp	r3, r2
 8005550:	d105      	bne.n	800555e <_Z41__static_initialization_and_destruction_0ii+0x72>
 8005552:	4807      	ldr	r0, [pc, #28]	@ (8005570 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8005554:	f7ff ffb8 	bl	80054c8 <_ZN13UtilityConfigD1Ev>
std::shared_ptr<CyphalInterface> interface;
 8005558:	4806      	ldr	r0, [pc, #24]	@ (8005574 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 800555a:	f7fd ff7b 	bl	8003454 <_ZNSt10shared_ptrI15CyphalInterfaceED1Ev>
}
 800555e:	bf00      	nop
 8005560:	3728      	adds	r7, #40	@ 0x28
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	080033e7 	.word	0x080033e7
 800556c:	080033db 	.word	0x080033db
 8005570:	20000418 	.word	0x20000418
 8005574:	20000410 	.word	0x20000410

08005578 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_disposeEv>:
      _M_dispose() noexcept
 8005578:	b590      	push	{r4, r7, lr}
 800557a:	b083      	sub	sp, #12
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
      { delete _M_ptr; }
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	68dc      	ldr	r4, [r3, #12]
 8005584:	2c00      	cmp	r4, #0
 8005586:	d006      	beq.n	8005596 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_disposeEv+0x1e>
 8005588:	4620      	mov	r0, r4
 800558a:	f7ff fb8e 	bl	8004caa <_ZN15CyphalInterfaceD1Ev>
 800558e:	210c      	movs	r1, #12
 8005590:	4620      	mov	r0, r4
 8005592:	f008 f874 	bl	800d67e <_ZdlPvj>
 8005596:	bf00      	nop
 8005598:	370c      	adds	r7, #12
 800559a:	46bd      	mov	sp, r7
 800559c:	bd90      	pop	{r4, r7, pc}

0800559e <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv>:
      _M_destroy() noexcept
 800559e:	b580      	push	{r7, lr}
 80055a0:	b082      	sub	sp, #8
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	6078      	str	r0, [r7, #4]
      { delete this; }
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d002      	beq.n	80055b2 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE10_M_destroyEv+0x14>
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f7ff ff7b 	bl	80054a8 <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EED0Ev>
 80055b2:	bf00      	nop
 80055b4:	3708      	adds	r7, #8
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}

080055ba <_ZNSt15_Sp_counted_ptrIP15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0EE14_M_get_deleterERKSt9type_info>:
      _M_get_deleter(const std::type_info&) noexcept
 80055ba:	b480      	push	{r7}
 80055bc:	b083      	sub	sp, #12
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
 80055c2:	6039      	str	r1, [r7, #0]
      { return nullptr; }
 80055c4:	2300      	movs	r3, #0
 80055c6:	4618      	mov	r0, r3
 80055c8:	370c      	adds	r7, #12
 80055ca:	46bd      	mov	sp, r7
 80055cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d0:	4770      	bx	lr

080055d2 <_ZN20AbstractSubscriptionI6JS_msgE6acceptEP16CanardRxTransfer>:

    void accept(CanardRxTransfer* transfer) {
 80055d2:	b580      	push	{r7, lr}
 80055d4:	b086      	sub	sp, #24
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	6078      	str	r0, [r7, #4]
 80055da:	6039      	str	r1, [r7, #0]
        Type object;
        interface->cyphal_deserialize_transfer<T>(&object, transfer);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 80055e2:	4618      	mov	r0, r3
 80055e4:	f7fe fb08 	bl	8003bf8 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 80055e8:	f107 030c 	add.w	r3, r7, #12
 80055ec:	683a      	ldr	r2, [r7, #0]
 80055ee:	4619      	mov	r1, r3
 80055f0:	f000 f82b 	bl	800564a <_ZNK15CyphalInterface27cyphal_deserialize_transferI6JS_msgEEvPNT_4TypeEP16CanardRxTransfer>
        handler(object, transfer);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	3304      	adds	r3, #4
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f107 010c 	add.w	r1, r7, #12
 8005600:	683a      	ldr	r2, [r7, #0]
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	4798      	blx	r3
    }
 8005606:	bf00      	nop
 8005608:	3718      	adds	r7, #24
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}

0800560e <_ZN20AbstractSubscriptionI5HBeatE6acceptEP16CanardRxTransfer>:
    void accept(CanardRxTransfer* transfer) {
 800560e:	b580      	push	{r7, lr}
 8005610:	b084      	sub	sp, #16
 8005612:	af00      	add	r7, sp, #0
 8005614:	6078      	str	r0, [r7, #4]
 8005616:	6039      	str	r1, [r7, #0]
        interface->cyphal_deserialize_transfer<T>(&object, transfer);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 800561e:	4618      	mov	r0, r3
 8005620:	f7fe faea 	bl	8003bf8 <_ZNKSt19__shared_ptr_accessI15CyphalInterfaceLN9__gnu_cxx12_Lock_policyE0ELb0ELb0EEptEv>
 8005624:	f107 0308 	add.w	r3, r7, #8
 8005628:	683a      	ldr	r2, [r7, #0]
 800562a:	4619      	mov	r1, r3
 800562c:	f000 f82d 	bl	800568a <_ZNK15CyphalInterface27cyphal_deserialize_transferI5HBeatEEvPNT_4TypeEP16CanardRxTransfer>
        handler(object, transfer);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	3304      	adds	r3, #4
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f107 0108 	add.w	r1, r7, #8
 800563c:	683a      	ldr	r2, [r7, #0]
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	4798      	blx	r3
    }
 8005642:	bf00      	nop
 8005644:	3710      	adds	r7, #16
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}

0800564a <_ZNK15CyphalInterface27cyphal_deserialize_transferI6JS_msgEEvPNT_4TypeEP16CanardRxTransfer>:
        buffer
    );
}

template <typename TypeAlias>
inline void CyphalInterface::cyphal_deserialize_transfer(
 800564a:	b580      	push	{r7, lr}
 800564c:	b086      	sub	sp, #24
 800564e:	af00      	add	r7, sp, #0
 8005650:	60f8      	str	r0, [r7, #12]
 8005652:	60b9      	str	r1, [r7, #8]
 8005654:	607a      	str	r2, [r7, #4]
    typename TypeAlias::Type *obj,
    CanardRxTransfer* transfer
) const {
    size_t inout_buf_size = TypeAlias::extent;
 8005656:	230c      	movs	r3, #12
 8005658:	617b      	str	r3, [r7, #20]
    if(TypeAlias::deserializer(obj,(uint8_t *) transfer->payload, &inout_buf_size) < 0 ) {
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	695b      	ldr	r3, [r3, #20]
 800565e:	f107 0214 	add.w	r2, r7, #20
 8005662:	4619      	mov	r1, r3
 8005664:	68b8      	ldr	r0, [r7, #8]
 8005666:	f7fd fa1f 	bl	8002aa8 <reg_udral_physics_kinematics_rotation_Planar_0_1_deserialize_>
 800566a:	4603      	mov	r3, r0
 800566c:	b2db      	uxtb	r3, r3
 800566e:	09db      	lsrs	r3, r3, #7
 8005670:	b2db      	uxtb	r3, r3
 8005672:	2b00      	cmp	r3, #0
 8005674:	d005      	beq.n	8005682 <_ZNK15CyphalInterface27cyphal_deserialize_transferI6JS_msgEEvPNT_4TypeEP16CanardRxTransfer+0x38>
        utilities.error_handler();
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	689b      	ldr	r3, [r3, #8]
 800567a:	3310      	adds	r3, #16
 800567c:	4618      	mov	r0, r3
 800567e:	f7ff f819 	bl	80046b4 <_ZNKSt8functionIFvvEEclEv>
    }
}
 8005682:	bf00      	nop
 8005684:	3718      	adds	r7, #24
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}

0800568a <_ZNK15CyphalInterface27cyphal_deserialize_transferI5HBeatEEvPNT_4TypeEP16CanardRxTransfer>:
inline void CyphalInterface::cyphal_deserialize_transfer(
 800568a:	b580      	push	{r7, lr}
 800568c:	b086      	sub	sp, #24
 800568e:	af00      	add	r7, sp, #0
 8005690:	60f8      	str	r0, [r7, #12]
 8005692:	60b9      	str	r1, [r7, #8]
 8005694:	607a      	str	r2, [r7, #4]
    size_t inout_buf_size = TypeAlias::extent;
 8005696:	230c      	movs	r3, #12
 8005698:	617b      	str	r3, [r7, #20]
    if(TypeAlias::deserializer(obj,(uint8_t *) transfer->payload, &inout_buf_size) < 0 ) {
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	695b      	ldr	r3, [r3, #20]
 800569e:	f107 0214 	add.w	r2, r7, #20
 80056a2:	4619      	mov	r1, r3
 80056a4:	68b8      	ldr	r0, [r7, #8]
 80056a6:	f7fd f88d 	bl	80027c4 <uavcan_node_Heartbeat_1_0_deserialize_>
 80056aa:	4603      	mov	r3, r0
 80056ac:	b2db      	uxtb	r3, r3
 80056ae:	09db      	lsrs	r3, r3, #7
 80056b0:	b2db      	uxtb	r3, r3
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d005      	beq.n	80056c2 <_ZNK15CyphalInterface27cyphal_deserialize_transferI5HBeatEEvPNT_4TypeEP16CanardRxTransfer+0x38>
        utilities.error_handler();
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	3310      	adds	r3, #16
 80056bc:	4618      	mov	r0, r3
 80056be:	f7fe fff9 	bl	80046b4 <_ZNKSt8functionIFvvEEclEv>
}
 80056c2:	bf00      	nop
 80056c4:	3718      	adds	r7, #24
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}

080056ca <_GLOBAL__sub_I_buffer>:
 80056ca:	b580      	push	{r7, lr}
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80056d2:	2001      	movs	r0, #1
 80056d4:	f7ff ff0a 	bl	80054ec <_Z41__static_initialization_and_destruction_0ii>
 80056d8:	bd80      	pop	{r7, pc}

080056da <_GLOBAL__sub_D_buffer>:
 80056da:	b580      	push	{r7, lr}
 80056dc:	af00      	add	r7, sp, #0
 80056de:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80056e2:	2000      	movs	r0, #0
 80056e4:	f7ff ff02 	bl	80054ec <_Z41__static_initialization_and_destruction_0ii>
 80056e8:	bd80      	pop	{r7, pc}
	...

080056ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b082      	sub	sp, #8
 80056f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80056f2:	4b0f      	ldr	r3, [pc, #60]	@ (8005730 <HAL_MspInit+0x44>)
 80056f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056f6:	4a0e      	ldr	r2, [pc, #56]	@ (8005730 <HAL_MspInit+0x44>)
 80056f8:	f043 0301 	orr.w	r3, r3, #1
 80056fc:	6613      	str	r3, [r2, #96]	@ 0x60
 80056fe:	4b0c      	ldr	r3, [pc, #48]	@ (8005730 <HAL_MspInit+0x44>)
 8005700:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005702:	f003 0301 	and.w	r3, r3, #1
 8005706:	607b      	str	r3, [r7, #4]
 8005708:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800570a:	4b09      	ldr	r3, [pc, #36]	@ (8005730 <HAL_MspInit+0x44>)
 800570c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800570e:	4a08      	ldr	r2, [pc, #32]	@ (8005730 <HAL_MspInit+0x44>)
 8005710:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005714:	6593      	str	r3, [r2, #88]	@ 0x58
 8005716:	4b06      	ldr	r3, [pc, #24]	@ (8005730 <HAL_MspInit+0x44>)
 8005718:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800571a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800571e:	603b      	str	r3, [r7, #0]
 8005720:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8005722:	f002 ff9f 	bl	8008664 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005726:	bf00      	nop
 8005728:	3708      	adds	r7, #8
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	40021000 	.word	0x40021000

08005734 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005734:	b480      	push	{r7}
 8005736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005738:	bf00      	nop
 800573a:	e7fd      	b.n	8005738 <NMI_Handler+0x4>

0800573c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800573c:	b480      	push	{r7}
 800573e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005740:	bf00      	nop
 8005742:	e7fd      	b.n	8005740 <HardFault_Handler+0x4>

08005744 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005744:	b480      	push	{r7}
 8005746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005748:	bf00      	nop
 800574a:	e7fd      	b.n	8005748 <MemManage_Handler+0x4>

0800574c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800574c:	b480      	push	{r7}
 800574e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005750:	bf00      	nop
 8005752:	e7fd      	b.n	8005750 <BusFault_Handler+0x4>

08005754 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005754:	b480      	push	{r7}
 8005756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005758:	bf00      	nop
 800575a:	e7fd      	b.n	8005758 <UsageFault_Handler+0x4>

0800575c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800575c:	b480      	push	{r7}
 800575e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005760:	bf00      	nop
 8005762:	46bd      	mov	sp, r7
 8005764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005768:	4770      	bx	lr

0800576a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800576a:	b480      	push	{r7}
 800576c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800576e:	bf00      	nop
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr

08005778 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005778:	b480      	push	{r7}
 800577a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800577c:	bf00      	nop
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr

08005786 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005786:	b580      	push	{r7, lr}
 8005788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800578a:	f000 fa35 	bl	8005bf8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800578e:	bf00      	nop
 8005790:	bd80      	pop	{r7, pc}
	...

08005794 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_rx);
 8005798:	4802      	ldr	r0, [pc, #8]	@ (80057a4 <DMA1_Channel1_IRQHandler+0x10>)
 800579a:	f000 fcc3 	bl	8006124 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800579e:	bf00      	nop
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	200002f8 	.word	0x200002f8

080057a8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c4_tx);
 80057ac:	4802      	ldr	r0, [pc, #8]	@ (80057b8 <DMA1_Channel2_IRQHandler+0x10>)
 80057ae:	f000 fcb9 	bl	8006124 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80057b2:	bf00      	nop
 80057b4:	bd80      	pop	{r7, pc}
 80057b6:	bf00      	nop
 80057b8:	20000358 	.word	0x20000358

080057bc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80057c0:	4802      	ldr	r0, [pc, #8]	@ (80057cc <USART2_IRQHandler+0x10>)
 80057c2:	f003 ff2b 	bl	800961c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80057c6:	bf00      	nop
 80057c8:	bd80      	pop	{r7, pc}
 80057ca:	bf00      	nop
 80057cc:	200004dc 	.word	0x200004dc

080057d0 <I2C4_EV_IRQHandler>:

/**
  * @brief This function handles I2C4 event interrupt / I2C4 wake-up interrupt through EXTI line 42.
  */
void I2C4_EV_IRQHandler(void)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_EV_IRQn 0 */

  /* USER CODE END I2C4_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c4);
 80057d4:	4802      	ldr	r0, [pc, #8]	@ (80057e0 <I2C4_EV_IRQHandler+0x10>)
 80057d6:	f001 fdb5 	bl	8007344 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C4_EV_IRQn 1 */

  /* USER CODE END I2C4_EV_IRQn 1 */
}
 80057da:	bf00      	nop
 80057dc:	bd80      	pop	{r7, pc}
 80057de:	bf00      	nop
 80057e0:	200002a4 	.word	0x200002a4

080057e4 <I2C4_ER_IRQHandler>:

/**
  * @brief This function handles I2C4 error interrupt.
  */
void I2C4_ER_IRQHandler(void)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_ER_IRQn 0 */

  /* USER CODE END I2C4_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c4);
 80057e8:	4802      	ldr	r0, [pc, #8]	@ (80057f4 <I2C4_ER_IRQHandler+0x10>)
 80057ea:	f001 fdc5 	bl	8007378 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C4_ER_IRQn 1 */

  /* USER CODE END I2C4_ER_IRQn 1 */
}
 80057ee:	bf00      	nop
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	200002a4 	.word	0x200002a4

080057f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80057f8:	b480      	push	{r7}
 80057fa:	af00      	add	r7, sp, #0
  return 1;
 80057fc:	2301      	movs	r3, #1
}
 80057fe:	4618      	mov	r0, r3
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr

08005808 <_kill>:

int _kill(int pid, int sig)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b082      	sub	sp, #8
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
 8005810:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005812:	f009 f8c1 	bl	800e998 <__errno>
 8005816:	4603      	mov	r3, r0
 8005818:	2216      	movs	r2, #22
 800581a:	601a      	str	r2, [r3, #0]
  return -1;
 800581c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005820:	4618      	mov	r0, r3
 8005822:	3708      	adds	r7, #8
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}

08005828 <_exit>:

void _exit (int status)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b082      	sub	sp, #8
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005830:	f04f 31ff 	mov.w	r1, #4294967295
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	f7ff ffe7 	bl	8005808 <_kill>
  while (1) {}    /* Make sure we hang here */
 800583a:	bf00      	nop
 800583c:	e7fd      	b.n	800583a <_exit+0x12>

0800583e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800583e:	b580      	push	{r7, lr}
 8005840:	b086      	sub	sp, #24
 8005842:	af00      	add	r7, sp, #0
 8005844:	60f8      	str	r0, [r7, #12]
 8005846:	60b9      	str	r1, [r7, #8]
 8005848:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800584a:	2300      	movs	r3, #0
 800584c:	617b      	str	r3, [r7, #20]
 800584e:	e00a      	b.n	8005866 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005850:	f3af 8000 	nop.w
 8005854:	4601      	mov	r1, r0
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	1c5a      	adds	r2, r3, #1
 800585a:	60ba      	str	r2, [r7, #8]
 800585c:	b2ca      	uxtb	r2, r1
 800585e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	3301      	adds	r3, #1
 8005864:	617b      	str	r3, [r7, #20]
 8005866:	697a      	ldr	r2, [r7, #20]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	429a      	cmp	r2, r3
 800586c:	dbf0      	blt.n	8005850 <_read+0x12>
  }

  return len;
 800586e:	687b      	ldr	r3, [r7, #4]
}
 8005870:	4618      	mov	r0, r3
 8005872:	3718      	adds	r7, #24
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b086      	sub	sp, #24
 800587c:	af00      	add	r7, sp, #0
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	60b9      	str	r1, [r7, #8]
 8005882:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005884:	2300      	movs	r3, #0
 8005886:	617b      	str	r3, [r7, #20]
 8005888:	e009      	b.n	800589e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	1c5a      	adds	r2, r3, #1
 800588e:	60ba      	str	r2, [r7, #8]
 8005890:	781b      	ldrb	r3, [r3, #0]
 8005892:	4618      	mov	r0, r3
 8005894:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	3301      	adds	r3, #1
 800589c:	617b      	str	r3, [r7, #20]
 800589e:	697a      	ldr	r2, [r7, #20]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	429a      	cmp	r2, r3
 80058a4:	dbf1      	blt.n	800588a <_write+0x12>
  }
  return len;
 80058a6:	687b      	ldr	r3, [r7, #4]
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3718      	adds	r7, #24
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <_close>:

int _close(int file)
{
 80058b0:	b480      	push	{r7}
 80058b2:	b083      	sub	sp, #12
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80058b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80058bc:	4618      	mov	r0, r3
 80058be:	370c      	adds	r7, #12
 80058c0:	46bd      	mov	sp, r7
 80058c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c6:	4770      	bx	lr

080058c8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b083      	sub	sp, #12
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
 80058d0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80058d8:	605a      	str	r2, [r3, #4]
  return 0;
 80058da:	2300      	movs	r3, #0
}
 80058dc:	4618      	mov	r0, r3
 80058de:	370c      	adds	r7, #12
 80058e0:	46bd      	mov	sp, r7
 80058e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e6:	4770      	bx	lr

080058e8 <_isatty>:

int _isatty(int file)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b083      	sub	sp, #12
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80058f0:	2301      	movs	r3, #1
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	370c      	adds	r7, #12
 80058f6:	46bd      	mov	sp, r7
 80058f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fc:	4770      	bx	lr

080058fe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80058fe:	b480      	push	{r7}
 8005900:	b085      	sub	sp, #20
 8005902:	af00      	add	r7, sp, #0
 8005904:	60f8      	str	r0, [r7, #12]
 8005906:	60b9      	str	r1, [r7, #8]
 8005908:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800590a:	2300      	movs	r3, #0
}
 800590c:	4618      	mov	r0, r3
 800590e:	3714      	adds	r7, #20
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b086      	sub	sp, #24
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005920:	4a14      	ldr	r2, [pc, #80]	@ (8005974 <_sbrk+0x5c>)
 8005922:	4b15      	ldr	r3, [pc, #84]	@ (8005978 <_sbrk+0x60>)
 8005924:	1ad3      	subs	r3, r2, r3
 8005926:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800592c:	4b13      	ldr	r3, [pc, #76]	@ (800597c <_sbrk+0x64>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d102      	bne.n	800593a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005934:	4b11      	ldr	r3, [pc, #68]	@ (800597c <_sbrk+0x64>)
 8005936:	4a12      	ldr	r2, [pc, #72]	@ (8005980 <_sbrk+0x68>)
 8005938:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800593a:	4b10      	ldr	r3, [pc, #64]	@ (800597c <_sbrk+0x64>)
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	4413      	add	r3, r2
 8005942:	693a      	ldr	r2, [r7, #16]
 8005944:	429a      	cmp	r2, r3
 8005946:	d207      	bcs.n	8005958 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005948:	f009 f826 	bl	800e998 <__errno>
 800594c:	4603      	mov	r3, r0
 800594e:	220c      	movs	r2, #12
 8005950:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005952:	f04f 33ff 	mov.w	r3, #4294967295
 8005956:	e009      	b.n	800596c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005958:	4b08      	ldr	r3, [pc, #32]	@ (800597c <_sbrk+0x64>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800595e:	4b07      	ldr	r3, [pc, #28]	@ (800597c <_sbrk+0x64>)
 8005960:	681a      	ldr	r2, [r3, #0]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4413      	add	r3, r2
 8005966:	4a05      	ldr	r2, [pc, #20]	@ (800597c <_sbrk+0x64>)
 8005968:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800596a:	68fb      	ldr	r3, [r7, #12]
}
 800596c:	4618      	mov	r0, r3
 800596e:	3718      	adds	r7, #24
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}
 8005974:	20020000 	.word	0x20020000
 8005978:	00000400 	.word	0x00000400
 800597c:	200004d8 	.word	0x200004d8
 8005980:	20000708 	.word	0x20000708

08005984 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005984:	b480      	push	{r7}
 8005986:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005988:	4b06      	ldr	r3, [pc, #24]	@ (80059a4 <SystemInit+0x20>)
 800598a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800598e:	4a05      	ldr	r2, [pc, #20]	@ (80059a4 <SystemInit+0x20>)
 8005990:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005994:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005998:	bf00      	nop
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop
 80059a4:	e000ed00 	.word	0xe000ed00

080059a8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80059ac:	4b22      	ldr	r3, [pc, #136]	@ (8005a38 <MX_USART2_UART_Init+0x90>)
 80059ae:	4a23      	ldr	r2, [pc, #140]	@ (8005a3c <MX_USART2_UART_Init+0x94>)
 80059b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80059b2:	4b21      	ldr	r3, [pc, #132]	@ (8005a38 <MX_USART2_UART_Init+0x90>)
 80059b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80059b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80059ba:	4b1f      	ldr	r3, [pc, #124]	@ (8005a38 <MX_USART2_UART_Init+0x90>)
 80059bc:	2200      	movs	r2, #0
 80059be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80059c0:	4b1d      	ldr	r3, [pc, #116]	@ (8005a38 <MX_USART2_UART_Init+0x90>)
 80059c2:	2200      	movs	r2, #0
 80059c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80059c6:	4b1c      	ldr	r3, [pc, #112]	@ (8005a38 <MX_USART2_UART_Init+0x90>)
 80059c8:	2200      	movs	r2, #0
 80059ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80059cc:	4b1a      	ldr	r3, [pc, #104]	@ (8005a38 <MX_USART2_UART_Init+0x90>)
 80059ce:	220c      	movs	r2, #12
 80059d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80059d2:	4b19      	ldr	r3, [pc, #100]	@ (8005a38 <MX_USART2_UART_Init+0x90>)
 80059d4:	2200      	movs	r2, #0
 80059d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80059d8:	4b17      	ldr	r3, [pc, #92]	@ (8005a38 <MX_USART2_UART_Init+0x90>)
 80059da:	2200      	movs	r2, #0
 80059dc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80059de:	4b16      	ldr	r3, [pc, #88]	@ (8005a38 <MX_USART2_UART_Init+0x90>)
 80059e0:	2200      	movs	r2, #0
 80059e2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80059e4:	4b14      	ldr	r3, [pc, #80]	@ (8005a38 <MX_USART2_UART_Init+0x90>)
 80059e6:	2200      	movs	r2, #0
 80059e8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80059ea:	4b13      	ldr	r3, [pc, #76]	@ (8005a38 <MX_USART2_UART_Init+0x90>)
 80059ec:	2200      	movs	r2, #0
 80059ee:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80059f0:	4811      	ldr	r0, [pc, #68]	@ (8005a38 <MX_USART2_UART_Init+0x90>)
 80059f2:	f003 fdc3 	bl	800957c <HAL_UART_Init>
 80059f6:	4603      	mov	r3, r0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d001      	beq.n	8005a00 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80059fc:	f7fc f9d7 	bl	8001dae <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005a00:	2100      	movs	r1, #0
 8005a02:	480d      	ldr	r0, [pc, #52]	@ (8005a38 <MX_USART2_UART_Init+0x90>)
 8005a04:	f004 ff01 	bl	800a80a <HAL_UARTEx_SetTxFifoThreshold>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d001      	beq.n	8005a12 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8005a0e:	f7fc f9ce 	bl	8001dae <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005a12:	2100      	movs	r1, #0
 8005a14:	4808      	ldr	r0, [pc, #32]	@ (8005a38 <MX_USART2_UART_Init+0x90>)
 8005a16:	f004 ff36 	bl	800a886 <HAL_UARTEx_SetRxFifoThreshold>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d001      	beq.n	8005a24 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8005a20:	f7fc f9c5 	bl	8001dae <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005a24:	4804      	ldr	r0, [pc, #16]	@ (8005a38 <MX_USART2_UART_Init+0x90>)
 8005a26:	f004 feb7 	bl	800a798 <HAL_UARTEx_DisableFifoMode>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d001      	beq.n	8005a34 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8005a30:	f7fc f9bd 	bl	8001dae <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005a34:	bf00      	nop
 8005a36:	bd80      	pop	{r7, pc}
 8005a38:	200004dc 	.word	0x200004dc
 8005a3c:	40004400 	.word	0x40004400

08005a40 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b09e      	sub	sp, #120	@ 0x78
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a48:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	601a      	str	r2, [r3, #0]
 8005a50:	605a      	str	r2, [r3, #4]
 8005a52:	609a      	str	r2, [r3, #8]
 8005a54:	60da      	str	r2, [r3, #12]
 8005a56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005a58:	f107 0310 	add.w	r3, r7, #16
 8005a5c:	2254      	movs	r2, #84	@ 0x54
 8005a5e:	2100      	movs	r1, #0
 8005a60:	4618      	mov	r0, r3
 8005a62:	f008 fee0 	bl	800e826 <memset>
  if(uartHandle->Instance==USART2)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a23      	ldr	r2, [pc, #140]	@ (8005af8 <HAL_UART_MspInit+0xb8>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d13e      	bne.n	8005aee <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8005a70:	2302      	movs	r3, #2
 8005a72:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005a74:	2300      	movs	r3, #0
 8005a76:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005a78:	f107 0310 	add.w	r3, r7, #16
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f003 fb2f 	bl	80090e0 <HAL_RCCEx_PeriphCLKConfig>
 8005a82:	4603      	mov	r3, r0
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d001      	beq.n	8005a8c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8005a88:	f7fc f991 	bl	8001dae <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8005afc <HAL_UART_MspInit+0xbc>)
 8005a8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a90:	4a1a      	ldr	r2, [pc, #104]	@ (8005afc <HAL_UART_MspInit+0xbc>)
 8005a92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a96:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a98:	4b18      	ldr	r3, [pc, #96]	@ (8005afc <HAL_UART_MspInit+0xbc>)
 8005a9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005aa0:	60fb      	str	r3, [r7, #12]
 8005aa2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005aa4:	4b15      	ldr	r3, [pc, #84]	@ (8005afc <HAL_UART_MspInit+0xbc>)
 8005aa6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005aa8:	4a14      	ldr	r2, [pc, #80]	@ (8005afc <HAL_UART_MspInit+0xbc>)
 8005aaa:	f043 0301 	orr.w	r3, r3, #1
 8005aae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005ab0:	4b12      	ldr	r3, [pc, #72]	@ (8005afc <HAL_UART_MspInit+0xbc>)
 8005ab2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ab4:	f003 0301 	and.w	r3, r3, #1
 8005ab8:	60bb      	str	r3, [r7, #8]
 8005aba:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005abc:	230c      	movs	r3, #12
 8005abe:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ac0:	2302      	movs	r3, #2
 8005ac2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ac8:	2300      	movs	r3, #0
 8005aca:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005acc:	2307      	movs	r3, #7
 8005ace:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ad0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005ad4:	4619      	mov	r1, r3
 8005ad6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005ada:	f001 f8c9 	bl	8006c70 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005ade:	2200      	movs	r2, #0
 8005ae0:	2100      	movs	r1, #0
 8005ae2:	2026      	movs	r0, #38	@ 0x26
 8005ae4:	f000 f981 	bl	8005dea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005ae8:	2026      	movs	r0, #38	@ 0x26
 8005aea:	f000 f998 	bl	8005e1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005aee:	bf00      	nop
 8005af0:	3778      	adds	r7, #120	@ 0x78
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}
 8005af6:	bf00      	nop
 8005af8:	40004400 	.word	0x40004400
 8005afc:	40021000 	.word	0x40021000

08005b00 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005b00:	480d      	ldr	r0, [pc, #52]	@ (8005b38 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005b02:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005b04:	f7ff ff3e 	bl	8005984 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005b08:	480c      	ldr	r0, [pc, #48]	@ (8005b3c <LoopForever+0x6>)
  ldr r1, =_edata
 8005b0a:	490d      	ldr	r1, [pc, #52]	@ (8005b40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005b0c:	4a0d      	ldr	r2, [pc, #52]	@ (8005b44 <LoopForever+0xe>)
  movs r3, #0
 8005b0e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005b10:	e002      	b.n	8005b18 <LoopCopyDataInit>

08005b12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005b12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005b14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005b16:	3304      	adds	r3, #4

08005b18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005b18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005b1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005b1c:	d3f9      	bcc.n	8005b12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8005b48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005b20:	4c0a      	ldr	r4, [pc, #40]	@ (8005b4c <LoopForever+0x16>)
  movs r3, #0
 8005b22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005b24:	e001      	b.n	8005b2a <LoopFillZerobss>

08005b26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005b26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005b28:	3204      	adds	r2, #4

08005b2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005b2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005b2c:	d3fb      	bcc.n	8005b26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005b2e:	f008 ff39 	bl	800e9a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005b32:	f7fc f881 	bl	8001c38 <main>

08005b36 <LoopForever>:

LoopForever:
    b LoopForever
 8005b36:	e7fe      	b.n	8005b36 <LoopForever>
  ldr   r0, =_estack
 8005b38:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005b3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005b40:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8005b44:	08013394 	.word	0x08013394
  ldr r2, =_sbss
 8005b48:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8005b4c:	20000708 	.word	0x20000708

08005b50 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005b50:	e7fe      	b.n	8005b50 <ADC1_2_IRQHandler>

08005b52 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005b52:	b580      	push	{r7, lr}
 8005b54:	b082      	sub	sp, #8
 8005b56:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005b5c:	2003      	movs	r0, #3
 8005b5e:	f000 f939 	bl	8005dd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005b62:	200f      	movs	r0, #15
 8005b64:	f000 f80e 	bl	8005b84 <HAL_InitTick>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d002      	beq.n	8005b74 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	71fb      	strb	r3, [r7, #7]
 8005b72:	e001      	b.n	8005b78 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005b74:	f7ff fdba 	bl	80056ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005b78:	79fb      	ldrb	r3, [r7, #7]

}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	3708      	adds	r7, #8
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}
	...

08005b84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b084      	sub	sp, #16
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8005b90:	4b16      	ldr	r3, [pc, #88]	@ (8005bec <HAL_InitTick+0x68>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d022      	beq.n	8005bde <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005b98:	4b15      	ldr	r3, [pc, #84]	@ (8005bf0 <HAL_InitTick+0x6c>)
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	4b13      	ldr	r3, [pc, #76]	@ (8005bec <HAL_InitTick+0x68>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8005ba4:	fbb1 f3f3 	udiv	r3, r1, r3
 8005ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bac:	4618      	mov	r0, r3
 8005bae:	f000 f944 	bl	8005e3a <HAL_SYSTICK_Config>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d10f      	bne.n	8005bd8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2b0f      	cmp	r3, #15
 8005bbc:	d809      	bhi.n	8005bd2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	6879      	ldr	r1, [r7, #4]
 8005bc2:	f04f 30ff 	mov.w	r0, #4294967295
 8005bc6:	f000 f910 	bl	8005dea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005bca:	4a0a      	ldr	r2, [pc, #40]	@ (8005bf4 <HAL_InitTick+0x70>)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6013      	str	r3, [r2, #0]
 8005bd0:	e007      	b.n	8005be2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	73fb      	strb	r3, [r7, #15]
 8005bd6:	e004      	b.n	8005be2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	73fb      	strb	r3, [r7, #15]
 8005bdc:	e001      	b.n	8005be2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005be2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3710      	adds	r7, #16
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}
 8005bec:	20000008 	.word	0x20000008
 8005bf0:	20000000 	.word	0x20000000
 8005bf4:	20000004 	.word	0x20000004

08005bf8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005bfc:	4b05      	ldr	r3, [pc, #20]	@ (8005c14 <HAL_IncTick+0x1c>)
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	4b05      	ldr	r3, [pc, #20]	@ (8005c18 <HAL_IncTick+0x20>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4413      	add	r3, r2
 8005c06:	4a03      	ldr	r2, [pc, #12]	@ (8005c14 <HAL_IncTick+0x1c>)
 8005c08:	6013      	str	r3, [r2, #0]
}
 8005c0a:	bf00      	nop
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr
 8005c14:	20000570 	.word	0x20000570
 8005c18:	20000008 	.word	0x20000008

08005c1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	af00      	add	r7, sp, #0
  return uwTick;
 8005c20:	4b03      	ldr	r3, [pc, #12]	@ (8005c30 <HAL_GetTick+0x14>)
 8005c22:	681b      	ldr	r3, [r3, #0]
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	46bd      	mov	sp, r7
 8005c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2c:	4770      	bx	lr
 8005c2e:	bf00      	nop
 8005c30:	20000570 	.word	0x20000570

08005c34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b085      	sub	sp, #20
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f003 0307 	and.w	r3, r3, #7
 8005c42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005c44:	4b0c      	ldr	r3, [pc, #48]	@ (8005c78 <__NVIC_SetPriorityGrouping+0x44>)
 8005c46:	68db      	ldr	r3, [r3, #12]
 8005c48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005c4a:	68ba      	ldr	r2, [r7, #8]
 8005c4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005c50:	4013      	ands	r3, r2
 8005c52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005c5c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005c60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005c66:	4a04      	ldr	r2, [pc, #16]	@ (8005c78 <__NVIC_SetPriorityGrouping+0x44>)
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	60d3      	str	r3, [r2, #12]
}
 8005c6c:	bf00      	nop
 8005c6e:	3714      	adds	r7, #20
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr
 8005c78:	e000ed00 	.word	0xe000ed00

08005c7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005c80:	4b04      	ldr	r3, [pc, #16]	@ (8005c94 <__NVIC_GetPriorityGrouping+0x18>)
 8005c82:	68db      	ldr	r3, [r3, #12]
 8005c84:	0a1b      	lsrs	r3, r3, #8
 8005c86:	f003 0307 	and.w	r3, r3, #7
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr
 8005c94:	e000ed00 	.word	0xe000ed00

08005c98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b083      	sub	sp, #12
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	db0b      	blt.n	8005cc2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005caa:	79fb      	ldrb	r3, [r7, #7]
 8005cac:	f003 021f 	and.w	r2, r3, #31
 8005cb0:	4907      	ldr	r1, [pc, #28]	@ (8005cd0 <__NVIC_EnableIRQ+0x38>)
 8005cb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cb6:	095b      	lsrs	r3, r3, #5
 8005cb8:	2001      	movs	r0, #1
 8005cba:	fa00 f202 	lsl.w	r2, r0, r2
 8005cbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005cc2:	bf00      	nop
 8005cc4:	370c      	adds	r7, #12
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr
 8005cce:	bf00      	nop
 8005cd0:	e000e100 	.word	0xe000e100

08005cd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	4603      	mov	r3, r0
 8005cdc:	6039      	str	r1, [r7, #0]
 8005cde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ce0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	db0a      	blt.n	8005cfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	b2da      	uxtb	r2, r3
 8005cec:	490c      	ldr	r1, [pc, #48]	@ (8005d20 <__NVIC_SetPriority+0x4c>)
 8005cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cf2:	0112      	lsls	r2, r2, #4
 8005cf4:	b2d2      	uxtb	r2, r2
 8005cf6:	440b      	add	r3, r1
 8005cf8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005cfc:	e00a      	b.n	8005d14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	b2da      	uxtb	r2, r3
 8005d02:	4908      	ldr	r1, [pc, #32]	@ (8005d24 <__NVIC_SetPriority+0x50>)
 8005d04:	79fb      	ldrb	r3, [r7, #7]
 8005d06:	f003 030f 	and.w	r3, r3, #15
 8005d0a:	3b04      	subs	r3, #4
 8005d0c:	0112      	lsls	r2, r2, #4
 8005d0e:	b2d2      	uxtb	r2, r2
 8005d10:	440b      	add	r3, r1
 8005d12:	761a      	strb	r2, [r3, #24]
}
 8005d14:	bf00      	nop
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr
 8005d20:	e000e100 	.word	0xe000e100
 8005d24:	e000ed00 	.word	0xe000ed00

08005d28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b089      	sub	sp, #36	@ 0x24
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	60f8      	str	r0, [r7, #12]
 8005d30:	60b9      	str	r1, [r7, #8]
 8005d32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f003 0307 	and.w	r3, r3, #7
 8005d3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d3c:	69fb      	ldr	r3, [r7, #28]
 8005d3e:	f1c3 0307 	rsb	r3, r3, #7
 8005d42:	2b04      	cmp	r3, #4
 8005d44:	bf28      	it	cs
 8005d46:	2304      	movcs	r3, #4
 8005d48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d4a:	69fb      	ldr	r3, [r7, #28]
 8005d4c:	3304      	adds	r3, #4
 8005d4e:	2b06      	cmp	r3, #6
 8005d50:	d902      	bls.n	8005d58 <NVIC_EncodePriority+0x30>
 8005d52:	69fb      	ldr	r3, [r7, #28]
 8005d54:	3b03      	subs	r3, #3
 8005d56:	e000      	b.n	8005d5a <NVIC_EncodePriority+0x32>
 8005d58:	2300      	movs	r3, #0
 8005d5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d5c:	f04f 32ff 	mov.w	r2, #4294967295
 8005d60:	69bb      	ldr	r3, [r7, #24]
 8005d62:	fa02 f303 	lsl.w	r3, r2, r3
 8005d66:	43da      	mvns	r2, r3
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	401a      	ands	r2, r3
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005d70:	f04f 31ff 	mov.w	r1, #4294967295
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	fa01 f303 	lsl.w	r3, r1, r3
 8005d7a:	43d9      	mvns	r1, r3
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d80:	4313      	orrs	r3, r2
         );
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3724      	adds	r7, #36	@ 0x24
 8005d86:	46bd      	mov	sp, r7
 8005d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8c:	4770      	bx	lr
	...

08005d90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b082      	sub	sp, #8
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	3b01      	subs	r3, #1
 8005d9c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005da0:	d301      	bcc.n	8005da6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005da2:	2301      	movs	r3, #1
 8005da4:	e00f      	b.n	8005dc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005da6:	4a0a      	ldr	r2, [pc, #40]	@ (8005dd0 <SysTick_Config+0x40>)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	3b01      	subs	r3, #1
 8005dac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005dae:	210f      	movs	r1, #15
 8005db0:	f04f 30ff 	mov.w	r0, #4294967295
 8005db4:	f7ff ff8e 	bl	8005cd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005db8:	4b05      	ldr	r3, [pc, #20]	@ (8005dd0 <SysTick_Config+0x40>)
 8005dba:	2200      	movs	r2, #0
 8005dbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005dbe:	4b04      	ldr	r3, [pc, #16]	@ (8005dd0 <SysTick_Config+0x40>)
 8005dc0:	2207      	movs	r2, #7
 8005dc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005dc4:	2300      	movs	r3, #0
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3708      	adds	r7, #8
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}
 8005dce:	bf00      	nop
 8005dd0:	e000e010 	.word	0xe000e010

08005dd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b082      	sub	sp, #8
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f7ff ff29 	bl	8005c34 <__NVIC_SetPriorityGrouping>
}
 8005de2:	bf00      	nop
 8005de4:	3708      	adds	r7, #8
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}

08005dea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005dea:	b580      	push	{r7, lr}
 8005dec:	b086      	sub	sp, #24
 8005dee:	af00      	add	r7, sp, #0
 8005df0:	4603      	mov	r3, r0
 8005df2:	60b9      	str	r1, [r7, #8]
 8005df4:	607a      	str	r2, [r7, #4]
 8005df6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005df8:	f7ff ff40 	bl	8005c7c <__NVIC_GetPriorityGrouping>
 8005dfc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005dfe:	687a      	ldr	r2, [r7, #4]
 8005e00:	68b9      	ldr	r1, [r7, #8]
 8005e02:	6978      	ldr	r0, [r7, #20]
 8005e04:	f7ff ff90 	bl	8005d28 <NVIC_EncodePriority>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e0e:	4611      	mov	r1, r2
 8005e10:	4618      	mov	r0, r3
 8005e12:	f7ff ff5f 	bl	8005cd4 <__NVIC_SetPriority>
}
 8005e16:	bf00      	nop
 8005e18:	3718      	adds	r7, #24
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bd80      	pop	{r7, pc}

08005e1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e1e:	b580      	push	{r7, lr}
 8005e20:	b082      	sub	sp, #8
 8005e22:	af00      	add	r7, sp, #0
 8005e24:	4603      	mov	r3, r0
 8005e26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	f7ff ff33 	bl	8005c98 <__NVIC_EnableIRQ>
}
 8005e32:	bf00      	nop
 8005e34:	3708      	adds	r7, #8
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}

08005e3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005e3a:	b580      	push	{r7, lr}
 8005e3c:	b082      	sub	sp, #8
 8005e3e:	af00      	add	r7, sp, #0
 8005e40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f7ff ffa4 	bl	8005d90 <SysTick_Config>
 8005e48:	4603      	mov	r3, r0
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	3708      	adds	r7, #8
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}
	...

08005e54 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b084      	sub	sp, #16
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d101      	bne.n	8005e66 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	e08d      	b.n	8005f82 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	461a      	mov	r2, r3
 8005e6c:	4b47      	ldr	r3, [pc, #284]	@ (8005f8c <HAL_DMA_Init+0x138>)
 8005e6e:	429a      	cmp	r2, r3
 8005e70:	d80f      	bhi.n	8005e92 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	461a      	mov	r2, r3
 8005e78:	4b45      	ldr	r3, [pc, #276]	@ (8005f90 <HAL_DMA_Init+0x13c>)
 8005e7a:	4413      	add	r3, r2
 8005e7c:	4a45      	ldr	r2, [pc, #276]	@ (8005f94 <HAL_DMA_Init+0x140>)
 8005e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e82:	091b      	lsrs	r3, r3, #4
 8005e84:	009a      	lsls	r2, r3, #2
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4a42      	ldr	r2, [pc, #264]	@ (8005f98 <HAL_DMA_Init+0x144>)
 8005e8e:	641a      	str	r2, [r3, #64]	@ 0x40
 8005e90:	e00e      	b.n	8005eb0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	461a      	mov	r2, r3
 8005e98:	4b40      	ldr	r3, [pc, #256]	@ (8005f9c <HAL_DMA_Init+0x148>)
 8005e9a:	4413      	add	r3, r2
 8005e9c:	4a3d      	ldr	r2, [pc, #244]	@ (8005f94 <HAL_DMA_Init+0x140>)
 8005e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8005ea2:	091b      	lsrs	r3, r3, #4
 8005ea4:	009a      	lsls	r2, r3, #2
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	4a3c      	ldr	r2, [pc, #240]	@ (8005fa0 <HAL_DMA_Init+0x14c>)
 8005eae:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2202      	movs	r2, #2
 8005eb4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005ec6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005eca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005ed4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	691b      	ldr	r3, [r3, #16]
 8005eda:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ee0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	699b      	ldr	r3, [r3, #24]
 8005ee6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005eec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6a1b      	ldr	r3, [r3, #32]
 8005ef2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005ef4:	68fa      	ldr	r2, [r7, #12]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	68fa      	ldr	r2, [r7, #12]
 8005f00:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f000 f9cc 	bl	80062a0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f10:	d102      	bne.n	8005f18 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2200      	movs	r2, #0
 8005f16:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	685a      	ldr	r2, [r3, #4]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f20:	b2d2      	uxtb	r2, r2
 8005f22:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f28:	687a      	ldr	r2, [r7, #4]
 8005f2a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005f2c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d010      	beq.n	8005f58 <HAL_DMA_Init+0x104>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	2b04      	cmp	r3, #4
 8005f3c:	d80c      	bhi.n	8005f58 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f000 f9ec 	bl	800631c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f48:	2200      	movs	r2, #0
 8005f4a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f50:	687a      	ldr	r2, [r7, #4]
 8005f52:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005f54:	605a      	str	r2, [r3, #4]
 8005f56:	e008      	b.n	8005f6a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2200      	movs	r2, #0
 8005f62:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2200      	movs	r2, #0
 8005f68:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3710      	adds	r7, #16
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}
 8005f8a:	bf00      	nop
 8005f8c:	40020407 	.word	0x40020407
 8005f90:	bffdfff8 	.word	0xbffdfff8
 8005f94:	cccccccd 	.word	0xcccccccd
 8005f98:	40020000 	.word	0x40020000
 8005f9c:	bffdfbf8 	.word	0xbffdfbf8
 8005fa0:	40020400 	.word	0x40020400

08005fa4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b085      	sub	sp, #20
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005fac:	2300      	movs	r3, #0
 8005fae:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	2b02      	cmp	r3, #2
 8005fba:	d005      	beq.n	8005fc8 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2204      	movs	r2, #4
 8005fc0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	73fb      	strb	r3, [r7, #15]
 8005fc6:	e037      	b.n	8006038 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	681a      	ldr	r2, [r3, #0]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f022 020e 	bic.w	r2, r2, #14
 8005fd6:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fe2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005fe6:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	681a      	ldr	r2, [r3, #0]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f022 0201 	bic.w	r2, r2, #1
 8005ff6:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ffc:	f003 021f 	and.w	r2, r3, #31
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006004:	2101      	movs	r1, #1
 8006006:	fa01 f202 	lsl.w	r2, r1, r2
 800600a:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006010:	687a      	ldr	r2, [r7, #4]
 8006012:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006014:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800601a:	2b00      	cmp	r3, #0
 800601c:	d00c      	beq.n	8006038 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006028:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800602c:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006032:	687a      	ldr	r2, [r7, #4]
 8006034:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006036:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2200      	movs	r2, #0
 8006044:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8006048:	7bfb      	ldrb	r3, [r7, #15]
}
 800604a:	4618      	mov	r0, r3
 800604c:	3714      	adds	r7, #20
 800604e:	46bd      	mov	sp, r7
 8006050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006054:	4770      	bx	lr

08006056 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006056:	b580      	push	{r7, lr}
 8006058:	b084      	sub	sp, #16
 800605a:	af00      	add	r7, sp, #0
 800605c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800605e:	2300      	movs	r3, #0
 8006060:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006068:	b2db      	uxtb	r3, r3
 800606a:	2b02      	cmp	r3, #2
 800606c:	d00d      	beq.n	800608a <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2204      	movs	r2, #4
 8006072:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2201      	movs	r2, #1
 8006078:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2200      	movs	r2, #0
 8006080:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8006084:	2301      	movs	r3, #1
 8006086:	73fb      	strb	r3, [r7, #15]
 8006088:	e047      	b.n	800611a <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f022 020e 	bic.w	r2, r2, #14
 8006098:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f022 0201 	bic.w	r2, r2, #1
 80060a8:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060ae:	681a      	ldr	r2, [r3, #0]
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060b4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80060b8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060be:	f003 021f 	and.w	r2, r3, #31
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060c6:	2101      	movs	r1, #1
 80060c8:	fa01 f202 	lsl.w	r2, r1, r2
 80060cc:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060d2:	687a      	ldr	r2, [r7, #4]
 80060d4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80060d6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d00c      	beq.n	80060fa <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060e4:	681a      	ldr	r2, [r3, #0]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060ea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80060ee:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060f4:	687a      	ldr	r2, [r7, #4]
 80060f6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80060f8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2201      	movs	r2, #1
 80060fe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800610e:	2b00      	cmp	r3, #0
 8006110:	d003      	beq.n	800611a <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	4798      	blx	r3
    }
  }
  return status;
 800611a:	7bfb      	ldrb	r3, [r7, #15]
}
 800611c:	4618      	mov	r0, r3
 800611e:	3710      	adds	r7, #16
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}

08006124 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b084      	sub	sp, #16
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006140:	f003 031f 	and.w	r3, r3, #31
 8006144:	2204      	movs	r2, #4
 8006146:	409a      	lsls	r2, r3
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	4013      	ands	r3, r2
 800614c:	2b00      	cmp	r3, #0
 800614e:	d026      	beq.n	800619e <HAL_DMA_IRQHandler+0x7a>
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	f003 0304 	and.w	r3, r3, #4
 8006156:	2b00      	cmp	r3, #0
 8006158:	d021      	beq.n	800619e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f003 0320 	and.w	r3, r3, #32
 8006164:	2b00      	cmp	r3, #0
 8006166:	d107      	bne.n	8006178 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	681a      	ldr	r2, [r3, #0]
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f022 0204 	bic.w	r2, r2, #4
 8006176:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800617c:	f003 021f 	and.w	r2, r3, #31
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006184:	2104      	movs	r1, #4
 8006186:	fa01 f202 	lsl.w	r2, r1, r2
 800618a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006190:	2b00      	cmp	r3, #0
 8006192:	d071      	beq.n	8006278 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006198:	6878      	ldr	r0, [r7, #4]
 800619a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800619c:	e06c      	b.n	8006278 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061a2:	f003 031f 	and.w	r3, r3, #31
 80061a6:	2202      	movs	r2, #2
 80061a8:	409a      	lsls	r2, r3
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	4013      	ands	r3, r2
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d02e      	beq.n	8006210 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	f003 0302 	and.w	r3, r3, #2
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d029      	beq.n	8006210 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f003 0320 	and.w	r3, r3, #32
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d10b      	bne.n	80061e2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	681a      	ldr	r2, [r3, #0]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f022 020a 	bic.w	r2, r2, #10
 80061d8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2201      	movs	r2, #1
 80061de:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061e6:	f003 021f 	and.w	r2, r3, #31
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ee:	2102      	movs	r1, #2
 80061f0:	fa01 f202 	lsl.w	r2, r1, r2
 80061f4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006202:	2b00      	cmp	r3, #0
 8006204:	d038      	beq.n	8006278 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800620e:	e033      	b.n	8006278 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006214:	f003 031f 	and.w	r3, r3, #31
 8006218:	2208      	movs	r2, #8
 800621a:	409a      	lsls	r2, r3
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	4013      	ands	r3, r2
 8006220:	2b00      	cmp	r3, #0
 8006222:	d02a      	beq.n	800627a <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	f003 0308 	and.w	r3, r3, #8
 800622a:	2b00      	cmp	r3, #0
 800622c:	d025      	beq.n	800627a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	681a      	ldr	r2, [r3, #0]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f022 020e 	bic.w	r2, r2, #14
 800623c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006242:	f003 021f 	and.w	r2, r3, #31
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800624a:	2101      	movs	r1, #1
 800624c:	fa01 f202 	lsl.w	r2, r1, r2
 8006250:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2201      	movs	r2, #1
 8006256:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2201      	movs	r2, #1
 800625c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2200      	movs	r2, #0
 8006264:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800626c:	2b00      	cmp	r3, #0
 800626e:	d004      	beq.n	800627a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006274:	6878      	ldr	r0, [r7, #4]
 8006276:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006278:	bf00      	nop
 800627a:	bf00      	nop
}
 800627c:	3710      	adds	r7, #16
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}

08006282 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006282:	b480      	push	{r7}
 8006284:	b083      	sub	sp, #12
 8006286:	af00      	add	r7, sp, #0
 8006288:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006290:	b2db      	uxtb	r3, r3
}
 8006292:	4618      	mov	r0, r3
 8006294:	370c      	adds	r7, #12
 8006296:	46bd      	mov	sp, r7
 8006298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629c:	4770      	bx	lr
	...

080062a0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80062a0:	b480      	push	{r7}
 80062a2:	b087      	sub	sp, #28
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	461a      	mov	r2, r3
 80062ae:	4b16      	ldr	r3, [pc, #88]	@ (8006308 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d802      	bhi.n	80062ba <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80062b4:	4b15      	ldr	r3, [pc, #84]	@ (800630c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80062b6:	617b      	str	r3, [r7, #20]
 80062b8:	e001      	b.n	80062be <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80062ba:	4b15      	ldr	r3, [pc, #84]	@ (8006310 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80062bc:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	b2db      	uxtb	r3, r3
 80062c8:	3b08      	subs	r3, #8
 80062ca:	4a12      	ldr	r2, [pc, #72]	@ (8006314 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80062cc:	fba2 2303 	umull	r2, r3, r2, r3
 80062d0:	091b      	lsrs	r3, r3, #4
 80062d2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062d8:	089b      	lsrs	r3, r3, #2
 80062da:	009a      	lsls	r2, r3, #2
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	4413      	add	r3, r2
 80062e0:	461a      	mov	r2, r3
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	4a0b      	ldr	r2, [pc, #44]	@ (8006318 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80062ea:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	f003 031f 	and.w	r3, r3, #31
 80062f2:	2201      	movs	r2, #1
 80062f4:	409a      	lsls	r2, r3
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80062fa:	bf00      	nop
 80062fc:	371c      	adds	r7, #28
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr
 8006306:	bf00      	nop
 8006308:	40020407 	.word	0x40020407
 800630c:	40020800 	.word	0x40020800
 8006310:	40020820 	.word	0x40020820
 8006314:	cccccccd 	.word	0xcccccccd
 8006318:	40020880 	.word	0x40020880

0800631c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800631c:	b480      	push	{r7}
 800631e:	b085      	sub	sp, #20
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	b2db      	uxtb	r3, r3
 800632a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800632c:	68fa      	ldr	r2, [r7, #12]
 800632e:	4b0b      	ldr	r3, [pc, #44]	@ (800635c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8006330:	4413      	add	r3, r2
 8006332:	009b      	lsls	r3, r3, #2
 8006334:	461a      	mov	r2, r3
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	4a08      	ldr	r2, [pc, #32]	@ (8006360 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800633e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	3b01      	subs	r3, #1
 8006344:	f003 031f 	and.w	r3, r3, #31
 8006348:	2201      	movs	r2, #1
 800634a:	409a      	lsls	r2, r3
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8006350:	bf00      	nop
 8006352:	3714      	adds	r7, #20
 8006354:	46bd      	mov	sp, r7
 8006356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635a:	4770      	bx	lr
 800635c:	1000823f 	.word	0x1000823f
 8006360:	40020940 	.word	0x40020940

08006364 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b084      	sub	sp, #16
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d101      	bne.n	8006376 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	e147      	b.n	8006606 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800637c:	b2db      	uxtb	r3, r3
 800637e:	2b00      	cmp	r3, #0
 8006380:	d106      	bne.n	8006390 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2200      	movs	r2, #0
 8006386:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f7fb fa5e 	bl	800184c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	699a      	ldr	r2, [r3, #24]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f022 0210 	bic.w	r2, r2, #16
 800639e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80063a0:	f7ff fc3c 	bl	8005c1c <HAL_GetTick>
 80063a4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80063a6:	e012      	b.n	80063ce <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80063a8:	f7ff fc38 	bl	8005c1c <HAL_GetTick>
 80063ac:	4602      	mov	r2, r0
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	1ad3      	subs	r3, r2, r3
 80063b2:	2b0a      	cmp	r3, #10
 80063b4:	d90b      	bls.n	80063ce <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063ba:	f043 0201 	orr.w	r2, r3, #1
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2203      	movs	r2, #3
 80063c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	e11b      	b.n	8006606 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	699b      	ldr	r3, [r3, #24]
 80063d4:	f003 0308 	and.w	r3, r3, #8
 80063d8:	2b08      	cmp	r3, #8
 80063da:	d0e5      	beq.n	80063a8 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	699a      	ldr	r2, [r3, #24]
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f042 0201 	orr.w	r2, r2, #1
 80063ea:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80063ec:	f7ff fc16 	bl	8005c1c <HAL_GetTick>
 80063f0:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80063f2:	e012      	b.n	800641a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80063f4:	f7ff fc12 	bl	8005c1c <HAL_GetTick>
 80063f8:	4602      	mov	r2, r0
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	2b0a      	cmp	r3, #10
 8006400:	d90b      	bls.n	800641a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006406:	f043 0201 	orr.w	r2, r3, #1
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2203      	movs	r2, #3
 8006412:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8006416:	2301      	movs	r3, #1
 8006418:	e0f5      	b.n	8006606 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	699b      	ldr	r3, [r3, #24]
 8006420:	f003 0301 	and.w	r3, r3, #1
 8006424:	2b00      	cmp	r3, #0
 8006426:	d0e5      	beq.n	80063f4 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	699a      	ldr	r2, [r3, #24]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f042 0202 	orr.w	r2, r2, #2
 8006436:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a74      	ldr	r2, [pc, #464]	@ (8006610 <HAL_FDCAN_Init+0x2ac>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d103      	bne.n	800644a <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8006442:	4a74      	ldr	r2, [pc, #464]	@ (8006614 <HAL_FDCAN_Init+0x2b0>)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	7c1b      	ldrb	r3, [r3, #16]
 800644e:	2b01      	cmp	r3, #1
 8006450:	d108      	bne.n	8006464 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	699a      	ldr	r2, [r3, #24]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006460:	619a      	str	r2, [r3, #24]
 8006462:	e007      	b.n	8006474 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	699a      	ldr	r2, [r3, #24]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006472:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	7c5b      	ldrb	r3, [r3, #17]
 8006478:	2b01      	cmp	r3, #1
 800647a:	d108      	bne.n	800648e <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	699a      	ldr	r2, [r3, #24]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800648a:	619a      	str	r2, [r3, #24]
 800648c:	e007      	b.n	800649e <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	699a      	ldr	r2, [r3, #24]
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800649c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	7c9b      	ldrb	r3, [r3, #18]
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	d108      	bne.n	80064b8 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	699a      	ldr	r2, [r3, #24]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80064b4:	619a      	str	r2, [r3, #24]
 80064b6:	e007      	b.n	80064c8 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	699a      	ldr	r2, [r3, #24]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80064c6:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	699b      	ldr	r3, [r3, #24]
 80064ce:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	689a      	ldr	r2, [r3, #8]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	430a      	orrs	r2, r1
 80064dc:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	699a      	ldr	r2, [r3, #24]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80064ec:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	691a      	ldr	r2, [r3, #16]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f022 0210 	bic.w	r2, r2, #16
 80064fc:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	68db      	ldr	r3, [r3, #12]
 8006502:	2b01      	cmp	r3, #1
 8006504:	d108      	bne.n	8006518 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	699a      	ldr	r2, [r3, #24]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f042 0204 	orr.w	r2, r2, #4
 8006514:	619a      	str	r2, [r3, #24]
 8006516:	e02c      	b.n	8006572 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	68db      	ldr	r3, [r3, #12]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d028      	beq.n	8006572 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	68db      	ldr	r3, [r3, #12]
 8006524:	2b02      	cmp	r3, #2
 8006526:	d01c      	beq.n	8006562 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	699a      	ldr	r2, [r3, #24]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006536:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	691a      	ldr	r2, [r3, #16]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f042 0210 	orr.w	r2, r2, #16
 8006546:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	68db      	ldr	r3, [r3, #12]
 800654c:	2b03      	cmp	r3, #3
 800654e:	d110      	bne.n	8006572 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	699a      	ldr	r2, [r3, #24]
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f042 0220 	orr.w	r2, r2, #32
 800655e:	619a      	str	r2, [r3, #24]
 8006560:	e007      	b.n	8006572 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	699a      	ldr	r2, [r3, #24]
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f042 0220 	orr.w	r2, r2, #32
 8006570:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	699b      	ldr	r3, [r3, #24]
 8006576:	3b01      	subs	r3, #1
 8006578:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	69db      	ldr	r3, [r3, #28]
 800657e:	3b01      	subs	r3, #1
 8006580:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006582:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6a1b      	ldr	r3, [r3, #32]
 8006588:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800658a:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	695b      	ldr	r3, [r3, #20]
 8006592:	3b01      	subs	r3, #1
 8006594:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800659a:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800659c:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80065a6:	d115      	bne.n	80065d4 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065ac:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065b2:	3b01      	subs	r3, #1
 80065b4:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80065b6:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065bc:	3b01      	subs	r3, #1
 80065be:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80065c0:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065c8:	3b01      	subs	r3, #1
 80065ca:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80065d0:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80065d2:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	430a      	orrs	r2, r1
 80065e6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f000 fa58 	bl	8006aa0 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2200      	movs	r2, #0
 80065f4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2200      	movs	r2, #0
 80065fa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2201      	movs	r2, #1
 8006600:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8006604:	2300      	movs	r3, #0
}
 8006606:	4618      	mov	r0, r3
 8006608:	3710      	adds	r7, #16
 800660a:	46bd      	mov	sp, r7
 800660c:	bd80      	pop	{r7, pc}
 800660e:	bf00      	nop
 8006610:	40006400 	.word	0x40006400
 8006614:	40006500 	.word	0x40006500

08006618 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8006618:	b480      	push	{r7}
 800661a:	b087      	sub	sp, #28
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
 8006620:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006628:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800662a:	7dfb      	ldrb	r3, [r7, #23]
 800662c:	2b01      	cmp	r3, #1
 800662e:	d002      	beq.n	8006636 <HAL_FDCAN_ConfigFilter+0x1e>
 8006630:	7dfb      	ldrb	r3, [r7, #23]
 8006632:	2b02      	cmp	r3, #2
 8006634:	d13d      	bne.n	80066b2 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d119      	bne.n	8006672 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	68db      	ldr	r3, [r3, #12]
 8006648:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800664a:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	691b      	ldr	r3, [r3, #16]
 8006650:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8006652:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006658:	4313      	orrs	r3, r2
 800665a:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	009b      	lsls	r3, r3, #2
 8006666:	4413      	add	r3, r2
 8006668:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	693a      	ldr	r2, [r7, #16]
 800666e:	601a      	str	r2, [r3, #0]
 8006670:	e01d      	b.n	80066ae <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	68db      	ldr	r3, [r3, #12]
 8006676:	075a      	lsls	r2, r3, #29
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	691b      	ldr	r3, [r3, #16]
 800667c:	4313      	orrs	r3, r2
 800667e:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	689b      	ldr	r3, [r3, #8]
 8006684:	079a      	lsls	r2, r3, #30
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	695b      	ldr	r3, [r3, #20]
 800668a:	4313      	orrs	r3, r2
 800668c:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	00db      	lsls	r3, r3, #3
 8006698:	4413      	add	r3, r2
 800669a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	693a      	ldr	r2, [r7, #16]
 80066a0:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	3304      	adds	r3, #4
 80066a6:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	68fa      	ldr	r2, [r7, #12]
 80066ac:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80066ae:	2300      	movs	r3, #0
 80066b0:	e006      	b.n	80066c0 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066b6:	f043 0202 	orr.w	r2, r3, #2
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80066be:	2301      	movs	r3, #1
  }
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	371c      	adds	r7, #28
 80066c4:	46bd      	mov	sp, r7
 80066c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ca:	4770      	bx	lr

080066cc <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b085      	sub	sp, #20
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	60f8      	str	r0, [r7, #12]
 80066d4:	60b9      	str	r1, [r7, #8]
 80066d6:	607a      	str	r2, [r7, #4]
 80066d8:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80066e0:	b2db      	uxtb	r3, r3
 80066e2:	2b01      	cmp	r3, #1
 80066e4:	d116      	bne.n	8006714 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80066ee:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	011a      	lsls	r2, r3, #4
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	009b      	lsls	r3, r3, #2
 80066fa:	431a      	orrs	r2, r3
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	005b      	lsls	r3, r3, #1
 8006700:	431a      	orrs	r2, r3
 8006702:	69bb      	ldr	r3, [r7, #24]
 8006704:	431a      	orrs	r2, r3
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	430a      	orrs	r2, r1
 800670c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8006710:	2300      	movs	r3, #0
 8006712:	e006      	b.n	8006722 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006718:	f043 0204 	orr.w	r2, r3, #4
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006720:	2301      	movs	r3, #1
  }
}
 8006722:	4618      	mov	r0, r3
 8006724:	3714      	adds	r7, #20
 8006726:	46bd      	mov	sp, r7
 8006728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672c:	4770      	bx	lr

0800672e <HAL_FDCAN_ConfigTxDelayCompensation>:
  *         This parameter must be a number between 0x00 and 0x7F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan, uint32_t TdcOffset,
                                                      uint32_t TdcFilter)
{
 800672e:	b480      	push	{r7}
 8006730:	b085      	sub	sp, #20
 8006732:	af00      	add	r7, sp, #0
 8006734:	60f8      	str	r0, [r7, #12]
 8006736:	60b9      	str	r1, [r7, #8]
 8006738:	607a      	str	r2, [r7, #4]
  /* Check function parameters */
  assert_param(IS_FDCAN_MAX_VALUE(TdcOffset, 0x7FU));
  assert_param(IS_FDCAN_MAX_VALUE(TdcFilter, 0x7FU));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006740:	b2db      	uxtb	r3, r3
 8006742:	2b01      	cmp	r3, #1
 8006744:	d108      	bne.n	8006758 <HAL_FDCAN_ConfigTxDelayCompensation+0x2a>
  {
    /* Configure TDC offset and filter window */
    hfdcan->Instance->TDCR = ((TdcFilter << FDCAN_TDCR_TDCF_Pos) | (TdcOffset << FDCAN_TDCR_TDCO_Pos));
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	0219      	lsls	r1, r3, #8
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	687a      	ldr	r2, [r7, #4]
 8006750:	430a      	orrs	r2, r1
 8006752:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Return function status */
    return HAL_OK;
 8006754:	2300      	movs	r3, #0
 8006756:	e006      	b.n	8006766 <HAL_FDCAN_ConfigTxDelayCompensation+0x38>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800675c:	f043 0204 	orr.w	r2, r3, #4
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006764:	2301      	movs	r3, #1
  }
}
 8006766:	4618      	mov	r0, r3
 8006768:	3714      	adds	r7, #20
 800676a:	46bd      	mov	sp, r7
 800676c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006770:	4770      	bx	lr

08006772 <HAL_FDCAN_EnableTxDelayCompensation>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_EnableTxDelayCompensation(FDCAN_HandleTypeDef *hfdcan)
{
 8006772:	b480      	push	{r7}
 8006774:	b083      	sub	sp, #12
 8006776:	af00      	add	r7, sp, #0
 8006778:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006780:	b2db      	uxtb	r3, r3
 8006782:	2b01      	cmp	r3, #1
 8006784:	d109      	bne.n	800679a <HAL_FDCAN_EnableTxDelayCompensation+0x28>
  {
    /* Enable transmitter delay compensation */
    SET_BIT(hfdcan->Instance->DBTP, FDCAN_DBTP_TDC);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	68da      	ldr	r2, [r3, #12]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8006794:	60da      	str	r2, [r3, #12]

    /* Return function status */
    return HAL_OK;
 8006796:	2300      	movs	r3, #0
 8006798:	e006      	b.n	80067a8 <HAL_FDCAN_EnableTxDelayCompensation+0x36>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800679e:	f043 0204 	orr.w	r2, r3, #4
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
  }
}
 80067a8:	4618      	mov	r0, r3
 80067aa:	370c      	adds	r7, #12
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr

080067b4 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d110      	bne.n	80067ea <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2202      	movs	r2, #2
 80067cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	699a      	ldr	r2, [r3, #24]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f022 0201 	bic.w	r2, r2, #1
 80067de:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2200      	movs	r2, #0
 80067e4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 80067e6:	2300      	movs	r3, #0
 80067e8:	e006      	b.n	80067f8 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067ee:	f043 0204 	orr.w	r2, r3, #4
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
  }
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	370c      	adds	r7, #12
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr

08006804 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b086      	sub	sp, #24
 8006808:	af00      	add	r7, sp, #0
 800680a:	60f8      	str	r0, [r7, #12]
 800680c:	60b9      	str	r1, [r7, #8]
 800680e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006816:	b2db      	uxtb	r3, r3
 8006818:	2b02      	cmp	r3, #2
 800681a:	d12c      	bne.n	8006876 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006824:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006828:	2b00      	cmp	r3, #0
 800682a:	d007      	beq.n	800683c <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006830:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8006838:	2301      	movs	r3, #1
 800683a:	e023      	b.n	8006884 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006844:	0c1b      	lsrs	r3, r3, #16
 8006846:	f003 0303 	and.w	r3, r3, #3
 800684a:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800684c:	697b      	ldr	r3, [r7, #20]
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	68b9      	ldr	r1, [r7, #8]
 8006852:	68f8      	ldr	r0, [r7, #12]
 8006854:	f000 f990 	bl	8006b78 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	2101      	movs	r1, #1
 800685e:	697a      	ldr	r2, [r7, #20]
 8006860:	fa01 f202 	lsl.w	r2, r1, r2
 8006864:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8006868:	2201      	movs	r2, #1
 800686a:	697b      	ldr	r3, [r7, #20]
 800686c:	409a      	lsls	r2, r3
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8006872:	2300      	movs	r3, #0
 8006874:	e006      	b.n	8006884 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800687a:	f043 0208 	orr.w	r2, r3, #8
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006882:	2301      	movs	r3, #1
  }
}
 8006884:	4618      	mov	r0, r3
 8006886:	3718      	adds	r7, #24
 8006888:	46bd      	mov	sp, r7
 800688a:	bd80      	pop	{r7, pc}

0800688c <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800688c:	b480      	push	{r7}
 800688e:	b08b      	sub	sp, #44	@ 0x2c
 8006890:	af00      	add	r7, sp, #0
 8006892:	60f8      	str	r0, [r7, #12]
 8006894:	60b9      	str	r1, [r7, #8]
 8006896:	607a      	str	r2, [r7, #4]
 8006898:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80068a0:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 80068a2:	7efb      	ldrb	r3, [r7, #27]
 80068a4:	2b02      	cmp	r3, #2
 80068a6:	f040 80bc 	bne.w	8006a22 <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	2b40      	cmp	r3, #64	@ 0x40
 80068ae:	d121      	bne.n	80068f4 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068b8:	f003 030f 	and.w	r3, r3, #15
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d107      	bne.n	80068d0 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068c4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80068cc:	2301      	movs	r3, #1
 80068ce:	e0af      	b.n	8006a30 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068d8:	0a1b      	lsrs	r3, r3, #8
 80068da:	f003 0303 	and.w	r3, r3, #3
 80068de:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 80068e4:	69fa      	ldr	r2, [r7, #28]
 80068e6:	4613      	mov	r3, r2
 80068e8:	00db      	lsls	r3, r3, #3
 80068ea:	4413      	add	r3, r2
 80068ec:	00db      	lsls	r3, r3, #3
 80068ee:	440b      	add	r3, r1
 80068f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80068f2:	e020      	b.n	8006936 <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80068fc:	f003 030f 	and.w	r3, r3, #15
 8006900:	2b00      	cmp	r3, #0
 8006902:	d107      	bne.n	8006914 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006908:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8006910:	2301      	movs	r3, #1
 8006912:	e08d      	b.n	8006a30 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800691c:	0a1b      	lsrs	r3, r3, #8
 800691e:	f003 0303 	and.w	r3, r3, #3
 8006922:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8006928:	69fa      	ldr	r2, [r7, #28]
 800692a:	4613      	mov	r3, r2
 800692c:	00db      	lsls	r3, r3, #3
 800692e:	4413      	add	r3, r2
 8006930:	00db      	lsls	r3, r3, #3
 8006932:	440b      	add	r3, r1
 8006934:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8006936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	685b      	ldr	r3, [r3, #4]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d107      	bne.n	800695a <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800694a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	0c9b      	lsrs	r3, r3, #18
 8006950:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	601a      	str	r2, [r3, #0]
 8006958:	e005      	b.n	8006966 <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800695a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8006966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8006972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800697e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006980:	3304      	adds	r3, #4
 8006982:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8006984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	b29a      	uxth	r2, r3
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 800698e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800699a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80069a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80069b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	0e1b      	lsrs	r3, r3, #24
 80069b8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80069c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	0fda      	lsrs	r2, r3, #31
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80069ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069cc:	3304      	adds	r3, #4
 80069ce:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80069d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069d2:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 80069d4:	2300      	movs	r3, #0
 80069d6:	623b      	str	r3, [r7, #32]
 80069d8:	e00a      	b.n	80069f0 <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80069da:	697a      	ldr	r2, [r7, #20]
 80069dc:	6a3b      	ldr	r3, [r7, #32]
 80069de:	441a      	add	r2, r3
 80069e0:	6839      	ldr	r1, [r7, #0]
 80069e2:	6a3b      	ldr	r3, [r7, #32]
 80069e4:	440b      	add	r3, r1
 80069e6:	7812      	ldrb	r2, [r2, #0]
 80069e8:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 80069ea:	6a3b      	ldr	r3, [r7, #32]
 80069ec:	3301      	adds	r3, #1
 80069ee:	623b      	str	r3, [r7, #32]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	68db      	ldr	r3, [r3, #12]
 80069f4:	0c1b      	lsrs	r3, r3, #16
 80069f6:	4a11      	ldr	r2, [pc, #68]	@ (8006a3c <HAL_FDCAN_GetRxMessage+0x1b0>)
 80069f8:	5cd3      	ldrb	r3, [r2, r3]
 80069fa:	461a      	mov	r2, r3
 80069fc:	6a3b      	ldr	r3, [r7, #32]
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d3eb      	bcc.n	80069da <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	2b40      	cmp	r3, #64	@ 0x40
 8006a06:	d105      	bne.n	8006a14 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	69fa      	ldr	r2, [r7, #28]
 8006a0e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8006a12:	e004      	b.n	8006a1e <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	69fa      	ldr	r2, [r7, #28]
 8006a1a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8006a1e:	2300      	movs	r3, #0
 8006a20:	e006      	b.n	8006a30 <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a26:	f043 0208 	orr.w	r2, r3, #8
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8006a2e:	2301      	movs	r3, #1
  }
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	372c      	adds	r7, #44	@ 0x2c
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr
 8006a3c:	08012924 	.word	0x08012924

08006a40 <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 8006a40:	b480      	push	{r7}
 8006a42:	b085      	sub	sp, #20
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
 8006a48:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	2b40      	cmp	r3, #64	@ 0x40
 8006a4e:	d107      	bne.n	8006a60 <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a58:	f003 030f 	and.w	r3, r3, #15
 8006a5c:	60fb      	str	r3, [r7, #12]
 8006a5e:	e006      	b.n	8006a6e <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006a68:	f003 030f 	and.w	r3, r3, #15
 8006a6c:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3714      	adds	r7, #20
 8006a74:	46bd      	mov	sp, r7
 8006a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7a:	4770      	bx	lr

08006a7c <HAL_FDCAN_GetTxFifoFreeLevel>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval Tx FIFO free level.
  */
uint32_t HAL_FDCAN_GetTxFifoFreeLevel(FDCAN_HandleTypeDef *hfdcan)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b085      	sub	sp, #20
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  uint32_t FreeLevel;

  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006a8c:	f003 0307 	and.w	r3, r3, #7
 8006a90:	60fb      	str	r3, [r7, #12]

  /* Return Tx FIFO free level */
  return FreeLevel;
 8006a92:	68fb      	ldr	r3, [r7, #12]
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3714      	adds	r7, #20
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9e:	4770      	bx	lr

08006aa0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b085      	sub	sp, #20
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8006aa8:	4b30      	ldr	r3, [pc, #192]	@ (8006b6c <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8006aaa:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a2f      	ldr	r2, [pc, #188]	@ (8006b70 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d103      	bne.n	8006abe <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006abc:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	4a2c      	ldr	r2, [pc, #176]	@ (8006b74 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d103      	bne.n	8006ad0 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 8006ace:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	68ba      	ldr	r2, [r7, #8]
 8006ad4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ade:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ae6:	041a      	lsls	r2, r3, #16
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	430a      	orrs	r2, r1
 8006aee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b04:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b0c:	061a      	lsls	r2, r3, #24
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	430a      	orrs	r2, r1
 8006b14:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	60fb      	str	r3, [r7, #12]
 8006b44:	e005      	b.n	8006b52 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	3304      	adds	r3, #4
 8006b50:	60fb      	str	r3, [r7, #12]
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006b58:	68fa      	ldr	r2, [r7, #12]
 8006b5a:	429a      	cmp	r2, r3
 8006b5c:	d3f3      	bcc.n	8006b46 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8006b5e:	bf00      	nop
 8006b60:	bf00      	nop
 8006b62:	3714      	adds	r7, #20
 8006b64:	46bd      	mov	sp, r7
 8006b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6a:	4770      	bx	lr
 8006b6c:	4000a400 	.word	0x4000a400
 8006b70:	40006800 	.word	0x40006800
 8006b74:	40006c00 	.word	0x40006c00

08006b78 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b089      	sub	sp, #36	@ 0x24
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	60f8      	str	r0, [r7, #12]
 8006b80:	60b9      	str	r1, [r7, #8]
 8006b82:	607a      	str	r2, [r7, #4]
 8006b84:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d10a      	bne.n	8006ba4 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8006b96:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006b9e:	4313      	orrs	r3, r2
 8006ba0:	61fb      	str	r3, [r7, #28]
 8006ba2:	e00a      	b.n	8006bba <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8006bac:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8006bb2:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006bb4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006bb8:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	6a1b      	ldr	r3, [r3, #32]
 8006bbe:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8006bc0:	68bb      	ldr	r3, [r7, #8]
 8006bc2:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006bc4:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8006bca:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8006bd0:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006bde:	683a      	ldr	r2, [r7, #0]
 8006be0:	4613      	mov	r3, r2
 8006be2:	00db      	lsls	r3, r3, #3
 8006be4:	4413      	add	r3, r2
 8006be6:	00db      	lsls	r3, r3, #3
 8006be8:	440b      	add	r3, r1
 8006bea:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8006bec:	69bb      	ldr	r3, [r7, #24]
 8006bee:	69fa      	ldr	r2, [r7, #28]
 8006bf0:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8006bf2:	69bb      	ldr	r3, [r7, #24]
 8006bf4:	3304      	adds	r3, #4
 8006bf6:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8006bf8:	69bb      	ldr	r3, [r7, #24]
 8006bfa:	693a      	ldr	r2, [r7, #16]
 8006bfc:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8006bfe:	69bb      	ldr	r3, [r7, #24]
 8006c00:	3304      	adds	r3, #4
 8006c02:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8006c04:	2300      	movs	r3, #0
 8006c06:	617b      	str	r3, [r7, #20]
 8006c08:	e020      	b.n	8006c4c <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006c0a:	697b      	ldr	r3, [r7, #20]
 8006c0c:	3303      	adds	r3, #3
 8006c0e:	687a      	ldr	r2, [r7, #4]
 8006c10:	4413      	add	r3, r2
 8006c12:	781b      	ldrb	r3, [r3, #0]
 8006c14:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	3302      	adds	r3, #2
 8006c1a:	6879      	ldr	r1, [r7, #4]
 8006c1c:	440b      	add	r3, r1
 8006c1e:	781b      	ldrb	r3, [r3, #0]
 8006c20:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006c22:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	3301      	adds	r3, #1
 8006c28:	6879      	ldr	r1, [r7, #4]
 8006c2a:	440b      	add	r3, r1
 8006c2c:	781b      	ldrb	r3, [r3, #0]
 8006c2e:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006c30:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8006c32:	6879      	ldr	r1, [r7, #4]
 8006c34:	697a      	ldr	r2, [r7, #20]
 8006c36:	440a      	add	r2, r1
 8006c38:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8006c3a:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006c3c:	69bb      	ldr	r3, [r7, #24]
 8006c3e:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8006c40:	69bb      	ldr	r3, [r7, #24]
 8006c42:	3304      	adds	r3, #4
 8006c44:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8006c46:	697b      	ldr	r3, [r7, #20]
 8006c48:	3304      	adds	r3, #4
 8006c4a:	617b      	str	r3, [r7, #20]
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	68db      	ldr	r3, [r3, #12]
 8006c50:	0c1b      	lsrs	r3, r3, #16
 8006c52:	4a06      	ldr	r2, [pc, #24]	@ (8006c6c <FDCAN_CopyMessageToRAM+0xf4>)
 8006c54:	5cd3      	ldrb	r3, [r2, r3]
 8006c56:	461a      	mov	r2, r3
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d3d5      	bcc.n	8006c0a <FDCAN_CopyMessageToRAM+0x92>
  }
}
 8006c5e:	bf00      	nop
 8006c60:	bf00      	nop
 8006c62:	3724      	adds	r7, #36	@ 0x24
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr
 8006c6c:	08012924 	.word	0x08012924

08006c70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b087      	sub	sp, #28
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006c7e:	e15a      	b.n	8006f36 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	681a      	ldr	r2, [r3, #0]
 8006c84:	2101      	movs	r1, #1
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	fa01 f303 	lsl.w	r3, r1, r3
 8006c8c:	4013      	ands	r3, r2
 8006c8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	f000 814c 	beq.w	8006f30 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	f003 0303 	and.w	r3, r3, #3
 8006ca0:	2b01      	cmp	r3, #1
 8006ca2:	d005      	beq.n	8006cb0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006cac:	2b02      	cmp	r3, #2
 8006cae:	d130      	bne.n	8006d12 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006cb6:	697b      	ldr	r3, [r7, #20]
 8006cb8:	005b      	lsls	r3, r3, #1
 8006cba:	2203      	movs	r2, #3
 8006cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8006cc0:	43db      	mvns	r3, r3
 8006cc2:	693a      	ldr	r2, [r7, #16]
 8006cc4:	4013      	ands	r3, r2
 8006cc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	68da      	ldr	r2, [r3, #12]
 8006ccc:	697b      	ldr	r3, [r7, #20]
 8006cce:	005b      	lsls	r3, r3, #1
 8006cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8006cd4:	693a      	ldr	r2, [r7, #16]
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	693a      	ldr	r2, [r7, #16]
 8006cde:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006ce6:	2201      	movs	r2, #1
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	fa02 f303 	lsl.w	r3, r2, r3
 8006cee:	43db      	mvns	r3, r3
 8006cf0:	693a      	ldr	r2, [r7, #16]
 8006cf2:	4013      	ands	r3, r2
 8006cf4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	685b      	ldr	r3, [r3, #4]
 8006cfa:	091b      	lsrs	r3, r3, #4
 8006cfc:	f003 0201 	and.w	r2, r3, #1
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	fa02 f303 	lsl.w	r3, r2, r3
 8006d06:	693a      	ldr	r2, [r7, #16]
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	693a      	ldr	r2, [r7, #16]
 8006d10:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	685b      	ldr	r3, [r3, #4]
 8006d16:	f003 0303 	and.w	r3, r3, #3
 8006d1a:	2b03      	cmp	r3, #3
 8006d1c:	d017      	beq.n	8006d4e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	68db      	ldr	r3, [r3, #12]
 8006d22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	005b      	lsls	r3, r3, #1
 8006d28:	2203      	movs	r2, #3
 8006d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d2e:	43db      	mvns	r3, r3
 8006d30:	693a      	ldr	r2, [r7, #16]
 8006d32:	4013      	ands	r3, r2
 8006d34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	689a      	ldr	r2, [r3, #8]
 8006d3a:	697b      	ldr	r3, [r7, #20]
 8006d3c:	005b      	lsls	r3, r3, #1
 8006d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d42:	693a      	ldr	r2, [r7, #16]
 8006d44:	4313      	orrs	r3, r2
 8006d46:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	693a      	ldr	r2, [r7, #16]
 8006d4c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	f003 0303 	and.w	r3, r3, #3
 8006d56:	2b02      	cmp	r3, #2
 8006d58:	d123      	bne.n	8006da2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	08da      	lsrs	r2, r3, #3
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	3208      	adds	r2, #8
 8006d62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d66:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	f003 0307 	and.w	r3, r3, #7
 8006d6e:	009b      	lsls	r3, r3, #2
 8006d70:	220f      	movs	r2, #15
 8006d72:	fa02 f303 	lsl.w	r3, r2, r3
 8006d76:	43db      	mvns	r3, r3
 8006d78:	693a      	ldr	r2, [r7, #16]
 8006d7a:	4013      	ands	r3, r2
 8006d7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	691a      	ldr	r2, [r3, #16]
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	f003 0307 	and.w	r3, r3, #7
 8006d88:	009b      	lsls	r3, r3, #2
 8006d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d8e:	693a      	ldr	r2, [r7, #16]
 8006d90:	4313      	orrs	r3, r2
 8006d92:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006d94:	697b      	ldr	r3, [r7, #20]
 8006d96:	08da      	lsrs	r2, r3, #3
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	3208      	adds	r2, #8
 8006d9c:	6939      	ldr	r1, [r7, #16]
 8006d9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	005b      	lsls	r3, r3, #1
 8006dac:	2203      	movs	r2, #3
 8006dae:	fa02 f303 	lsl.w	r3, r2, r3
 8006db2:	43db      	mvns	r3, r3
 8006db4:	693a      	ldr	r2, [r7, #16]
 8006db6:	4013      	ands	r3, r2
 8006db8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	685b      	ldr	r3, [r3, #4]
 8006dbe:	f003 0203 	and.w	r2, r3, #3
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	005b      	lsls	r3, r3, #1
 8006dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8006dca:	693a      	ldr	r2, [r7, #16]
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	693a      	ldr	r2, [r7, #16]
 8006dd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	f000 80a6 	beq.w	8006f30 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006de4:	4b5b      	ldr	r3, [pc, #364]	@ (8006f54 <HAL_GPIO_Init+0x2e4>)
 8006de6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006de8:	4a5a      	ldr	r2, [pc, #360]	@ (8006f54 <HAL_GPIO_Init+0x2e4>)
 8006dea:	f043 0301 	orr.w	r3, r3, #1
 8006dee:	6613      	str	r3, [r2, #96]	@ 0x60
 8006df0:	4b58      	ldr	r3, [pc, #352]	@ (8006f54 <HAL_GPIO_Init+0x2e4>)
 8006df2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006df4:	f003 0301 	and.w	r3, r3, #1
 8006df8:	60bb      	str	r3, [r7, #8]
 8006dfa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006dfc:	4a56      	ldr	r2, [pc, #344]	@ (8006f58 <HAL_GPIO_Init+0x2e8>)
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	089b      	lsrs	r3, r3, #2
 8006e02:	3302      	adds	r3, #2
 8006e04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e08:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	f003 0303 	and.w	r3, r3, #3
 8006e10:	009b      	lsls	r3, r3, #2
 8006e12:	220f      	movs	r2, #15
 8006e14:	fa02 f303 	lsl.w	r3, r2, r3
 8006e18:	43db      	mvns	r3, r3
 8006e1a:	693a      	ldr	r2, [r7, #16]
 8006e1c:	4013      	ands	r3, r2
 8006e1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006e26:	d01f      	beq.n	8006e68 <HAL_GPIO_Init+0x1f8>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a4c      	ldr	r2, [pc, #304]	@ (8006f5c <HAL_GPIO_Init+0x2ec>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d019      	beq.n	8006e64 <HAL_GPIO_Init+0x1f4>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	4a4b      	ldr	r2, [pc, #300]	@ (8006f60 <HAL_GPIO_Init+0x2f0>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d013      	beq.n	8006e60 <HAL_GPIO_Init+0x1f0>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	4a4a      	ldr	r2, [pc, #296]	@ (8006f64 <HAL_GPIO_Init+0x2f4>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d00d      	beq.n	8006e5c <HAL_GPIO_Init+0x1ec>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	4a49      	ldr	r2, [pc, #292]	@ (8006f68 <HAL_GPIO_Init+0x2f8>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d007      	beq.n	8006e58 <HAL_GPIO_Init+0x1e8>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	4a48      	ldr	r2, [pc, #288]	@ (8006f6c <HAL_GPIO_Init+0x2fc>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d101      	bne.n	8006e54 <HAL_GPIO_Init+0x1e4>
 8006e50:	2305      	movs	r3, #5
 8006e52:	e00a      	b.n	8006e6a <HAL_GPIO_Init+0x1fa>
 8006e54:	2306      	movs	r3, #6
 8006e56:	e008      	b.n	8006e6a <HAL_GPIO_Init+0x1fa>
 8006e58:	2304      	movs	r3, #4
 8006e5a:	e006      	b.n	8006e6a <HAL_GPIO_Init+0x1fa>
 8006e5c:	2303      	movs	r3, #3
 8006e5e:	e004      	b.n	8006e6a <HAL_GPIO_Init+0x1fa>
 8006e60:	2302      	movs	r3, #2
 8006e62:	e002      	b.n	8006e6a <HAL_GPIO_Init+0x1fa>
 8006e64:	2301      	movs	r3, #1
 8006e66:	e000      	b.n	8006e6a <HAL_GPIO_Init+0x1fa>
 8006e68:	2300      	movs	r3, #0
 8006e6a:	697a      	ldr	r2, [r7, #20]
 8006e6c:	f002 0203 	and.w	r2, r2, #3
 8006e70:	0092      	lsls	r2, r2, #2
 8006e72:	4093      	lsls	r3, r2
 8006e74:	693a      	ldr	r2, [r7, #16]
 8006e76:	4313      	orrs	r3, r2
 8006e78:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006e7a:	4937      	ldr	r1, [pc, #220]	@ (8006f58 <HAL_GPIO_Init+0x2e8>)
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	089b      	lsrs	r3, r3, #2
 8006e80:	3302      	adds	r3, #2
 8006e82:	693a      	ldr	r2, [r7, #16]
 8006e84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006e88:	4b39      	ldr	r3, [pc, #228]	@ (8006f70 <HAL_GPIO_Init+0x300>)
 8006e8a:	689b      	ldr	r3, [r3, #8]
 8006e8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	43db      	mvns	r3, r3
 8006e92:	693a      	ldr	r2, [r7, #16]
 8006e94:	4013      	ands	r3, r2
 8006e96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	685b      	ldr	r3, [r3, #4]
 8006e9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d003      	beq.n	8006eac <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006ea4:	693a      	ldr	r2, [r7, #16]
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006eac:	4a30      	ldr	r2, [pc, #192]	@ (8006f70 <HAL_GPIO_Init+0x300>)
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006eb2:	4b2f      	ldr	r3, [pc, #188]	@ (8006f70 <HAL_GPIO_Init+0x300>)
 8006eb4:	68db      	ldr	r3, [r3, #12]
 8006eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	43db      	mvns	r3, r3
 8006ebc:	693a      	ldr	r2, [r7, #16]
 8006ebe:	4013      	ands	r3, r2
 8006ec0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d003      	beq.n	8006ed6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006ece:	693a      	ldr	r2, [r7, #16]
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006ed6:	4a26      	ldr	r2, [pc, #152]	@ (8006f70 <HAL_GPIO_Init+0x300>)
 8006ed8:	693b      	ldr	r3, [r7, #16]
 8006eda:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006edc:	4b24      	ldr	r3, [pc, #144]	@ (8006f70 <HAL_GPIO_Init+0x300>)
 8006ede:	685b      	ldr	r3, [r3, #4]
 8006ee0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	43db      	mvns	r3, r3
 8006ee6:	693a      	ldr	r2, [r7, #16]
 8006ee8:	4013      	ands	r3, r2
 8006eea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	685b      	ldr	r3, [r3, #4]
 8006ef0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d003      	beq.n	8006f00 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006ef8:	693a      	ldr	r2, [r7, #16]
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	4313      	orrs	r3, r2
 8006efe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006f00:	4a1b      	ldr	r2, [pc, #108]	@ (8006f70 <HAL_GPIO_Init+0x300>)
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006f06:	4b1a      	ldr	r3, [pc, #104]	@ (8006f70 <HAL_GPIO_Init+0x300>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	43db      	mvns	r3, r3
 8006f10:	693a      	ldr	r2, [r7, #16]
 8006f12:	4013      	ands	r3, r2
 8006f14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d003      	beq.n	8006f2a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006f22:	693a      	ldr	r2, [r7, #16]
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	4313      	orrs	r3, r2
 8006f28:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006f2a:	4a11      	ldr	r2, [pc, #68]	@ (8006f70 <HAL_GPIO_Init+0x300>)
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	3301      	adds	r3, #1
 8006f34:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	681a      	ldr	r2, [r3, #0]
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	f47f ae9d 	bne.w	8006c80 <HAL_GPIO_Init+0x10>
  }
}
 8006f46:	bf00      	nop
 8006f48:	bf00      	nop
 8006f4a:	371c      	adds	r7, #28
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f52:	4770      	bx	lr
 8006f54:	40021000 	.word	0x40021000
 8006f58:	40010000 	.word	0x40010000
 8006f5c:	48000400 	.word	0x48000400
 8006f60:	48000800 	.word	0x48000800
 8006f64:	48000c00 	.word	0x48000c00
 8006f68:	48001000 	.word	0x48001000
 8006f6c:	48001400 	.word	0x48001400
 8006f70:	40010400 	.word	0x40010400

08006f74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b083      	sub	sp, #12
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
 8006f7c:	460b      	mov	r3, r1
 8006f7e:	807b      	strh	r3, [r7, #2]
 8006f80:	4613      	mov	r3, r2
 8006f82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006f84:	787b      	ldrb	r3, [r7, #1]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d003      	beq.n	8006f92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006f8a:	887a      	ldrh	r2, [r7, #2]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006f90:	e002      	b.n	8006f98 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006f92:	887a      	ldrh	r2, [r7, #2]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006f98:	bf00      	nop
 8006f9a:	370c      	adds	r7, #12
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa2:	4770      	bx	lr

08006fa4 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b085      	sub	sp, #20
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
 8006fac:	460b      	mov	r3, r1
 8006fae:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	695b      	ldr	r3, [r3, #20]
 8006fb4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006fb6:	887a      	ldrh	r2, [r7, #2]
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	4013      	ands	r3, r2
 8006fbc:	041a      	lsls	r2, r3, #16
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	43d9      	mvns	r1, r3
 8006fc2:	887b      	ldrh	r3, [r7, #2]
 8006fc4:	400b      	ands	r3, r1
 8006fc6:	431a      	orrs	r2, r3
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	619a      	str	r2, [r3, #24]
}
 8006fcc:	bf00      	nop
 8006fce:	3714      	adds	r7, #20
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd6:	4770      	bx	lr

08006fd8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b082      	sub	sp, #8
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d101      	bne.n	8006fea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e08d      	b.n	8007106 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ff0:	b2db      	uxtb	r3, r3
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d106      	bne.n	8007004 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f7fa fd38 	bl	8001a74 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2224      	movs	r2, #36	@ 0x24
 8007008:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	681a      	ldr	r2, [r3, #0]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f022 0201 	bic.w	r2, r2, #1
 800701a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	685a      	ldr	r2, [r3, #4]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007028:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	689a      	ldr	r2, [r3, #8]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007038:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	68db      	ldr	r3, [r3, #12]
 800703e:	2b01      	cmp	r3, #1
 8007040:	d107      	bne.n	8007052 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	689a      	ldr	r2, [r3, #8]
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800704e:	609a      	str	r2, [r3, #8]
 8007050:	e006      	b.n	8007060 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	689a      	ldr	r2, [r3, #8]
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800705e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	2b02      	cmp	r3, #2
 8007066:	d108      	bne.n	800707a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	685a      	ldr	r2, [r3, #4]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007076:	605a      	str	r2, [r3, #4]
 8007078:	e007      	b.n	800708a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	685a      	ldr	r2, [r3, #4]
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007088:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	687a      	ldr	r2, [r7, #4]
 8007092:	6812      	ldr	r2, [r2, #0]
 8007094:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007098:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800709c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	68da      	ldr	r2, [r3, #12]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80070ac:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	691a      	ldr	r2, [r3, #16]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	695b      	ldr	r3, [r3, #20]
 80070b6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	699b      	ldr	r3, [r3, #24]
 80070be:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	430a      	orrs	r2, r1
 80070c6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	69d9      	ldr	r1, [r3, #28]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6a1a      	ldr	r2, [r3, #32]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	430a      	orrs	r2, r1
 80070d6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	681a      	ldr	r2, [r3, #0]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f042 0201 	orr.w	r2, r2, #1
 80070e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2200      	movs	r2, #0
 80070ec:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2220      	movs	r2, #32
 80070f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2200      	movs	r2, #0
 80070fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2200      	movs	r2, #0
 8007100:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007104:	2300      	movs	r3, #0
}
 8007106:	4618      	mov	r0, r3
 8007108:	3708      	adds	r7, #8
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}
	...

08007110 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b088      	sub	sp, #32
 8007114:	af02      	add	r7, sp, #8
 8007116:	60f8      	str	r0, [r7, #12]
 8007118:	4608      	mov	r0, r1
 800711a:	4611      	mov	r1, r2
 800711c:	461a      	mov	r2, r3
 800711e:	4603      	mov	r3, r0
 8007120:	817b      	strh	r3, [r7, #10]
 8007122:	460b      	mov	r3, r1
 8007124:	813b      	strh	r3, [r7, #8]
 8007126:	4613      	mov	r3, r2
 8007128:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007130:	b2db      	uxtb	r3, r3
 8007132:	2b20      	cmp	r3, #32
 8007134:	f040 80fd 	bne.w	8007332 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8007138:	6a3b      	ldr	r3, [r7, #32]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d002      	beq.n	8007144 <HAL_I2C_Mem_Read+0x34>
 800713e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007140:	2b00      	cmp	r3, #0
 8007142:	d105      	bne.n	8007150 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800714a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800714c:	2301      	movs	r3, #1
 800714e:	e0f1      	b.n	8007334 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007156:	2b01      	cmp	r3, #1
 8007158:	d101      	bne.n	800715e <HAL_I2C_Mem_Read+0x4e>
 800715a:	2302      	movs	r3, #2
 800715c:	e0ea      	b.n	8007334 <HAL_I2C_Mem_Read+0x224>
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2201      	movs	r2, #1
 8007162:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007166:	f7fe fd59 	bl	8005c1c <HAL_GetTick>
 800716a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	9300      	str	r3, [sp, #0]
 8007170:	2319      	movs	r3, #25
 8007172:	2201      	movs	r2, #1
 8007174:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007178:	68f8      	ldr	r0, [r7, #12]
 800717a:	f000 fee4 	bl	8007f46 <I2C_WaitOnFlagUntilTimeout>
 800717e:	4603      	mov	r3, r0
 8007180:	2b00      	cmp	r3, #0
 8007182:	d001      	beq.n	8007188 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8007184:	2301      	movs	r3, #1
 8007186:	e0d5      	b.n	8007334 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	2222      	movs	r2, #34	@ 0x22
 800718c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2240      	movs	r2, #64	@ 0x40
 8007194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2200      	movs	r2, #0
 800719c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	6a3a      	ldr	r2, [r7, #32]
 80071a2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80071a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	2200      	movs	r2, #0
 80071ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80071b0:	88f8      	ldrh	r0, [r7, #6]
 80071b2:	893a      	ldrh	r2, [r7, #8]
 80071b4:	8979      	ldrh	r1, [r7, #10]
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	9301      	str	r3, [sp, #4]
 80071ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071bc:	9300      	str	r3, [sp, #0]
 80071be:	4603      	mov	r3, r0
 80071c0:	68f8      	ldr	r0, [r7, #12]
 80071c2:	f000 fa7b 	bl	80076bc <I2C_RequestMemoryRead>
 80071c6:	4603      	mov	r3, r0
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d005      	beq.n	80071d8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	2200      	movs	r2, #0
 80071d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80071d4:	2301      	movs	r3, #1
 80071d6:	e0ad      	b.n	8007334 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071dc:	b29b      	uxth	r3, r3
 80071de:	2bff      	cmp	r3, #255	@ 0xff
 80071e0:	d90e      	bls.n	8007200 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	22ff      	movs	r2, #255	@ 0xff
 80071e6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80071ec:	b2da      	uxtb	r2, r3
 80071ee:	8979      	ldrh	r1, [r7, #10]
 80071f0:	4b52      	ldr	r3, [pc, #328]	@ (800733c <HAL_I2C_Mem_Read+0x22c>)
 80071f2:	9300      	str	r3, [sp, #0]
 80071f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80071f8:	68f8      	ldr	r0, [r7, #12]
 80071fa:	f001 f867 	bl	80082cc <I2C_TransferConfig>
 80071fe:	e00f      	b.n	8007220 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007204:	b29a      	uxth	r2, r3
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800720e:	b2da      	uxtb	r2, r3
 8007210:	8979      	ldrh	r1, [r7, #10]
 8007212:	4b4a      	ldr	r3, [pc, #296]	@ (800733c <HAL_I2C_Mem_Read+0x22c>)
 8007214:	9300      	str	r3, [sp, #0]
 8007216:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800721a:	68f8      	ldr	r0, [r7, #12]
 800721c:	f001 f856 	bl	80082cc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	9300      	str	r3, [sp, #0]
 8007224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007226:	2200      	movs	r2, #0
 8007228:	2104      	movs	r1, #4
 800722a:	68f8      	ldr	r0, [r7, #12]
 800722c:	f000 fe8b 	bl	8007f46 <I2C_WaitOnFlagUntilTimeout>
 8007230:	4603      	mov	r3, r0
 8007232:	2b00      	cmp	r3, #0
 8007234:	d001      	beq.n	800723a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8007236:	2301      	movs	r3, #1
 8007238:	e07c      	b.n	8007334 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007244:	b2d2      	uxtb	r2, r2
 8007246:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800724c:	1c5a      	adds	r2, r3, #1
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007256:	3b01      	subs	r3, #1
 8007258:	b29a      	uxth	r2, r3
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007262:	b29b      	uxth	r3, r3
 8007264:	3b01      	subs	r3, #1
 8007266:	b29a      	uxth	r2, r3
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007270:	b29b      	uxth	r3, r3
 8007272:	2b00      	cmp	r3, #0
 8007274:	d034      	beq.n	80072e0 <HAL_I2C_Mem_Read+0x1d0>
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800727a:	2b00      	cmp	r3, #0
 800727c:	d130      	bne.n	80072e0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	9300      	str	r3, [sp, #0]
 8007282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007284:	2200      	movs	r2, #0
 8007286:	2180      	movs	r1, #128	@ 0x80
 8007288:	68f8      	ldr	r0, [r7, #12]
 800728a:	f000 fe5c 	bl	8007f46 <I2C_WaitOnFlagUntilTimeout>
 800728e:	4603      	mov	r3, r0
 8007290:	2b00      	cmp	r3, #0
 8007292:	d001      	beq.n	8007298 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007294:	2301      	movs	r3, #1
 8007296:	e04d      	b.n	8007334 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800729c:	b29b      	uxth	r3, r3
 800729e:	2bff      	cmp	r3, #255	@ 0xff
 80072a0:	d90e      	bls.n	80072c0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	22ff      	movs	r2, #255	@ 0xff
 80072a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072ac:	b2da      	uxtb	r2, r3
 80072ae:	8979      	ldrh	r1, [r7, #10]
 80072b0:	2300      	movs	r3, #0
 80072b2:	9300      	str	r3, [sp, #0]
 80072b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80072b8:	68f8      	ldr	r0, [r7, #12]
 80072ba:	f001 f807 	bl	80082cc <I2C_TransferConfig>
 80072be:	e00f      	b.n	80072e0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072c4:	b29a      	uxth	r2, r3
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072ce:	b2da      	uxtb	r2, r3
 80072d0:	8979      	ldrh	r1, [r7, #10]
 80072d2:	2300      	movs	r3, #0
 80072d4:	9300      	str	r3, [sp, #0]
 80072d6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80072da:	68f8      	ldr	r0, [r7, #12]
 80072dc:	f000 fff6 	bl	80082cc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d19a      	bne.n	8007220 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80072ea:	697a      	ldr	r2, [r7, #20]
 80072ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80072ee:	68f8      	ldr	r0, [r7, #12]
 80072f0:	f000 fec9 	bl	8008086 <I2C_WaitOnSTOPFlagUntilTimeout>
 80072f4:	4603      	mov	r3, r0
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d001      	beq.n	80072fe <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80072fa:	2301      	movs	r3, #1
 80072fc:	e01a      	b.n	8007334 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	2220      	movs	r2, #32
 8007304:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	6859      	ldr	r1, [r3, #4]
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681a      	ldr	r2, [r3, #0]
 8007310:	4b0b      	ldr	r3, [pc, #44]	@ (8007340 <HAL_I2C_Mem_Read+0x230>)
 8007312:	400b      	ands	r3, r1
 8007314:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	2220      	movs	r2, #32
 800731a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	2200      	movs	r2, #0
 8007322:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	2200      	movs	r2, #0
 800732a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800732e:	2300      	movs	r3, #0
 8007330:	e000      	b.n	8007334 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8007332:	2302      	movs	r3, #2
  }
}
 8007334:	4618      	mov	r0, r3
 8007336:	3718      	adds	r7, #24
 8007338:	46bd      	mov	sp, r7
 800733a:	bd80      	pop	{r7, pc}
 800733c:	80002400 	.word	0x80002400
 8007340:	fe00e800 	.word	0xfe00e800

08007344 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b084      	sub	sp, #16
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	699b      	ldr	r3, [r3, #24]
 8007352:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007360:	2b00      	cmp	r3, #0
 8007362:	d005      	beq.n	8007370 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007368:	68ba      	ldr	r2, [r7, #8]
 800736a:	68f9      	ldr	r1, [r7, #12]
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	4798      	blx	r3
  }
}
 8007370:	bf00      	nop
 8007372:	3710      	adds	r7, #16
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}

08007378 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b086      	sub	sp, #24
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	699b      	ldr	r3, [r3, #24]
 8007386:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007396:	2b00      	cmp	r3, #0
 8007398:	d00f      	beq.n	80073ba <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d00a      	beq.n	80073ba <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073a8:	f043 0201 	orr.w	r2, r3, #1
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80073b8:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80073ba:	697b      	ldr	r3, [r7, #20]
 80073bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d00f      	beq.n	80073e4 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d00a      	beq.n	80073e4 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073d2:	f043 0208 	orr.w	r2, r3, #8
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80073e2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d00f      	beq.n	800740e <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d00a      	beq.n	800740e <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073fc:	f043 0202 	orr.w	r2, r3, #2
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800740c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007412:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f003 030b 	and.w	r3, r3, #11
 800741a:	2b00      	cmp	r3, #0
 800741c:	d003      	beq.n	8007426 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 800741e:	68f9      	ldr	r1, [r7, #12]
 8007420:	6878      	ldr	r0, [r7, #4]
 8007422:	f000 fc37 	bl	8007c94 <I2C_ITError>
  }
}
 8007426:	bf00      	nop
 8007428:	3718      	adds	r7, #24
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}

0800742e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800742e:	b480      	push	{r7}
 8007430:	b083      	sub	sp, #12
 8007432:	af00      	add	r7, sp, #0
 8007434:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8007436:	bf00      	nop
 8007438:	370c      	adds	r7, #12
 800743a:	46bd      	mov	sp, r7
 800743c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007440:	4770      	bx	lr

08007442 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007442:	b480      	push	{r7}
 8007444:	b083      	sub	sp, #12
 8007446:	af00      	add	r7, sp, #0
 8007448:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800744a:	bf00      	nop
 800744c:	370c      	adds	r7, #12
 800744e:	46bd      	mov	sp, r7
 8007450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007454:	4770      	bx	lr

08007456 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007456:	b480      	push	{r7}
 8007458:	b083      	sub	sp, #12
 800745a:	af00      	add	r7, sp, #0
 800745c:	6078      	str	r0, [r7, #4]
 800745e:	460b      	mov	r3, r1
 8007460:	70fb      	strb	r3, [r7, #3]
 8007462:	4613      	mov	r3, r2
 8007464:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007466:	bf00      	nop
 8007468:	370c      	adds	r7, #12
 800746a:	46bd      	mov	sp, r7
 800746c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007470:	4770      	bx	lr

08007472 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007472:	b480      	push	{r7}
 8007474:	b083      	sub	sp, #12
 8007476:	af00      	add	r7, sp, #0
 8007478:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800747a:	bf00      	nop
 800747c:	370c      	adds	r7, #12
 800747e:	46bd      	mov	sp, r7
 8007480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007484:	4770      	bx	lr

08007486 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007486:	b480      	push	{r7}
 8007488:	b083      	sub	sp, #12
 800748a:	af00      	add	r7, sp, #0
 800748c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800748e:	bf00      	nop
 8007490:	370c      	adds	r7, #12
 8007492:	46bd      	mov	sp, r7
 8007494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007498:	4770      	bx	lr

0800749a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800749a:	b480      	push	{r7}
 800749c:	b083      	sub	sp, #12
 800749e:	af00      	add	r7, sp, #0
 80074a0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80074a2:	bf00      	nop
 80074a4:	370c      	adds	r7, #12
 80074a6:	46bd      	mov	sp, r7
 80074a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ac:	4770      	bx	lr

080074ae <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 80074ae:	b480      	push	{r7}
 80074b0:	b083      	sub	sp, #12
 80074b2:	af00      	add	r7, sp, #0
 80074b4:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074bc:	b2db      	uxtb	r3, r3
}
 80074be:	4618      	mov	r0, r3
 80074c0:	370c      	adds	r7, #12
 80074c2:	46bd      	mov	sp, r7
 80074c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c8:	4770      	bx	lr

080074ca <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80074ca:	b580      	push	{r7, lr}
 80074cc:	b086      	sub	sp, #24
 80074ce:	af00      	add	r7, sp, #0
 80074d0:	60f8      	str	r0, [r7, #12]
 80074d2:	60b9      	str	r1, [r7, #8]
 80074d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074da:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80074e6:	2b01      	cmp	r3, #1
 80074e8:	d101      	bne.n	80074ee <I2C_Slave_ISR_IT+0x24>
 80074ea:	2302      	movs	r3, #2
 80074ec:	e0e2      	b.n	80076b4 <I2C_Slave_ISR_IT+0x1ea>
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2201      	movs	r2, #1
 80074f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	f003 0320 	and.w	r3, r3, #32
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d009      	beq.n	8007514 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007506:	2b00      	cmp	r3, #0
 8007508:	d004      	beq.n	8007514 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800750a:	6939      	ldr	r1, [r7, #16]
 800750c:	68f8      	ldr	r0, [r7, #12]
 800750e:	f000 fa09 	bl	8007924 <I2C_ITSlaveCplt>
 8007512:	e0ca      	b.n	80076aa <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007514:	693b      	ldr	r3, [r7, #16]
 8007516:	f003 0310 	and.w	r3, r3, #16
 800751a:	2b00      	cmp	r3, #0
 800751c:	d04b      	beq.n	80075b6 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007524:	2b00      	cmp	r3, #0
 8007526:	d046      	beq.n	80075b6 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800752c:	b29b      	uxth	r3, r3
 800752e:	2b00      	cmp	r3, #0
 8007530:	d128      	bne.n	8007584 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007538:	b2db      	uxtb	r3, r3
 800753a:	2b28      	cmp	r3, #40	@ 0x28
 800753c:	d108      	bne.n	8007550 <I2C_Slave_ISR_IT+0x86>
 800753e:	697b      	ldr	r3, [r7, #20]
 8007540:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007544:	d104      	bne.n	8007550 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8007546:	6939      	ldr	r1, [r7, #16]
 8007548:	68f8      	ldr	r0, [r7, #12]
 800754a:	f000 fb4f 	bl	8007bec <I2C_ITListenCplt>
 800754e:	e031      	b.n	80075b4 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007556:	b2db      	uxtb	r3, r3
 8007558:	2b29      	cmp	r3, #41	@ 0x29
 800755a:	d10e      	bne.n	800757a <I2C_Slave_ISR_IT+0xb0>
 800755c:	697b      	ldr	r3, [r7, #20]
 800755e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007562:	d00a      	beq.n	800757a <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	2210      	movs	r2, #16
 800756a:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800756c:	68f8      	ldr	r0, [r7, #12]
 800756e:	f000 fca8 	bl	8007ec2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007572:	68f8      	ldr	r0, [r7, #12]
 8007574:	f000 f97a 	bl	800786c <I2C_ITSlaveSeqCplt>
 8007578:	e01c      	b.n	80075b4 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	2210      	movs	r2, #16
 8007580:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8007582:	e08f      	b.n	80076a4 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	2210      	movs	r2, #16
 800758a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007590:	f043 0204 	orr.w	r2, r3, #4
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007598:	697b      	ldr	r3, [r7, #20]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d003      	beq.n	80075a6 <I2C_Slave_ISR_IT+0xdc>
 800759e:	697b      	ldr	r3, [r7, #20]
 80075a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80075a4:	d17e      	bne.n	80076a4 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075aa:	4619      	mov	r1, r3
 80075ac:	68f8      	ldr	r0, [r7, #12]
 80075ae:	f000 fb71 	bl	8007c94 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80075b2:	e077      	b.n	80076a4 <I2C_Slave_ISR_IT+0x1da>
 80075b4:	e076      	b.n	80076a4 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	f003 0304 	and.w	r3, r3, #4
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d02f      	beq.n	8007620 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d02a      	beq.n	8007620 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075ce:	b29b      	uxth	r3, r3
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d018      	beq.n	8007606 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075de:	b2d2      	uxtb	r2, r2
 80075e0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075e6:	1c5a      	adds	r2, r3, #1
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075f0:	3b01      	subs	r3, #1
 80075f2:	b29a      	uxth	r2, r3
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075fc:	b29b      	uxth	r3, r3
 80075fe:	3b01      	subs	r3, #1
 8007600:	b29a      	uxth	r2, r3
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800760a:	b29b      	uxth	r3, r3
 800760c:	2b00      	cmp	r3, #0
 800760e:	d14b      	bne.n	80076a8 <I2C_Slave_ISR_IT+0x1de>
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007616:	d047      	beq.n	80076a8 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8007618:	68f8      	ldr	r0, [r7, #12]
 800761a:	f000 f927 	bl	800786c <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800761e:	e043      	b.n	80076a8 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	f003 0308 	and.w	r3, r3, #8
 8007626:	2b00      	cmp	r3, #0
 8007628:	d009      	beq.n	800763e <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007630:	2b00      	cmp	r3, #0
 8007632:	d004      	beq.n	800763e <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8007634:	6939      	ldr	r1, [r7, #16]
 8007636:	68f8      	ldr	r0, [r7, #12]
 8007638:	f000 f894 	bl	8007764 <I2C_ITAddrCplt>
 800763c:	e035      	b.n	80076aa <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	f003 0302 	and.w	r3, r3, #2
 8007644:	2b00      	cmp	r3, #0
 8007646:	d030      	beq.n	80076aa <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800764e:	2b00      	cmp	r3, #0
 8007650:	d02b      	beq.n	80076aa <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007656:	b29b      	uxth	r3, r3
 8007658:	2b00      	cmp	r3, #0
 800765a:	d018      	beq.n	800768e <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007660:	781a      	ldrb	r2, [r3, #0]
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800766c:	1c5a      	adds	r2, r3, #1
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007676:	b29b      	uxth	r3, r3
 8007678:	3b01      	subs	r3, #1
 800767a:	b29a      	uxth	r2, r3
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007684:	3b01      	subs	r3, #1
 8007686:	b29a      	uxth	r2, r3
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	851a      	strh	r2, [r3, #40]	@ 0x28
 800768c:	e00d      	b.n	80076aa <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800768e:	697b      	ldr	r3, [r7, #20]
 8007690:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007694:	d002      	beq.n	800769c <I2C_Slave_ISR_IT+0x1d2>
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d106      	bne.n	80076aa <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800769c:	68f8      	ldr	r0, [r7, #12]
 800769e:	f000 f8e5 	bl	800786c <I2C_ITSlaveSeqCplt>
 80076a2:	e002      	b.n	80076aa <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 80076a4:	bf00      	nop
 80076a6:	e000      	b.n	80076aa <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 80076a8:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	2200      	movs	r2, #0
 80076ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80076b2:	2300      	movs	r3, #0
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	3718      	adds	r7, #24
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b086      	sub	sp, #24
 80076c0:	af02      	add	r7, sp, #8
 80076c2:	60f8      	str	r0, [r7, #12]
 80076c4:	4608      	mov	r0, r1
 80076c6:	4611      	mov	r1, r2
 80076c8:	461a      	mov	r2, r3
 80076ca:	4603      	mov	r3, r0
 80076cc:	817b      	strh	r3, [r7, #10]
 80076ce:	460b      	mov	r3, r1
 80076d0:	813b      	strh	r3, [r7, #8]
 80076d2:	4613      	mov	r3, r2
 80076d4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80076d6:	88fb      	ldrh	r3, [r7, #6]
 80076d8:	b2da      	uxtb	r2, r3
 80076da:	8979      	ldrh	r1, [r7, #10]
 80076dc:	4b20      	ldr	r3, [pc, #128]	@ (8007760 <I2C_RequestMemoryRead+0xa4>)
 80076de:	9300      	str	r3, [sp, #0]
 80076e0:	2300      	movs	r3, #0
 80076e2:	68f8      	ldr	r0, [r7, #12]
 80076e4:	f000 fdf2 	bl	80082cc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80076e8:	69fa      	ldr	r2, [r7, #28]
 80076ea:	69b9      	ldr	r1, [r7, #24]
 80076ec:	68f8      	ldr	r0, [r7, #12]
 80076ee:	f000 fc83 	bl	8007ff8 <I2C_WaitOnTXISFlagUntilTimeout>
 80076f2:	4603      	mov	r3, r0
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d001      	beq.n	80076fc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80076f8:	2301      	movs	r3, #1
 80076fa:	e02c      	b.n	8007756 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80076fc:	88fb      	ldrh	r3, [r7, #6]
 80076fe:	2b01      	cmp	r3, #1
 8007700:	d105      	bne.n	800770e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007702:	893b      	ldrh	r3, [r7, #8]
 8007704:	b2da      	uxtb	r2, r3
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	629a      	str	r2, [r3, #40]	@ 0x28
 800770c:	e015      	b.n	800773a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800770e:	893b      	ldrh	r3, [r7, #8]
 8007710:	0a1b      	lsrs	r3, r3, #8
 8007712:	b29b      	uxth	r3, r3
 8007714:	b2da      	uxtb	r2, r3
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800771c:	69fa      	ldr	r2, [r7, #28]
 800771e:	69b9      	ldr	r1, [r7, #24]
 8007720:	68f8      	ldr	r0, [r7, #12]
 8007722:	f000 fc69 	bl	8007ff8 <I2C_WaitOnTXISFlagUntilTimeout>
 8007726:	4603      	mov	r3, r0
 8007728:	2b00      	cmp	r3, #0
 800772a:	d001      	beq.n	8007730 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800772c:	2301      	movs	r3, #1
 800772e:	e012      	b.n	8007756 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007730:	893b      	ldrh	r3, [r7, #8]
 8007732:	b2da      	uxtb	r2, r3
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800773a:	69fb      	ldr	r3, [r7, #28]
 800773c:	9300      	str	r3, [sp, #0]
 800773e:	69bb      	ldr	r3, [r7, #24]
 8007740:	2200      	movs	r2, #0
 8007742:	2140      	movs	r1, #64	@ 0x40
 8007744:	68f8      	ldr	r0, [r7, #12]
 8007746:	f000 fbfe 	bl	8007f46 <I2C_WaitOnFlagUntilTimeout>
 800774a:	4603      	mov	r3, r0
 800774c:	2b00      	cmp	r3, #0
 800774e:	d001      	beq.n	8007754 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007750:	2301      	movs	r3, #1
 8007752:	e000      	b.n	8007756 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007754:	2300      	movs	r3, #0
}
 8007756:	4618      	mov	r0, r3
 8007758:	3710      	adds	r7, #16
 800775a:	46bd      	mov	sp, r7
 800775c:	bd80      	pop	{r7, pc}
 800775e:	bf00      	nop
 8007760:	80002000 	.word	0x80002000

08007764 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b084      	sub	sp, #16
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
 800776c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007774:	b2db      	uxtb	r3, r3
 8007776:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800777a:	2b28      	cmp	r3, #40	@ 0x28
 800777c:	d16a      	bne.n	8007854 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	699b      	ldr	r3, [r3, #24]
 8007784:	0c1b      	lsrs	r3, r3, #16
 8007786:	b2db      	uxtb	r3, r3
 8007788:	f003 0301 	and.w	r3, r3, #1
 800778c:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	699b      	ldr	r3, [r3, #24]
 8007794:	0c1b      	lsrs	r3, r3, #16
 8007796:	b29b      	uxth	r3, r3
 8007798:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800779c:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	689b      	ldr	r3, [r3, #8]
 80077a4:	b29b      	uxth	r3, r3
 80077a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80077aa:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	68db      	ldr	r3, [r3, #12]
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80077b8:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	68db      	ldr	r3, [r3, #12]
 80077be:	2b02      	cmp	r3, #2
 80077c0:	d138      	bne.n	8007834 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80077c2:	897b      	ldrh	r3, [r7, #10]
 80077c4:	09db      	lsrs	r3, r3, #7
 80077c6:	b29a      	uxth	r2, r3
 80077c8:	89bb      	ldrh	r3, [r7, #12]
 80077ca:	4053      	eors	r3, r2
 80077cc:	b29b      	uxth	r3, r3
 80077ce:	f003 0306 	and.w	r3, r3, #6
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d11c      	bne.n	8007810 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80077d6:	897b      	ldrh	r3, [r7, #10]
 80077d8:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077de:	1c5a      	adds	r2, r3, #1
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077e8:	2b02      	cmp	r3, #2
 80077ea:	d13b      	bne.n	8007864 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2200      	movs	r2, #0
 80077f0:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	2208      	movs	r2, #8
 80077f8:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2200      	movs	r2, #0
 80077fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007802:	89ba      	ldrh	r2, [r7, #12]
 8007804:	7bfb      	ldrb	r3, [r7, #15]
 8007806:	4619      	mov	r1, r3
 8007808:	6878      	ldr	r0, [r7, #4]
 800780a:	f7ff fe24 	bl	8007456 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800780e:	e029      	b.n	8007864 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8007810:	893b      	ldrh	r3, [r7, #8]
 8007812:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007814:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	f000 fd89 	bl	8008330 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2200      	movs	r2, #0
 8007822:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007826:	89ba      	ldrh	r2, [r7, #12]
 8007828:	7bfb      	ldrb	r3, [r7, #15]
 800782a:	4619      	mov	r1, r3
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f7ff fe12 	bl	8007456 <HAL_I2C_AddrCallback>
}
 8007832:	e017      	b.n	8007864 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007834:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f000 fd79 	bl	8008330 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2200      	movs	r2, #0
 8007842:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007846:	89ba      	ldrh	r2, [r7, #12]
 8007848:	7bfb      	ldrb	r3, [r7, #15]
 800784a:	4619      	mov	r1, r3
 800784c:	6878      	ldr	r0, [r7, #4]
 800784e:	f7ff fe02 	bl	8007456 <HAL_I2C_AddrCallback>
}
 8007852:	e007      	b.n	8007864 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	2208      	movs	r2, #8
 800785a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2200      	movs	r2, #0
 8007860:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8007864:	bf00      	nop
 8007866:	3710      	adds	r7, #16
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}

0800786c <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b084      	sub	sp, #16
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2200      	movs	r2, #0
 8007880:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800788a:	2b00      	cmp	r3, #0
 800788c:	d008      	beq.n	80078a0 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	681a      	ldr	r2, [r3, #0]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800789c:	601a      	str	r2, [r3, #0]
 800789e:	e00c      	b.n	80078ba <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d007      	beq.n	80078ba <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	681a      	ldr	r2, [r3, #0]
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80078b8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078c0:	b2db      	uxtb	r3, r3
 80078c2:	2b29      	cmp	r3, #41	@ 0x29
 80078c4:	d112      	bne.n	80078ec <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2228      	movs	r2, #40	@ 0x28
 80078ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2221      	movs	r2, #33	@ 0x21
 80078d2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80078d4:	2101      	movs	r1, #1
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	f000 fd2a 	bl	8008330 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2200      	movs	r2, #0
 80078e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f7ff fda2 	bl	800742e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80078ea:	e017      	b.n	800791c <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078f2:	b2db      	uxtb	r3, r3
 80078f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80078f6:	d111      	bne.n	800791c <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2228      	movs	r2, #40	@ 0x28
 80078fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2222      	movs	r2, #34	@ 0x22
 8007904:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007906:	2102      	movs	r1, #2
 8007908:	6878      	ldr	r0, [r7, #4]
 800790a:	f000 fd11 	bl	8008330 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2200      	movs	r2, #0
 8007912:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f7ff fd93 	bl	8007442 <HAL_I2C_SlaveRxCpltCallback>
}
 800791c:	bf00      	nop
 800791e:	3710      	adds	r7, #16
 8007920:	46bd      	mov	sp, r7
 8007922:	bd80      	pop	{r7, pc}

08007924 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b086      	sub	sp, #24
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
 800792c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800793e:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007946:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	2220      	movs	r2, #32
 800794e:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007950:	7afb      	ldrb	r3, [r7, #11]
 8007952:	2b21      	cmp	r3, #33	@ 0x21
 8007954:	d002      	beq.n	800795c <I2C_ITSlaveCplt+0x38>
 8007956:	7afb      	ldrb	r3, [r7, #11]
 8007958:	2b29      	cmp	r3, #41	@ 0x29
 800795a:	d108      	bne.n	800796e <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800795c:	f248 0101 	movw	r1, #32769	@ 0x8001
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	f000 fce5 	bl	8008330 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2221      	movs	r2, #33	@ 0x21
 800796a:	631a      	str	r2, [r3, #48]	@ 0x30
 800796c:	e019      	b.n	80079a2 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800796e:	7afb      	ldrb	r3, [r7, #11]
 8007970:	2b22      	cmp	r3, #34	@ 0x22
 8007972:	d002      	beq.n	800797a <I2C_ITSlaveCplt+0x56>
 8007974:	7afb      	ldrb	r3, [r7, #11]
 8007976:	2b2a      	cmp	r3, #42	@ 0x2a
 8007978:	d108      	bne.n	800798c <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800797a:	f248 0102 	movw	r1, #32770	@ 0x8002
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f000 fcd6 	bl	8008330 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2222      	movs	r2, #34	@ 0x22
 8007988:	631a      	str	r2, [r3, #48]	@ 0x30
 800798a:	e00a      	b.n	80079a2 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800798c:	7afb      	ldrb	r3, [r7, #11]
 800798e:	2b28      	cmp	r3, #40	@ 0x28
 8007990:	d107      	bne.n	80079a2 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8007992:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f000 fcca 	bl	8008330 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2200      	movs	r2, #0
 80079a0:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	685a      	ldr	r2, [r3, #4]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80079b0:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	6859      	ldr	r1, [r3, #4]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681a      	ldr	r2, [r3, #0]
 80079bc:	4b89      	ldr	r3, [pc, #548]	@ (8007be4 <I2C_ITSlaveCplt+0x2c0>)
 80079be:	400b      	ands	r3, r1
 80079c0:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	f000 fa7d 	bl	8007ec2 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80079c8:	693b      	ldr	r3, [r7, #16]
 80079ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d013      	beq.n	80079fa <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	681a      	ldr	r2, [r3, #0]
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80079e0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d01f      	beq.n	8007a2a <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	685b      	ldr	r3, [r3, #4]
 80079f2:	b29a      	uxth	r2, r3
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80079f8:	e017      	b.n	8007a2a <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80079fa:	693b      	ldr	r3, [r7, #16]
 80079fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d012      	beq.n	8007a2a <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	681a      	ldr	r2, [r3, #0]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007a12:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d006      	beq.n	8007a2a <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	685b      	ldr	r3, [r3, #4]
 8007a24:	b29a      	uxth	r2, r3
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8007a2a:	697b      	ldr	r3, [r7, #20]
 8007a2c:	f003 0304 	and.w	r3, r3, #4
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d020      	beq.n	8007a76 <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	f023 0304 	bic.w	r3, r3, #4
 8007a3a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a46:	b2d2      	uxtb	r2, r2
 8007a48:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a4e:	1c5a      	adds	r2, r3, #1
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d00c      	beq.n	8007a76 <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007a60:	3b01      	subs	r3, #1
 8007a62:	b29a      	uxth	r2, r3
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a6c:	b29b      	uxth	r3, r3
 8007a6e:	3b01      	subs	r3, #1
 8007a70:	b29a      	uxth	r2, r3
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007a7a:	b29b      	uxth	r3, r3
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d005      	beq.n	8007a8c <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a84:	f043 0204 	orr.w	r2, r3, #4
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	f003 0310 	and.w	r3, r3, #16
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d049      	beq.n	8007b2a <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d044      	beq.n	8007b2a <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007aa4:	b29b      	uxth	r3, r3
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d128      	bne.n	8007afc <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ab0:	b2db      	uxtb	r3, r3
 8007ab2:	2b28      	cmp	r3, #40	@ 0x28
 8007ab4:	d108      	bne.n	8007ac8 <I2C_ITSlaveCplt+0x1a4>
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007abc:	d104      	bne.n	8007ac8 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8007abe:	6979      	ldr	r1, [r7, #20]
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f000 f893 	bl	8007bec <I2C_ITListenCplt>
 8007ac6:	e030      	b.n	8007b2a <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ace:	b2db      	uxtb	r3, r3
 8007ad0:	2b29      	cmp	r3, #41	@ 0x29
 8007ad2:	d10e      	bne.n	8007af2 <I2C_ITSlaveCplt+0x1ce>
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007ada:	d00a      	beq.n	8007af2 <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	2210      	movs	r2, #16
 8007ae2:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8007ae4:	6878      	ldr	r0, [r7, #4]
 8007ae6:	f000 f9ec 	bl	8007ec2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f7ff febe 	bl	800786c <I2C_ITSlaveSeqCplt>
 8007af0:	e01b      	b.n	8007b2a <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	2210      	movs	r2, #16
 8007af8:	61da      	str	r2, [r3, #28]
 8007afa:	e016      	b.n	8007b2a <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	2210      	movs	r2, #16
 8007b02:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b08:	f043 0204 	orr.w	r2, r3, #4
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d003      	beq.n	8007b1e <I2C_ITSlaveCplt+0x1fa>
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b1c:	d105      	bne.n	8007b2a <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b22:	4619      	mov	r1, r3
 8007b24:	6878      	ldr	r0, [r7, #4]
 8007b26:	f000 f8b5 	bl	8007c94 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2200      	movs	r2, #0
 8007b36:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d010      	beq.n	8007b62 <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b44:	4619      	mov	r1, r3
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f000 f8a4 	bl	8007c94 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b52:	b2db      	uxtb	r3, r3
 8007b54:	2b28      	cmp	r3, #40	@ 0x28
 8007b56:	d141      	bne.n	8007bdc <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8007b58:	6979      	ldr	r1, [r7, #20]
 8007b5a:	6878      	ldr	r0, [r7, #4]
 8007b5c:	f000 f846 	bl	8007bec <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007b60:	e03c      	b.n	8007bdc <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b66:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007b6a:	d014      	beq.n	8007b96 <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 8007b6c:	6878      	ldr	r0, [r7, #4]
 8007b6e:	f7ff fe7d 	bl	800786c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	4a1c      	ldr	r2, [pc, #112]	@ (8007be8 <I2C_ITSlaveCplt+0x2c4>)
 8007b76:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2220      	movs	r2, #32
 8007b7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2200      	movs	r2, #0
 8007b84:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f7ff fc6f 	bl	8007472 <HAL_I2C_ListenCpltCallback>
}
 8007b94:	e022      	b.n	8007bdc <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b9c:	b2db      	uxtb	r3, r3
 8007b9e:	2b22      	cmp	r3, #34	@ 0x22
 8007ba0:	d10e      	bne.n	8007bc0 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2220      	movs	r2, #32
 8007ba6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2200      	movs	r2, #0
 8007bae:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f7ff fc42 	bl	8007442 <HAL_I2C_SlaveRxCpltCallback>
}
 8007bbe:	e00d      	b.n	8007bdc <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2220      	movs	r2, #32
 8007bc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2200      	movs	r2, #0
 8007bcc:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007bd6:	6878      	ldr	r0, [r7, #4]
 8007bd8:	f7ff fc29 	bl	800742e <HAL_I2C_SlaveTxCpltCallback>
}
 8007bdc:	bf00      	nop
 8007bde:	3718      	adds	r7, #24
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bd80      	pop	{r7, pc}
 8007be4:	fe00e800 	.word	0xfe00e800
 8007be8:	ffff0000 	.word	0xffff0000

08007bec <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b082      	sub	sp, #8
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
 8007bf4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	4a25      	ldr	r2, [pc, #148]	@ (8007c90 <I2C_ITListenCplt+0xa4>)
 8007bfa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2220      	movs	r2, #32
 8007c06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2200      	movs	r2, #0
 8007c16:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	f003 0304 	and.w	r3, r3, #4
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d022      	beq.n	8007c68 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c2c:	b2d2      	uxtb	r2, r2
 8007c2e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c34:	1c5a      	adds	r2, r3, #1
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d012      	beq.n	8007c68 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c46:	3b01      	subs	r3, #1
 8007c48:	b29a      	uxth	r2, r3
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c52:	b29b      	uxth	r3, r3
 8007c54:	3b01      	subs	r3, #1
 8007c56:	b29a      	uxth	r2, r3
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007c60:	f043 0204 	orr.w	r2, r3, #4
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007c68:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007c6c:	6878      	ldr	r0, [r7, #4]
 8007c6e:	f000 fb5f 	bl	8008330 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	2210      	movs	r2, #16
 8007c78:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8007c82:	6878      	ldr	r0, [r7, #4]
 8007c84:	f7ff fbf5 	bl	8007472 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8007c88:	bf00      	nop
 8007c8a:	3708      	adds	r7, #8
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}
 8007c90:	ffff0000 	.word	0xffff0000

08007c94 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b084      	sub	sp, #16
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
 8007c9c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ca4:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	4a6d      	ldr	r2, [pc, #436]	@ (8007e68 <I2C_ITError+0x1d4>)
 8007cb2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	431a      	orrs	r2, r3
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8007cc6:	7bfb      	ldrb	r3, [r7, #15]
 8007cc8:	2b28      	cmp	r3, #40	@ 0x28
 8007cca:	d005      	beq.n	8007cd8 <I2C_ITError+0x44>
 8007ccc:	7bfb      	ldrb	r3, [r7, #15]
 8007cce:	2b29      	cmp	r3, #41	@ 0x29
 8007cd0:	d002      	beq.n	8007cd8 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8007cd2:	7bfb      	ldrb	r3, [r7, #15]
 8007cd4:	2b2a      	cmp	r3, #42	@ 0x2a
 8007cd6:	d10b      	bne.n	8007cf0 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007cd8:	2103      	movs	r1, #3
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f000 fb28 	bl	8008330 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2228      	movs	r2, #40	@ 0x28
 8007ce4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	4a60      	ldr	r2, [pc, #384]	@ (8007e6c <I2C_ITError+0x1d8>)
 8007cec:	635a      	str	r2, [r3, #52]	@ 0x34
 8007cee:	e030      	b.n	8007d52 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007cf0:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f000 fb1b 	bl	8008330 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	f000 f8e1 	bl	8007ec2 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d06:	b2db      	uxtb	r3, r3
 8007d08:	2b60      	cmp	r3, #96	@ 0x60
 8007d0a:	d01f      	beq.n	8007d4c <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2220      	movs	r2, #32
 8007d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	699b      	ldr	r3, [r3, #24]
 8007d1a:	f003 0320 	and.w	r3, r3, #32
 8007d1e:	2b20      	cmp	r3, #32
 8007d20:	d114      	bne.n	8007d4c <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	699b      	ldr	r3, [r3, #24]
 8007d28:	f003 0310 	and.w	r3, r3, #16
 8007d2c:	2b10      	cmp	r3, #16
 8007d2e:	d109      	bne.n	8007d44 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	2210      	movs	r2, #16
 8007d36:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d3c:	f043 0204 	orr.w	r2, r3, #4
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	2220      	movs	r2, #32
 8007d4a:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d56:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d039      	beq.n	8007dd4 <I2C_ITError+0x140>
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	2b11      	cmp	r3, #17
 8007d64:	d002      	beq.n	8007d6c <I2C_ITError+0xd8>
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	2b21      	cmp	r3, #33	@ 0x21
 8007d6a:	d133      	bne.n	8007dd4 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d76:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d7a:	d107      	bne.n	8007d8c <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	681a      	ldr	r2, [r3, #0]
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007d8a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d90:	4618      	mov	r0, r3
 8007d92:	f7fe fa76 	bl	8006282 <HAL_DMA_GetState>
 8007d96:	4603      	mov	r3, r0
 8007d98:	2b01      	cmp	r3, #1
 8007d9a:	d017      	beq.n	8007dcc <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007da0:	4a33      	ldr	r2, [pc, #204]	@ (8007e70 <I2C_ITError+0x1dc>)
 8007da2:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2200      	movs	r2, #0
 8007da8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007db0:	4618      	mov	r0, r3
 8007db2:	f7fe f950 	bl	8006056 <HAL_DMA_Abort_IT>
 8007db6:	4603      	mov	r3, r0
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d04d      	beq.n	8007e58 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dc2:	687a      	ldr	r2, [r7, #4]
 8007dc4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007dc6:	4610      	mov	r0, r2
 8007dc8:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007dca:	e045      	b.n	8007e58 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007dcc:	6878      	ldr	r0, [r7, #4]
 8007dce:	f000 f851 	bl	8007e74 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007dd2:	e041      	b.n	8007e58 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d039      	beq.n	8007e50 <I2C_ITError+0x1bc>
 8007ddc:	68bb      	ldr	r3, [r7, #8]
 8007dde:	2b12      	cmp	r3, #18
 8007de0:	d002      	beq.n	8007de8 <I2C_ITError+0x154>
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	2b22      	cmp	r3, #34	@ 0x22
 8007de6:	d133      	bne.n	8007e50 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007df2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007df6:	d107      	bne.n	8007e08 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	681a      	ldr	r2, [r3, #0]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007e06:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	f7fe fa38 	bl	8006282 <HAL_DMA_GetState>
 8007e12:	4603      	mov	r3, r0
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d017      	beq.n	8007e48 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e1c:	4a14      	ldr	r2, [pc, #80]	@ (8007e70 <I2C_ITError+0x1dc>)
 8007e1e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2200      	movs	r2, #0
 8007e24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	f7fe f912 	bl	8006056 <HAL_DMA_Abort_IT>
 8007e32:	4603      	mov	r3, r0
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d011      	beq.n	8007e5c <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e3e:	687a      	ldr	r2, [r7, #4]
 8007e40:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007e42:	4610      	mov	r0, r2
 8007e44:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007e46:	e009      	b.n	8007e5c <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	f000 f813 	bl	8007e74 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007e4e:	e005      	b.n	8007e5c <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8007e50:	6878      	ldr	r0, [r7, #4]
 8007e52:	f000 f80f 	bl	8007e74 <I2C_TreatErrorCallback>
  }
}
 8007e56:	e002      	b.n	8007e5e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007e58:	bf00      	nop
 8007e5a:	e000      	b.n	8007e5e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007e5c:	bf00      	nop
}
 8007e5e:	bf00      	nop
 8007e60:	3710      	adds	r7, #16
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}
 8007e66:	bf00      	nop
 8007e68:	ffff0000 	.word	0xffff0000
 8007e6c:	080074cb 	.word	0x080074cb
 8007e70:	08007f0b 	.word	0x08007f0b

08007e74 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b082      	sub	sp, #8
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e82:	b2db      	uxtb	r3, r3
 8007e84:	2b60      	cmp	r3, #96	@ 0x60
 8007e86:	d10e      	bne.n	8007ea6 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2220      	movs	r2, #32
 8007e8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2200      	movs	r2, #0
 8007e94:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007e9e:	6878      	ldr	r0, [r7, #4]
 8007ea0:	f7ff fafb 	bl	800749a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007ea4:	e009      	b.n	8007eba <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	f7ff fae6 	bl	8007486 <HAL_I2C_ErrorCallback>
}
 8007eba:	bf00      	nop
 8007ebc:	3708      	adds	r7, #8
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}

08007ec2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007ec2:	b480      	push	{r7}
 8007ec4:	b083      	sub	sp, #12
 8007ec6:	af00      	add	r7, sp, #0
 8007ec8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	699b      	ldr	r3, [r3, #24]
 8007ed0:	f003 0302 	and.w	r3, r3, #2
 8007ed4:	2b02      	cmp	r3, #2
 8007ed6:	d103      	bne.n	8007ee0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	2200      	movs	r2, #0
 8007ede:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	699b      	ldr	r3, [r3, #24]
 8007ee6:	f003 0301 	and.w	r3, r3, #1
 8007eea:	2b01      	cmp	r3, #1
 8007eec:	d007      	beq.n	8007efe <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	699a      	ldr	r2, [r3, #24]
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f042 0201 	orr.w	r2, r2, #1
 8007efc:	619a      	str	r2, [r3, #24]
  }
}
 8007efe:	bf00      	nop
 8007f00:	370c      	adds	r7, #12
 8007f02:	46bd      	mov	sp, r7
 8007f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f08:	4770      	bx	lr

08007f0a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007f0a:	b580      	push	{r7, lr}
 8007f0c:	b084      	sub	sp, #16
 8007f0e:	af00      	add	r7, sp, #0
 8007f10:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f16:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d003      	beq.n	8007f28 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f24:	2200      	movs	r2, #0
 8007f26:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d003      	beq.n	8007f38 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f34:	2200      	movs	r2, #0
 8007f36:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8007f38:	68f8      	ldr	r0, [r7, #12]
 8007f3a:	f7ff ff9b 	bl	8007e74 <I2C_TreatErrorCallback>
}
 8007f3e:	bf00      	nop
 8007f40:	3710      	adds	r7, #16
 8007f42:	46bd      	mov	sp, r7
 8007f44:	bd80      	pop	{r7, pc}

08007f46 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007f46:	b580      	push	{r7, lr}
 8007f48:	b084      	sub	sp, #16
 8007f4a:	af00      	add	r7, sp, #0
 8007f4c:	60f8      	str	r0, [r7, #12]
 8007f4e:	60b9      	str	r1, [r7, #8]
 8007f50:	603b      	str	r3, [r7, #0]
 8007f52:	4613      	mov	r3, r2
 8007f54:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007f56:	e03b      	b.n	8007fd0 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f58:	69ba      	ldr	r2, [r7, #24]
 8007f5a:	6839      	ldr	r1, [r7, #0]
 8007f5c:	68f8      	ldr	r0, [r7, #12]
 8007f5e:	f000 f8d5 	bl	800810c <I2C_IsErrorOccurred>
 8007f62:	4603      	mov	r3, r0
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d001      	beq.n	8007f6c <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8007f68:	2301      	movs	r3, #1
 8007f6a:	e041      	b.n	8007ff0 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f72:	d02d      	beq.n	8007fd0 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f74:	f7fd fe52 	bl	8005c1c <HAL_GetTick>
 8007f78:	4602      	mov	r2, r0
 8007f7a:	69bb      	ldr	r3, [r7, #24]
 8007f7c:	1ad3      	subs	r3, r2, r3
 8007f7e:	683a      	ldr	r2, [r7, #0]
 8007f80:	429a      	cmp	r2, r3
 8007f82:	d302      	bcc.n	8007f8a <I2C_WaitOnFlagUntilTimeout+0x44>
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d122      	bne.n	8007fd0 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	699a      	ldr	r2, [r3, #24]
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	4013      	ands	r3, r2
 8007f94:	68ba      	ldr	r2, [r7, #8]
 8007f96:	429a      	cmp	r2, r3
 8007f98:	bf0c      	ite	eq
 8007f9a:	2301      	moveq	r3, #1
 8007f9c:	2300      	movne	r3, #0
 8007f9e:	b2db      	uxtb	r3, r3
 8007fa0:	461a      	mov	r2, r3
 8007fa2:	79fb      	ldrb	r3, [r7, #7]
 8007fa4:	429a      	cmp	r2, r3
 8007fa6:	d113      	bne.n	8007fd0 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fac:	f043 0220 	orr.w	r2, r3, #32
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	2220      	movs	r2, #32
 8007fb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007fcc:	2301      	movs	r3, #1
 8007fce:	e00f      	b.n	8007ff0 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	699a      	ldr	r2, [r3, #24]
 8007fd6:	68bb      	ldr	r3, [r7, #8]
 8007fd8:	4013      	ands	r3, r2
 8007fda:	68ba      	ldr	r2, [r7, #8]
 8007fdc:	429a      	cmp	r2, r3
 8007fde:	bf0c      	ite	eq
 8007fe0:	2301      	moveq	r3, #1
 8007fe2:	2300      	movne	r3, #0
 8007fe4:	b2db      	uxtb	r3, r3
 8007fe6:	461a      	mov	r2, r3
 8007fe8:	79fb      	ldrb	r3, [r7, #7]
 8007fea:	429a      	cmp	r2, r3
 8007fec:	d0b4      	beq.n	8007f58 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007fee:	2300      	movs	r3, #0
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	3710      	adds	r7, #16
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bd80      	pop	{r7, pc}

08007ff8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b084      	sub	sp, #16
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	60f8      	str	r0, [r7, #12]
 8008000:	60b9      	str	r1, [r7, #8]
 8008002:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008004:	e033      	b.n	800806e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008006:	687a      	ldr	r2, [r7, #4]
 8008008:	68b9      	ldr	r1, [r7, #8]
 800800a:	68f8      	ldr	r0, [r7, #12]
 800800c:	f000 f87e 	bl	800810c <I2C_IsErrorOccurred>
 8008010:	4603      	mov	r3, r0
 8008012:	2b00      	cmp	r3, #0
 8008014:	d001      	beq.n	800801a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008016:	2301      	movs	r3, #1
 8008018:	e031      	b.n	800807e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008020:	d025      	beq.n	800806e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008022:	f7fd fdfb 	bl	8005c1c <HAL_GetTick>
 8008026:	4602      	mov	r2, r0
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	1ad3      	subs	r3, r2, r3
 800802c:	68ba      	ldr	r2, [r7, #8]
 800802e:	429a      	cmp	r2, r3
 8008030:	d302      	bcc.n	8008038 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d11a      	bne.n	800806e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	699b      	ldr	r3, [r3, #24]
 800803e:	f003 0302 	and.w	r3, r3, #2
 8008042:	2b02      	cmp	r3, #2
 8008044:	d013      	beq.n	800806e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800804a:	f043 0220 	orr.w	r2, r3, #32
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	2220      	movs	r2, #32
 8008056:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	2200      	movs	r2, #0
 800805e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	2200      	movs	r2, #0
 8008066:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800806a:	2301      	movs	r3, #1
 800806c:	e007      	b.n	800807e <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	699b      	ldr	r3, [r3, #24]
 8008074:	f003 0302 	and.w	r3, r3, #2
 8008078:	2b02      	cmp	r3, #2
 800807a:	d1c4      	bne.n	8008006 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800807c:	2300      	movs	r3, #0
}
 800807e:	4618      	mov	r0, r3
 8008080:	3710      	adds	r7, #16
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}

08008086 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008086:	b580      	push	{r7, lr}
 8008088:	b084      	sub	sp, #16
 800808a:	af00      	add	r7, sp, #0
 800808c:	60f8      	str	r0, [r7, #12]
 800808e:	60b9      	str	r1, [r7, #8]
 8008090:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008092:	e02f      	b.n	80080f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008094:	687a      	ldr	r2, [r7, #4]
 8008096:	68b9      	ldr	r1, [r7, #8]
 8008098:	68f8      	ldr	r0, [r7, #12]
 800809a:	f000 f837 	bl	800810c <I2C_IsErrorOccurred>
 800809e:	4603      	mov	r3, r0
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d001      	beq.n	80080a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80080a4:	2301      	movs	r3, #1
 80080a6:	e02d      	b.n	8008104 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80080a8:	f7fd fdb8 	bl	8005c1c <HAL_GetTick>
 80080ac:	4602      	mov	r2, r0
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	1ad3      	subs	r3, r2, r3
 80080b2:	68ba      	ldr	r2, [r7, #8]
 80080b4:	429a      	cmp	r2, r3
 80080b6:	d302      	bcc.n	80080be <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d11a      	bne.n	80080f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	699b      	ldr	r3, [r3, #24]
 80080c4:	f003 0320 	and.w	r3, r3, #32
 80080c8:	2b20      	cmp	r3, #32
 80080ca:	d013      	beq.n	80080f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080d0:	f043 0220 	orr.w	r2, r3, #32
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	2220      	movs	r2, #32
 80080dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	2200      	movs	r2, #0
 80080e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	2200      	movs	r2, #0
 80080ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80080f0:	2301      	movs	r3, #1
 80080f2:	e007      	b.n	8008104 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	699b      	ldr	r3, [r3, #24]
 80080fa:	f003 0320 	and.w	r3, r3, #32
 80080fe:	2b20      	cmp	r3, #32
 8008100:	d1c8      	bne.n	8008094 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008102:	2300      	movs	r3, #0
}
 8008104:	4618      	mov	r0, r3
 8008106:	3710      	adds	r7, #16
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}

0800810c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b08a      	sub	sp, #40	@ 0x28
 8008110:	af00      	add	r7, sp, #0
 8008112:	60f8      	str	r0, [r7, #12]
 8008114:	60b9      	str	r1, [r7, #8]
 8008116:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008118:	2300      	movs	r3, #0
 800811a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	699b      	ldr	r3, [r3, #24]
 8008124:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8008126:	2300      	movs	r3, #0
 8008128:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800812e:	69bb      	ldr	r3, [r7, #24]
 8008130:	f003 0310 	and.w	r3, r3, #16
 8008134:	2b00      	cmp	r3, #0
 8008136:	d068      	beq.n	800820a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	2210      	movs	r2, #16
 800813e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008140:	e049      	b.n	80081d6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008148:	d045      	beq.n	80081d6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800814a:	f7fd fd67 	bl	8005c1c <HAL_GetTick>
 800814e:	4602      	mov	r2, r0
 8008150:	69fb      	ldr	r3, [r7, #28]
 8008152:	1ad3      	subs	r3, r2, r3
 8008154:	68ba      	ldr	r2, [r7, #8]
 8008156:	429a      	cmp	r2, r3
 8008158:	d302      	bcc.n	8008160 <I2C_IsErrorOccurred+0x54>
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d13a      	bne.n	80081d6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	685b      	ldr	r3, [r3, #4]
 8008166:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800816a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008172:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	699b      	ldr	r3, [r3, #24]
 800817a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800817e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008182:	d121      	bne.n	80081c8 <I2C_IsErrorOccurred+0xbc>
 8008184:	697b      	ldr	r3, [r7, #20]
 8008186:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800818a:	d01d      	beq.n	80081c8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800818c:	7cfb      	ldrb	r3, [r7, #19]
 800818e:	2b20      	cmp	r3, #32
 8008190:	d01a      	beq.n	80081c8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	685a      	ldr	r2, [r3, #4]
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80081a0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80081a2:	f7fd fd3b 	bl	8005c1c <HAL_GetTick>
 80081a6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80081a8:	e00e      	b.n	80081c8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80081aa:	f7fd fd37 	bl	8005c1c <HAL_GetTick>
 80081ae:	4602      	mov	r2, r0
 80081b0:	69fb      	ldr	r3, [r7, #28]
 80081b2:	1ad3      	subs	r3, r2, r3
 80081b4:	2b19      	cmp	r3, #25
 80081b6:	d907      	bls.n	80081c8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80081b8:	6a3b      	ldr	r3, [r7, #32]
 80081ba:	f043 0320 	orr.w	r3, r3, #32
 80081be:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80081c0:	2301      	movs	r3, #1
 80081c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80081c6:	e006      	b.n	80081d6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	699b      	ldr	r3, [r3, #24]
 80081ce:	f003 0320 	and.w	r3, r3, #32
 80081d2:	2b20      	cmp	r3, #32
 80081d4:	d1e9      	bne.n	80081aa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	699b      	ldr	r3, [r3, #24]
 80081dc:	f003 0320 	and.w	r3, r3, #32
 80081e0:	2b20      	cmp	r3, #32
 80081e2:	d003      	beq.n	80081ec <I2C_IsErrorOccurred+0xe0>
 80081e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d0aa      	beq.n	8008142 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80081ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d103      	bne.n	80081fc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	2220      	movs	r2, #32
 80081fa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80081fc:	6a3b      	ldr	r3, [r7, #32]
 80081fe:	f043 0304 	orr.w	r3, r3, #4
 8008202:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008204:	2301      	movs	r3, #1
 8008206:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	699b      	ldr	r3, [r3, #24]
 8008210:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8008212:	69bb      	ldr	r3, [r7, #24]
 8008214:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008218:	2b00      	cmp	r3, #0
 800821a:	d00b      	beq.n	8008234 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800821c:	6a3b      	ldr	r3, [r7, #32]
 800821e:	f043 0301 	orr.w	r3, r3, #1
 8008222:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800822c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800822e:	2301      	movs	r3, #1
 8008230:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8008234:	69bb      	ldr	r3, [r7, #24]
 8008236:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800823a:	2b00      	cmp	r3, #0
 800823c:	d00b      	beq.n	8008256 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800823e:	6a3b      	ldr	r3, [r7, #32]
 8008240:	f043 0308 	orr.w	r3, r3, #8
 8008244:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800824e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008250:	2301      	movs	r3, #1
 8008252:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8008256:	69bb      	ldr	r3, [r7, #24]
 8008258:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800825c:	2b00      	cmp	r3, #0
 800825e:	d00b      	beq.n	8008278 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008260:	6a3b      	ldr	r3, [r7, #32]
 8008262:	f043 0302 	orr.w	r3, r3, #2
 8008266:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008270:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008272:	2301      	movs	r3, #1
 8008274:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8008278:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800827c:	2b00      	cmp	r3, #0
 800827e:	d01c      	beq.n	80082ba <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008280:	68f8      	ldr	r0, [r7, #12]
 8008282:	f7ff fe1e 	bl	8007ec2 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	6859      	ldr	r1, [r3, #4]
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681a      	ldr	r2, [r3, #0]
 8008290:	4b0d      	ldr	r3, [pc, #52]	@ (80082c8 <I2C_IsErrorOccurred+0x1bc>)
 8008292:	400b      	ands	r3, r1
 8008294:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800829a:	6a3b      	ldr	r3, [r7, #32]
 800829c:	431a      	orrs	r2, r3
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	2220      	movs	r2, #32
 80082a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	2200      	movs	r2, #0
 80082ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	2200      	movs	r2, #0
 80082b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80082ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80082be:	4618      	mov	r0, r3
 80082c0:	3728      	adds	r7, #40	@ 0x28
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}
 80082c6:	bf00      	nop
 80082c8:	fe00e800 	.word	0xfe00e800

080082cc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b087      	sub	sp, #28
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	60f8      	str	r0, [r7, #12]
 80082d4:	607b      	str	r3, [r7, #4]
 80082d6:	460b      	mov	r3, r1
 80082d8:	817b      	strh	r3, [r7, #10]
 80082da:	4613      	mov	r3, r2
 80082dc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80082de:	897b      	ldrh	r3, [r7, #10]
 80082e0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80082e4:	7a7b      	ldrb	r3, [r7, #9]
 80082e6:	041b      	lsls	r3, r3, #16
 80082e8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80082ec:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80082f2:	6a3b      	ldr	r3, [r7, #32]
 80082f4:	4313      	orrs	r3, r2
 80082f6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80082fa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	685a      	ldr	r2, [r3, #4]
 8008302:	6a3b      	ldr	r3, [r7, #32]
 8008304:	0d5b      	lsrs	r3, r3, #21
 8008306:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800830a:	4b08      	ldr	r3, [pc, #32]	@ (800832c <I2C_TransferConfig+0x60>)
 800830c:	430b      	orrs	r3, r1
 800830e:	43db      	mvns	r3, r3
 8008310:	ea02 0103 	and.w	r1, r2, r3
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	697a      	ldr	r2, [r7, #20]
 800831a:	430a      	orrs	r2, r1
 800831c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800831e:	bf00      	nop
 8008320:	371c      	adds	r7, #28
 8008322:	46bd      	mov	sp, r7
 8008324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008328:	4770      	bx	lr
 800832a:	bf00      	nop
 800832c:	03ff63ff 	.word	0x03ff63ff

08008330 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008330:	b480      	push	{r7}
 8008332:	b085      	sub	sp, #20
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
 8008338:	460b      	mov	r3, r1
 800833a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800833c:	2300      	movs	r3, #0
 800833e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008340:	887b      	ldrh	r3, [r7, #2]
 8008342:	f003 0301 	and.w	r3, r3, #1
 8008346:	2b00      	cmp	r3, #0
 8008348:	d00f      	beq.n	800836a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8008350:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008358:	b2db      	uxtb	r3, r3
 800835a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800835e:	2b28      	cmp	r3, #40	@ 0x28
 8008360:	d003      	beq.n	800836a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8008368:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800836a:	887b      	ldrh	r3, [r7, #2]
 800836c:	f003 0302 	and.w	r3, r3, #2
 8008370:	2b00      	cmp	r3, #0
 8008372:	d00f      	beq.n	8008394 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800837a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008382:	b2db      	uxtb	r3, r3
 8008384:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008388:	2b28      	cmp	r3, #40	@ 0x28
 800838a:	d003      	beq.n	8008394 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8008392:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008394:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008398:	2b00      	cmp	r3, #0
 800839a:	da03      	bge.n	80083a4 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80083a2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80083a4:	887b      	ldrh	r3, [r7, #2]
 80083a6:	2b10      	cmp	r3, #16
 80083a8:	d103      	bne.n	80083b2 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80083b0:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80083b2:	887b      	ldrh	r3, [r7, #2]
 80083b4:	2b20      	cmp	r3, #32
 80083b6:	d103      	bne.n	80083c0 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	f043 0320 	orr.w	r3, r3, #32
 80083be:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80083c0:	887b      	ldrh	r3, [r7, #2]
 80083c2:	2b40      	cmp	r3, #64	@ 0x40
 80083c4:	d103      	bne.n	80083ce <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083cc:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	6819      	ldr	r1, [r3, #0]
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	43da      	mvns	r2, r3
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	400a      	ands	r2, r1
 80083de:	601a      	str	r2, [r3, #0]
}
 80083e0:	bf00      	nop
 80083e2:	3714      	adds	r7, #20
 80083e4:	46bd      	mov	sp, r7
 80083e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ea:	4770      	bx	lr

080083ec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b083      	sub	sp, #12
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
 80083f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80083fc:	b2db      	uxtb	r3, r3
 80083fe:	2b20      	cmp	r3, #32
 8008400:	d138      	bne.n	8008474 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008408:	2b01      	cmp	r3, #1
 800840a:	d101      	bne.n	8008410 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800840c:	2302      	movs	r3, #2
 800840e:	e032      	b.n	8008476 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2201      	movs	r2, #1
 8008414:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2224      	movs	r2, #36	@ 0x24
 800841c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	681a      	ldr	r2, [r3, #0]
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f022 0201 	bic.w	r2, r2, #1
 800842e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	681a      	ldr	r2, [r3, #0]
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800843e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	6819      	ldr	r1, [r3, #0]
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	683a      	ldr	r2, [r7, #0]
 800844c:	430a      	orrs	r2, r1
 800844e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	681a      	ldr	r2, [r3, #0]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f042 0201 	orr.w	r2, r2, #1
 800845e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2220      	movs	r2, #32
 8008464:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2200      	movs	r2, #0
 800846c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008470:	2300      	movs	r3, #0
 8008472:	e000      	b.n	8008476 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008474:	2302      	movs	r3, #2
  }
}
 8008476:	4618      	mov	r0, r3
 8008478:	370c      	adds	r7, #12
 800847a:	46bd      	mov	sp, r7
 800847c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008480:	4770      	bx	lr

08008482 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008482:	b480      	push	{r7}
 8008484:	b085      	sub	sp, #20
 8008486:	af00      	add	r7, sp, #0
 8008488:	6078      	str	r0, [r7, #4]
 800848a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008492:	b2db      	uxtb	r3, r3
 8008494:	2b20      	cmp	r3, #32
 8008496:	d139      	bne.n	800850c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800849e:	2b01      	cmp	r3, #1
 80084a0:	d101      	bne.n	80084a6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80084a2:	2302      	movs	r3, #2
 80084a4:	e033      	b.n	800850e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2201      	movs	r2, #1
 80084aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2224      	movs	r2, #36	@ 0x24
 80084b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	681a      	ldr	r2, [r3, #0]
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f022 0201 	bic.w	r2, r2, #1
 80084c4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80084d4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	021b      	lsls	r3, r3, #8
 80084da:	68fa      	ldr	r2, [r7, #12]
 80084dc:	4313      	orrs	r3, r2
 80084de:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	68fa      	ldr	r2, [r7, #12]
 80084e6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	681a      	ldr	r2, [r3, #0]
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	f042 0201 	orr.w	r2, r2, #1
 80084f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2220      	movs	r2, #32
 80084fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2200      	movs	r2, #0
 8008504:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008508:	2300      	movs	r3, #0
 800850a:	e000      	b.n	800850e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800850c:	2302      	movs	r3, #2
  }
}
 800850e:	4618      	mov	r0, r3
 8008510:	3714      	adds	r7, #20
 8008512:	46bd      	mov	sp, r7
 8008514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008518:	4770      	bx	lr
	...

0800851c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800851c:	b480      	push	{r7}
 800851e:	b085      	sub	sp, #20
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d141      	bne.n	80085ae <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800852a:	4b4b      	ldr	r3, [pc, #300]	@ (8008658 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008532:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008536:	d131      	bne.n	800859c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008538:	4b47      	ldr	r3, [pc, #284]	@ (8008658 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800853a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800853e:	4a46      	ldr	r2, [pc, #280]	@ (8008658 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008540:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008544:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008548:	4b43      	ldr	r3, [pc, #268]	@ (8008658 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008550:	4a41      	ldr	r2, [pc, #260]	@ (8008658 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008552:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008556:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008558:	4b40      	ldr	r3, [pc, #256]	@ (800865c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	2232      	movs	r2, #50	@ 0x32
 800855e:	fb02 f303 	mul.w	r3, r2, r3
 8008562:	4a3f      	ldr	r2, [pc, #252]	@ (8008660 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008564:	fba2 2303 	umull	r2, r3, r2, r3
 8008568:	0c9b      	lsrs	r3, r3, #18
 800856a:	3301      	adds	r3, #1
 800856c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800856e:	e002      	b.n	8008576 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	3b01      	subs	r3, #1
 8008574:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008576:	4b38      	ldr	r3, [pc, #224]	@ (8008658 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008578:	695b      	ldr	r3, [r3, #20]
 800857a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800857e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008582:	d102      	bne.n	800858a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d1f2      	bne.n	8008570 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800858a:	4b33      	ldr	r3, [pc, #204]	@ (8008658 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800858c:	695b      	ldr	r3, [r3, #20]
 800858e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008592:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008596:	d158      	bne.n	800864a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008598:	2303      	movs	r3, #3
 800859a:	e057      	b.n	800864c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800859c:	4b2e      	ldr	r3, [pc, #184]	@ (8008658 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800859e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085a2:	4a2d      	ldr	r2, [pc, #180]	@ (8008658 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80085a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80085ac:	e04d      	b.n	800864a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085b4:	d141      	bne.n	800863a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80085b6:	4b28      	ldr	r3, [pc, #160]	@ (8008658 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80085be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80085c2:	d131      	bne.n	8008628 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80085c4:	4b24      	ldr	r3, [pc, #144]	@ (8008658 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80085c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085ca:	4a23      	ldr	r2, [pc, #140]	@ (8008658 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80085cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80085d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80085d4:	4b20      	ldr	r3, [pc, #128]	@ (8008658 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80085dc:	4a1e      	ldr	r2, [pc, #120]	@ (8008658 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80085de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80085e2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80085e4:	4b1d      	ldr	r3, [pc, #116]	@ (800865c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	2232      	movs	r2, #50	@ 0x32
 80085ea:	fb02 f303 	mul.w	r3, r2, r3
 80085ee:	4a1c      	ldr	r2, [pc, #112]	@ (8008660 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80085f0:	fba2 2303 	umull	r2, r3, r2, r3
 80085f4:	0c9b      	lsrs	r3, r3, #18
 80085f6:	3301      	adds	r3, #1
 80085f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80085fa:	e002      	b.n	8008602 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	3b01      	subs	r3, #1
 8008600:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008602:	4b15      	ldr	r3, [pc, #84]	@ (8008658 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008604:	695b      	ldr	r3, [r3, #20]
 8008606:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800860a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800860e:	d102      	bne.n	8008616 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d1f2      	bne.n	80085fc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008616:	4b10      	ldr	r3, [pc, #64]	@ (8008658 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008618:	695b      	ldr	r3, [r3, #20]
 800861a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800861e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008622:	d112      	bne.n	800864a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008624:	2303      	movs	r3, #3
 8008626:	e011      	b.n	800864c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008628:	4b0b      	ldr	r3, [pc, #44]	@ (8008658 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800862a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800862e:	4a0a      	ldr	r2, [pc, #40]	@ (8008658 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008630:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008634:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008638:	e007      	b.n	800864a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800863a:	4b07      	ldr	r3, [pc, #28]	@ (8008658 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008642:	4a05      	ldr	r2, [pc, #20]	@ (8008658 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008644:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008648:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800864a:	2300      	movs	r3, #0
}
 800864c:	4618      	mov	r0, r3
 800864e:	3714      	adds	r7, #20
 8008650:	46bd      	mov	sp, r7
 8008652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008656:	4770      	bx	lr
 8008658:	40007000 	.word	0x40007000
 800865c:	20000000 	.word	0x20000000
 8008660:	431bde83 	.word	0x431bde83

08008664 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008664:	b480      	push	{r7}
 8008666:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008668:	4b05      	ldr	r3, [pc, #20]	@ (8008680 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800866a:	689b      	ldr	r3, [r3, #8]
 800866c:	4a04      	ldr	r2, [pc, #16]	@ (8008680 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800866e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008672:	6093      	str	r3, [r2, #8]
}
 8008674:	bf00      	nop
 8008676:	46bd      	mov	sp, r7
 8008678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867c:	4770      	bx	lr
 800867e:	bf00      	nop
 8008680:	40007000 	.word	0x40007000

08008684 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b088      	sub	sp, #32
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d101      	bne.n	8008696 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008692:	2301      	movs	r3, #1
 8008694:	e2fe      	b.n	8008c94 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f003 0301 	and.w	r3, r3, #1
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d075      	beq.n	800878e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80086a2:	4b97      	ldr	r3, [pc, #604]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 80086a4:	689b      	ldr	r3, [r3, #8]
 80086a6:	f003 030c 	and.w	r3, r3, #12
 80086aa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80086ac:	4b94      	ldr	r3, [pc, #592]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 80086ae:	68db      	ldr	r3, [r3, #12]
 80086b0:	f003 0303 	and.w	r3, r3, #3
 80086b4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80086b6:	69bb      	ldr	r3, [r7, #24]
 80086b8:	2b0c      	cmp	r3, #12
 80086ba:	d102      	bne.n	80086c2 <HAL_RCC_OscConfig+0x3e>
 80086bc:	697b      	ldr	r3, [r7, #20]
 80086be:	2b03      	cmp	r3, #3
 80086c0:	d002      	beq.n	80086c8 <HAL_RCC_OscConfig+0x44>
 80086c2:	69bb      	ldr	r3, [r7, #24]
 80086c4:	2b08      	cmp	r3, #8
 80086c6:	d10b      	bne.n	80086e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80086c8:	4b8d      	ldr	r3, [pc, #564]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d05b      	beq.n	800878c <HAL_RCC_OscConfig+0x108>
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	685b      	ldr	r3, [r3, #4]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d157      	bne.n	800878c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80086dc:	2301      	movs	r3, #1
 80086de:	e2d9      	b.n	8008c94 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	685b      	ldr	r3, [r3, #4]
 80086e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80086e8:	d106      	bne.n	80086f8 <HAL_RCC_OscConfig+0x74>
 80086ea:	4b85      	ldr	r3, [pc, #532]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4a84      	ldr	r2, [pc, #528]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 80086f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80086f4:	6013      	str	r3, [r2, #0]
 80086f6:	e01d      	b.n	8008734 <HAL_RCC_OscConfig+0xb0>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	685b      	ldr	r3, [r3, #4]
 80086fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008700:	d10c      	bne.n	800871c <HAL_RCC_OscConfig+0x98>
 8008702:	4b7f      	ldr	r3, [pc, #508]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	4a7e      	ldr	r2, [pc, #504]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 8008708:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800870c:	6013      	str	r3, [r2, #0]
 800870e:	4b7c      	ldr	r3, [pc, #496]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a7b      	ldr	r2, [pc, #492]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 8008714:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008718:	6013      	str	r3, [r2, #0]
 800871a:	e00b      	b.n	8008734 <HAL_RCC_OscConfig+0xb0>
 800871c:	4b78      	ldr	r3, [pc, #480]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	4a77      	ldr	r2, [pc, #476]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 8008722:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008726:	6013      	str	r3, [r2, #0]
 8008728:	4b75      	ldr	r3, [pc, #468]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	4a74      	ldr	r2, [pc, #464]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 800872e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008732:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	685b      	ldr	r3, [r3, #4]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d013      	beq.n	8008764 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800873c:	f7fd fa6e 	bl	8005c1c <HAL_GetTick>
 8008740:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008742:	e008      	b.n	8008756 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008744:	f7fd fa6a 	bl	8005c1c <HAL_GetTick>
 8008748:	4602      	mov	r2, r0
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	1ad3      	subs	r3, r2, r3
 800874e:	2b64      	cmp	r3, #100	@ 0x64
 8008750:	d901      	bls.n	8008756 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008752:	2303      	movs	r3, #3
 8008754:	e29e      	b.n	8008c94 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008756:	4b6a      	ldr	r3, [pc, #424]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800875e:	2b00      	cmp	r3, #0
 8008760:	d0f0      	beq.n	8008744 <HAL_RCC_OscConfig+0xc0>
 8008762:	e014      	b.n	800878e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008764:	f7fd fa5a 	bl	8005c1c <HAL_GetTick>
 8008768:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800876a:	e008      	b.n	800877e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800876c:	f7fd fa56 	bl	8005c1c <HAL_GetTick>
 8008770:	4602      	mov	r2, r0
 8008772:	693b      	ldr	r3, [r7, #16]
 8008774:	1ad3      	subs	r3, r2, r3
 8008776:	2b64      	cmp	r3, #100	@ 0x64
 8008778:	d901      	bls.n	800877e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800877a:	2303      	movs	r3, #3
 800877c:	e28a      	b.n	8008c94 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800877e:	4b60      	ldr	r3, [pc, #384]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008786:	2b00      	cmp	r3, #0
 8008788:	d1f0      	bne.n	800876c <HAL_RCC_OscConfig+0xe8>
 800878a:	e000      	b.n	800878e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800878c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f003 0302 	and.w	r3, r3, #2
 8008796:	2b00      	cmp	r3, #0
 8008798:	d075      	beq.n	8008886 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800879a:	4b59      	ldr	r3, [pc, #356]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 800879c:	689b      	ldr	r3, [r3, #8]
 800879e:	f003 030c 	and.w	r3, r3, #12
 80087a2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80087a4:	4b56      	ldr	r3, [pc, #344]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 80087a6:	68db      	ldr	r3, [r3, #12]
 80087a8:	f003 0303 	and.w	r3, r3, #3
 80087ac:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80087ae:	69bb      	ldr	r3, [r7, #24]
 80087b0:	2b0c      	cmp	r3, #12
 80087b2:	d102      	bne.n	80087ba <HAL_RCC_OscConfig+0x136>
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	2b02      	cmp	r3, #2
 80087b8:	d002      	beq.n	80087c0 <HAL_RCC_OscConfig+0x13c>
 80087ba:	69bb      	ldr	r3, [r7, #24]
 80087bc:	2b04      	cmp	r3, #4
 80087be:	d11f      	bne.n	8008800 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80087c0:	4b4f      	ldr	r3, [pc, #316]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d005      	beq.n	80087d8 <HAL_RCC_OscConfig+0x154>
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	68db      	ldr	r3, [r3, #12]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d101      	bne.n	80087d8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80087d4:	2301      	movs	r3, #1
 80087d6:	e25d      	b.n	8008c94 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80087d8:	4b49      	ldr	r3, [pc, #292]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	691b      	ldr	r3, [r3, #16]
 80087e4:	061b      	lsls	r3, r3, #24
 80087e6:	4946      	ldr	r1, [pc, #280]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 80087e8:	4313      	orrs	r3, r2
 80087ea:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80087ec:	4b45      	ldr	r3, [pc, #276]	@ (8008904 <HAL_RCC_OscConfig+0x280>)
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	4618      	mov	r0, r3
 80087f2:	f7fd f9c7 	bl	8005b84 <HAL_InitTick>
 80087f6:	4603      	mov	r3, r0
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d043      	beq.n	8008884 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80087fc:	2301      	movs	r3, #1
 80087fe:	e249      	b.n	8008c94 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	68db      	ldr	r3, [r3, #12]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d023      	beq.n	8008850 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008808:	4b3d      	ldr	r3, [pc, #244]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	4a3c      	ldr	r2, [pc, #240]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 800880e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008812:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008814:	f7fd fa02 	bl	8005c1c <HAL_GetTick>
 8008818:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800881a:	e008      	b.n	800882e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800881c:	f7fd f9fe 	bl	8005c1c <HAL_GetTick>
 8008820:	4602      	mov	r2, r0
 8008822:	693b      	ldr	r3, [r7, #16]
 8008824:	1ad3      	subs	r3, r2, r3
 8008826:	2b02      	cmp	r3, #2
 8008828:	d901      	bls.n	800882e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800882a:	2303      	movs	r3, #3
 800882c:	e232      	b.n	8008c94 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800882e:	4b34      	ldr	r3, [pc, #208]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008836:	2b00      	cmp	r3, #0
 8008838:	d0f0      	beq.n	800881c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800883a:	4b31      	ldr	r3, [pc, #196]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 800883c:	685b      	ldr	r3, [r3, #4]
 800883e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	691b      	ldr	r3, [r3, #16]
 8008846:	061b      	lsls	r3, r3, #24
 8008848:	492d      	ldr	r1, [pc, #180]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 800884a:	4313      	orrs	r3, r2
 800884c:	604b      	str	r3, [r1, #4]
 800884e:	e01a      	b.n	8008886 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008850:	4b2b      	ldr	r3, [pc, #172]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	4a2a      	ldr	r2, [pc, #168]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 8008856:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800885a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800885c:	f7fd f9de 	bl	8005c1c <HAL_GetTick>
 8008860:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008862:	e008      	b.n	8008876 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008864:	f7fd f9da 	bl	8005c1c <HAL_GetTick>
 8008868:	4602      	mov	r2, r0
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	1ad3      	subs	r3, r2, r3
 800886e:	2b02      	cmp	r3, #2
 8008870:	d901      	bls.n	8008876 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008872:	2303      	movs	r3, #3
 8008874:	e20e      	b.n	8008c94 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008876:	4b22      	ldr	r3, [pc, #136]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800887e:	2b00      	cmp	r3, #0
 8008880:	d1f0      	bne.n	8008864 <HAL_RCC_OscConfig+0x1e0>
 8008882:	e000      	b.n	8008886 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008884:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f003 0308 	and.w	r3, r3, #8
 800888e:	2b00      	cmp	r3, #0
 8008890:	d041      	beq.n	8008916 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	695b      	ldr	r3, [r3, #20]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d01c      	beq.n	80088d4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800889a:	4b19      	ldr	r3, [pc, #100]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 800889c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80088a0:	4a17      	ldr	r2, [pc, #92]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 80088a2:	f043 0301 	orr.w	r3, r3, #1
 80088a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088aa:	f7fd f9b7 	bl	8005c1c <HAL_GetTick>
 80088ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80088b0:	e008      	b.n	80088c4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80088b2:	f7fd f9b3 	bl	8005c1c <HAL_GetTick>
 80088b6:	4602      	mov	r2, r0
 80088b8:	693b      	ldr	r3, [r7, #16]
 80088ba:	1ad3      	subs	r3, r2, r3
 80088bc:	2b02      	cmp	r3, #2
 80088be:	d901      	bls.n	80088c4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80088c0:	2303      	movs	r3, #3
 80088c2:	e1e7      	b.n	8008c94 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80088c4:	4b0e      	ldr	r3, [pc, #56]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 80088c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80088ca:	f003 0302 	and.w	r3, r3, #2
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d0ef      	beq.n	80088b2 <HAL_RCC_OscConfig+0x22e>
 80088d2:	e020      	b.n	8008916 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80088d4:	4b0a      	ldr	r3, [pc, #40]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 80088d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80088da:	4a09      	ldr	r2, [pc, #36]	@ (8008900 <HAL_RCC_OscConfig+0x27c>)
 80088dc:	f023 0301 	bic.w	r3, r3, #1
 80088e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088e4:	f7fd f99a 	bl	8005c1c <HAL_GetTick>
 80088e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80088ea:	e00d      	b.n	8008908 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80088ec:	f7fd f996 	bl	8005c1c <HAL_GetTick>
 80088f0:	4602      	mov	r2, r0
 80088f2:	693b      	ldr	r3, [r7, #16]
 80088f4:	1ad3      	subs	r3, r2, r3
 80088f6:	2b02      	cmp	r3, #2
 80088f8:	d906      	bls.n	8008908 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80088fa:	2303      	movs	r3, #3
 80088fc:	e1ca      	b.n	8008c94 <HAL_RCC_OscConfig+0x610>
 80088fe:	bf00      	nop
 8008900:	40021000 	.word	0x40021000
 8008904:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008908:	4b8c      	ldr	r3, [pc, #560]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 800890a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800890e:	f003 0302 	and.w	r3, r3, #2
 8008912:	2b00      	cmp	r3, #0
 8008914:	d1ea      	bne.n	80088ec <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f003 0304 	and.w	r3, r3, #4
 800891e:	2b00      	cmp	r3, #0
 8008920:	f000 80a6 	beq.w	8008a70 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008924:	2300      	movs	r3, #0
 8008926:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008928:	4b84      	ldr	r3, [pc, #528]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 800892a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800892c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008930:	2b00      	cmp	r3, #0
 8008932:	d101      	bne.n	8008938 <HAL_RCC_OscConfig+0x2b4>
 8008934:	2301      	movs	r3, #1
 8008936:	e000      	b.n	800893a <HAL_RCC_OscConfig+0x2b6>
 8008938:	2300      	movs	r3, #0
 800893a:	2b00      	cmp	r3, #0
 800893c:	d00d      	beq.n	800895a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800893e:	4b7f      	ldr	r3, [pc, #508]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 8008940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008942:	4a7e      	ldr	r2, [pc, #504]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 8008944:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008948:	6593      	str	r3, [r2, #88]	@ 0x58
 800894a:	4b7c      	ldr	r3, [pc, #496]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 800894c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800894e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008952:	60fb      	str	r3, [r7, #12]
 8008954:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008956:	2301      	movs	r3, #1
 8008958:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800895a:	4b79      	ldr	r3, [pc, #484]	@ (8008b40 <HAL_RCC_OscConfig+0x4bc>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008962:	2b00      	cmp	r3, #0
 8008964:	d118      	bne.n	8008998 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008966:	4b76      	ldr	r3, [pc, #472]	@ (8008b40 <HAL_RCC_OscConfig+0x4bc>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	4a75      	ldr	r2, [pc, #468]	@ (8008b40 <HAL_RCC_OscConfig+0x4bc>)
 800896c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008970:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008972:	f7fd f953 	bl	8005c1c <HAL_GetTick>
 8008976:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008978:	e008      	b.n	800898c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800897a:	f7fd f94f 	bl	8005c1c <HAL_GetTick>
 800897e:	4602      	mov	r2, r0
 8008980:	693b      	ldr	r3, [r7, #16]
 8008982:	1ad3      	subs	r3, r2, r3
 8008984:	2b02      	cmp	r3, #2
 8008986:	d901      	bls.n	800898c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008988:	2303      	movs	r3, #3
 800898a:	e183      	b.n	8008c94 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800898c:	4b6c      	ldr	r3, [pc, #432]	@ (8008b40 <HAL_RCC_OscConfig+0x4bc>)
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008994:	2b00      	cmp	r3, #0
 8008996:	d0f0      	beq.n	800897a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	689b      	ldr	r3, [r3, #8]
 800899c:	2b01      	cmp	r3, #1
 800899e:	d108      	bne.n	80089b2 <HAL_RCC_OscConfig+0x32e>
 80089a0:	4b66      	ldr	r3, [pc, #408]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 80089a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089a6:	4a65      	ldr	r2, [pc, #404]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 80089a8:	f043 0301 	orr.w	r3, r3, #1
 80089ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80089b0:	e024      	b.n	80089fc <HAL_RCC_OscConfig+0x378>
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	689b      	ldr	r3, [r3, #8]
 80089b6:	2b05      	cmp	r3, #5
 80089b8:	d110      	bne.n	80089dc <HAL_RCC_OscConfig+0x358>
 80089ba:	4b60      	ldr	r3, [pc, #384]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 80089bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089c0:	4a5e      	ldr	r2, [pc, #376]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 80089c2:	f043 0304 	orr.w	r3, r3, #4
 80089c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80089ca:	4b5c      	ldr	r3, [pc, #368]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 80089cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089d0:	4a5a      	ldr	r2, [pc, #360]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 80089d2:	f043 0301 	orr.w	r3, r3, #1
 80089d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80089da:	e00f      	b.n	80089fc <HAL_RCC_OscConfig+0x378>
 80089dc:	4b57      	ldr	r3, [pc, #348]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 80089de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089e2:	4a56      	ldr	r2, [pc, #344]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 80089e4:	f023 0301 	bic.w	r3, r3, #1
 80089e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80089ec:	4b53      	ldr	r3, [pc, #332]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 80089ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089f2:	4a52      	ldr	r2, [pc, #328]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 80089f4:	f023 0304 	bic.w	r3, r3, #4
 80089f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	689b      	ldr	r3, [r3, #8]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d016      	beq.n	8008a32 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a04:	f7fd f90a 	bl	8005c1c <HAL_GetTick>
 8008a08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008a0a:	e00a      	b.n	8008a22 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008a0c:	f7fd f906 	bl	8005c1c <HAL_GetTick>
 8008a10:	4602      	mov	r2, r0
 8008a12:	693b      	ldr	r3, [r7, #16]
 8008a14:	1ad3      	subs	r3, r2, r3
 8008a16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008a1a:	4293      	cmp	r3, r2
 8008a1c:	d901      	bls.n	8008a22 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8008a1e:	2303      	movs	r3, #3
 8008a20:	e138      	b.n	8008c94 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008a22:	4b46      	ldr	r3, [pc, #280]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 8008a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a28:	f003 0302 	and.w	r3, r3, #2
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d0ed      	beq.n	8008a0c <HAL_RCC_OscConfig+0x388>
 8008a30:	e015      	b.n	8008a5e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a32:	f7fd f8f3 	bl	8005c1c <HAL_GetTick>
 8008a36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008a38:	e00a      	b.n	8008a50 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008a3a:	f7fd f8ef 	bl	8005c1c <HAL_GetTick>
 8008a3e:	4602      	mov	r2, r0
 8008a40:	693b      	ldr	r3, [r7, #16]
 8008a42:	1ad3      	subs	r3, r2, r3
 8008a44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008a48:	4293      	cmp	r3, r2
 8008a4a:	d901      	bls.n	8008a50 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008a4c:	2303      	movs	r3, #3
 8008a4e:	e121      	b.n	8008c94 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008a50:	4b3a      	ldr	r3, [pc, #232]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 8008a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a56:	f003 0302 	and.w	r3, r3, #2
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d1ed      	bne.n	8008a3a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008a5e:	7ffb      	ldrb	r3, [r7, #31]
 8008a60:	2b01      	cmp	r3, #1
 8008a62:	d105      	bne.n	8008a70 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008a64:	4b35      	ldr	r3, [pc, #212]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 8008a66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a68:	4a34      	ldr	r2, [pc, #208]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 8008a6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008a6e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f003 0320 	and.w	r3, r3, #32
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d03c      	beq.n	8008af6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	699b      	ldr	r3, [r3, #24]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d01c      	beq.n	8008abe <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008a84:	4b2d      	ldr	r3, [pc, #180]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 8008a86:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008a8a:	4a2c      	ldr	r2, [pc, #176]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 8008a8c:	f043 0301 	orr.w	r3, r3, #1
 8008a90:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a94:	f7fd f8c2 	bl	8005c1c <HAL_GetTick>
 8008a98:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008a9a:	e008      	b.n	8008aae <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008a9c:	f7fd f8be 	bl	8005c1c <HAL_GetTick>
 8008aa0:	4602      	mov	r2, r0
 8008aa2:	693b      	ldr	r3, [r7, #16]
 8008aa4:	1ad3      	subs	r3, r2, r3
 8008aa6:	2b02      	cmp	r3, #2
 8008aa8:	d901      	bls.n	8008aae <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8008aaa:	2303      	movs	r3, #3
 8008aac:	e0f2      	b.n	8008c94 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008aae:	4b23      	ldr	r3, [pc, #140]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 8008ab0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008ab4:	f003 0302 	and.w	r3, r3, #2
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d0ef      	beq.n	8008a9c <HAL_RCC_OscConfig+0x418>
 8008abc:	e01b      	b.n	8008af6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008abe:	4b1f      	ldr	r3, [pc, #124]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 8008ac0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008ac4:	4a1d      	ldr	r2, [pc, #116]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 8008ac6:	f023 0301 	bic.w	r3, r3, #1
 8008aca:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ace:	f7fd f8a5 	bl	8005c1c <HAL_GetTick>
 8008ad2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008ad4:	e008      	b.n	8008ae8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008ad6:	f7fd f8a1 	bl	8005c1c <HAL_GetTick>
 8008ada:	4602      	mov	r2, r0
 8008adc:	693b      	ldr	r3, [r7, #16]
 8008ade:	1ad3      	subs	r3, r2, r3
 8008ae0:	2b02      	cmp	r3, #2
 8008ae2:	d901      	bls.n	8008ae8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008ae4:	2303      	movs	r3, #3
 8008ae6:	e0d5      	b.n	8008c94 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008ae8:	4b14      	ldr	r3, [pc, #80]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 8008aea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008aee:	f003 0302 	and.w	r3, r3, #2
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d1ef      	bne.n	8008ad6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	69db      	ldr	r3, [r3, #28]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	f000 80c9 	beq.w	8008c92 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008b00:	4b0e      	ldr	r3, [pc, #56]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 8008b02:	689b      	ldr	r3, [r3, #8]
 8008b04:	f003 030c 	and.w	r3, r3, #12
 8008b08:	2b0c      	cmp	r3, #12
 8008b0a:	f000 8083 	beq.w	8008c14 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	69db      	ldr	r3, [r3, #28]
 8008b12:	2b02      	cmp	r3, #2
 8008b14:	d15e      	bne.n	8008bd4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008b16:	4b09      	ldr	r3, [pc, #36]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	4a08      	ldr	r2, [pc, #32]	@ (8008b3c <HAL_RCC_OscConfig+0x4b8>)
 8008b1c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008b20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b22:	f7fd f87b 	bl	8005c1c <HAL_GetTick>
 8008b26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008b28:	e00c      	b.n	8008b44 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008b2a:	f7fd f877 	bl	8005c1c <HAL_GetTick>
 8008b2e:	4602      	mov	r2, r0
 8008b30:	693b      	ldr	r3, [r7, #16]
 8008b32:	1ad3      	subs	r3, r2, r3
 8008b34:	2b02      	cmp	r3, #2
 8008b36:	d905      	bls.n	8008b44 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008b38:	2303      	movs	r3, #3
 8008b3a:	e0ab      	b.n	8008c94 <HAL_RCC_OscConfig+0x610>
 8008b3c:	40021000 	.word	0x40021000
 8008b40:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008b44:	4b55      	ldr	r3, [pc, #340]	@ (8008c9c <HAL_RCC_OscConfig+0x618>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d1ec      	bne.n	8008b2a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008b50:	4b52      	ldr	r3, [pc, #328]	@ (8008c9c <HAL_RCC_OscConfig+0x618>)
 8008b52:	68da      	ldr	r2, [r3, #12]
 8008b54:	4b52      	ldr	r3, [pc, #328]	@ (8008ca0 <HAL_RCC_OscConfig+0x61c>)
 8008b56:	4013      	ands	r3, r2
 8008b58:	687a      	ldr	r2, [r7, #4]
 8008b5a:	6a11      	ldr	r1, [r2, #32]
 8008b5c:	687a      	ldr	r2, [r7, #4]
 8008b5e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008b60:	3a01      	subs	r2, #1
 8008b62:	0112      	lsls	r2, r2, #4
 8008b64:	4311      	orrs	r1, r2
 8008b66:	687a      	ldr	r2, [r7, #4]
 8008b68:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8008b6a:	0212      	lsls	r2, r2, #8
 8008b6c:	4311      	orrs	r1, r2
 8008b6e:	687a      	ldr	r2, [r7, #4]
 8008b70:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008b72:	0852      	lsrs	r2, r2, #1
 8008b74:	3a01      	subs	r2, #1
 8008b76:	0552      	lsls	r2, r2, #21
 8008b78:	4311      	orrs	r1, r2
 8008b7a:	687a      	ldr	r2, [r7, #4]
 8008b7c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008b7e:	0852      	lsrs	r2, r2, #1
 8008b80:	3a01      	subs	r2, #1
 8008b82:	0652      	lsls	r2, r2, #25
 8008b84:	4311      	orrs	r1, r2
 8008b86:	687a      	ldr	r2, [r7, #4]
 8008b88:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008b8a:	06d2      	lsls	r2, r2, #27
 8008b8c:	430a      	orrs	r2, r1
 8008b8e:	4943      	ldr	r1, [pc, #268]	@ (8008c9c <HAL_RCC_OscConfig+0x618>)
 8008b90:	4313      	orrs	r3, r2
 8008b92:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008b94:	4b41      	ldr	r3, [pc, #260]	@ (8008c9c <HAL_RCC_OscConfig+0x618>)
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	4a40      	ldr	r2, [pc, #256]	@ (8008c9c <HAL_RCC_OscConfig+0x618>)
 8008b9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008b9e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008ba0:	4b3e      	ldr	r3, [pc, #248]	@ (8008c9c <HAL_RCC_OscConfig+0x618>)
 8008ba2:	68db      	ldr	r3, [r3, #12]
 8008ba4:	4a3d      	ldr	r2, [pc, #244]	@ (8008c9c <HAL_RCC_OscConfig+0x618>)
 8008ba6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008baa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008bac:	f7fd f836 	bl	8005c1c <HAL_GetTick>
 8008bb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008bb2:	e008      	b.n	8008bc6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008bb4:	f7fd f832 	bl	8005c1c <HAL_GetTick>
 8008bb8:	4602      	mov	r2, r0
 8008bba:	693b      	ldr	r3, [r7, #16]
 8008bbc:	1ad3      	subs	r3, r2, r3
 8008bbe:	2b02      	cmp	r3, #2
 8008bc0:	d901      	bls.n	8008bc6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8008bc2:	2303      	movs	r3, #3
 8008bc4:	e066      	b.n	8008c94 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008bc6:	4b35      	ldr	r3, [pc, #212]	@ (8008c9c <HAL_RCC_OscConfig+0x618>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d0f0      	beq.n	8008bb4 <HAL_RCC_OscConfig+0x530>
 8008bd2:	e05e      	b.n	8008c92 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008bd4:	4b31      	ldr	r3, [pc, #196]	@ (8008c9c <HAL_RCC_OscConfig+0x618>)
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	4a30      	ldr	r2, [pc, #192]	@ (8008c9c <HAL_RCC_OscConfig+0x618>)
 8008bda:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008bde:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008be0:	f7fd f81c 	bl	8005c1c <HAL_GetTick>
 8008be4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008be6:	e008      	b.n	8008bfa <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008be8:	f7fd f818 	bl	8005c1c <HAL_GetTick>
 8008bec:	4602      	mov	r2, r0
 8008bee:	693b      	ldr	r3, [r7, #16]
 8008bf0:	1ad3      	subs	r3, r2, r3
 8008bf2:	2b02      	cmp	r3, #2
 8008bf4:	d901      	bls.n	8008bfa <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8008bf6:	2303      	movs	r3, #3
 8008bf8:	e04c      	b.n	8008c94 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008bfa:	4b28      	ldr	r3, [pc, #160]	@ (8008c9c <HAL_RCC_OscConfig+0x618>)
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d1f0      	bne.n	8008be8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008c06:	4b25      	ldr	r3, [pc, #148]	@ (8008c9c <HAL_RCC_OscConfig+0x618>)
 8008c08:	68da      	ldr	r2, [r3, #12]
 8008c0a:	4924      	ldr	r1, [pc, #144]	@ (8008c9c <HAL_RCC_OscConfig+0x618>)
 8008c0c:	4b25      	ldr	r3, [pc, #148]	@ (8008ca4 <HAL_RCC_OscConfig+0x620>)
 8008c0e:	4013      	ands	r3, r2
 8008c10:	60cb      	str	r3, [r1, #12]
 8008c12:	e03e      	b.n	8008c92 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	69db      	ldr	r3, [r3, #28]
 8008c18:	2b01      	cmp	r3, #1
 8008c1a:	d101      	bne.n	8008c20 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8008c1c:	2301      	movs	r3, #1
 8008c1e:	e039      	b.n	8008c94 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008c20:	4b1e      	ldr	r3, [pc, #120]	@ (8008c9c <HAL_RCC_OscConfig+0x618>)
 8008c22:	68db      	ldr	r3, [r3, #12]
 8008c24:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c26:	697b      	ldr	r3, [r7, #20]
 8008c28:	f003 0203 	and.w	r2, r3, #3
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6a1b      	ldr	r3, [r3, #32]
 8008c30:	429a      	cmp	r2, r3
 8008c32:	d12c      	bne.n	8008c8e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008c34:	697b      	ldr	r3, [r7, #20]
 8008c36:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c3e:	3b01      	subs	r3, #1
 8008c40:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c42:	429a      	cmp	r2, r3
 8008c44:	d123      	bne.n	8008c8e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c50:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008c52:	429a      	cmp	r2, r3
 8008c54:	d11b      	bne.n	8008c8e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c60:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008c62:	429a      	cmp	r2, r3
 8008c64:	d113      	bne.n	8008c8e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c70:	085b      	lsrs	r3, r3, #1
 8008c72:	3b01      	subs	r3, #1
 8008c74:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008c76:	429a      	cmp	r2, r3
 8008c78:	d109      	bne.n	8008c8e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008c7a:	697b      	ldr	r3, [r7, #20]
 8008c7c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c84:	085b      	lsrs	r3, r3, #1
 8008c86:	3b01      	subs	r3, #1
 8008c88:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008c8a:	429a      	cmp	r2, r3
 8008c8c:	d001      	beq.n	8008c92 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8008c8e:	2301      	movs	r3, #1
 8008c90:	e000      	b.n	8008c94 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8008c92:	2300      	movs	r3, #0
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	3720      	adds	r7, #32
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd80      	pop	{r7, pc}
 8008c9c:	40021000 	.word	0x40021000
 8008ca0:	019f800c 	.word	0x019f800c
 8008ca4:	feeefffc 	.word	0xfeeefffc

08008ca8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b086      	sub	sp, #24
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
 8008cb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d101      	bne.n	8008cc0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	e11e      	b.n	8008efe <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008cc0:	4b91      	ldr	r3, [pc, #580]	@ (8008f08 <HAL_RCC_ClockConfig+0x260>)
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f003 030f 	and.w	r3, r3, #15
 8008cc8:	683a      	ldr	r2, [r7, #0]
 8008cca:	429a      	cmp	r2, r3
 8008ccc:	d910      	bls.n	8008cf0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008cce:	4b8e      	ldr	r3, [pc, #568]	@ (8008f08 <HAL_RCC_ClockConfig+0x260>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f023 020f 	bic.w	r2, r3, #15
 8008cd6:	498c      	ldr	r1, [pc, #560]	@ (8008f08 <HAL_RCC_ClockConfig+0x260>)
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	4313      	orrs	r3, r2
 8008cdc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008cde:	4b8a      	ldr	r3, [pc, #552]	@ (8008f08 <HAL_RCC_ClockConfig+0x260>)
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f003 030f 	and.w	r3, r3, #15
 8008ce6:	683a      	ldr	r2, [r7, #0]
 8008ce8:	429a      	cmp	r2, r3
 8008cea:	d001      	beq.n	8008cf0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008cec:	2301      	movs	r3, #1
 8008cee:	e106      	b.n	8008efe <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f003 0301 	and.w	r3, r3, #1
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d073      	beq.n	8008de4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	685b      	ldr	r3, [r3, #4]
 8008d00:	2b03      	cmp	r3, #3
 8008d02:	d129      	bne.n	8008d58 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008d04:	4b81      	ldr	r3, [pc, #516]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d101      	bne.n	8008d14 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008d10:	2301      	movs	r3, #1
 8008d12:	e0f4      	b.n	8008efe <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008d14:	f000 f99e 	bl	8009054 <RCC_GetSysClockFreqFromPLLSource>
 8008d18:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008d1a:	693b      	ldr	r3, [r7, #16]
 8008d1c:	4a7c      	ldr	r2, [pc, #496]	@ (8008f10 <HAL_RCC_ClockConfig+0x268>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d93f      	bls.n	8008da2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008d22:	4b7a      	ldr	r3, [pc, #488]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008d24:	689b      	ldr	r3, [r3, #8]
 8008d26:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d009      	beq.n	8008d42 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d033      	beq.n	8008da2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d12f      	bne.n	8008da2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008d42:	4b72      	ldr	r3, [pc, #456]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008d44:	689b      	ldr	r3, [r3, #8]
 8008d46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008d4a:	4a70      	ldr	r2, [pc, #448]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008d4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d50:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008d52:	2380      	movs	r3, #128	@ 0x80
 8008d54:	617b      	str	r3, [r7, #20]
 8008d56:	e024      	b.n	8008da2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	685b      	ldr	r3, [r3, #4]
 8008d5c:	2b02      	cmp	r3, #2
 8008d5e:	d107      	bne.n	8008d70 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008d60:	4b6a      	ldr	r3, [pc, #424]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d109      	bne.n	8008d80 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	e0c6      	b.n	8008efe <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008d70:	4b66      	ldr	r3, [pc, #408]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d101      	bne.n	8008d80 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008d7c:	2301      	movs	r3, #1
 8008d7e:	e0be      	b.n	8008efe <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008d80:	f000 f8ce 	bl	8008f20 <HAL_RCC_GetSysClockFreq>
 8008d84:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8008d86:	693b      	ldr	r3, [r7, #16]
 8008d88:	4a61      	ldr	r2, [pc, #388]	@ (8008f10 <HAL_RCC_ClockConfig+0x268>)
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	d909      	bls.n	8008da2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008d8e:	4b5f      	ldr	r3, [pc, #380]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008d90:	689b      	ldr	r3, [r3, #8]
 8008d92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008d96:	4a5d      	ldr	r2, [pc, #372]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008d98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d9c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008d9e:	2380      	movs	r3, #128	@ 0x80
 8008da0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008da2:	4b5a      	ldr	r3, [pc, #360]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008da4:	689b      	ldr	r3, [r3, #8]
 8008da6:	f023 0203 	bic.w	r2, r3, #3
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	685b      	ldr	r3, [r3, #4]
 8008dae:	4957      	ldr	r1, [pc, #348]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008db0:	4313      	orrs	r3, r2
 8008db2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008db4:	f7fc ff32 	bl	8005c1c <HAL_GetTick>
 8008db8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008dba:	e00a      	b.n	8008dd2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008dbc:	f7fc ff2e 	bl	8005c1c <HAL_GetTick>
 8008dc0:	4602      	mov	r2, r0
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	1ad3      	subs	r3, r2, r3
 8008dc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d901      	bls.n	8008dd2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8008dce:	2303      	movs	r3, #3
 8008dd0:	e095      	b.n	8008efe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008dd2:	4b4e      	ldr	r3, [pc, #312]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008dd4:	689b      	ldr	r3, [r3, #8]
 8008dd6:	f003 020c 	and.w	r2, r3, #12
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	685b      	ldr	r3, [r3, #4]
 8008dde:	009b      	lsls	r3, r3, #2
 8008de0:	429a      	cmp	r2, r3
 8008de2:	d1eb      	bne.n	8008dbc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f003 0302 	and.w	r3, r3, #2
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d023      	beq.n	8008e38 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	f003 0304 	and.w	r3, r3, #4
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d005      	beq.n	8008e08 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008dfc:	4b43      	ldr	r3, [pc, #268]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008dfe:	689b      	ldr	r3, [r3, #8]
 8008e00:	4a42      	ldr	r2, [pc, #264]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008e02:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008e06:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f003 0308 	and.w	r3, r3, #8
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d007      	beq.n	8008e24 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008e14:	4b3d      	ldr	r3, [pc, #244]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008e16:	689b      	ldr	r3, [r3, #8]
 8008e18:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008e1c:	4a3b      	ldr	r2, [pc, #236]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008e1e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008e22:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008e24:	4b39      	ldr	r3, [pc, #228]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008e26:	689b      	ldr	r3, [r3, #8]
 8008e28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	689b      	ldr	r3, [r3, #8]
 8008e30:	4936      	ldr	r1, [pc, #216]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008e32:	4313      	orrs	r3, r2
 8008e34:	608b      	str	r3, [r1, #8]
 8008e36:	e008      	b.n	8008e4a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8008e38:	697b      	ldr	r3, [r7, #20]
 8008e3a:	2b80      	cmp	r3, #128	@ 0x80
 8008e3c:	d105      	bne.n	8008e4a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008e3e:	4b33      	ldr	r3, [pc, #204]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008e40:	689b      	ldr	r3, [r3, #8]
 8008e42:	4a32      	ldr	r2, [pc, #200]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008e44:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008e48:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008e4a:	4b2f      	ldr	r3, [pc, #188]	@ (8008f08 <HAL_RCC_ClockConfig+0x260>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	f003 030f 	and.w	r3, r3, #15
 8008e52:	683a      	ldr	r2, [r7, #0]
 8008e54:	429a      	cmp	r2, r3
 8008e56:	d21d      	bcs.n	8008e94 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e58:	4b2b      	ldr	r3, [pc, #172]	@ (8008f08 <HAL_RCC_ClockConfig+0x260>)
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f023 020f 	bic.w	r2, r3, #15
 8008e60:	4929      	ldr	r1, [pc, #164]	@ (8008f08 <HAL_RCC_ClockConfig+0x260>)
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	4313      	orrs	r3, r2
 8008e66:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008e68:	f7fc fed8 	bl	8005c1c <HAL_GetTick>
 8008e6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e6e:	e00a      	b.n	8008e86 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008e70:	f7fc fed4 	bl	8005c1c <HAL_GetTick>
 8008e74:	4602      	mov	r2, r0
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	1ad3      	subs	r3, r2, r3
 8008e7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d901      	bls.n	8008e86 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8008e82:	2303      	movs	r3, #3
 8008e84:	e03b      	b.n	8008efe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e86:	4b20      	ldr	r3, [pc, #128]	@ (8008f08 <HAL_RCC_ClockConfig+0x260>)
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f003 030f 	and.w	r3, r3, #15
 8008e8e:	683a      	ldr	r2, [r7, #0]
 8008e90:	429a      	cmp	r2, r3
 8008e92:	d1ed      	bne.n	8008e70 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	f003 0304 	and.w	r3, r3, #4
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d008      	beq.n	8008eb2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008ea0:	4b1a      	ldr	r3, [pc, #104]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008ea2:	689b      	ldr	r3, [r3, #8]
 8008ea4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	68db      	ldr	r3, [r3, #12]
 8008eac:	4917      	ldr	r1, [pc, #92]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008eae:	4313      	orrs	r3, r2
 8008eb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f003 0308 	and.w	r3, r3, #8
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d009      	beq.n	8008ed2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008ebe:	4b13      	ldr	r3, [pc, #76]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008ec0:	689b      	ldr	r3, [r3, #8]
 8008ec2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	691b      	ldr	r3, [r3, #16]
 8008eca:	00db      	lsls	r3, r3, #3
 8008ecc:	490f      	ldr	r1, [pc, #60]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008ece:	4313      	orrs	r3, r2
 8008ed0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008ed2:	f000 f825 	bl	8008f20 <HAL_RCC_GetSysClockFreq>
 8008ed6:	4602      	mov	r2, r0
 8008ed8:	4b0c      	ldr	r3, [pc, #48]	@ (8008f0c <HAL_RCC_ClockConfig+0x264>)
 8008eda:	689b      	ldr	r3, [r3, #8]
 8008edc:	091b      	lsrs	r3, r3, #4
 8008ede:	f003 030f 	and.w	r3, r3, #15
 8008ee2:	490c      	ldr	r1, [pc, #48]	@ (8008f14 <HAL_RCC_ClockConfig+0x26c>)
 8008ee4:	5ccb      	ldrb	r3, [r1, r3]
 8008ee6:	f003 031f 	and.w	r3, r3, #31
 8008eea:	fa22 f303 	lsr.w	r3, r2, r3
 8008eee:	4a0a      	ldr	r2, [pc, #40]	@ (8008f18 <HAL_RCC_ClockConfig+0x270>)
 8008ef0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8008f1c <HAL_RCC_ClockConfig+0x274>)
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	f7fc fe44 	bl	8005b84 <HAL_InitTick>
 8008efc:	4603      	mov	r3, r0
}
 8008efe:	4618      	mov	r0, r3
 8008f00:	3718      	adds	r7, #24
 8008f02:	46bd      	mov	sp, r7
 8008f04:	bd80      	pop	{r7, pc}
 8008f06:	bf00      	nop
 8008f08:	40022000 	.word	0x40022000
 8008f0c:	40021000 	.word	0x40021000
 8008f10:	04c4b400 	.word	0x04c4b400
 8008f14:	0801290c 	.word	0x0801290c
 8008f18:	20000000 	.word	0x20000000
 8008f1c:	20000004 	.word	0x20000004

08008f20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008f20:	b480      	push	{r7}
 8008f22:	b087      	sub	sp, #28
 8008f24:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008f26:	4b2c      	ldr	r3, [pc, #176]	@ (8008fd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008f28:	689b      	ldr	r3, [r3, #8]
 8008f2a:	f003 030c 	and.w	r3, r3, #12
 8008f2e:	2b04      	cmp	r3, #4
 8008f30:	d102      	bne.n	8008f38 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008f32:	4b2a      	ldr	r3, [pc, #168]	@ (8008fdc <HAL_RCC_GetSysClockFreq+0xbc>)
 8008f34:	613b      	str	r3, [r7, #16]
 8008f36:	e047      	b.n	8008fc8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008f38:	4b27      	ldr	r3, [pc, #156]	@ (8008fd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008f3a:	689b      	ldr	r3, [r3, #8]
 8008f3c:	f003 030c 	and.w	r3, r3, #12
 8008f40:	2b08      	cmp	r3, #8
 8008f42:	d102      	bne.n	8008f4a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008f44:	4b26      	ldr	r3, [pc, #152]	@ (8008fe0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008f46:	613b      	str	r3, [r7, #16]
 8008f48:	e03e      	b.n	8008fc8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008f4a:	4b23      	ldr	r3, [pc, #140]	@ (8008fd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008f4c:	689b      	ldr	r3, [r3, #8]
 8008f4e:	f003 030c 	and.w	r3, r3, #12
 8008f52:	2b0c      	cmp	r3, #12
 8008f54:	d136      	bne.n	8008fc4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008f56:	4b20      	ldr	r3, [pc, #128]	@ (8008fd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008f58:	68db      	ldr	r3, [r3, #12]
 8008f5a:	f003 0303 	and.w	r3, r3, #3
 8008f5e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008f60:	4b1d      	ldr	r3, [pc, #116]	@ (8008fd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008f62:	68db      	ldr	r3, [r3, #12]
 8008f64:	091b      	lsrs	r3, r3, #4
 8008f66:	f003 030f 	and.w	r3, r3, #15
 8008f6a:	3301      	adds	r3, #1
 8008f6c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	2b03      	cmp	r3, #3
 8008f72:	d10c      	bne.n	8008f8e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008f74:	4a1a      	ldr	r2, [pc, #104]	@ (8008fe0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f7c:	4a16      	ldr	r2, [pc, #88]	@ (8008fd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008f7e:	68d2      	ldr	r2, [r2, #12]
 8008f80:	0a12      	lsrs	r2, r2, #8
 8008f82:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008f86:	fb02 f303 	mul.w	r3, r2, r3
 8008f8a:	617b      	str	r3, [r7, #20]
      break;
 8008f8c:	e00c      	b.n	8008fa8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008f8e:	4a13      	ldr	r2, [pc, #76]	@ (8008fdc <HAL_RCC_GetSysClockFreq+0xbc>)
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f96:	4a10      	ldr	r2, [pc, #64]	@ (8008fd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008f98:	68d2      	ldr	r2, [r2, #12]
 8008f9a:	0a12      	lsrs	r2, r2, #8
 8008f9c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008fa0:	fb02 f303 	mul.w	r3, r2, r3
 8008fa4:	617b      	str	r3, [r7, #20]
      break;
 8008fa6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8008fd8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008faa:	68db      	ldr	r3, [r3, #12]
 8008fac:	0e5b      	lsrs	r3, r3, #25
 8008fae:	f003 0303 	and.w	r3, r3, #3
 8008fb2:	3301      	adds	r3, #1
 8008fb4:	005b      	lsls	r3, r3, #1
 8008fb6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8008fb8:	697a      	ldr	r2, [r7, #20]
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fc0:	613b      	str	r3, [r7, #16]
 8008fc2:	e001      	b.n	8008fc8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008fc8:	693b      	ldr	r3, [r7, #16]
}
 8008fca:	4618      	mov	r0, r3
 8008fcc:	371c      	adds	r7, #28
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd4:	4770      	bx	lr
 8008fd6:	bf00      	nop
 8008fd8:	40021000 	.word	0x40021000
 8008fdc:	00f42400 	.word	0x00f42400
 8008fe0:	007a1200 	.word	0x007a1200

08008fe4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008fe8:	4b03      	ldr	r3, [pc, #12]	@ (8008ff8 <HAL_RCC_GetHCLKFreq+0x14>)
 8008fea:	681b      	ldr	r3, [r3, #0]
}
 8008fec:	4618      	mov	r0, r3
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff4:	4770      	bx	lr
 8008ff6:	bf00      	nop
 8008ff8:	20000000 	.word	0x20000000

08008ffc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009000:	f7ff fff0 	bl	8008fe4 <HAL_RCC_GetHCLKFreq>
 8009004:	4602      	mov	r2, r0
 8009006:	4b06      	ldr	r3, [pc, #24]	@ (8009020 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009008:	689b      	ldr	r3, [r3, #8]
 800900a:	0a1b      	lsrs	r3, r3, #8
 800900c:	f003 0307 	and.w	r3, r3, #7
 8009010:	4904      	ldr	r1, [pc, #16]	@ (8009024 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009012:	5ccb      	ldrb	r3, [r1, r3]
 8009014:	f003 031f 	and.w	r3, r3, #31
 8009018:	fa22 f303 	lsr.w	r3, r2, r3
}
 800901c:	4618      	mov	r0, r3
 800901e:	bd80      	pop	{r7, pc}
 8009020:	40021000 	.word	0x40021000
 8009024:	0801291c 	.word	0x0801291c

08009028 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800902c:	f7ff ffda 	bl	8008fe4 <HAL_RCC_GetHCLKFreq>
 8009030:	4602      	mov	r2, r0
 8009032:	4b06      	ldr	r3, [pc, #24]	@ (800904c <HAL_RCC_GetPCLK2Freq+0x24>)
 8009034:	689b      	ldr	r3, [r3, #8]
 8009036:	0adb      	lsrs	r3, r3, #11
 8009038:	f003 0307 	and.w	r3, r3, #7
 800903c:	4904      	ldr	r1, [pc, #16]	@ (8009050 <HAL_RCC_GetPCLK2Freq+0x28>)
 800903e:	5ccb      	ldrb	r3, [r1, r3]
 8009040:	f003 031f 	and.w	r3, r3, #31
 8009044:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009048:	4618      	mov	r0, r3
 800904a:	bd80      	pop	{r7, pc}
 800904c:	40021000 	.word	0x40021000
 8009050:	0801291c 	.word	0x0801291c

08009054 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009054:	b480      	push	{r7}
 8009056:	b087      	sub	sp, #28
 8009058:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800905a:	4b1e      	ldr	r3, [pc, #120]	@ (80090d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800905c:	68db      	ldr	r3, [r3, #12]
 800905e:	f003 0303 	and.w	r3, r3, #3
 8009062:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009064:	4b1b      	ldr	r3, [pc, #108]	@ (80090d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009066:	68db      	ldr	r3, [r3, #12]
 8009068:	091b      	lsrs	r3, r3, #4
 800906a:	f003 030f 	and.w	r3, r3, #15
 800906e:	3301      	adds	r3, #1
 8009070:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8009072:	693b      	ldr	r3, [r7, #16]
 8009074:	2b03      	cmp	r3, #3
 8009076:	d10c      	bne.n	8009092 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009078:	4a17      	ldr	r2, [pc, #92]	@ (80090d8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009080:	4a14      	ldr	r2, [pc, #80]	@ (80090d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009082:	68d2      	ldr	r2, [r2, #12]
 8009084:	0a12      	lsrs	r2, r2, #8
 8009086:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800908a:	fb02 f303 	mul.w	r3, r2, r3
 800908e:	617b      	str	r3, [r7, #20]
    break;
 8009090:	e00c      	b.n	80090ac <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009092:	4a12      	ldr	r2, [pc, #72]	@ (80090dc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	fbb2 f3f3 	udiv	r3, r2, r3
 800909a:	4a0e      	ldr	r2, [pc, #56]	@ (80090d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800909c:	68d2      	ldr	r2, [r2, #12]
 800909e:	0a12      	lsrs	r2, r2, #8
 80090a0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80090a4:	fb02 f303 	mul.w	r3, r2, r3
 80090a8:	617b      	str	r3, [r7, #20]
    break;
 80090aa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80090ac:	4b09      	ldr	r3, [pc, #36]	@ (80090d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80090ae:	68db      	ldr	r3, [r3, #12]
 80090b0:	0e5b      	lsrs	r3, r3, #25
 80090b2:	f003 0303 	and.w	r3, r3, #3
 80090b6:	3301      	adds	r3, #1
 80090b8:	005b      	lsls	r3, r3, #1
 80090ba:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80090bc:	697a      	ldr	r2, [r7, #20]
 80090be:	68bb      	ldr	r3, [r7, #8]
 80090c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80090c4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80090c6:	687b      	ldr	r3, [r7, #4]
}
 80090c8:	4618      	mov	r0, r3
 80090ca:	371c      	adds	r7, #28
 80090cc:	46bd      	mov	sp, r7
 80090ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d2:	4770      	bx	lr
 80090d4:	40021000 	.word	0x40021000
 80090d8:	007a1200 	.word	0x007a1200
 80090dc:	00f42400 	.word	0x00f42400

080090e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b086      	sub	sp, #24
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80090e8:	2300      	movs	r3, #0
 80090ea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80090ec:	2300      	movs	r3, #0
 80090ee:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	f000 8098 	beq.w	800922e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80090fe:	2300      	movs	r3, #0
 8009100:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009102:	4b43      	ldr	r3, [pc, #268]	@ (8009210 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009106:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800910a:	2b00      	cmp	r3, #0
 800910c:	d10d      	bne.n	800912a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800910e:	4b40      	ldr	r3, [pc, #256]	@ (8009210 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009112:	4a3f      	ldr	r2, [pc, #252]	@ (8009210 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009114:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009118:	6593      	str	r3, [r2, #88]	@ 0x58
 800911a:	4b3d      	ldr	r3, [pc, #244]	@ (8009210 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800911c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800911e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009122:	60bb      	str	r3, [r7, #8]
 8009124:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009126:	2301      	movs	r3, #1
 8009128:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800912a:	4b3a      	ldr	r3, [pc, #232]	@ (8009214 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	4a39      	ldr	r2, [pc, #228]	@ (8009214 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009130:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009134:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009136:	f7fc fd71 	bl	8005c1c <HAL_GetTick>
 800913a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800913c:	e009      	b.n	8009152 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800913e:	f7fc fd6d 	bl	8005c1c <HAL_GetTick>
 8009142:	4602      	mov	r2, r0
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	1ad3      	subs	r3, r2, r3
 8009148:	2b02      	cmp	r3, #2
 800914a:	d902      	bls.n	8009152 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800914c:	2303      	movs	r3, #3
 800914e:	74fb      	strb	r3, [r7, #19]
        break;
 8009150:	e005      	b.n	800915e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009152:	4b30      	ldr	r3, [pc, #192]	@ (8009214 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800915a:	2b00      	cmp	r3, #0
 800915c:	d0ef      	beq.n	800913e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800915e:	7cfb      	ldrb	r3, [r7, #19]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d159      	bne.n	8009218 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009164:	4b2a      	ldr	r3, [pc, #168]	@ (8009210 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009166:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800916a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800916e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009170:	697b      	ldr	r3, [r7, #20]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d01e      	beq.n	80091b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800917a:	697a      	ldr	r2, [r7, #20]
 800917c:	429a      	cmp	r2, r3
 800917e:	d019      	beq.n	80091b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009180:	4b23      	ldr	r3, [pc, #140]	@ (8009210 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009182:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009186:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800918a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800918c:	4b20      	ldr	r3, [pc, #128]	@ (8009210 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800918e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009192:	4a1f      	ldr	r2, [pc, #124]	@ (8009210 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009194:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009198:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800919c:	4b1c      	ldr	r3, [pc, #112]	@ (8009210 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800919e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091a2:	4a1b      	ldr	r2, [pc, #108]	@ (8009210 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80091a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80091a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80091ac:	4a18      	ldr	r2, [pc, #96]	@ (8009210 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80091ae:	697b      	ldr	r3, [r7, #20]
 80091b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80091b4:	697b      	ldr	r3, [r7, #20]
 80091b6:	f003 0301 	and.w	r3, r3, #1
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d016      	beq.n	80091ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091be:	f7fc fd2d 	bl	8005c1c <HAL_GetTick>
 80091c2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80091c4:	e00b      	b.n	80091de <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80091c6:	f7fc fd29 	bl	8005c1c <HAL_GetTick>
 80091ca:	4602      	mov	r2, r0
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	1ad3      	subs	r3, r2, r3
 80091d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80091d4:	4293      	cmp	r3, r2
 80091d6:	d902      	bls.n	80091de <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80091d8:	2303      	movs	r3, #3
 80091da:	74fb      	strb	r3, [r7, #19]
            break;
 80091dc:	e006      	b.n	80091ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80091de:	4b0c      	ldr	r3, [pc, #48]	@ (8009210 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80091e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091e4:	f003 0302 	and.w	r3, r3, #2
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d0ec      	beq.n	80091c6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80091ec:	7cfb      	ldrb	r3, [r7, #19]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d10b      	bne.n	800920a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80091f2:	4b07      	ldr	r3, [pc, #28]	@ (8009210 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80091f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80091f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009200:	4903      	ldr	r1, [pc, #12]	@ (8009210 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009202:	4313      	orrs	r3, r2
 8009204:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8009208:	e008      	b.n	800921c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800920a:	7cfb      	ldrb	r3, [r7, #19]
 800920c:	74bb      	strb	r3, [r7, #18]
 800920e:	e005      	b.n	800921c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009210:	40021000 	.word	0x40021000
 8009214:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009218:	7cfb      	ldrb	r3, [r7, #19]
 800921a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800921c:	7c7b      	ldrb	r3, [r7, #17]
 800921e:	2b01      	cmp	r3, #1
 8009220:	d105      	bne.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009222:	4ba7      	ldr	r3, [pc, #668]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009224:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009226:	4aa6      	ldr	r2, [pc, #664]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009228:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800922c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	f003 0301 	and.w	r3, r3, #1
 8009236:	2b00      	cmp	r3, #0
 8009238:	d00a      	beq.n	8009250 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800923a:	4ba1      	ldr	r3, [pc, #644]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800923c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009240:	f023 0203 	bic.w	r2, r3, #3
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	685b      	ldr	r3, [r3, #4]
 8009248:	499d      	ldr	r1, [pc, #628]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800924a:	4313      	orrs	r3, r2
 800924c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	f003 0302 	and.w	r3, r3, #2
 8009258:	2b00      	cmp	r3, #0
 800925a:	d00a      	beq.n	8009272 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800925c:	4b98      	ldr	r3, [pc, #608]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800925e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009262:	f023 020c 	bic.w	r2, r3, #12
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	689b      	ldr	r3, [r3, #8]
 800926a:	4995      	ldr	r1, [pc, #596]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800926c:	4313      	orrs	r3, r2
 800926e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f003 0304 	and.w	r3, r3, #4
 800927a:	2b00      	cmp	r3, #0
 800927c:	d00a      	beq.n	8009294 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800927e:	4b90      	ldr	r3, [pc, #576]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009280:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009284:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	68db      	ldr	r3, [r3, #12]
 800928c:	498c      	ldr	r1, [pc, #560]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800928e:	4313      	orrs	r3, r2
 8009290:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	f003 0308 	and.w	r3, r3, #8
 800929c:	2b00      	cmp	r3, #0
 800929e:	d00a      	beq.n	80092b6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80092a0:	4b87      	ldr	r3, [pc, #540]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092a6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	691b      	ldr	r3, [r3, #16]
 80092ae:	4984      	ldr	r1, [pc, #528]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092b0:	4313      	orrs	r3, r2
 80092b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f003 0310 	and.w	r3, r3, #16
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d00a      	beq.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80092c2:	4b7f      	ldr	r3, [pc, #508]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	695b      	ldr	r3, [r3, #20]
 80092d0:	497b      	ldr	r1, [pc, #492]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092d2:	4313      	orrs	r3, r2
 80092d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	f003 0320 	and.w	r3, r3, #32
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d00a      	beq.n	80092fa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80092e4:	4b76      	ldr	r3, [pc, #472]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092ea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	699b      	ldr	r3, [r3, #24]
 80092f2:	4973      	ldr	r1, [pc, #460]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092f4:	4313      	orrs	r3, r2
 80092f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009302:	2b00      	cmp	r3, #0
 8009304:	d00a      	beq.n	800931c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009306:	4b6e      	ldr	r3, [pc, #440]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009308:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800930c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	69db      	ldr	r3, [r3, #28]
 8009314:	496a      	ldr	r1, [pc, #424]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009316:	4313      	orrs	r3, r2
 8009318:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009324:	2b00      	cmp	r3, #0
 8009326:	d00a      	beq.n	800933e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009328:	4b65      	ldr	r3, [pc, #404]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800932a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800932e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6a1b      	ldr	r3, [r3, #32]
 8009336:	4962      	ldr	r1, [pc, #392]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009338:	4313      	orrs	r3, r2
 800933a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009346:	2b00      	cmp	r3, #0
 8009348:	d00a      	beq.n	8009360 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800934a:	4b5d      	ldr	r3, [pc, #372]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800934c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009350:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009358:	4959      	ldr	r1, [pc, #356]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800935a:	4313      	orrs	r3, r2
 800935c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009368:	2b00      	cmp	r3, #0
 800936a:	d00a      	beq.n	8009382 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800936c:	4b54      	ldr	r3, [pc, #336]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800936e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009372:	f023 0203 	bic.w	r2, r3, #3
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800937a:	4951      	ldr	r1, [pc, #324]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800937c:	4313      	orrs	r3, r2
 800937e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800938a:	2b00      	cmp	r3, #0
 800938c:	d00a      	beq.n	80093a4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800938e:	4b4c      	ldr	r3, [pc, #304]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009390:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009394:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800939c:	4948      	ldr	r1, [pc, #288]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800939e:	4313      	orrs	r3, r2
 80093a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d015      	beq.n	80093dc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80093b0:	4b43      	ldr	r3, [pc, #268]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093b6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093be:	4940      	ldr	r1, [pc, #256]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093c0:	4313      	orrs	r3, r2
 80093c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80093ce:	d105      	bne.n	80093dc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80093d0:	4b3b      	ldr	r3, [pc, #236]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093d2:	68db      	ldr	r3, [r3, #12]
 80093d4:	4a3a      	ldr	r2, [pc, #232]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80093da:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d015      	beq.n	8009414 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80093e8:	4b35      	ldr	r3, [pc, #212]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093ee:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80093f6:	4932      	ldr	r1, [pc, #200]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80093f8:	4313      	orrs	r3, r2
 80093fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009402:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009406:	d105      	bne.n	8009414 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009408:	4b2d      	ldr	r3, [pc, #180]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800940a:	68db      	ldr	r3, [r3, #12]
 800940c:	4a2c      	ldr	r2, [pc, #176]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800940e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009412:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800941c:	2b00      	cmp	r3, #0
 800941e:	d015      	beq.n	800944c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009420:	4b27      	ldr	r3, [pc, #156]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009422:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009426:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800942e:	4924      	ldr	r1, [pc, #144]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009430:	4313      	orrs	r3, r2
 8009432:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800943a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800943e:	d105      	bne.n	800944c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009440:	4b1f      	ldr	r3, [pc, #124]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009442:	68db      	ldr	r3, [r3, #12]
 8009444:	4a1e      	ldr	r2, [pc, #120]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009446:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800944a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009454:	2b00      	cmp	r3, #0
 8009456:	d015      	beq.n	8009484 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009458:	4b19      	ldr	r3, [pc, #100]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800945a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800945e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009466:	4916      	ldr	r1, [pc, #88]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009468:	4313      	orrs	r3, r2
 800946a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009472:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009476:	d105      	bne.n	8009484 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009478:	4b11      	ldr	r3, [pc, #68]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800947a:	68db      	ldr	r3, [r3, #12]
 800947c:	4a10      	ldr	r2, [pc, #64]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800947e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009482:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800948c:	2b00      	cmp	r3, #0
 800948e:	d019      	beq.n	80094c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009490:	4b0b      	ldr	r3, [pc, #44]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009496:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800949e:	4908      	ldr	r1, [pc, #32]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094a0:	4313      	orrs	r3, r2
 80094a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80094ae:	d109      	bne.n	80094c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80094b0:	4b03      	ldr	r3, [pc, #12]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094b2:	68db      	ldr	r3, [r3, #12]
 80094b4:	4a02      	ldr	r2, [pc, #8]	@ (80094c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80094ba:	60d3      	str	r3, [r2, #12]
 80094bc:	e002      	b.n	80094c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80094be:	bf00      	nop
 80094c0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d015      	beq.n	80094fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80094d0:	4b29      	ldr	r3, [pc, #164]	@ (8009578 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80094d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094d6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094de:	4926      	ldr	r1, [pc, #152]	@ (8009578 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80094e0:	4313      	orrs	r3, r2
 80094e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80094ee:	d105      	bne.n	80094fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80094f0:	4b21      	ldr	r3, [pc, #132]	@ (8009578 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80094f2:	68db      	ldr	r3, [r3, #12]
 80094f4:	4a20      	ldr	r2, [pc, #128]	@ (8009578 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80094f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80094fa:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009504:	2b00      	cmp	r3, #0
 8009506:	d015      	beq.n	8009534 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8009508:	4b1b      	ldr	r3, [pc, #108]	@ (8009578 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800950a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800950e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009516:	4918      	ldr	r1, [pc, #96]	@ (8009578 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009518:	4313      	orrs	r3, r2
 800951a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009522:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009526:	d105      	bne.n	8009534 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009528:	4b13      	ldr	r3, [pc, #76]	@ (8009578 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800952a:	68db      	ldr	r3, [r3, #12]
 800952c:	4a12      	ldr	r2, [pc, #72]	@ (8009578 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800952e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009532:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800953c:	2b00      	cmp	r3, #0
 800953e:	d015      	beq.n	800956c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009540:	4b0d      	ldr	r3, [pc, #52]	@ (8009578 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009542:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009546:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800954e:	490a      	ldr	r1, [pc, #40]	@ (8009578 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009550:	4313      	orrs	r3, r2
 8009552:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800955a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800955e:	d105      	bne.n	800956c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009560:	4b05      	ldr	r3, [pc, #20]	@ (8009578 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009562:	68db      	ldr	r3, [r3, #12]
 8009564:	4a04      	ldr	r2, [pc, #16]	@ (8009578 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009566:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800956a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800956c:	7cbb      	ldrb	r3, [r7, #18]
}
 800956e:	4618      	mov	r0, r3
 8009570:	3718      	adds	r7, #24
 8009572:	46bd      	mov	sp, r7
 8009574:	bd80      	pop	{r7, pc}
 8009576:	bf00      	nop
 8009578:	40021000 	.word	0x40021000

0800957c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b082      	sub	sp, #8
 8009580:	af00      	add	r7, sp, #0
 8009582:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d101      	bne.n	800958e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800958a:	2301      	movs	r3, #1
 800958c:	e042      	b.n	8009614 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009594:	2b00      	cmp	r3, #0
 8009596:	d106      	bne.n	80095a6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2200      	movs	r2, #0
 800959c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f7fc fa4d 	bl	8005a40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2224      	movs	r2, #36	@ 0x24
 80095aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	681a      	ldr	r2, [r3, #0]
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f022 0201 	bic.w	r2, r2, #1
 80095bc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d002      	beq.n	80095cc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	f000 fe68 	bl	800a29c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	f000 fb69 	bl	8009ca4 <UART_SetConfig>
 80095d2:	4603      	mov	r3, r0
 80095d4:	2b01      	cmp	r3, #1
 80095d6:	d101      	bne.n	80095dc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80095d8:	2301      	movs	r3, #1
 80095da:	e01b      	b.n	8009614 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	685a      	ldr	r2, [r3, #4]
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80095ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	689a      	ldr	r2, [r3, #8]
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80095fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	681a      	ldr	r2, [r3, #0]
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f042 0201 	orr.w	r2, r2, #1
 800960a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f000 fee7 	bl	800a3e0 <UART_CheckIdleState>
 8009612:	4603      	mov	r3, r0
}
 8009614:	4618      	mov	r0, r3
 8009616:	3708      	adds	r7, #8
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}

0800961c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800961c:	b580      	push	{r7, lr}
 800961e:	b0ba      	sub	sp, #232	@ 0xe8
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	69db      	ldr	r3, [r3, #28]
 800962a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	689b      	ldr	r3, [r3, #8]
 800963e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009642:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009646:	f640 030f 	movw	r3, #2063	@ 0x80f
 800964a:	4013      	ands	r3, r2
 800964c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8009650:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009654:	2b00      	cmp	r3, #0
 8009656:	d11b      	bne.n	8009690 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009658:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800965c:	f003 0320 	and.w	r3, r3, #32
 8009660:	2b00      	cmp	r3, #0
 8009662:	d015      	beq.n	8009690 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009664:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009668:	f003 0320 	and.w	r3, r3, #32
 800966c:	2b00      	cmp	r3, #0
 800966e:	d105      	bne.n	800967c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009670:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009674:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009678:	2b00      	cmp	r3, #0
 800967a:	d009      	beq.n	8009690 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009680:	2b00      	cmp	r3, #0
 8009682:	f000 82e3 	beq.w	8009c4c <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800968a:	6878      	ldr	r0, [r7, #4]
 800968c:	4798      	blx	r3
      }
      return;
 800968e:	e2dd      	b.n	8009c4c <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009690:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009694:	2b00      	cmp	r3, #0
 8009696:	f000 8123 	beq.w	80098e0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800969a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800969e:	4b8d      	ldr	r3, [pc, #564]	@ (80098d4 <HAL_UART_IRQHandler+0x2b8>)
 80096a0:	4013      	ands	r3, r2
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d106      	bne.n	80096b4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80096a6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80096aa:	4b8b      	ldr	r3, [pc, #556]	@ (80098d8 <HAL_UART_IRQHandler+0x2bc>)
 80096ac:	4013      	ands	r3, r2
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	f000 8116 	beq.w	80098e0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80096b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096b8:	f003 0301 	and.w	r3, r3, #1
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d011      	beq.n	80096e4 <HAL_UART_IRQHandler+0xc8>
 80096c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80096c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d00b      	beq.n	80096e4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	2201      	movs	r2, #1
 80096d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80096da:	f043 0201 	orr.w	r2, r3, #1
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80096e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096e8:	f003 0302 	and.w	r3, r3, #2
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d011      	beq.n	8009714 <HAL_UART_IRQHandler+0xf8>
 80096f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80096f4:	f003 0301 	and.w	r3, r3, #1
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d00b      	beq.n	8009714 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	2202      	movs	r2, #2
 8009702:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800970a:	f043 0204 	orr.w	r2, r3, #4
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009714:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009718:	f003 0304 	and.w	r3, r3, #4
 800971c:	2b00      	cmp	r3, #0
 800971e:	d011      	beq.n	8009744 <HAL_UART_IRQHandler+0x128>
 8009720:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009724:	f003 0301 	and.w	r3, r3, #1
 8009728:	2b00      	cmp	r3, #0
 800972a:	d00b      	beq.n	8009744 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	2204      	movs	r2, #4
 8009732:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800973a:	f043 0202 	orr.w	r2, r3, #2
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009744:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009748:	f003 0308 	and.w	r3, r3, #8
 800974c:	2b00      	cmp	r3, #0
 800974e:	d017      	beq.n	8009780 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009750:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009754:	f003 0320 	and.w	r3, r3, #32
 8009758:	2b00      	cmp	r3, #0
 800975a:	d105      	bne.n	8009768 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800975c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009760:	4b5c      	ldr	r3, [pc, #368]	@ (80098d4 <HAL_UART_IRQHandler+0x2b8>)
 8009762:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009764:	2b00      	cmp	r3, #0
 8009766:	d00b      	beq.n	8009780 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	2208      	movs	r2, #8
 800976e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009776:	f043 0208 	orr.w	r2, r3, #8
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009780:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009784:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009788:	2b00      	cmp	r3, #0
 800978a:	d012      	beq.n	80097b2 <HAL_UART_IRQHandler+0x196>
 800978c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009790:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009794:	2b00      	cmp	r3, #0
 8009796:	d00c      	beq.n	80097b2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80097a0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097a8:	f043 0220 	orr.w	r2, r3, #32
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	f000 8249 	beq.w	8009c50 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80097be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80097c2:	f003 0320 	and.w	r3, r3, #32
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d013      	beq.n	80097f2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80097ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80097ce:	f003 0320 	and.w	r3, r3, #32
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d105      	bne.n	80097e2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80097d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80097da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d007      	beq.n	80097f2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d003      	beq.n	80097f2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80097ee:	6878      	ldr	r0, [r7, #4]
 80097f0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80097f8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	689b      	ldr	r3, [r3, #8]
 8009802:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009806:	2b40      	cmp	r3, #64	@ 0x40
 8009808:	d005      	beq.n	8009816 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800980a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800980e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009812:	2b00      	cmp	r3, #0
 8009814:	d054      	beq.n	80098c0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009816:	6878      	ldr	r0, [r7, #4]
 8009818:	f000 fef9 	bl	800a60e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	689b      	ldr	r3, [r3, #8]
 8009822:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009826:	2b40      	cmp	r3, #64	@ 0x40
 8009828:	d146      	bne.n	80098b8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	3308      	adds	r3, #8
 8009830:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009834:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009838:	e853 3f00 	ldrex	r3, [r3]
 800983c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009840:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009844:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009848:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	3308      	adds	r3, #8
 8009852:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009856:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800985a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800985e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009862:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009866:	e841 2300 	strex	r3, r2, [r1]
 800986a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800986e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009872:	2b00      	cmp	r3, #0
 8009874:	d1d9      	bne.n	800982a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800987c:	2b00      	cmp	r3, #0
 800987e:	d017      	beq.n	80098b0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009886:	4a15      	ldr	r2, [pc, #84]	@ (80098dc <HAL_UART_IRQHandler+0x2c0>)
 8009888:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009890:	4618      	mov	r0, r3
 8009892:	f7fc fbe0 	bl	8006056 <HAL_DMA_Abort_IT>
 8009896:	4603      	mov	r3, r0
 8009898:	2b00      	cmp	r3, #0
 800989a:	d019      	beq.n	80098d0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098a4:	687a      	ldr	r2, [r7, #4]
 80098a6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80098aa:	4610      	mov	r0, r2
 80098ac:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098ae:	e00f      	b.n	80098d0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f000 f9e1 	bl	8009c78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098b6:	e00b      	b.n	80098d0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f000 f9dd 	bl	8009c78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098be:	e007      	b.n	80098d0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80098c0:	6878      	ldr	r0, [r7, #4]
 80098c2:	f000 f9d9 	bl	8009c78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2200      	movs	r2, #0
 80098ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80098ce:	e1bf      	b.n	8009c50 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098d0:	bf00      	nop
    return;
 80098d2:	e1bd      	b.n	8009c50 <HAL_UART_IRQHandler+0x634>
 80098d4:	10000001 	.word	0x10000001
 80098d8:	04000120 	.word	0x04000120
 80098dc:	0800a6db 	.word	0x0800a6db

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098e4:	2b01      	cmp	r3, #1
 80098e6:	f040 8153 	bne.w	8009b90 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80098ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80098ee:	f003 0310 	and.w	r3, r3, #16
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	f000 814c 	beq.w	8009b90 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80098f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80098fc:	f003 0310 	and.w	r3, r3, #16
 8009900:	2b00      	cmp	r3, #0
 8009902:	f000 8145 	beq.w	8009b90 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	2210      	movs	r2, #16
 800990c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	689b      	ldr	r3, [r3, #8]
 8009914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009918:	2b40      	cmp	r3, #64	@ 0x40
 800991a:	f040 80bb 	bne.w	8009a94 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	685b      	ldr	r3, [r3, #4]
 8009928:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800992c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009930:	2b00      	cmp	r3, #0
 8009932:	f000 818f 	beq.w	8009c54 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800993c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009940:	429a      	cmp	r2, r3
 8009942:	f080 8187 	bcs.w	8009c54 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800994c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	f003 0320 	and.w	r3, r3, #32
 800995e:	2b00      	cmp	r3, #0
 8009960:	f040 8087 	bne.w	8009a72 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800996c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009970:	e853 3f00 	ldrex	r3, [r3]
 8009974:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009978:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800997c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009980:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	461a      	mov	r2, r3
 800998a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800998e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009992:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009996:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800999a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800999e:	e841 2300 	strex	r3, r2, [r1]
 80099a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80099a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d1da      	bne.n	8009964 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	3308      	adds	r3, #8
 80099b4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80099b8:	e853 3f00 	ldrex	r3, [r3]
 80099bc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80099be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80099c0:	f023 0301 	bic.w	r3, r3, #1
 80099c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	3308      	adds	r3, #8
 80099ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80099d2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80099d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099d8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80099da:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80099de:	e841 2300 	strex	r3, r2, [r1]
 80099e2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80099e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d1e1      	bne.n	80099ae <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	3308      	adds	r3, #8
 80099f0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80099f4:	e853 3f00 	ldrex	r3, [r3]
 80099f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80099fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80099fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009a00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	3308      	adds	r3, #8
 8009a0a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009a0e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009a10:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a12:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009a14:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009a16:	e841 2300 	strex	r3, r2, [r1]
 8009a1a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009a1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d1e3      	bne.n	80099ea <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	2220      	movs	r2, #32
 8009a26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a38:	e853 3f00 	ldrex	r3, [r3]
 8009a3c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009a3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009a40:	f023 0310 	bic.w	r3, r3, #16
 8009a44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	461a      	mov	r2, r3
 8009a4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a52:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009a54:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a56:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009a58:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009a5a:	e841 2300 	strex	r3, r2, [r1]
 8009a5e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009a60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d1e4      	bne.n	8009a30 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	f7fc fa99 	bl	8005fa4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2202      	movs	r2, #2
 8009a76:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009a84:	b29b      	uxth	r3, r3
 8009a86:	1ad3      	subs	r3, r2, r3
 8009a88:	b29b      	uxth	r3, r3
 8009a8a:	4619      	mov	r1, r3
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	f000 f8fd 	bl	8009c8c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009a92:	e0df      	b.n	8009c54 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009aa0:	b29b      	uxth	r3, r3
 8009aa2:	1ad3      	subs	r3, r2, r3
 8009aa4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009aae:	b29b      	uxth	r3, r3
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	f000 80d1 	beq.w	8009c58 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8009ab6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	f000 80cc 	beq.w	8009c58 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ac8:	e853 3f00 	ldrex	r3, [r3]
 8009acc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009ace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ad0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ad4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	461a      	mov	r2, r3
 8009ade:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009ae2:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ae4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ae6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009ae8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009aea:	e841 2300 	strex	r3, r2, [r1]
 8009aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009af0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d1e4      	bne.n	8009ac0 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	3308      	adds	r3, #8
 8009afc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b00:	e853 3f00 	ldrex	r3, [r3]
 8009b04:	623b      	str	r3, [r7, #32]
   return(result);
 8009b06:	6a3b      	ldr	r3, [r7, #32]
 8009b08:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009b0c:	f023 0301 	bic.w	r3, r3, #1
 8009b10:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	3308      	adds	r3, #8
 8009b1a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009b1e:	633a      	str	r2, [r7, #48]	@ 0x30
 8009b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009b24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b26:	e841 2300 	strex	r3, r2, [r1]
 8009b2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d1e1      	bne.n	8009af6 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	2220      	movs	r2, #32
 8009b36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2200      	movs	r2, #0
 8009b44:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b4c:	693b      	ldr	r3, [r7, #16]
 8009b4e:	e853 3f00 	ldrex	r3, [r3]
 8009b52:	60fb      	str	r3, [r7, #12]
   return(result);
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	f023 0310 	bic.w	r3, r3, #16
 8009b5a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	461a      	mov	r2, r3
 8009b64:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009b68:	61fb      	str	r3, [r7, #28]
 8009b6a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b6c:	69b9      	ldr	r1, [r7, #24]
 8009b6e:	69fa      	ldr	r2, [r7, #28]
 8009b70:	e841 2300 	strex	r3, r2, [r1]
 8009b74:	617b      	str	r3, [r7, #20]
   return(result);
 8009b76:	697b      	ldr	r3, [r7, #20]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d1e4      	bne.n	8009b46 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2202      	movs	r2, #2
 8009b80:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009b82:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009b86:	4619      	mov	r1, r3
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f000 f87f 	bl	8009c8c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009b8e:	e063      	b.n	8009c58 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009b90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b94:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d00e      	beq.n	8009bba <HAL_UART_IRQHandler+0x59e>
 8009b9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009ba0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d008      	beq.n	8009bba <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009bb0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009bb2:	6878      	ldr	r0, [r7, #4]
 8009bb4:	f000 fdd2 	bl	800a75c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009bb8:	e051      	b.n	8009c5e <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009bba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009bbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d014      	beq.n	8009bf0 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009bc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009bca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d105      	bne.n	8009bde <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009bd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009bd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d008      	beq.n	8009bf0 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d03a      	beq.n	8009c5c <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	4798      	blx	r3
    }
    return;
 8009bee:	e035      	b.n	8009c5c <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009bf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009bf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d009      	beq.n	8009c10 <HAL_UART_IRQHandler+0x5f4>
 8009bfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d003      	beq.n	8009c10 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8009c08:	6878      	ldr	r0, [r7, #4]
 8009c0a:	f000 fd7c 	bl	800a706 <UART_EndTransmit_IT>
    return;
 8009c0e:	e026      	b.n	8009c5e <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009c10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c14:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d009      	beq.n	8009c30 <HAL_UART_IRQHandler+0x614>
 8009c1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c20:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d003      	beq.n	8009c30 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009c28:	6878      	ldr	r0, [r7, #4]
 8009c2a:	f000 fdab 	bl	800a784 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009c2e:	e016      	b.n	8009c5e <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009c30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c34:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d010      	beq.n	8009c5e <HAL_UART_IRQHandler+0x642>
 8009c3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	da0c      	bge.n	8009c5e <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009c44:	6878      	ldr	r0, [r7, #4]
 8009c46:	f000 fd93 	bl	800a770 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009c4a:	e008      	b.n	8009c5e <HAL_UART_IRQHandler+0x642>
      return;
 8009c4c:	bf00      	nop
 8009c4e:	e006      	b.n	8009c5e <HAL_UART_IRQHandler+0x642>
    return;
 8009c50:	bf00      	nop
 8009c52:	e004      	b.n	8009c5e <HAL_UART_IRQHandler+0x642>
      return;
 8009c54:	bf00      	nop
 8009c56:	e002      	b.n	8009c5e <HAL_UART_IRQHandler+0x642>
      return;
 8009c58:	bf00      	nop
 8009c5a:	e000      	b.n	8009c5e <HAL_UART_IRQHandler+0x642>
    return;
 8009c5c:	bf00      	nop
  }
}
 8009c5e:	37e8      	adds	r7, #232	@ 0xe8
 8009c60:	46bd      	mov	sp, r7
 8009c62:	bd80      	pop	{r7, pc}

08009c64 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009c64:	b480      	push	{r7}
 8009c66:	b083      	sub	sp, #12
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009c6c:	bf00      	nop
 8009c6e:	370c      	adds	r7, #12
 8009c70:	46bd      	mov	sp, r7
 8009c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c76:	4770      	bx	lr

08009c78 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b083      	sub	sp, #12
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009c80:	bf00      	nop
 8009c82:	370c      	adds	r7, #12
 8009c84:	46bd      	mov	sp, r7
 8009c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8a:	4770      	bx	lr

08009c8c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009c8c:	b480      	push	{r7}
 8009c8e:	b083      	sub	sp, #12
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
 8009c94:	460b      	mov	r3, r1
 8009c96:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009c98:	bf00      	nop
 8009c9a:	370c      	adds	r7, #12
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca2:	4770      	bx	lr

08009ca4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009ca4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009ca8:	b08c      	sub	sp, #48	@ 0x30
 8009caa:	af00      	add	r7, sp, #0
 8009cac:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009cae:	2300      	movs	r3, #0
 8009cb0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009cb4:	697b      	ldr	r3, [r7, #20]
 8009cb6:	689a      	ldr	r2, [r3, #8]
 8009cb8:	697b      	ldr	r3, [r7, #20]
 8009cba:	691b      	ldr	r3, [r3, #16]
 8009cbc:	431a      	orrs	r2, r3
 8009cbe:	697b      	ldr	r3, [r7, #20]
 8009cc0:	695b      	ldr	r3, [r3, #20]
 8009cc2:	431a      	orrs	r2, r3
 8009cc4:	697b      	ldr	r3, [r7, #20]
 8009cc6:	69db      	ldr	r3, [r3, #28]
 8009cc8:	4313      	orrs	r3, r2
 8009cca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009ccc:	697b      	ldr	r3, [r7, #20]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	681a      	ldr	r2, [r3, #0]
 8009cd2:	4baa      	ldr	r3, [pc, #680]	@ (8009f7c <UART_SetConfig+0x2d8>)
 8009cd4:	4013      	ands	r3, r2
 8009cd6:	697a      	ldr	r2, [r7, #20]
 8009cd8:	6812      	ldr	r2, [r2, #0]
 8009cda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009cdc:	430b      	orrs	r3, r1
 8009cde:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009ce0:	697b      	ldr	r3, [r7, #20]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	685b      	ldr	r3, [r3, #4]
 8009ce6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009cea:	697b      	ldr	r3, [r7, #20]
 8009cec:	68da      	ldr	r2, [r3, #12]
 8009cee:	697b      	ldr	r3, [r7, #20]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	430a      	orrs	r2, r1
 8009cf4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009cf6:	697b      	ldr	r3, [r7, #20]
 8009cf8:	699b      	ldr	r3, [r3, #24]
 8009cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009cfc:	697b      	ldr	r3, [r7, #20]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	4a9f      	ldr	r2, [pc, #636]	@ (8009f80 <UART_SetConfig+0x2dc>)
 8009d02:	4293      	cmp	r3, r2
 8009d04:	d004      	beq.n	8009d10 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009d06:	697b      	ldr	r3, [r7, #20]
 8009d08:	6a1b      	ldr	r3, [r3, #32]
 8009d0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d0c:	4313      	orrs	r3, r2
 8009d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009d10:	697b      	ldr	r3, [r7, #20]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	689b      	ldr	r3, [r3, #8]
 8009d16:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009d1a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009d1e:	697a      	ldr	r2, [r7, #20]
 8009d20:	6812      	ldr	r2, [r2, #0]
 8009d22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d24:	430b      	orrs	r3, r1
 8009d26:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009d28:	697b      	ldr	r3, [r7, #20]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d2e:	f023 010f 	bic.w	r1, r3, #15
 8009d32:	697b      	ldr	r3, [r7, #20]
 8009d34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009d36:	697b      	ldr	r3, [r7, #20]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	430a      	orrs	r2, r1
 8009d3c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009d3e:	697b      	ldr	r3, [r7, #20]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	4a90      	ldr	r2, [pc, #576]	@ (8009f84 <UART_SetConfig+0x2e0>)
 8009d44:	4293      	cmp	r3, r2
 8009d46:	d125      	bne.n	8009d94 <UART_SetConfig+0xf0>
 8009d48:	4b8f      	ldr	r3, [pc, #572]	@ (8009f88 <UART_SetConfig+0x2e4>)
 8009d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d4e:	f003 0303 	and.w	r3, r3, #3
 8009d52:	2b03      	cmp	r3, #3
 8009d54:	d81a      	bhi.n	8009d8c <UART_SetConfig+0xe8>
 8009d56:	a201      	add	r2, pc, #4	@ (adr r2, 8009d5c <UART_SetConfig+0xb8>)
 8009d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d5c:	08009d6d 	.word	0x08009d6d
 8009d60:	08009d7d 	.word	0x08009d7d
 8009d64:	08009d75 	.word	0x08009d75
 8009d68:	08009d85 	.word	0x08009d85
 8009d6c:	2301      	movs	r3, #1
 8009d6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d72:	e116      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009d74:	2302      	movs	r3, #2
 8009d76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d7a:	e112      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009d7c:	2304      	movs	r3, #4
 8009d7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d82:	e10e      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009d84:	2308      	movs	r3, #8
 8009d86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d8a:	e10a      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009d8c:	2310      	movs	r3, #16
 8009d8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d92:	e106      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009d94:	697b      	ldr	r3, [r7, #20]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	4a7c      	ldr	r2, [pc, #496]	@ (8009f8c <UART_SetConfig+0x2e8>)
 8009d9a:	4293      	cmp	r3, r2
 8009d9c:	d138      	bne.n	8009e10 <UART_SetConfig+0x16c>
 8009d9e:	4b7a      	ldr	r3, [pc, #488]	@ (8009f88 <UART_SetConfig+0x2e4>)
 8009da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009da4:	f003 030c 	and.w	r3, r3, #12
 8009da8:	2b0c      	cmp	r3, #12
 8009daa:	d82d      	bhi.n	8009e08 <UART_SetConfig+0x164>
 8009dac:	a201      	add	r2, pc, #4	@ (adr r2, 8009db4 <UART_SetConfig+0x110>)
 8009dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009db2:	bf00      	nop
 8009db4:	08009de9 	.word	0x08009de9
 8009db8:	08009e09 	.word	0x08009e09
 8009dbc:	08009e09 	.word	0x08009e09
 8009dc0:	08009e09 	.word	0x08009e09
 8009dc4:	08009df9 	.word	0x08009df9
 8009dc8:	08009e09 	.word	0x08009e09
 8009dcc:	08009e09 	.word	0x08009e09
 8009dd0:	08009e09 	.word	0x08009e09
 8009dd4:	08009df1 	.word	0x08009df1
 8009dd8:	08009e09 	.word	0x08009e09
 8009ddc:	08009e09 	.word	0x08009e09
 8009de0:	08009e09 	.word	0x08009e09
 8009de4:	08009e01 	.word	0x08009e01
 8009de8:	2300      	movs	r3, #0
 8009dea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009dee:	e0d8      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009df0:	2302      	movs	r3, #2
 8009df2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009df6:	e0d4      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009df8:	2304      	movs	r3, #4
 8009dfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009dfe:	e0d0      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009e00:	2308      	movs	r3, #8
 8009e02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e06:	e0cc      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009e08:	2310      	movs	r3, #16
 8009e0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e0e:	e0c8      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009e10:	697b      	ldr	r3, [r7, #20]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	4a5e      	ldr	r2, [pc, #376]	@ (8009f90 <UART_SetConfig+0x2ec>)
 8009e16:	4293      	cmp	r3, r2
 8009e18:	d125      	bne.n	8009e66 <UART_SetConfig+0x1c2>
 8009e1a:	4b5b      	ldr	r3, [pc, #364]	@ (8009f88 <UART_SetConfig+0x2e4>)
 8009e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e20:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009e24:	2b30      	cmp	r3, #48	@ 0x30
 8009e26:	d016      	beq.n	8009e56 <UART_SetConfig+0x1b2>
 8009e28:	2b30      	cmp	r3, #48	@ 0x30
 8009e2a:	d818      	bhi.n	8009e5e <UART_SetConfig+0x1ba>
 8009e2c:	2b20      	cmp	r3, #32
 8009e2e:	d00a      	beq.n	8009e46 <UART_SetConfig+0x1a2>
 8009e30:	2b20      	cmp	r3, #32
 8009e32:	d814      	bhi.n	8009e5e <UART_SetConfig+0x1ba>
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d002      	beq.n	8009e3e <UART_SetConfig+0x19a>
 8009e38:	2b10      	cmp	r3, #16
 8009e3a:	d008      	beq.n	8009e4e <UART_SetConfig+0x1aa>
 8009e3c:	e00f      	b.n	8009e5e <UART_SetConfig+0x1ba>
 8009e3e:	2300      	movs	r3, #0
 8009e40:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e44:	e0ad      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009e46:	2302      	movs	r3, #2
 8009e48:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e4c:	e0a9      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009e4e:	2304      	movs	r3, #4
 8009e50:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e54:	e0a5      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009e56:	2308      	movs	r3, #8
 8009e58:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e5c:	e0a1      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009e5e:	2310      	movs	r3, #16
 8009e60:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e64:	e09d      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009e66:	697b      	ldr	r3, [r7, #20]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	4a4a      	ldr	r2, [pc, #296]	@ (8009f94 <UART_SetConfig+0x2f0>)
 8009e6c:	4293      	cmp	r3, r2
 8009e6e:	d125      	bne.n	8009ebc <UART_SetConfig+0x218>
 8009e70:	4b45      	ldr	r3, [pc, #276]	@ (8009f88 <UART_SetConfig+0x2e4>)
 8009e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e76:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009e7a:	2bc0      	cmp	r3, #192	@ 0xc0
 8009e7c:	d016      	beq.n	8009eac <UART_SetConfig+0x208>
 8009e7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009e80:	d818      	bhi.n	8009eb4 <UART_SetConfig+0x210>
 8009e82:	2b80      	cmp	r3, #128	@ 0x80
 8009e84:	d00a      	beq.n	8009e9c <UART_SetConfig+0x1f8>
 8009e86:	2b80      	cmp	r3, #128	@ 0x80
 8009e88:	d814      	bhi.n	8009eb4 <UART_SetConfig+0x210>
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d002      	beq.n	8009e94 <UART_SetConfig+0x1f0>
 8009e8e:	2b40      	cmp	r3, #64	@ 0x40
 8009e90:	d008      	beq.n	8009ea4 <UART_SetConfig+0x200>
 8009e92:	e00f      	b.n	8009eb4 <UART_SetConfig+0x210>
 8009e94:	2300      	movs	r3, #0
 8009e96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e9a:	e082      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009e9c:	2302      	movs	r3, #2
 8009e9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009ea2:	e07e      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009ea4:	2304      	movs	r3, #4
 8009ea6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009eaa:	e07a      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009eac:	2308      	movs	r3, #8
 8009eae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009eb2:	e076      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009eb4:	2310      	movs	r3, #16
 8009eb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009eba:	e072      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009ebc:	697b      	ldr	r3, [r7, #20]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	4a35      	ldr	r2, [pc, #212]	@ (8009f98 <UART_SetConfig+0x2f4>)
 8009ec2:	4293      	cmp	r3, r2
 8009ec4:	d12a      	bne.n	8009f1c <UART_SetConfig+0x278>
 8009ec6:	4b30      	ldr	r3, [pc, #192]	@ (8009f88 <UART_SetConfig+0x2e4>)
 8009ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ecc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009ed0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009ed4:	d01a      	beq.n	8009f0c <UART_SetConfig+0x268>
 8009ed6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009eda:	d81b      	bhi.n	8009f14 <UART_SetConfig+0x270>
 8009edc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ee0:	d00c      	beq.n	8009efc <UART_SetConfig+0x258>
 8009ee2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ee6:	d815      	bhi.n	8009f14 <UART_SetConfig+0x270>
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d003      	beq.n	8009ef4 <UART_SetConfig+0x250>
 8009eec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ef0:	d008      	beq.n	8009f04 <UART_SetConfig+0x260>
 8009ef2:	e00f      	b.n	8009f14 <UART_SetConfig+0x270>
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009efa:	e052      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009efc:	2302      	movs	r3, #2
 8009efe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f02:	e04e      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009f04:	2304      	movs	r3, #4
 8009f06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f0a:	e04a      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009f0c:	2308      	movs	r3, #8
 8009f0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f12:	e046      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009f14:	2310      	movs	r3, #16
 8009f16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f1a:	e042      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009f1c:	697b      	ldr	r3, [r7, #20]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	4a17      	ldr	r2, [pc, #92]	@ (8009f80 <UART_SetConfig+0x2dc>)
 8009f22:	4293      	cmp	r3, r2
 8009f24:	d13a      	bne.n	8009f9c <UART_SetConfig+0x2f8>
 8009f26:	4b18      	ldr	r3, [pc, #96]	@ (8009f88 <UART_SetConfig+0x2e4>)
 8009f28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f2c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009f30:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009f34:	d01a      	beq.n	8009f6c <UART_SetConfig+0x2c8>
 8009f36:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009f3a:	d81b      	bhi.n	8009f74 <UART_SetConfig+0x2d0>
 8009f3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f40:	d00c      	beq.n	8009f5c <UART_SetConfig+0x2b8>
 8009f42:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f46:	d815      	bhi.n	8009f74 <UART_SetConfig+0x2d0>
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d003      	beq.n	8009f54 <UART_SetConfig+0x2b0>
 8009f4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009f50:	d008      	beq.n	8009f64 <UART_SetConfig+0x2c0>
 8009f52:	e00f      	b.n	8009f74 <UART_SetConfig+0x2d0>
 8009f54:	2300      	movs	r3, #0
 8009f56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f5a:	e022      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009f5c:	2302      	movs	r3, #2
 8009f5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f62:	e01e      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009f64:	2304      	movs	r3, #4
 8009f66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f6a:	e01a      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009f6c:	2308      	movs	r3, #8
 8009f6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f72:	e016      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009f74:	2310      	movs	r3, #16
 8009f76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009f7a:	e012      	b.n	8009fa2 <UART_SetConfig+0x2fe>
 8009f7c:	cfff69f3 	.word	0xcfff69f3
 8009f80:	40008000 	.word	0x40008000
 8009f84:	40013800 	.word	0x40013800
 8009f88:	40021000 	.word	0x40021000
 8009f8c:	40004400 	.word	0x40004400
 8009f90:	40004800 	.word	0x40004800
 8009f94:	40004c00 	.word	0x40004c00
 8009f98:	40005000 	.word	0x40005000
 8009f9c:	2310      	movs	r3, #16
 8009f9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009fa2:	697b      	ldr	r3, [r7, #20]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	4aae      	ldr	r2, [pc, #696]	@ (800a260 <UART_SetConfig+0x5bc>)
 8009fa8:	4293      	cmp	r3, r2
 8009faa:	f040 8097 	bne.w	800a0dc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009fae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009fb2:	2b08      	cmp	r3, #8
 8009fb4:	d823      	bhi.n	8009ffe <UART_SetConfig+0x35a>
 8009fb6:	a201      	add	r2, pc, #4	@ (adr r2, 8009fbc <UART_SetConfig+0x318>)
 8009fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fbc:	08009fe1 	.word	0x08009fe1
 8009fc0:	08009fff 	.word	0x08009fff
 8009fc4:	08009fe9 	.word	0x08009fe9
 8009fc8:	08009fff 	.word	0x08009fff
 8009fcc:	08009fef 	.word	0x08009fef
 8009fd0:	08009fff 	.word	0x08009fff
 8009fd4:	08009fff 	.word	0x08009fff
 8009fd8:	08009fff 	.word	0x08009fff
 8009fdc:	08009ff7 	.word	0x08009ff7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009fe0:	f7ff f80c 	bl	8008ffc <HAL_RCC_GetPCLK1Freq>
 8009fe4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009fe6:	e010      	b.n	800a00a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009fe8:	4b9e      	ldr	r3, [pc, #632]	@ (800a264 <UART_SetConfig+0x5c0>)
 8009fea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009fec:	e00d      	b.n	800a00a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009fee:	f7fe ff97 	bl	8008f20 <HAL_RCC_GetSysClockFreq>
 8009ff2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009ff4:	e009      	b.n	800a00a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009ff6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009ffa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009ffc:	e005      	b.n	800a00a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009ffe:	2300      	movs	r3, #0
 800a000:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a002:	2301      	movs	r3, #1
 800a004:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a008:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a00a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	f000 8130 	beq.w	800a272 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a012:	697b      	ldr	r3, [r7, #20]
 800a014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a016:	4a94      	ldr	r2, [pc, #592]	@ (800a268 <UART_SetConfig+0x5c4>)
 800a018:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a01c:	461a      	mov	r2, r3
 800a01e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a020:	fbb3 f3f2 	udiv	r3, r3, r2
 800a024:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a026:	697b      	ldr	r3, [r7, #20]
 800a028:	685a      	ldr	r2, [r3, #4]
 800a02a:	4613      	mov	r3, r2
 800a02c:	005b      	lsls	r3, r3, #1
 800a02e:	4413      	add	r3, r2
 800a030:	69ba      	ldr	r2, [r7, #24]
 800a032:	429a      	cmp	r2, r3
 800a034:	d305      	bcc.n	800a042 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a036:	697b      	ldr	r3, [r7, #20]
 800a038:	685b      	ldr	r3, [r3, #4]
 800a03a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a03c:	69ba      	ldr	r2, [r7, #24]
 800a03e:	429a      	cmp	r2, r3
 800a040:	d903      	bls.n	800a04a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a042:	2301      	movs	r3, #1
 800a044:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a048:	e113      	b.n	800a272 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a04a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a04c:	2200      	movs	r2, #0
 800a04e:	60bb      	str	r3, [r7, #8]
 800a050:	60fa      	str	r2, [r7, #12]
 800a052:	697b      	ldr	r3, [r7, #20]
 800a054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a056:	4a84      	ldr	r2, [pc, #528]	@ (800a268 <UART_SetConfig+0x5c4>)
 800a058:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a05c:	b29b      	uxth	r3, r3
 800a05e:	2200      	movs	r2, #0
 800a060:	603b      	str	r3, [r7, #0]
 800a062:	607a      	str	r2, [r7, #4]
 800a064:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a068:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a06c:	f7f6 fe34 	bl	8000cd8 <__aeabi_uldivmod>
 800a070:	4602      	mov	r2, r0
 800a072:	460b      	mov	r3, r1
 800a074:	4610      	mov	r0, r2
 800a076:	4619      	mov	r1, r3
 800a078:	f04f 0200 	mov.w	r2, #0
 800a07c:	f04f 0300 	mov.w	r3, #0
 800a080:	020b      	lsls	r3, r1, #8
 800a082:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a086:	0202      	lsls	r2, r0, #8
 800a088:	6979      	ldr	r1, [r7, #20]
 800a08a:	6849      	ldr	r1, [r1, #4]
 800a08c:	0849      	lsrs	r1, r1, #1
 800a08e:	2000      	movs	r0, #0
 800a090:	460c      	mov	r4, r1
 800a092:	4605      	mov	r5, r0
 800a094:	eb12 0804 	adds.w	r8, r2, r4
 800a098:	eb43 0905 	adc.w	r9, r3, r5
 800a09c:	697b      	ldr	r3, [r7, #20]
 800a09e:	685b      	ldr	r3, [r3, #4]
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	469a      	mov	sl, r3
 800a0a4:	4693      	mov	fp, r2
 800a0a6:	4652      	mov	r2, sl
 800a0a8:	465b      	mov	r3, fp
 800a0aa:	4640      	mov	r0, r8
 800a0ac:	4649      	mov	r1, r9
 800a0ae:	f7f6 fe13 	bl	8000cd8 <__aeabi_uldivmod>
 800a0b2:	4602      	mov	r2, r0
 800a0b4:	460b      	mov	r3, r1
 800a0b6:	4613      	mov	r3, r2
 800a0b8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a0ba:	6a3b      	ldr	r3, [r7, #32]
 800a0bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a0c0:	d308      	bcc.n	800a0d4 <UART_SetConfig+0x430>
 800a0c2:	6a3b      	ldr	r3, [r7, #32]
 800a0c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a0c8:	d204      	bcs.n	800a0d4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800a0ca:	697b      	ldr	r3, [r7, #20]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	6a3a      	ldr	r2, [r7, #32]
 800a0d0:	60da      	str	r2, [r3, #12]
 800a0d2:	e0ce      	b.n	800a272 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800a0d4:	2301      	movs	r3, #1
 800a0d6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a0da:	e0ca      	b.n	800a272 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a0dc:	697b      	ldr	r3, [r7, #20]
 800a0de:	69db      	ldr	r3, [r3, #28]
 800a0e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a0e4:	d166      	bne.n	800a1b4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800a0e6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a0ea:	2b08      	cmp	r3, #8
 800a0ec:	d827      	bhi.n	800a13e <UART_SetConfig+0x49a>
 800a0ee:	a201      	add	r2, pc, #4	@ (adr r2, 800a0f4 <UART_SetConfig+0x450>)
 800a0f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0f4:	0800a119 	.word	0x0800a119
 800a0f8:	0800a121 	.word	0x0800a121
 800a0fc:	0800a129 	.word	0x0800a129
 800a100:	0800a13f 	.word	0x0800a13f
 800a104:	0800a12f 	.word	0x0800a12f
 800a108:	0800a13f 	.word	0x0800a13f
 800a10c:	0800a13f 	.word	0x0800a13f
 800a110:	0800a13f 	.word	0x0800a13f
 800a114:	0800a137 	.word	0x0800a137
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a118:	f7fe ff70 	bl	8008ffc <HAL_RCC_GetPCLK1Freq>
 800a11c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a11e:	e014      	b.n	800a14a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a120:	f7fe ff82 	bl	8009028 <HAL_RCC_GetPCLK2Freq>
 800a124:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a126:	e010      	b.n	800a14a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a128:	4b4e      	ldr	r3, [pc, #312]	@ (800a264 <UART_SetConfig+0x5c0>)
 800a12a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a12c:	e00d      	b.n	800a14a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a12e:	f7fe fef7 	bl	8008f20 <HAL_RCC_GetSysClockFreq>
 800a132:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a134:	e009      	b.n	800a14a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a136:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a13a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a13c:	e005      	b.n	800a14a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800a13e:	2300      	movs	r3, #0
 800a140:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a142:	2301      	movs	r3, #1
 800a144:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a148:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a14a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	f000 8090 	beq.w	800a272 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a156:	4a44      	ldr	r2, [pc, #272]	@ (800a268 <UART_SetConfig+0x5c4>)
 800a158:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a15c:	461a      	mov	r2, r3
 800a15e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a160:	fbb3 f3f2 	udiv	r3, r3, r2
 800a164:	005a      	lsls	r2, r3, #1
 800a166:	697b      	ldr	r3, [r7, #20]
 800a168:	685b      	ldr	r3, [r3, #4]
 800a16a:	085b      	lsrs	r3, r3, #1
 800a16c:	441a      	add	r2, r3
 800a16e:	697b      	ldr	r3, [r7, #20]
 800a170:	685b      	ldr	r3, [r3, #4]
 800a172:	fbb2 f3f3 	udiv	r3, r2, r3
 800a176:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a178:	6a3b      	ldr	r3, [r7, #32]
 800a17a:	2b0f      	cmp	r3, #15
 800a17c:	d916      	bls.n	800a1ac <UART_SetConfig+0x508>
 800a17e:	6a3b      	ldr	r3, [r7, #32]
 800a180:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a184:	d212      	bcs.n	800a1ac <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a186:	6a3b      	ldr	r3, [r7, #32]
 800a188:	b29b      	uxth	r3, r3
 800a18a:	f023 030f 	bic.w	r3, r3, #15
 800a18e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a190:	6a3b      	ldr	r3, [r7, #32]
 800a192:	085b      	lsrs	r3, r3, #1
 800a194:	b29b      	uxth	r3, r3
 800a196:	f003 0307 	and.w	r3, r3, #7
 800a19a:	b29a      	uxth	r2, r3
 800a19c:	8bfb      	ldrh	r3, [r7, #30]
 800a19e:	4313      	orrs	r3, r2
 800a1a0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a1a2:	697b      	ldr	r3, [r7, #20]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	8bfa      	ldrh	r2, [r7, #30]
 800a1a8:	60da      	str	r2, [r3, #12]
 800a1aa:	e062      	b.n	800a272 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a1b2:	e05e      	b.n	800a272 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a1b4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a1b8:	2b08      	cmp	r3, #8
 800a1ba:	d828      	bhi.n	800a20e <UART_SetConfig+0x56a>
 800a1bc:	a201      	add	r2, pc, #4	@ (adr r2, 800a1c4 <UART_SetConfig+0x520>)
 800a1be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1c2:	bf00      	nop
 800a1c4:	0800a1e9 	.word	0x0800a1e9
 800a1c8:	0800a1f1 	.word	0x0800a1f1
 800a1cc:	0800a1f9 	.word	0x0800a1f9
 800a1d0:	0800a20f 	.word	0x0800a20f
 800a1d4:	0800a1ff 	.word	0x0800a1ff
 800a1d8:	0800a20f 	.word	0x0800a20f
 800a1dc:	0800a20f 	.word	0x0800a20f
 800a1e0:	0800a20f 	.word	0x0800a20f
 800a1e4:	0800a207 	.word	0x0800a207
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a1e8:	f7fe ff08 	bl	8008ffc <HAL_RCC_GetPCLK1Freq>
 800a1ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a1ee:	e014      	b.n	800a21a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a1f0:	f7fe ff1a 	bl	8009028 <HAL_RCC_GetPCLK2Freq>
 800a1f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a1f6:	e010      	b.n	800a21a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a1f8:	4b1a      	ldr	r3, [pc, #104]	@ (800a264 <UART_SetConfig+0x5c0>)
 800a1fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a1fc:	e00d      	b.n	800a21a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a1fe:	f7fe fe8f 	bl	8008f20 <HAL_RCC_GetSysClockFreq>
 800a202:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a204:	e009      	b.n	800a21a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a206:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a20a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a20c:	e005      	b.n	800a21a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800a20e:	2300      	movs	r3, #0
 800a210:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a212:	2301      	movs	r3, #1
 800a214:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a218:	bf00      	nop
    }

    if (pclk != 0U)
 800a21a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d028      	beq.n	800a272 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a220:	697b      	ldr	r3, [r7, #20]
 800a222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a224:	4a10      	ldr	r2, [pc, #64]	@ (800a268 <UART_SetConfig+0x5c4>)
 800a226:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a22a:	461a      	mov	r2, r3
 800a22c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a22e:	fbb3 f2f2 	udiv	r2, r3, r2
 800a232:	697b      	ldr	r3, [r7, #20]
 800a234:	685b      	ldr	r3, [r3, #4]
 800a236:	085b      	lsrs	r3, r3, #1
 800a238:	441a      	add	r2, r3
 800a23a:	697b      	ldr	r3, [r7, #20]
 800a23c:	685b      	ldr	r3, [r3, #4]
 800a23e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a242:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a244:	6a3b      	ldr	r3, [r7, #32]
 800a246:	2b0f      	cmp	r3, #15
 800a248:	d910      	bls.n	800a26c <UART_SetConfig+0x5c8>
 800a24a:	6a3b      	ldr	r3, [r7, #32]
 800a24c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a250:	d20c      	bcs.n	800a26c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a252:	6a3b      	ldr	r3, [r7, #32]
 800a254:	b29a      	uxth	r2, r3
 800a256:	697b      	ldr	r3, [r7, #20]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	60da      	str	r2, [r3, #12]
 800a25c:	e009      	b.n	800a272 <UART_SetConfig+0x5ce>
 800a25e:	bf00      	nop
 800a260:	40008000 	.word	0x40008000
 800a264:	00f42400 	.word	0x00f42400
 800a268:	08012934 	.word	0x08012934
      }
      else
      {
        ret = HAL_ERROR;
 800a26c:	2301      	movs	r3, #1
 800a26e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a272:	697b      	ldr	r3, [r7, #20]
 800a274:	2201      	movs	r2, #1
 800a276:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a27a:	697b      	ldr	r3, [r7, #20]
 800a27c:	2201      	movs	r2, #1
 800a27e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a282:	697b      	ldr	r3, [r7, #20]
 800a284:	2200      	movs	r2, #0
 800a286:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a288:	697b      	ldr	r3, [r7, #20]
 800a28a:	2200      	movs	r2, #0
 800a28c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a28e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800a292:	4618      	mov	r0, r3
 800a294:	3730      	adds	r7, #48	@ 0x30
 800a296:	46bd      	mov	sp, r7
 800a298:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800a29c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a29c:	b480      	push	{r7}
 800a29e:	b083      	sub	sp, #12
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2a8:	f003 0308 	and.w	r3, r3, #8
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d00a      	beq.n	800a2c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	685b      	ldr	r3, [r3, #4]
 800a2b6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	430a      	orrs	r2, r1
 800a2c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2ca:	f003 0301 	and.w	r3, r3, #1
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d00a      	beq.n	800a2e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	685b      	ldr	r3, [r3, #4]
 800a2d8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	430a      	orrs	r2, r1
 800a2e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2ec:	f003 0302 	and.w	r3, r3, #2
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d00a      	beq.n	800a30a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	685b      	ldr	r3, [r3, #4]
 800a2fa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	430a      	orrs	r2, r1
 800a308:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a30e:	f003 0304 	and.w	r3, r3, #4
 800a312:	2b00      	cmp	r3, #0
 800a314:	d00a      	beq.n	800a32c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	685b      	ldr	r3, [r3, #4]
 800a31c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	430a      	orrs	r2, r1
 800a32a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a330:	f003 0310 	and.w	r3, r3, #16
 800a334:	2b00      	cmp	r3, #0
 800a336:	d00a      	beq.n	800a34e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	689b      	ldr	r3, [r3, #8]
 800a33e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	430a      	orrs	r2, r1
 800a34c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a352:	f003 0320 	and.w	r3, r3, #32
 800a356:	2b00      	cmp	r3, #0
 800a358:	d00a      	beq.n	800a370 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	689b      	ldr	r3, [r3, #8]
 800a360:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	430a      	orrs	r2, r1
 800a36e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a374:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d01a      	beq.n	800a3b2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	685b      	ldr	r3, [r3, #4]
 800a382:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	430a      	orrs	r2, r1
 800a390:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a396:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a39a:	d10a      	bne.n	800a3b2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	685b      	ldr	r3, [r3, #4]
 800a3a2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	430a      	orrs	r2, r1
 800a3b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d00a      	beq.n	800a3d4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	685b      	ldr	r3, [r3, #4]
 800a3c4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	430a      	orrs	r2, r1
 800a3d2:	605a      	str	r2, [r3, #4]
  }
}
 800a3d4:	bf00      	nop
 800a3d6:	370c      	adds	r7, #12
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3de:	4770      	bx	lr

0800a3e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b098      	sub	sp, #96	@ 0x60
 800a3e4:	af02      	add	r7, sp, #8
 800a3e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a3f0:	f7fb fc14 	bl	8005c1c <HAL_GetTick>
 800a3f4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	f003 0308 	and.w	r3, r3, #8
 800a400:	2b08      	cmp	r3, #8
 800a402:	d12f      	bne.n	800a464 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a404:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a408:	9300      	str	r3, [sp, #0]
 800a40a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a40c:	2200      	movs	r2, #0
 800a40e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a412:	6878      	ldr	r0, [r7, #4]
 800a414:	f000 f88e 	bl	800a534 <UART_WaitOnFlagUntilTimeout>
 800a418:	4603      	mov	r3, r0
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d022      	beq.n	800a464 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a426:	e853 3f00 	ldrex	r3, [r3]
 800a42a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a42c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a42e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a432:	653b      	str	r3, [r7, #80]	@ 0x50
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	461a      	mov	r2, r3
 800a43a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a43c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a43e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a440:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a442:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a444:	e841 2300 	strex	r3, r2, [r1]
 800a448:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a44a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d1e6      	bne.n	800a41e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2220      	movs	r2, #32
 800a454:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2200      	movs	r2, #0
 800a45c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a460:	2303      	movs	r3, #3
 800a462:	e063      	b.n	800a52c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	f003 0304 	and.w	r3, r3, #4
 800a46e:	2b04      	cmp	r3, #4
 800a470:	d149      	bne.n	800a506 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a472:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a476:	9300      	str	r3, [sp, #0]
 800a478:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a47a:	2200      	movs	r2, #0
 800a47c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a480:	6878      	ldr	r0, [r7, #4]
 800a482:	f000 f857 	bl	800a534 <UART_WaitOnFlagUntilTimeout>
 800a486:	4603      	mov	r3, r0
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d03c      	beq.n	800a506 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a494:	e853 3f00 	ldrex	r3, [r3]
 800a498:	623b      	str	r3, [r7, #32]
   return(result);
 800a49a:	6a3b      	ldr	r3, [r7, #32]
 800a49c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a4a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	461a      	mov	r2, r3
 800a4a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a4aa:	633b      	str	r3, [r7, #48]	@ 0x30
 800a4ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a4b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a4b2:	e841 2300 	strex	r3, r2, [r1]
 800a4b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a4b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d1e6      	bne.n	800a48c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	3308      	adds	r3, #8
 800a4c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4c6:	693b      	ldr	r3, [r7, #16]
 800a4c8:	e853 3f00 	ldrex	r3, [r3]
 800a4cc:	60fb      	str	r3, [r7, #12]
   return(result);
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	f023 0301 	bic.w	r3, r3, #1
 800a4d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	3308      	adds	r3, #8
 800a4dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a4de:	61fa      	str	r2, [r7, #28]
 800a4e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4e2:	69b9      	ldr	r1, [r7, #24]
 800a4e4:	69fa      	ldr	r2, [r7, #28]
 800a4e6:	e841 2300 	strex	r3, r2, [r1]
 800a4ea:	617b      	str	r3, [r7, #20]
   return(result);
 800a4ec:	697b      	ldr	r3, [r7, #20]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d1e5      	bne.n	800a4be <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	2220      	movs	r2, #32
 800a4f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a502:	2303      	movs	r3, #3
 800a504:	e012      	b.n	800a52c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	2220      	movs	r2, #32
 800a50a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	2220      	movs	r2, #32
 800a512:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	2200      	movs	r2, #0
 800a51a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	2200      	movs	r2, #0
 800a520:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	2200      	movs	r2, #0
 800a526:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a52a:	2300      	movs	r3, #0
}
 800a52c:	4618      	mov	r0, r3
 800a52e:	3758      	adds	r7, #88	@ 0x58
 800a530:	46bd      	mov	sp, r7
 800a532:	bd80      	pop	{r7, pc}

0800a534 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b084      	sub	sp, #16
 800a538:	af00      	add	r7, sp, #0
 800a53a:	60f8      	str	r0, [r7, #12]
 800a53c:	60b9      	str	r1, [r7, #8]
 800a53e:	603b      	str	r3, [r7, #0]
 800a540:	4613      	mov	r3, r2
 800a542:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a544:	e04f      	b.n	800a5e6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a546:	69bb      	ldr	r3, [r7, #24]
 800a548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a54c:	d04b      	beq.n	800a5e6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a54e:	f7fb fb65 	bl	8005c1c <HAL_GetTick>
 800a552:	4602      	mov	r2, r0
 800a554:	683b      	ldr	r3, [r7, #0]
 800a556:	1ad3      	subs	r3, r2, r3
 800a558:	69ba      	ldr	r2, [r7, #24]
 800a55a:	429a      	cmp	r2, r3
 800a55c:	d302      	bcc.n	800a564 <UART_WaitOnFlagUntilTimeout+0x30>
 800a55e:	69bb      	ldr	r3, [r7, #24]
 800a560:	2b00      	cmp	r3, #0
 800a562:	d101      	bne.n	800a568 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a564:	2303      	movs	r3, #3
 800a566:	e04e      	b.n	800a606 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	f003 0304 	and.w	r3, r3, #4
 800a572:	2b00      	cmp	r3, #0
 800a574:	d037      	beq.n	800a5e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a576:	68bb      	ldr	r3, [r7, #8]
 800a578:	2b80      	cmp	r3, #128	@ 0x80
 800a57a:	d034      	beq.n	800a5e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a57c:	68bb      	ldr	r3, [r7, #8]
 800a57e:	2b40      	cmp	r3, #64	@ 0x40
 800a580:	d031      	beq.n	800a5e6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	69db      	ldr	r3, [r3, #28]
 800a588:	f003 0308 	and.w	r3, r3, #8
 800a58c:	2b08      	cmp	r3, #8
 800a58e:	d110      	bne.n	800a5b2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	2208      	movs	r2, #8
 800a596:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a598:	68f8      	ldr	r0, [r7, #12]
 800a59a:	f000 f838 	bl	800a60e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	2208      	movs	r2, #8
 800a5a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a5ae:	2301      	movs	r3, #1
 800a5b0:	e029      	b.n	800a606 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	69db      	ldr	r3, [r3, #28]
 800a5b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a5bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a5c0:	d111      	bne.n	800a5e6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a5ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a5cc:	68f8      	ldr	r0, [r7, #12]
 800a5ce:	f000 f81e 	bl	800a60e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	2220      	movs	r2, #32
 800a5d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	2200      	movs	r2, #0
 800a5de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a5e2:	2303      	movs	r3, #3
 800a5e4:	e00f      	b.n	800a606 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	69da      	ldr	r2, [r3, #28]
 800a5ec:	68bb      	ldr	r3, [r7, #8]
 800a5ee:	4013      	ands	r3, r2
 800a5f0:	68ba      	ldr	r2, [r7, #8]
 800a5f2:	429a      	cmp	r2, r3
 800a5f4:	bf0c      	ite	eq
 800a5f6:	2301      	moveq	r3, #1
 800a5f8:	2300      	movne	r3, #0
 800a5fa:	b2db      	uxtb	r3, r3
 800a5fc:	461a      	mov	r2, r3
 800a5fe:	79fb      	ldrb	r3, [r7, #7]
 800a600:	429a      	cmp	r2, r3
 800a602:	d0a0      	beq.n	800a546 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a604:	2300      	movs	r3, #0
}
 800a606:	4618      	mov	r0, r3
 800a608:	3710      	adds	r7, #16
 800a60a:	46bd      	mov	sp, r7
 800a60c:	bd80      	pop	{r7, pc}

0800a60e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a60e:	b480      	push	{r7}
 800a610:	b095      	sub	sp, #84	@ 0x54
 800a612:	af00      	add	r7, sp, #0
 800a614:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a61c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a61e:	e853 3f00 	ldrex	r3, [r3]
 800a622:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a626:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a62a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	461a      	mov	r2, r3
 800a632:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a634:	643b      	str	r3, [r7, #64]	@ 0x40
 800a636:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a638:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a63a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a63c:	e841 2300 	strex	r3, r2, [r1]
 800a640:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a642:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a644:	2b00      	cmp	r3, #0
 800a646:	d1e6      	bne.n	800a616 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	3308      	adds	r3, #8
 800a64e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a650:	6a3b      	ldr	r3, [r7, #32]
 800a652:	e853 3f00 	ldrex	r3, [r3]
 800a656:	61fb      	str	r3, [r7, #28]
   return(result);
 800a658:	69fb      	ldr	r3, [r7, #28]
 800a65a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a65e:	f023 0301 	bic.w	r3, r3, #1
 800a662:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	3308      	adds	r3, #8
 800a66a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a66c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a66e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a670:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a672:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a674:	e841 2300 	strex	r3, r2, [r1]
 800a678:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a67a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d1e3      	bne.n	800a648 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a684:	2b01      	cmp	r3, #1
 800a686:	d118      	bne.n	800a6ba <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	e853 3f00 	ldrex	r3, [r3]
 800a694:	60bb      	str	r3, [r7, #8]
   return(result);
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	f023 0310 	bic.w	r3, r3, #16
 800a69c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	461a      	mov	r2, r3
 800a6a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a6a6:	61bb      	str	r3, [r7, #24]
 800a6a8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6aa:	6979      	ldr	r1, [r7, #20]
 800a6ac:	69ba      	ldr	r2, [r7, #24]
 800a6ae:	e841 2300 	strex	r3, r2, [r1]
 800a6b2:	613b      	str	r3, [r7, #16]
   return(result);
 800a6b4:	693b      	ldr	r3, [r7, #16]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d1e6      	bne.n	800a688 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	2220      	movs	r2, #32
 800a6be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	2200      	movs	r2, #0
 800a6c6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a6ce:	bf00      	nop
 800a6d0:	3754      	adds	r7, #84	@ 0x54
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d8:	4770      	bx	lr

0800a6da <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a6da:	b580      	push	{r7, lr}
 800a6dc:	b084      	sub	sp, #16
 800a6de:	af00      	add	r7, sp, #0
 800a6e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6e6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	2200      	movs	r2, #0
 800a6ec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a6f8:	68f8      	ldr	r0, [r7, #12]
 800a6fa:	f7ff fabd 	bl	8009c78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a6fe:	bf00      	nop
 800a700:	3710      	adds	r7, #16
 800a702:	46bd      	mov	sp, r7
 800a704:	bd80      	pop	{r7, pc}

0800a706 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a706:	b580      	push	{r7, lr}
 800a708:	b088      	sub	sp, #32
 800a70a:	af00      	add	r7, sp, #0
 800a70c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	e853 3f00 	ldrex	r3, [r3]
 800a71a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a71c:	68bb      	ldr	r3, [r7, #8]
 800a71e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a722:	61fb      	str	r3, [r7, #28]
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	461a      	mov	r2, r3
 800a72a:	69fb      	ldr	r3, [r7, #28]
 800a72c:	61bb      	str	r3, [r7, #24]
 800a72e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a730:	6979      	ldr	r1, [r7, #20]
 800a732:	69ba      	ldr	r2, [r7, #24]
 800a734:	e841 2300 	strex	r3, r2, [r1]
 800a738:	613b      	str	r3, [r7, #16]
   return(result);
 800a73a:	693b      	ldr	r3, [r7, #16]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d1e6      	bne.n	800a70e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	2220      	movs	r2, #32
 800a744:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	2200      	movs	r2, #0
 800a74c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a74e:	6878      	ldr	r0, [r7, #4]
 800a750:	f7ff fa88 	bl	8009c64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a754:	bf00      	nop
 800a756:	3720      	adds	r7, #32
 800a758:	46bd      	mov	sp, r7
 800a75a:	bd80      	pop	{r7, pc}

0800a75c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a75c:	b480      	push	{r7}
 800a75e:	b083      	sub	sp, #12
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a764:	bf00      	nop
 800a766:	370c      	adds	r7, #12
 800a768:	46bd      	mov	sp, r7
 800a76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a76e:	4770      	bx	lr

0800a770 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a770:	b480      	push	{r7}
 800a772:	b083      	sub	sp, #12
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a778:	bf00      	nop
 800a77a:	370c      	adds	r7, #12
 800a77c:	46bd      	mov	sp, r7
 800a77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a782:	4770      	bx	lr

0800a784 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a784:	b480      	push	{r7}
 800a786:	b083      	sub	sp, #12
 800a788:	af00      	add	r7, sp, #0
 800a78a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a78c:	bf00      	nop
 800a78e:	370c      	adds	r7, #12
 800a790:	46bd      	mov	sp, r7
 800a792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a796:	4770      	bx	lr

0800a798 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a798:	b480      	push	{r7}
 800a79a:	b085      	sub	sp, #20
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a7a6:	2b01      	cmp	r3, #1
 800a7a8:	d101      	bne.n	800a7ae <HAL_UARTEx_DisableFifoMode+0x16>
 800a7aa:	2302      	movs	r3, #2
 800a7ac:	e027      	b.n	800a7fe <HAL_UARTEx_DisableFifoMode+0x66>
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	2201      	movs	r2, #1
 800a7b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	2224      	movs	r2, #36	@ 0x24
 800a7ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	681a      	ldr	r2, [r3, #0]
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	f022 0201 	bic.w	r2, r2, #1
 800a7d4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a7dc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	68fa      	ldr	r2, [r7, #12]
 800a7ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	2220      	movs	r2, #32
 800a7f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a7fc:	2300      	movs	r3, #0
}
 800a7fe:	4618      	mov	r0, r3
 800a800:	3714      	adds	r7, #20
 800a802:	46bd      	mov	sp, r7
 800a804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a808:	4770      	bx	lr

0800a80a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a80a:	b580      	push	{r7, lr}
 800a80c:	b084      	sub	sp, #16
 800a80e:	af00      	add	r7, sp, #0
 800a810:	6078      	str	r0, [r7, #4]
 800a812:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a81a:	2b01      	cmp	r3, #1
 800a81c:	d101      	bne.n	800a822 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a81e:	2302      	movs	r3, #2
 800a820:	e02d      	b.n	800a87e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2201      	movs	r2, #1
 800a826:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2224      	movs	r2, #36	@ 0x24
 800a82e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	681a      	ldr	r2, [r3, #0]
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	f022 0201 	bic.w	r2, r2, #1
 800a848:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	689b      	ldr	r3, [r3, #8]
 800a850:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	683a      	ldr	r2, [r7, #0]
 800a85a:	430a      	orrs	r2, r1
 800a85c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	f000 f850 	bl	800a904 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	68fa      	ldr	r2, [r7, #12]
 800a86a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2220      	movs	r2, #32
 800a870:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2200      	movs	r2, #0
 800a878:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a87c:	2300      	movs	r3, #0
}
 800a87e:	4618      	mov	r0, r3
 800a880:	3710      	adds	r7, #16
 800a882:	46bd      	mov	sp, r7
 800a884:	bd80      	pop	{r7, pc}

0800a886 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a886:	b580      	push	{r7, lr}
 800a888:	b084      	sub	sp, #16
 800a88a:	af00      	add	r7, sp, #0
 800a88c:	6078      	str	r0, [r7, #4]
 800a88e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a896:	2b01      	cmp	r3, #1
 800a898:	d101      	bne.n	800a89e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a89a:	2302      	movs	r3, #2
 800a89c:	e02d      	b.n	800a8fa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	2201      	movs	r2, #1
 800a8a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	2224      	movs	r2, #36	@ 0x24
 800a8aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	681a      	ldr	r2, [r3, #0]
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	f022 0201 	bic.w	r2, r2, #1
 800a8c4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	689b      	ldr	r3, [r3, #8]
 800a8cc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	683a      	ldr	r2, [r7, #0]
 800a8d6:	430a      	orrs	r2, r1
 800a8d8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a8da:	6878      	ldr	r0, [r7, #4]
 800a8dc:	f000 f812 	bl	800a904 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	68fa      	ldr	r2, [r7, #12]
 800a8e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	2220      	movs	r2, #32
 800a8ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a8f8:	2300      	movs	r3, #0
}
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	3710      	adds	r7, #16
 800a8fe:	46bd      	mov	sp, r7
 800a900:	bd80      	pop	{r7, pc}
	...

0800a904 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a904:	b480      	push	{r7}
 800a906:	b085      	sub	sp, #20
 800a908:	af00      	add	r7, sp, #0
 800a90a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a910:	2b00      	cmp	r3, #0
 800a912:	d108      	bne.n	800a926 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	2201      	movs	r2, #1
 800a918:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2201      	movs	r2, #1
 800a920:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a924:	e031      	b.n	800a98a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a926:	2308      	movs	r3, #8
 800a928:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a92a:	2308      	movs	r3, #8
 800a92c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	689b      	ldr	r3, [r3, #8]
 800a934:	0e5b      	lsrs	r3, r3, #25
 800a936:	b2db      	uxtb	r3, r3
 800a938:	f003 0307 	and.w	r3, r3, #7
 800a93c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	689b      	ldr	r3, [r3, #8]
 800a944:	0f5b      	lsrs	r3, r3, #29
 800a946:	b2db      	uxtb	r3, r3
 800a948:	f003 0307 	and.w	r3, r3, #7
 800a94c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a94e:	7bbb      	ldrb	r3, [r7, #14]
 800a950:	7b3a      	ldrb	r2, [r7, #12]
 800a952:	4911      	ldr	r1, [pc, #68]	@ (800a998 <UARTEx_SetNbDataToProcess+0x94>)
 800a954:	5c8a      	ldrb	r2, [r1, r2]
 800a956:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a95a:	7b3a      	ldrb	r2, [r7, #12]
 800a95c:	490f      	ldr	r1, [pc, #60]	@ (800a99c <UARTEx_SetNbDataToProcess+0x98>)
 800a95e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a960:	fb93 f3f2 	sdiv	r3, r3, r2
 800a964:	b29a      	uxth	r2, r3
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a96c:	7bfb      	ldrb	r3, [r7, #15]
 800a96e:	7b7a      	ldrb	r2, [r7, #13]
 800a970:	4909      	ldr	r1, [pc, #36]	@ (800a998 <UARTEx_SetNbDataToProcess+0x94>)
 800a972:	5c8a      	ldrb	r2, [r1, r2]
 800a974:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a978:	7b7a      	ldrb	r2, [r7, #13]
 800a97a:	4908      	ldr	r1, [pc, #32]	@ (800a99c <UARTEx_SetNbDataToProcess+0x98>)
 800a97c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a97e:	fb93 f3f2 	sdiv	r3, r3, r2
 800a982:	b29a      	uxth	r2, r3
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a98a:	bf00      	nop
 800a98c:	3714      	adds	r7, #20
 800a98e:	46bd      	mov	sp, r7
 800a990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a994:	4770      	bx	lr
 800a996:	bf00      	nop
 800a998:	0801294c 	.word	0x0801294c
 800a99c:	08012954 	.word	0x08012954

0800a9a0 <_ZN17AbstractAllocatorD1Ev>:
    UtilityConfig& utilities;
public:
    AbstractAllocator(size_t size, UtilityConfig& utilities): utilities(utilities) {};
    virtual void* allocate(CanardInstance* ins, size_t amount) = 0;
    virtual void free(CanardInstance* ins, void* pointer) = 0;
    virtual ~AbstractAllocator() {}
 800a9a0:	b480      	push	{r7}
 800a9a2:	b083      	sub	sp, #12
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
 800a9a8:	4a04      	ldr	r2, [pc, #16]	@ (800a9bc <_ZN17AbstractAllocatorD1Ev+0x1c>)
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	601a      	str	r2, [r3, #0]
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	370c      	adds	r7, #12
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ba:	4770      	bx	lr
 800a9bc:	080128e0 	.word	0x080128e0

0800a9c0 <_ZN17AbstractAllocatorD0Ev>:
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b082      	sub	sp, #8
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	6078      	str	r0, [r7, #4]
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f7ff ffe9 	bl	800a9a0 <_ZN17AbstractAllocatorD1Ev>
 800a9ce:	2108      	movs	r1, #8
 800a9d0:	6878      	ldr	r0, [r7, #4]
 800a9d2:	f002 fe54 	bl	800d67e <_ZdlPvj>
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	4618      	mov	r0, r3
 800a9da:	3708      	adds	r7, #8
 800a9dc:	46bd      	mov	sp, r7
 800a9de:	bd80      	pop	{r7, pc}

0800a9e0 <_ZN15SystemAllocator8allocateEP14CanardInstancej>:
#include "sys_allocator.h"
#include <cstdlib>

void* SystemAllocator::allocate(CanardInstance* const ins, const size_t amount) {
 800a9e0:	b580      	push	{r7, lr}
 800a9e2:	b086      	sub	sp, #24
 800a9e4:	af00      	add	r7, sp, #0
 800a9e6:	60f8      	str	r0, [r7, #12]
 800a9e8:	60b9      	str	r1, [r7, #8]
 800a9ea:	607a      	str	r2, [r7, #4]
    (void)ins;
    void* mem;

    CRITICAL_SECTION({ mem = std::malloc(amount); })
 800a9ec:	6878      	ldr	r0, [r7, #4]
 800a9ee:	f002 fe9f 	bl	800d730 <malloc>
 800a9f2:	4603      	mov	r3, r0
 800a9f4:	617b      	str	r3, [r7, #20]
    if (mem == nullptr) {
 800a9f6:	697b      	ldr	r3, [r7, #20]
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d105      	bne.n	800aa08 <_ZN15SystemAllocator8allocateEP14CanardInstancej+0x28>
        utilities.error_handler();
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	685b      	ldr	r3, [r3, #4]
 800aa00:	3310      	adds	r3, #16
 800aa02:	4618      	mov	r0, r3
 800aa04:	f7f9 fe56 	bl	80046b4 <_ZNKSt8functionIFvvEEclEv>
    }
    return mem;
 800aa08:	697b      	ldr	r3, [r7, #20]
}
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	3718      	adds	r7, #24
 800aa0e:	46bd      	mov	sp, r7
 800aa10:	bd80      	pop	{r7, pc}

0800aa12 <_ZN15SystemAllocator4freeEP14CanardInstancePv>:

void SystemAllocator::free(CanardInstance* const ins, void* const pointer) {
 800aa12:	b580      	push	{r7, lr}
 800aa14:	b084      	sub	sp, #16
 800aa16:	af00      	add	r7, sp, #0
 800aa18:	60f8      	str	r0, [r7, #12]
 800aa1a:	60b9      	str	r1, [r7, #8]
 800aa1c:	607a      	str	r2, [r7, #4]
    (void)ins;
    CRITICAL_SECTION({ std::free(pointer); })
 800aa1e:	6878      	ldr	r0, [r7, #4]
 800aa20:	f002 fe8e 	bl	800d740 <free>
}
 800aa24:	bf00      	nop
 800aa26:	3710      	adds	r7, #16
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	bd80      	pop	{r7, pc}

0800aa2c <_ZN15SystemAllocatorD1Ev>:
class SystemAllocator : public AbstractAllocator {
 800aa2c:	b580      	push	{r7, lr}
 800aa2e:	b082      	sub	sp, #8
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	6078      	str	r0, [r7, #4]
 800aa34:	4a05      	ldr	r2, [pc, #20]	@ (800aa4c <_ZN15SystemAllocatorD1Ev+0x20>)
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	601a      	str	r2, [r3, #0]
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	f7ff ffaf 	bl	800a9a0 <_ZN17AbstractAllocatorD1Ev>
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	4618      	mov	r0, r3
 800aa46:	3708      	adds	r7, #8
 800aa48:	46bd      	mov	sp, r7
 800aa4a:	bd80      	pop	{r7, pc}
 800aa4c:	08012964 	.word	0x08012964

0800aa50 <_ZN15SystemAllocatorD0Ev>:
 800aa50:	b580      	push	{r7, lr}
 800aa52:	b082      	sub	sp, #8
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	6078      	str	r0, [r7, #4]
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f7ff ffe7 	bl	800aa2c <_ZN15SystemAllocatorD1Ev>
 800aa5e:	2108      	movs	r1, #8
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	f002 fe0c 	bl	800d67e <_ZdlPvj>
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	4618      	mov	r0, r3
 800aa6a:	3708      	adds	r7, #8
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	bd80      	pop	{r7, pc}

0800aa70 <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv>:
void CyphalInterface::push(
    const CanardMicrosecond tx_deadline_usec,
    const CanardTransferMetadata* const metadata,
    const size_t payload_size,
    const void* const payload
) const {
 800aa70:	b590      	push	{r4, r7, lr}
 800aa72:	b08b      	sub	sp, #44	@ 0x2c
 800aa74:	af04      	add	r7, sp, #16
 800aa76:	60f8      	str	r0, [r7, #12]
 800aa78:	e9c7 2300 	strd	r2, r3, [r7]
    int32_t push_state = canardTxPush(
        &provider->queue,
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	3304      	adds	r3, #4
 800aa80:	4618      	mov	r0, r3
 800aa82:	f000 f876 	bl	800ab72 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 800aa86:	4603      	mov	r3, r0
    int32_t push_state = canardTxPush(
 800aa88:	f103 040c 	add.w	r4, r3, #12
        &provider->canard,
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	3304      	adds	r3, #4
 800aa90:	4618      	mov	r0, r3
 800aa92:	f000 f86e 	bl	800ab72 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 800aa96:	4603      	mov	r3, r0
    int32_t push_state = canardTxPush(
 800aa98:	f103 0120 	add.w	r1, r3, #32
 800aa9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa9e:	9302      	str	r3, [sp, #8]
 800aaa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaa2:	9301      	str	r3, [sp, #4]
 800aaa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aaa6:	9300      	str	r3, [sp, #0]
 800aaa8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aaac:	4620      	mov	r0, r4
 800aaae:	f002 fb3f 	bl	800d130 <canardTxPush>
 800aab2:	6178      	str	r0, [r7, #20]
        tx_deadline_usec,
        metadata,
        payload_size,
        payload
    );
    if (push_state == -CANARD_ERROR_OUT_OF_MEMORY) {
 800aab4:	697b      	ldr	r3, [r7, #20]
 800aab6:	f113 0f03 	cmn.w	r3, #3
 800aaba:	d106      	bne.n	800aaca <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv+0x5a>
#ifdef __linux__
        std::cerr << "[Error: OOM] Tried to send to port: " << metadata->port_id << ", node: " << +metadata->remote_node_id << std::endl;
#else
        utilities.error_handler();
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	689b      	ldr	r3, [r3, #8]
 800aac0:	3310      	adds	r3, #16
 800aac2:	4618      	mov	r0, r3
 800aac4:	f7f9 fdf6 	bl	80046b4 <_ZNKSt8functionIFvvEEclEv>
#endif
        return;
 800aac8:	e008      	b.n	800aadc <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv+0x6c>
    }
    if (push_state < 0) {
 800aaca:	697b      	ldr	r3, [r7, #20]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	da05      	bge.n	800aadc <_ZNK15CyphalInterface4pushEyPK22CanardTransferMetadatajPKv+0x6c>
        utilities.error_handler();
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	689b      	ldr	r3, [r3, #8]
 800aad4:	3310      	adds	r3, #16
 800aad6:	4618      	mov	r0, r3
 800aad8:	f7f9 fdec 	bl	80046b4 <_ZNKSt8functionIFvvEEclEv>
    }
}
 800aadc:	371c      	adds	r7, #28
 800aade:	46bd      	mov	sp, r7
 800aae0:	bd90      	pop	{r4, r7, pc}
	...

0800aae4 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription>:
void CyphalInterface::subscribe(
    CanardPortID port_id,
    size_t extent,
    CanardTransferKind kind,
    CanardRxSubscription* subscription
) const {
 800aae4:	b590      	push	{r4, r7, lr}
 800aae6:	b089      	sub	sp, #36	@ 0x24
 800aae8:	af04      	add	r7, sp, #16
 800aaea:	60f8      	str	r0, [r7, #12]
 800aaec:	607a      	str	r2, [r7, #4]
 800aaee:	461a      	mov	r2, r3
 800aaf0:	460b      	mov	r3, r1
 800aaf2:	817b      	strh	r3, [r7, #10]
 800aaf4:	4613      	mov	r3, r2
 800aaf6:	727b      	strb	r3, [r7, #9]
    if (canardRxSubscribe(
            (CanardInstance* const)&provider->canard,
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	3304      	adds	r3, #4
 800aafc:	4618      	mov	r0, r3
 800aafe:	f000 f838 	bl	800ab72 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 800ab02:	4603      	mov	r3, r0
    if (canardRxSubscribe(
 800ab04:	f103 0020 	add.w	r0, r3, #32
 800ab08:	897c      	ldrh	r4, [r7, #10]
 800ab0a:	7a79      	ldrb	r1, [r7, #9]
 800ab0c:	6a3b      	ldr	r3, [r7, #32]
 800ab0e:	9302      	str	r3, [sp, #8]
 800ab10:	4a0d      	ldr	r2, [pc, #52]	@ (800ab48 <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription+0x64>)
 800ab12:	f04f 0300 	mov.w	r3, #0
 800ab16:	e9cd 2300 	strd	r2, r3, [sp]
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	4622      	mov	r2, r4
 800ab1e:	f002 fc57 	bl	800d3d0 <canardRxSubscribe>
 800ab22:	4603      	mov	r3, r0
            kind,
            port_id,
            extent,
            CANARD_DEFAULT_TRANSFER_ID_TIMEOUT_USEC,
            subscription
        ) != 1) {
 800ab24:	2b01      	cmp	r3, #1
 800ab26:	bf14      	ite	ne
 800ab28:	2301      	movne	r3, #1
 800ab2a:	2300      	moveq	r3, #0
 800ab2c:	b2db      	uxtb	r3, r3
    if (canardRxSubscribe(
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d005      	beq.n	800ab3e <_ZNK15CyphalInterface9subscribeEtj18CanardTransferKindP20CanardRxSubscription+0x5a>
        utilities.error_handler();
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	689b      	ldr	r3, [r3, #8]
 800ab36:	3310      	adds	r3, #16
 800ab38:	4618      	mov	r0, r3
 800ab3a:	f7f9 fdbb 	bl	80046b4 <_ZNKSt8functionIFvvEEclEv>
    }
}
 800ab3e:	bf00      	nop
 800ab40:	3714      	adds	r7, #20
 800ab42:	46bd      	mov	sp, r7
 800ab44:	bd90      	pop	{r4, r7, pc}
 800ab46:	bf00      	nop
 800ab48:	001e8480 	.word	0x001e8480

0800ab4c <_ZN15CyphalInterface4loopEv>:

void CyphalInterface::loop() {
 800ab4c:	b580      	push	{r7, lr}
 800ab4e:	b082      	sub	sp, #8
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
    provider->can_loop();
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	3304      	adds	r3, #4
 800ab58:	4618      	mov	r0, r3
 800ab5a:	f000 f80a 	bl	800ab72 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>
 800ab5e:	4603      	mov	r3, r0
 800ab60:	681a      	ldr	r2, [r3, #0]
 800ab62:	3208      	adds	r2, #8
 800ab64:	6812      	ldr	r2, [r2, #0]
 800ab66:	4618      	mov	r0, r3
 800ab68:	4790      	blx	r2
}
 800ab6a:	bf00      	nop
 800ab6c:	3708      	adds	r7, #8
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	bd80      	pop	{r7, pc}

0800ab72 <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EEptEv>:
      operator->() const noexcept
 800ab72:	b580      	push	{r7, lr}
 800ab74:	b082      	sub	sp, #8
 800ab76:	af00      	add	r7, sp, #0
 800ab78:	6078      	str	r0, [r7, #4]
	return get();
 800ab7a:	6878      	ldr	r0, [r7, #4]
 800ab7c:	f000 f805 	bl	800ab8a <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE3getEv>
 800ab80:	4603      	mov	r3, r0
      }
 800ab82:	4618      	mov	r0, r3
 800ab84:	3708      	adds	r7, #8
 800ab86:	46bd      	mov	sp, r7
 800ab88:	bd80      	pop	{r7, pc}

0800ab8a <_ZNKSt10unique_ptrI19AbstractCANProviderSt14default_deleteIS0_EE3getEv>:
      get() const noexcept
 800ab8a:	b580      	push	{r7, lr}
 800ab8c:	b082      	sub	sp, #8
 800ab8e:	af00      	add	r7, sp, #0
 800ab90:	6078      	str	r0, [r7, #4]
      { return _M_t._M_ptr(); }
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	4618      	mov	r0, r3
 800ab96:	f000 f805 	bl	800aba4 <_ZNKSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>
 800ab9a:	4603      	mov	r3, r0
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	3708      	adds	r7, #8
 800aba0:	46bd      	mov	sp, r7
 800aba2:	bd80      	pop	{r7, pc}

0800aba4 <_ZNKSt15__uniq_ptr_implI19AbstractCANProviderSt14default_deleteIS0_EE6_M_ptrEv>:
      pointer    _M_ptr() const noexcept { return std::get<0>(_M_t); }
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b082      	sub	sp, #8
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	4618      	mov	r0, r3
 800abb0:	f000 f806 	bl	800abc0 <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>
 800abb4:	4603      	mov	r3, r0
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	4618      	mov	r0, r3
 800abba:	3708      	adds	r7, #8
 800abbc:	46bd      	mov	sp, r7
 800abbe:	bd80      	pop	{r7, pc}

0800abc0 <_ZSt3getILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS8_>:
    get(const tuple<_Elements...>& __t) noexcept
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b082      	sub	sp, #8
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	6078      	str	r0, [r7, #4]
    { return std::__get_helper<__i>(__t); }
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	4618      	mov	r0, r3
 800abcc:	f000 f805 	bl	800abda <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>
 800abd0:	4603      	mov	r3, r0
 800abd2:	4618      	mov	r0, r3
 800abd4:	3708      	adds	r7, #8
 800abd6:	46bd      	mov	sp, r7
 800abd8:	bd80      	pop	{r7, pc}

0800abda <_ZSt12__get_helperILj0EP19AbstractCANProviderJSt14default_deleteIS0_EEERKT0_RKSt11_Tuple_implIXT_EJS4_DpT1_EE>:
    __get_helper(const _Tuple_impl<__i, _Head, _Tail...>& __t) noexcept
 800abda:	b580      	push	{r7, lr}
 800abdc:	b082      	sub	sp, #8
 800abde:	af00      	add	r7, sp, #0
 800abe0:	6078      	str	r0, [r7, #4]
    { return _Tuple_impl<__i, _Head, _Tail...>::_M_head(__t); }
 800abe2:	6878      	ldr	r0, [r7, #4]
 800abe4:	f000 f805 	bl	800abf2 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERKS4_>
 800abe8:	4603      	mov	r3, r0
 800abea:	4618      	mov	r0, r3
 800abec:	3708      	adds	r7, #8
 800abee:	46bd      	mov	sp, r7
 800abf0:	bd80      	pop	{r7, pc}

0800abf2 <_ZNSt11_Tuple_implILj0EJP19AbstractCANProviderSt14default_deleteIS0_EEE7_M_headERKS4_>:
      _M_head(const _Tuple_impl& __t) noexcept { return _Base::_M_head(__t); }
 800abf2:	b580      	push	{r7, lr}
 800abf4:	b082      	sub	sp, #8
 800abf6:	af00      	add	r7, sp, #0
 800abf8:	6078      	str	r0, [r7, #4]
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	4618      	mov	r0, r3
 800abfe:	f000 f805 	bl	800ac0c <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERKS2_>
 800ac02:	4603      	mov	r3, r0
 800ac04:	4618      	mov	r0, r3
 800ac06:	3708      	adds	r7, #8
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	bd80      	pop	{r7, pc}

0800ac0c <_ZNSt10_Head_baseILj0EP19AbstractCANProviderLb0EE7_M_headERKS2_>:
      _M_head(const _Head_base& __b) noexcept { return __b._M_head_impl; }
 800ac0c:	b480      	push	{r7}
 800ac0e:	b083      	sub	sp, #12
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	4618      	mov	r0, r3
 800ac18:	370c      	adds	r7, #12
 800ac1a:	46bd      	mov	sp, r7
 800ac1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac20:	4770      	bx	lr

0800ac22 <_Z16fdcan_dlc_to_lenm>:
    FDCAN_DLC_BYTES_64,
    FDCAN_DLC_BYTES_64,
    FDCAN_DLC_BYTES_64,
};

size_t fdcan_dlc_to_len(uint32_t dlc) {
 800ac22:	b480      	push	{r7}
 800ac24:	b085      	sub	sp, #20
 800ac26:	af00      	add	r7, sp, #0
 800ac28:	6078      	str	r0, [r7, #4]
    auto dlc_index = (uint8_t)(dlc / 65536);
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	0c1b      	lsrs	r3, r3, #16
 800ac2e:	73fb      	strb	r3, [r7, #15]
    if (dlc_index <= 8) {
 800ac30:	7bfb      	ldrb	r3, [r7, #15]
 800ac32:	2b08      	cmp	r3, #8
 800ac34:	d801      	bhi.n	800ac3a <_Z16fdcan_dlc_to_lenm+0x18>
        return dlc_index;
 800ac36:	7bfb      	ldrb	r3, [r7, #15]
 800ac38:	e009      	b.n	800ac4e <_Z16fdcan_dlc_to_lenm+0x2c>
    }
    if (dlc_index <= 12) {
 800ac3a:	7bfb      	ldrb	r3, [r7, #15]
 800ac3c:	2b0c      	cmp	r3, #12
 800ac3e:	d803      	bhi.n	800ac48 <_Z16fdcan_dlc_to_lenm+0x26>
        return 8 + 4 * (dlc_index - 8);
 800ac40:	7bfb      	ldrb	r3, [r7, #15]
 800ac42:	3b06      	subs	r3, #6
 800ac44:	009b      	lsls	r3, r3, #2
 800ac46:	e002      	b.n	800ac4e <_Z16fdcan_dlc_to_lenm+0x2c>
    }
    return 32 + 16 * (dlc_index - 13);
 800ac48:	7bfb      	ldrb	r3, [r7, #15]
 800ac4a:	3b0b      	subs	r3, #11
 800ac4c:	011b      	lsls	r3, r3, #4
}
 800ac4e:	4618      	mov	r0, r3
 800ac50:	3714      	adds	r7, #20
 800ac52:	46bd      	mov	sp, r7
 800ac54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac58:	4770      	bx	lr
	...

0800ac5c <_ZL12delay_cyclest>:
       bne     .L3               // 1 + 1-3 такта, в среднем 2(3?)
     *
     * Всего 5 тактов на цикл + 8 в начале.
     */

    uint8_t real_cycles = (cycles - 8) / 5;
 800ac5c:	f1a0 0308 	sub.w	r3, r0, #8
 800ac60:	4a07      	ldr	r2, [pc, #28]	@ (800ac80 <_ZL12delay_cyclest+0x24>)
 800ac62:	fb82 1203 	smull	r1, r2, r2, r3
 800ac66:	17db      	asrs	r3, r3, #31
 800ac68:	ebc3 0362 	rsb	r3, r3, r2, asr #1
    while (real_cycles--) {
 800ac6c:	f013 03ff 	ands.w	r3, r3, #255	@ 0xff
 800ac70:	d004      	beq.n	800ac7c <_ZL12delay_cyclest+0x20>
        __asm__("nop");
 800ac72:	bf00      	nop
    while (real_cycles--) {
 800ac74:	3b01      	subs	r3, #1
 800ac76:	f013 03ff 	ands.w	r3, r3, #255	@ 0xff
 800ac7a:	d1fa      	bne.n	800ac72 <_ZL12delay_cyclest+0x16>
    }
}
 800ac7c:	4770      	bx	lr
 800ac7e:	bf00      	nop
 800ac80:	66666667 	.word	0x66666667

0800ac84 <_ZN5G4CAN10len_to_dlcEj>:
#if (defined(STM32G474xx) || defined(STM32_G)) && defined(HAL_FDCAN_MODULE_ENABLED)
#include <cstring>

#include "FDCAN_generic.h"

uint32_t G4CAN::len_to_dlc(size_t len) {
 800ac84:	b480      	push	{r7}
 800ac86:	b083      	sub	sp, #12
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	6078      	str	r0, [r7, #4]
 800ac8c:	6039      	str	r1, [r7, #0]
    return CanardFDCANLengthToDLC[len];
 800ac8e:	4a05      	ldr	r2, [pc, #20]	@ (800aca4 <_ZN5G4CAN10len_to_dlcEj+0x20>)
 800ac90:	683b      	ldr	r3, [r7, #0]
 800ac92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800ac96:	4618      	mov	r0, r3
 800ac98:	370c      	adds	r7, #12
 800ac9a:	46bd      	mov	sp, r7
 800ac9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca0:	4770      	bx	lr
 800aca2:	bf00      	nop
 800aca4:	08012974 	.word	0x08012974

0800aca8 <_ZN5G4CAN10dlc_to_lenEm>:

size_t G4CAN::dlc_to_len(uint32_t dlc) {
 800aca8:	b580      	push	{r7, lr}
 800acaa:	b082      	sub	sp, #8
 800acac:	af00      	add	r7, sp, #0
 800acae:	6078      	str	r0, [r7, #4]
 800acb0:	6039      	str	r1, [r7, #0]
    return fdcan_dlc_to_len(dlc);
 800acb2:	6838      	ldr	r0, [r7, #0]
 800acb4:	f7ff ffb5 	bl	800ac22 <_Z16fdcan_dlc_to_lenm>
 800acb8:	4603      	mov	r3, r0
}
 800acba:	4618      	mov	r0, r3
 800acbc:	3708      	adds	r7, #8
 800acbe:	46bd      	mov	sp, r7
 800acc0:	bd80      	pop	{r7, pc}

0800acc2 <_ZN5G4CAN8can_loopEv>:

void G4CAN::can_loop() {
 800acc2:	b580      	push	{r7, lr}
 800acc4:	b086      	sub	sp, #24
 800acc6:	af00      	add	r7, sp, #0
 800acc8:	6078      	str	r0, [r7, #4]
    while (HAL_FDCAN_GetRxFifoFillLevel(handler, FDCAN_RX_FIFO0) != 0) {
 800acca:	e017      	b.n	800acfc <_ZN5G4CAN8can_loopEv+0x3a>
        CanardFrame frame;
        bool has_read = read_frame(&frame);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	330c      	adds	r3, #12
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	f107 0208 	add.w	r2, r7, #8
 800acd8:	4611      	mov	r1, r2
 800acda:	6878      	ldr	r0, [r7, #4]
 800acdc:	4798      	blx	r3
 800acde:	4603      	mov	r3, r0
 800ace0:	75fb      	strb	r3, [r7, #23]
        if (!has_read)
 800ace2:	7dfb      	ldrb	r3, [r7, #23]
 800ace4:	f083 0301 	eor.w	r3, r3, #1
 800ace8:	b2db      	uxtb	r3, r3
 800acea:	2b00      	cmp	r3, #0
 800acec:	d115      	bne.n	800ad1a <_ZN5G4CAN8can_loopEv+0x58>
            break;
        process_canard_rx(&frame);
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	f107 0208 	add.w	r2, r7, #8
 800acf4:	4611      	mov	r1, r2
 800acf6:	4618      	mov	r0, r3
 800acf8:	f000 f8e2 	bl	800aec0 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame>
    while (HAL_FDCAN_GetRxFifoFillLevel(handler, FDCAN_RX_FIFO0) != 0) {
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad00:	2140      	movs	r1, #64	@ 0x40
 800ad02:	4618      	mov	r0, r3
 800ad04:	f7fb fe9c 	bl	8006a40 <HAL_FDCAN_GetRxFifoFillLevel>
 800ad08:	4603      	mov	r3, r0
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	bf14      	ite	ne
 800ad0e:	2301      	movne	r3, #1
 800ad10:	2300      	moveq	r3, #0
 800ad12:	b2db      	uxtb	r3, r3
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d1d9      	bne.n	800accc <_ZN5G4CAN8can_loopEv+0xa>
 800ad18:	e000      	b.n	800ad1c <_ZN5G4CAN8can_loopEv+0x5a>
            break;
 800ad1a:	bf00      	nop
    }

    process_canard_tx();
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	4618      	mov	r0, r3
 800ad20:	f000 f92e 	bl	800af80 <_ZN19AbstractCANProvider17process_canard_txEv>
}
 800ad24:	bf00      	nop
 800ad26:	3718      	adds	r7, #24
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	bd80      	pop	{r7, pc}

0800ad2c <_ZN5G4CAN10read_frameEP11CanardFrame>:

static uint8_t RxData[64] = {};

bool G4CAN::read_frame(CanardFrame* rxf) {
 800ad2c:	b580      	push	{r7, lr}
 800ad2e:	b08e      	sub	sp, #56	@ 0x38
 800ad30:	af00      	add	r7, sp, #0
 800ad32:	6078      	str	r0, [r7, #4]
 800ad34:	6039      	str	r1, [r7, #0]
    // may want to check 2 FIFOs in the future
    uint32_t rx_fifo = -1;
 800ad36:	f04f 33ff 	mov.w	r3, #4294967295
 800ad3a:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_FDCAN_GetRxFifoFillLevel(handler, FDCAN_RX_FIFO0)) {
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad40:	2140      	movs	r1, #64	@ 0x40
 800ad42:	4618      	mov	r0, r3
 800ad44:	f7fb fe7c 	bl	8006a40 <HAL_FDCAN_GetRxFifoFillLevel>
 800ad48:	4603      	mov	r3, r0
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	bf14      	ite	ne
 800ad4e:	2301      	movne	r3, #1
 800ad50:	2300      	moveq	r3, #0
 800ad52:	b2db      	uxtb	r3, r3
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d002      	beq.n	800ad5e <_ZN5G4CAN10read_frameEP11CanardFrame+0x32>
        rx_fifo = FDCAN_RX_FIFO0;
 800ad58:	2340      	movs	r3, #64	@ 0x40
 800ad5a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad5c:	e00f      	b.n	800ad7e <_ZN5G4CAN10read_frameEP11CanardFrame+0x52>
    } else if (HAL_FDCAN_GetRxFifoFillLevel(handler, FDCAN_RX_FIFO1)) {
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad62:	2141      	movs	r1, #65	@ 0x41
 800ad64:	4618      	mov	r0, r3
 800ad66:	f7fb fe6b 	bl	8006a40 <HAL_FDCAN_GetRxFifoFillLevel>
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	bf14      	ite	ne
 800ad70:	2301      	movne	r3, #1
 800ad72:	2300      	moveq	r3, #0
 800ad74:	b2db      	uxtb	r3, r3
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d001      	beq.n	800ad7e <_ZN5G4CAN10read_frameEP11CanardFrame+0x52>
        rx_fifo = FDCAN_RX_FIFO1;
 800ad7a:	2341      	movs	r3, #65	@ 0x41
 800ad7c:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if (rx_fifo == (uint32_t)-1) {
 800ad7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad84:	d101      	bne.n	800ad8a <_ZN5G4CAN10read_frameEP11CanardFrame+0x5e>
        return false;
 800ad86:	2300      	movs	r3, #0
 800ad88:	e02e      	b.n	800ade8 <_ZN5G4CAN10read_frameEP11CanardFrame+0xbc>
    }

    FDCAN_RxHeaderTypeDef RxHeader = {};
 800ad8a:	f107 030c 	add.w	r3, r7, #12
 800ad8e:	2228      	movs	r2, #40	@ 0x28
 800ad90:	2100      	movs	r1, #0
 800ad92:	4618      	mov	r0, r3
 800ad94:	f003 fd47 	bl	800e826 <memset>
    if (HAL_FDCAN_GetRxMessage(handler, rx_fifo, &RxHeader, RxData) != HAL_OK) {
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800ad9c:	f107 020c 	add.w	r2, r7, #12
 800ada0:	4b13      	ldr	r3, [pc, #76]	@ (800adf0 <_ZN5G4CAN10read_frameEP11CanardFrame+0xc4>)
 800ada2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800ada4:	f7fb fd72 	bl	800688c <HAL_FDCAN_GetRxMessage>
 800ada8:	4603      	mov	r3, r0
 800adaa:	2b00      	cmp	r3, #0
 800adac:	bf14      	ite	ne
 800adae:	2301      	movne	r3, #1
 800adb0:	2300      	moveq	r3, #0
 800adb2:	b2db      	uxtb	r3, r3
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d005      	beq.n	800adc4 <_ZN5G4CAN10read_frameEP11CanardFrame+0x98>
        utilities.error_handler();
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adbc:	3310      	adds	r3, #16
 800adbe:	4618      	mov	r0, r3
 800adc0:	f7f9 fc78 	bl	80046b4 <_ZNKSt8functionIFvvEEclEv>
    }

    rxf->extended_can_id = RxHeader.Identifier;
 800adc4:	68fa      	ldr	r2, [r7, #12]
 800adc6:	683b      	ldr	r3, [r7, #0]
 800adc8:	601a      	str	r2, [r3, #0]
    rxf->payload_size = dlc_to_len(RxHeader.DataLength);
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	3304      	adds	r3, #4
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	69ba      	ldr	r2, [r7, #24]
 800add4:	4611      	mov	r1, r2
 800add6:	6878      	ldr	r0, [r7, #4]
 800add8:	4798      	blx	r3
 800adda:	4602      	mov	r2, r0
 800addc:	683b      	ldr	r3, [r7, #0]
 800adde:	605a      	str	r2, [r3, #4]
    rxf->payload = (void*)RxData;
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	4a03      	ldr	r2, [pc, #12]	@ (800adf0 <_ZN5G4CAN10read_frameEP11CanardFrame+0xc4>)
 800ade4:	609a      	str	r2, [r3, #8]
    return true;
 800ade6:	2301      	movs	r3, #1
}
 800ade8:	4618      	mov	r0, r3
 800adea:	3738      	adds	r7, #56	@ 0x38
 800adec:	46bd      	mov	sp, r7
 800adee:	bd80      	pop	{r7, pc}
 800adf0:	20000574 	.word	0x20000574

0800adf4 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem>:

int G4CAN::write_frame(const CanardTxQueueItem* ti) {
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b08c      	sub	sp, #48	@ 0x30
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
 800adfc:	6039      	str	r1, [r7, #0]
    FDCAN_TxHeaderTypeDef TxHeader;

    TxHeader.Identifier = ti->frame.extended_can_id;
 800adfe:	683b      	ldr	r3, [r7, #0]
 800ae00:	6a1b      	ldr	r3, [r3, #32]
 800ae02:	60bb      	str	r3, [r7, #8]
    TxHeader.IdType = FDCAN_EXTENDED_ID;
 800ae04:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ae08:	60fb      	str	r3, [r7, #12]
    TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	613b      	str	r3, [r7, #16]
    TxHeader.DataLength = CanardFDCANLengthToDLC[ti->frame.payload_size];
 800ae0e:	683b      	ldr	r3, [r7, #0]
 800ae10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae12:	4a2a      	ldr	r2, [pc, #168]	@ (800aebc <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xc8>)
 800ae14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae18:	617b      	str	r3, [r7, #20]
    TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	61bb      	str	r3, [r7, #24]
    TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 800ae1e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800ae22:	61fb      	str	r3, [r7, #28]
    TxHeader.FDFormat = FDCAN_FD_CAN;
 800ae24:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800ae28:	623b      	str	r3, [r7, #32]
    TxHeader.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
 800ae2a:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800ae2e:	627b      	str	r3, [r7, #36]	@ 0x24
    TxHeader.MessageMarker = 0x0;
 800ae30:	2300      	movs	r3, #0
 800ae32:	62bb      	str	r3, [r7, #40]	@ 0x28

    // all mailboxes should be free -
    // https://forum.opencyphal.org/t/uavcan-v0-found-data-transfer-reversal/1476/6
    // "Reduce the number of enqueued frames to 1" - fix to inner priority inversion
    for (int i = 0; HAL_FDCAN_GetTxFifoFreeLevel(handler) != 3 && i < 3; i++) {
 800ae34:	2300      	movs	r3, #0
 800ae36:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ae38:	e006      	b.n	800ae48 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x54>
        delay_cycles(ONE_FULL_FRAME_CYCLES);
 800ae3a:	f44f 70d2 	mov.w	r0, #420	@ 0x1a4
 800ae3e:	f7ff ff0d 	bl	800ac5c <_ZL12delay_cyclest>
    for (int i = 0; HAL_FDCAN_GetTxFifoFreeLevel(handler) != 3 && i < 3; i++) {
 800ae42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae44:	3301      	adds	r3, #1
 800ae46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	f7fb fe15 	bl	8006a7c <HAL_FDCAN_GetTxFifoFreeLevel>
 800ae52:	4603      	mov	r3, r0
 800ae54:	2b03      	cmp	r3, #3
 800ae56:	d004      	beq.n	800ae62 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x6e>
 800ae58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae5a:	2b02      	cmp	r3, #2
 800ae5c:	dc01      	bgt.n	800ae62 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x6e>
 800ae5e:	2301      	movs	r3, #1
 800ae60:	e000      	b.n	800ae64 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x70>
 800ae62:	2300      	movs	r3, #0
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d1e8      	bne.n	800ae3a <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x46>
    } // wait for message to transmit
    if (HAL_FDCAN_GetTxFifoFreeLevel(handler) != 3) {
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	f7fb fe05 	bl	8006a7c <HAL_FDCAN_GetTxFifoFreeLevel>
 800ae72:	4603      	mov	r3, r0
 800ae74:	2b03      	cmp	r3, #3
 800ae76:	bf14      	ite	ne
 800ae78:	2301      	movne	r3, #1
 800ae7a:	2300      	moveq	r3, #0
 800ae7c:	b2db      	uxtb	r3, r3
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d002      	beq.n	800ae88 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0x94>
        return -1;
 800ae82:	f04f 33ff 	mov.w	r3, #4294967295
 800ae86:	e014      	b.n	800aeb2 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xbe>
    }

    if (HAL_FDCAN_AddMessageToTxFifoQ(handler, &TxHeader, (uint8_t *)ti->frame.payload) != HAL_OK) {
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800ae8c:	683b      	ldr	r3, [r7, #0]
 800ae8e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ae90:	f107 0308 	add.w	r3, r7, #8
 800ae94:	4619      	mov	r1, r3
 800ae96:	f7fb fcb5 	bl	8006804 <HAL_FDCAN_AddMessageToTxFifoQ>
 800ae9a:	4603      	mov	r3, r0
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	bf14      	ite	ne
 800aea0:	2301      	movne	r3, #1
 800aea2:	2300      	moveq	r3, #0
 800aea4:	b2db      	uxtb	r3, r3
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d002      	beq.n	800aeb0 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xbc>
        return -1;
 800aeaa:	f04f 33ff 	mov.w	r3, #4294967295
 800aeae:	e000      	b.n	800aeb2 <_ZN5G4CAN11write_frameEPK17CanardTxQueueItem+0xbe>
    }
    return TxHeader.DataLength;
 800aeb0:	697b      	ldr	r3, [r7, #20]
}
 800aeb2:	4618      	mov	r0, r3
 800aeb4:	3730      	adds	r7, #48	@ 0x30
 800aeb6:	46bd      	mov	sp, r7
 800aeb8:	bd80      	pop	{r7, pc}
 800aeba:	bf00      	nop
 800aebc:	08012974 	.word	0x08012974

0800aec0 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame>:
CanardInstance canard{};

std::unique_ptr<AbstractAllocator> _alloc_ptr;


void AbstractCANProvider::process_canard_rx(CanardFrame* frame) {
 800aec0:	b590      	push	{r4, r7, lr}
 800aec2:	b093      	sub	sp, #76	@ 0x4c
 800aec4:	af04      	add	r7, sp, #16
 800aec6:	6078      	str	r0, [r7, #4]
 800aec8:	6039      	str	r1, [r7, #0]
    CanardRxTransfer transfer = {.payload = nullptr};
 800aeca:	f107 0310 	add.w	r3, r7, #16
 800aece:	2200      	movs	r2, #0
 800aed0:	601a      	str	r2, [r3, #0]
 800aed2:	605a      	str	r2, [r3, #4]
 800aed4:	609a      	str	r2, [r3, #8]
 800aed6:	60da      	str	r2, [r3, #12]
 800aed8:	611a      	str	r2, [r3, #16]
 800aeda:	615a      	str	r2, [r3, #20]
    CanardRxSubscription* subscription = nullptr;
 800aedc:	2300      	movs	r3, #0
 800aede:	60fb      	str	r3, [r7, #12]
    void (*processor)(CanardRxTransfer*) = nullptr;
 800aee0:	2300      	movs	r3, #0
 800aee2:	637b      	str	r3, [r7, #52]	@ 0x34
    IListener<CanardRxTransfer*>* listener = nullptr;
 800aee4:	2300      	movs	r3, #0
 800aee6:	633b      	str	r3, [r7, #48]	@ 0x30

    const int8_t accept_result = canardRxAccept(
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	f103 0420 	add.w	r4, r3, #32
        (CanardInstance* const)&canard,
        utilities.micros_64(),
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    const int8_t accept_result = canardRxAccept(
 800aef2:	4618      	mov	r0, r3
 800aef4:	f7f9 fbf4 	bl	80046e0 <_ZNKSt8functionIFyvEEclEv>
 800aef8:	4602      	mov	r2, r0
 800aefa:	460b      	mov	r3, r1
 800aefc:	f107 010c 	add.w	r1, r7, #12
 800af00:	9103      	str	r1, [sp, #12]
 800af02:	f107 0110 	add.w	r1, r7, #16
 800af06:	9102      	str	r1, [sp, #8]
 800af08:	2100      	movs	r1, #0
 800af0a:	9101      	str	r1, [sp, #4]
 800af0c:	6839      	ldr	r1, [r7, #0]
 800af0e:	9100      	str	r1, [sp, #0]
 800af10:	4620      	mov	r0, r4
 800af12:	f002 f9cd 	bl	800d2b0 <canardRxAccept>
 800af16:	4603      	mov	r3, r0
 800af18:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        frame,
        0,
        &transfer,
        &subscription
    );
    if (accept_result == 0 || accept_result > 1) {
 800af1c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800af20:	2b00      	cmp	r3, #0
 800af22:	d029      	beq.n	800af78 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xb8>
 800af24:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800af28:	2b01      	cmp	r3, #1
 800af2a:	dc25      	bgt.n	800af78 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xb8>
        // The received frame is either invalid or it's a non-last frame of a multi-frame transfer.
        return;
    }
    if (accept_result < 0) goto exit;
 800af2c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800af30:	2b00      	cmp	r3, #0
 800af32:	db11      	blt.n	800af58 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0x98>
    if (subscription == nullptr) goto exit;
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	2b00      	cmp	r3, #0
 800af38:	d010      	beq.n	800af5c <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0x9c>

    listener = reinterpret_cast<IListener<CanardRxTransfer*>*>(subscription->user_reference);
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	6a1b      	ldr	r3, [r3, #32]
 800af3e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (listener == nullptr) goto exit;
 800af40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af42:	2b00      	cmp	r3, #0
 800af44:	d00c      	beq.n	800af60 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa0>
    listener->accept(&transfer);
 800af46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	f107 0210 	add.w	r2, r7, #16
 800af50:	4611      	mov	r1, r2
 800af52:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800af54:	4798      	blx	r3
 800af56:	e004      	b.n	800af62 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa2>
    if (accept_result < 0) goto exit;
 800af58:	bf00      	nop
 800af5a:	e002      	b.n	800af62 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa2>
    if (subscription == nullptr) goto exit;
 800af5c:	bf00      	nop
 800af5e:	e000      	b.n	800af62 <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xa2>
    if (listener == nullptr) goto exit;
 800af60:	bf00      	nop

exit:
    if (transfer.payload != nullptr) {
 800af62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af64:	2b00      	cmp	r3, #0
 800af66:	d008      	beq.n	800af7a <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xba>
        canard.memory_free(&canard, transfer.payload);
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af6c:	687a      	ldr	r2, [r7, #4]
 800af6e:	3220      	adds	r2, #32
 800af70:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800af72:	4610      	mov	r0, r2
 800af74:	4798      	blx	r3
 800af76:	e000      	b.n	800af7a <_ZN19AbstractCANProvider17process_canard_rxEP11CanardFrame+0xba>
        return;
 800af78:	bf00      	nop
    }
}
 800af7a:	373c      	adds	r7, #60	@ 0x3c
 800af7c:	46bd      	mov	sp, r7
 800af7e:	bd90      	pop	{r4, r7, pc}

0800af80 <_ZN19AbstractCANProvider17process_canard_txEv>:

void AbstractCANProvider::process_canard_tx() {
 800af80:	b5b0      	push	{r4, r5, r7, lr}
 800af82:	b084      	sub	sp, #16
 800af84:	af00      	add	r7, sp, #0
 800af86:	6078      	str	r0, [r7, #4]
    // Look at top of the TX queue of individual CAN frames
    while (queue.size != 0) {
 800af88:	e036      	b.n	800aff8 <_ZN19AbstractCANProvider17process_canard_txEv+0x78>
        const CanardTxQueueItem* ti = canardTxPeek(&queue);
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	330c      	adds	r3, #12
 800af8e:	4618      	mov	r0, r3
 800af90:	f002 f958 	bl	800d244 <canardTxPeek>
 800af94:	60f8      	str	r0, [r7, #12]

        if (0U == ti->tx_deadline_usec || ti->tx_deadline_usec > utilities.micros_64()) {
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800af9c:	4313      	orrs	r3, r2
 800af9e:	d00c      	beq.n	800afba <_ZN19AbstractCANProvider17process_canard_txEv+0x3a>
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afaa:	4618      	mov	r0, r3
 800afac:	f7f9 fb98 	bl	80046e0 <_ZNKSt8functionIFyvEEclEv>
 800afb0:	4602      	mov	r2, r0
 800afb2:	460b      	mov	r3, r1
 800afb4:	42a2      	cmp	r2, r4
 800afb6:	41ab      	sbcs	r3, r5
 800afb8:	d201      	bcs.n	800afbe <_ZN19AbstractCANProvider17process_canard_txEv+0x3e>
 800afba:	2301      	movs	r3, #1
 800afbc:	e000      	b.n	800afc0 <_ZN19AbstractCANProvider17process_canard_txEv+0x40>
 800afbe:	2300      	movs	r3, #0
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d00a      	beq.n	800afda <_ZN19AbstractCANProvider17process_canard_txEv+0x5a>
            int written = write_frame(ti);
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	3310      	adds	r3, #16
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	68f9      	ldr	r1, [r7, #12]
 800afce:	6878      	ldr	r0, [r7, #4]
 800afd0:	4798      	blx	r3
 800afd2:	60b8      	str	r0, [r7, #8]
            if (written < 0) {
 800afd4:	68bb      	ldr	r3, [r7, #8]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	db13      	blt.n	800b002 <_ZN19AbstractCANProvider17process_canard_txEv+0x82>
                break;
            }
        }
        // After the frame is transmitted or if it has timed out while waiting,
        // pop it from the queue and deallocate:
        canard.memory_free(&canard, canardTxPop(&queue, ti));
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	f103 0520 	add.w	r5, r3, #32
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	330c      	adds	r3, #12
 800afe8:	68f9      	ldr	r1, [r7, #12]
 800afea:	4618      	mov	r0, r3
 800afec:	f002 f93f 	bl	800d26e <canardTxPop>
 800aff0:	4603      	mov	r3, r0
 800aff2:	4619      	mov	r1, r3
 800aff4:	4628      	mov	r0, r5
 800aff6:	47a0      	blx	r4
    while (queue.size != 0) {
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	695b      	ldr	r3, [r3, #20]
 800affc:	2b00      	cmp	r3, #0
 800affe:	d1c4      	bne.n	800af8a <_ZN19AbstractCANProvider17process_canard_txEv+0xa>
    }
}
 800b000:	e000      	b.n	800b004 <_ZN19AbstractCANProvider17process_canard_txEv+0x84>
                break;
 800b002:	bf00      	nop
}
 800b004:	bf00      	nop
 800b006:	3710      	adds	r7, #16
 800b008:	46bd      	mov	sp, r7
 800b00a:	bdb0      	pop	{r4, r5, r7, pc}

0800b00c <_Z41__static_initialization_and_destruction_0ii>:
 800b00c:	b580      	push	{r7, lr}
 800b00e:	b082      	sub	sp, #8
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
 800b014:	6039      	str	r1, [r7, #0]
std::unique_ptr<AbstractAllocator> _alloc_ptr;
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d107      	bne.n	800b02c <_Z41__static_initialization_and_destruction_0ii+0x20>
 800b01c:	683b      	ldr	r3, [r7, #0]
 800b01e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b022:	4293      	cmp	r3, r2
 800b024:	d102      	bne.n	800b02c <_Z41__static_initialization_and_destruction_0ii+0x20>
 800b026:	4803      	ldr	r0, [pc, #12]	@ (800b034 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 800b028:	f000 f806 	bl	800b038 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EED1Ev>
}
 800b02c:	bf00      	nop
 800b02e:	3708      	adds	r7, #8
 800b030:	46bd      	mov	sp, r7
 800b032:	bd80      	pop	{r7, pc}
 800b034:	200005b4 	.word	0x200005b4

0800b038 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EED1Ev>:
      ~unique_ptr() noexcept
 800b038:	b590      	push	{r4, r7, lr}
 800b03a:	b085      	sub	sp, #20
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	6078      	str	r0, [r7, #4]
	auto& __ptr = _M_t._M_ptr();
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	4618      	mov	r0, r3
 800b044:	f7fa f912 	bl	800526c <_ZNSt15__uniq_ptr_implI17AbstractAllocatorSt14default_deleteIS0_EE6_M_ptrEv>
 800b048:	60f8      	str	r0, [r7, #12]
	if (__ptr != nullptr)
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d00c      	beq.n	800b06c <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EED1Ev+0x34>
	  get_deleter()(std::move(__ptr));
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	f7f9 ff7e 	bl	8004f54 <_ZNSt10unique_ptrI17AbstractAllocatorSt14default_deleteIS0_EE11get_deleterEv>
 800b058:	4604      	mov	r4, r0
 800b05a:	68f8      	ldr	r0, [r7, #12]
 800b05c:	f7fa f832 	bl	80050c4 <_ZSt4moveIRP17AbstractAllocatorEONSt16remove_referenceIT_E4typeEOS4_>
 800b060:	4603      	mov	r3, r0
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	4619      	mov	r1, r3
 800b066:	4620      	mov	r0, r4
 800b068:	f7fa f90d 	bl	8005286 <_ZNKSt14default_deleteI17AbstractAllocatorEclEPS0_>
	__ptr = pointer();
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	2200      	movs	r2, #0
 800b070:	601a      	str	r2, [r3, #0]
      }
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	4618      	mov	r0, r3
 800b076:	3714      	adds	r7, #20
 800b078:	46bd      	mov	sp, r7
 800b07a:	bd90      	pop	{r4, r7, pc}

0800b07c <_GLOBAL__sub_I_queue>:
 800b07c:	b580      	push	{r7, lr}
 800b07e:	af00      	add	r7, sp, #0
 800b080:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800b084:	2001      	movs	r0, #1
 800b086:	f7ff ffc1 	bl	800b00c <_Z41__static_initialization_and_destruction_0ii>
 800b08a:	bd80      	pop	{r7, pc}

0800b08c <_GLOBAL__sub_D_queue>:
 800b08c:	b580      	push	{r7, lr}
 800b08e:	af00      	add	r7, sp, #0
 800b090:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800b094:	2000      	movs	r0, #0
 800b096:	f7ff ffb9 	bl	800b00c <_Z41__static_initialization_and_destruction_0ii>
 800b09a:	bd80      	pop	{r7, pc}

0800b09c <cavlFindExtremum>:
static inline void cavlRemove(Cavl** const root, const Cavl* const node);

/// Return the min-/max-valued node stored in the tree, depending on the flag. This is an extremely fast query.
/// Returns NULL iff the argument is NULL (i.e., the tree is empty). The worst-case complexity is O(log n).
static inline Cavl* cavlFindExtremum(Cavl* const root, const bool maximum)
{
 800b09c:	b480      	push	{r7}
 800b09e:	b085      	sub	sp, #20
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
 800b0a4:	460b      	mov	r3, r1
 800b0a6:	70fb      	strb	r3, [r7, #3]
    Cavl* result = NULL;
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	60fb      	str	r3, [r7, #12]
    Cavl* c      = root;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	60bb      	str	r3, [r7, #8]
    while (c != NULL)
 800b0b0:	e007      	b.n	800b0c2 <cavlFindExtremum+0x26>
    {
        result = c;
 800b0b2:	68bb      	ldr	r3, [r7, #8]
 800b0b4:	60fb      	str	r3, [r7, #12]
        c      = c->lr[maximum];
 800b0b6:	78fb      	ldrb	r3, [r7, #3]
 800b0b8:	68ba      	ldr	r2, [r7, #8]
 800b0ba:	009b      	lsls	r3, r3, #2
 800b0bc:	4413      	add	r3, r2
 800b0be:	685b      	ldr	r3, [r3, #4]
 800b0c0:	60bb      	str	r3, [r7, #8]
    while (c != NULL)
 800b0c2:	68bb      	ldr	r3, [r7, #8]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d1f4      	bne.n	800b0b2 <cavlFindExtremum+0x16>
    }
    return result;
 800b0c8:	68fb      	ldr	r3, [r7, #12]
}
 800b0ca:	4618      	mov	r0, r3
 800b0cc:	3714      	adds	r7, #20
 800b0ce:	46bd      	mov	sp, r7
 800b0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d4:	4770      	bx	lr
	...

0800b0d8 <cavlPrivateRotate>:
// ----------------------------------------     END OF PUBLIC API SECTION      ----------------------------------------
// ----------------------------------------      POLICE LINE DO NOT CROSS      ----------------------------------------

/// INTERNAL USE ONLY. Makes the '!r' child of node 'x' its parent; i.e., rotates 'x' toward 'r'.
static inline void cavlPrivateRotate(Cavl* const x, const bool r)
{
 800b0d8:	b580      	push	{r7, lr}
 800b0da:	b084      	sub	sp, #16
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	6078      	str	r0, [r7, #4]
 800b0e0:	460b      	mov	r3, r1
 800b0e2:	70fb      	strb	r3, [r7, #3]
    CAVL_ASSERT((x != NULL) && (x->lr[!r] != NULL) && ((x->bf >= -1) && (x->bf <= +1)));
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d014      	beq.n	800b114 <cavlPrivateRotate+0x3c>
 800b0ea:	78fb      	ldrb	r3, [r7, #3]
 800b0ec:	f083 0301 	eor.w	r3, r3, #1
 800b0f0:	b2db      	uxtb	r3, r3
 800b0f2:	687a      	ldr	r2, [r7, #4]
 800b0f4:	009b      	lsls	r3, r3, #2
 800b0f6:	4413      	add	r3, r2
 800b0f8:	685b      	ldr	r3, [r3, #4]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d00a      	beq.n	800b114 <cavlPrivateRotate+0x3c>
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b104:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b108:	db04      	blt.n	800b114 <cavlPrivateRotate+0x3c>
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b110:	2b01      	cmp	r3, #1
 800b112:	dd05      	ble.n	800b120 <cavlPrivateRotate+0x48>
 800b114:	4b2a      	ldr	r3, [pc, #168]	@ (800b1c0 <cavlPrivateRotate+0xe8>)
 800b116:	4a2b      	ldr	r2, [pc, #172]	@ (800b1c4 <cavlPrivateRotate+0xec>)
 800b118:	2162      	movs	r1, #98	@ 0x62
 800b11a:	482b      	ldr	r0, [pc, #172]	@ (800b1c8 <cavlPrivateRotate+0xf0>)
 800b11c:	f002 fad8 	bl	800d6d0 <__assert_func>
    Cavl* const z = x->lr[!r];
 800b120:	78fb      	ldrb	r3, [r7, #3]
 800b122:	f083 0301 	eor.w	r3, r3, #1
 800b126:	b2db      	uxtb	r3, r3
 800b128:	687a      	ldr	r2, [r7, #4]
 800b12a:	009b      	lsls	r3, r3, #2
 800b12c:	4413      	add	r3, r2
 800b12e:	685b      	ldr	r3, [r3, #4]
 800b130:	60fb      	str	r3, [r7, #12]
    if (x->up != NULL)
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d00e      	beq.n	800b158 <cavlPrivateRotate+0x80>
    {
        x->up->lr[x->up->lr[1] == x] = z;
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681a      	ldr	r2, [r3, #0]
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	689b      	ldr	r3, [r3, #8]
 800b144:	6879      	ldr	r1, [r7, #4]
 800b146:	4299      	cmp	r1, r3
 800b148:	bf0c      	ite	eq
 800b14a:	2301      	moveq	r3, #1
 800b14c:	2300      	movne	r3, #0
 800b14e:	b2db      	uxtb	r3, r3
 800b150:	009b      	lsls	r3, r3, #2
 800b152:	4413      	add	r3, r2
 800b154:	68fa      	ldr	r2, [r7, #12]
 800b156:	605a      	str	r2, [r3, #4]
    }
    z->up     = x->up;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681a      	ldr	r2, [r3, #0]
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	601a      	str	r2, [r3, #0]
    x->up     = z;
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	68fa      	ldr	r2, [r7, #12]
 800b164:	601a      	str	r2, [r3, #0]
    x->lr[!r] = z->lr[r];
 800b166:	78fb      	ldrb	r3, [r7, #3]
 800b168:	78fa      	ldrb	r2, [r7, #3]
 800b16a:	f082 0201 	eor.w	r2, r2, #1
 800b16e:	b2d2      	uxtb	r2, r2
 800b170:	4610      	mov	r0, r2
 800b172:	68fa      	ldr	r2, [r7, #12]
 800b174:	009b      	lsls	r3, r3, #2
 800b176:	4413      	add	r3, r2
 800b178:	685a      	ldr	r2, [r3, #4]
 800b17a:	6879      	ldr	r1, [r7, #4]
 800b17c:	0083      	lsls	r3, r0, #2
 800b17e:	440b      	add	r3, r1
 800b180:	605a      	str	r2, [r3, #4]
    if (x->lr[!r] != NULL)
 800b182:	78fb      	ldrb	r3, [r7, #3]
 800b184:	f083 0301 	eor.w	r3, r3, #1
 800b188:	b2db      	uxtb	r3, r3
 800b18a:	687a      	ldr	r2, [r7, #4]
 800b18c:	009b      	lsls	r3, r3, #2
 800b18e:	4413      	add	r3, r2
 800b190:	685b      	ldr	r3, [r3, #4]
 800b192:	2b00      	cmp	r3, #0
 800b194:	d009      	beq.n	800b1aa <cavlPrivateRotate+0xd2>
    {
        x->lr[!r]->up = x;
 800b196:	78fb      	ldrb	r3, [r7, #3]
 800b198:	f083 0301 	eor.w	r3, r3, #1
 800b19c:	b2db      	uxtb	r3, r3
 800b19e:	687a      	ldr	r2, [r7, #4]
 800b1a0:	009b      	lsls	r3, r3, #2
 800b1a2:	4413      	add	r3, r2
 800b1a4:	685b      	ldr	r3, [r3, #4]
 800b1a6:	687a      	ldr	r2, [r7, #4]
 800b1a8:	601a      	str	r2, [r3, #0]
    }
    z->lr[r] = x;
 800b1aa:	78fb      	ldrb	r3, [r7, #3]
 800b1ac:	68fa      	ldr	r2, [r7, #12]
 800b1ae:	009b      	lsls	r3, r3, #2
 800b1b0:	4413      	add	r3, r2
 800b1b2:	687a      	ldr	r2, [r7, #4]
 800b1b4:	605a      	str	r2, [r3, #4]
}
 800b1b6:	bf00      	nop
 800b1b8:	3710      	adds	r7, #16
 800b1ba:	46bd      	mov	sp, r7
 800b1bc:	bd80      	pop	{r7, pc}
 800b1be:	bf00      	nop
 800b1c0:	08011e18 	.word	0x08011e18
 800b1c4:	08012e00 	.word	0x08012e00
 800b1c8:	08011e60 	.word	0x08011e60

0800b1cc <cavlPrivateAdjustBalance>:

/// INTERNAL USE ONLY.
/// Accepts a node and how its balance factor needs to be changed -- either +1 or -1.
/// Returns the new node to replace the old one if tree rotation took place, same node otherwise.
static inline Cavl* cavlPrivateAdjustBalance(Cavl* const x, const bool increment)
{
 800b1cc:	b580      	push	{r7, lr}
 800b1ce:	b086      	sub	sp, #24
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	6078      	str	r0, [r7, #4]
 800b1d4:	460b      	mov	r3, r1
 800b1d6:	70fb      	strb	r3, [r7, #3]
    CAVL_ASSERT((x != NULL) && ((x->bf >= -1) && (x->bf <= +1)));
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d00a      	beq.n	800b1f4 <cavlPrivateAdjustBalance+0x28>
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b1e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1e8:	db04      	blt.n	800b1f4 <cavlPrivateAdjustBalance+0x28>
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b1f0:	2b01      	cmp	r3, #1
 800b1f2:	dd05      	ble.n	800b200 <cavlPrivateAdjustBalance+0x34>
 800b1f4:	4b61      	ldr	r3, [pc, #388]	@ (800b37c <cavlPrivateAdjustBalance+0x1b0>)
 800b1f6:	4a62      	ldr	r2, [pc, #392]	@ (800b380 <cavlPrivateAdjustBalance+0x1b4>)
 800b1f8:	2177      	movs	r1, #119	@ 0x77
 800b1fa:	4862      	ldr	r0, [pc, #392]	@ (800b384 <cavlPrivateAdjustBalance+0x1b8>)
 800b1fc:	f002 fa68 	bl	800d6d0 <__assert_func>
    Cavl*        out    = x;
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	617b      	str	r3, [r7, #20]
    const int8_t new_bf = (int8_t) (x->bf + (increment ? +1 : -1));
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b20a:	b2db      	uxtb	r3, r3
 800b20c:	78fa      	ldrb	r2, [r7, #3]
 800b20e:	2a00      	cmp	r2, #0
 800b210:	d001      	beq.n	800b216 <cavlPrivateAdjustBalance+0x4a>
 800b212:	2201      	movs	r2, #1
 800b214:	e000      	b.n	800b218 <cavlPrivateAdjustBalance+0x4c>
 800b216:	22ff      	movs	r2, #255	@ 0xff
 800b218:	4413      	add	r3, r2
 800b21a:	b2db      	uxtb	r3, r3
 800b21c:	74fb      	strb	r3, [r7, #19]
    if ((new_bf < -1) || (new_bf > 1))
 800b21e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800b222:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b226:	db04      	blt.n	800b232 <cavlPrivateAdjustBalance+0x66>
 800b228:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800b22c:	2b01      	cmp	r3, #1
 800b22e:	f340 809c 	ble.w	800b36a <cavlPrivateAdjustBalance+0x19e>
    {
        const bool   r    = new_bf < 0;   // bf<0 if left-heavy --> right rotation is needed.
 800b232:	7cfb      	ldrb	r3, [r7, #19]
 800b234:	09db      	lsrs	r3, r3, #7
 800b236:	74bb      	strb	r3, [r7, #18]
        const int8_t sign = r ? +1 : -1;  // Positive if we are rotating right.
 800b238:	7cbb      	ldrb	r3, [r7, #18]
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d001      	beq.n	800b242 <cavlPrivateAdjustBalance+0x76>
 800b23e:	2301      	movs	r3, #1
 800b240:	e001      	b.n	800b246 <cavlPrivateAdjustBalance+0x7a>
 800b242:	f04f 33ff 	mov.w	r3, #4294967295
 800b246:	747b      	strb	r3, [r7, #17]
        Cavl* const  z    = x->lr[!r];
 800b248:	7cbb      	ldrb	r3, [r7, #18]
 800b24a:	f083 0301 	eor.w	r3, r3, #1
 800b24e:	b2db      	uxtb	r3, r3
 800b250:	687a      	ldr	r2, [r7, #4]
 800b252:	009b      	lsls	r3, r3, #2
 800b254:	4413      	add	r3, r2
 800b256:	685b      	ldr	r3, [r3, #4]
 800b258:	60fb      	str	r3, [r7, #12]
        CAVL_ASSERT(z != NULL);   // Heavy side cannot be empty.
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d105      	bne.n	800b26c <cavlPrivateAdjustBalance+0xa0>
 800b260:	4b49      	ldr	r3, [pc, #292]	@ (800b388 <cavlPrivateAdjustBalance+0x1bc>)
 800b262:	4a47      	ldr	r2, [pc, #284]	@ (800b380 <cavlPrivateAdjustBalance+0x1b4>)
 800b264:	217f      	movs	r1, #127	@ 0x7f
 800b266:	4847      	ldr	r0, [pc, #284]	@ (800b384 <cavlPrivateAdjustBalance+0x1b8>)
 800b268:	f002 fa32 	bl	800d6d0 <__assert_func>
        if ((z->bf * sign) <= 0)  // Parent and child are heavy on the same side or the child is balanced.
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b272:	461a      	mov	r2, r3
 800b274:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800b278:	fb02 f303 	mul.w	r3, r2, r3
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	dc1c      	bgt.n	800b2ba <cavlPrivateAdjustBalance+0xee>
        {
            out = z;
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	617b      	str	r3, [r7, #20]
            cavlPrivateRotate(x, r);
 800b284:	7cbb      	ldrb	r3, [r7, #18]
 800b286:	4619      	mov	r1, r3
 800b288:	6878      	ldr	r0, [r7, #4]
 800b28a:	f7ff ff25 	bl	800b0d8 <cavlPrivateRotate>
            if (0 == z->bf)
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b294:	2b00      	cmp	r3, #0
 800b296:	d109      	bne.n	800b2ac <cavlPrivateAdjustBalance+0xe0>
            {
                x->bf = (int8_t) (-sign);
 800b298:	7c7b      	ldrb	r3, [r7, #17]
 800b29a:	425b      	negs	r3, r3
 800b29c:	b2db      	uxtb	r3, r3
 800b29e:	b25a      	sxtb	r2, r3
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	731a      	strb	r2, [r3, #12]
                z->bf = (int8_t) (+sign);
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	7c7a      	ldrb	r2, [r7, #17]
 800b2a8:	731a      	strb	r2, [r3, #12]
    {
 800b2aa:	e061      	b.n	800b370 <cavlPrivateAdjustBalance+0x1a4>
            }
            else
            {
                x->bf = 0;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	2200      	movs	r2, #0
 800b2b0:	731a      	strb	r2, [r3, #12]
                z->bf = 0;
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	2200      	movs	r2, #0
 800b2b6:	731a      	strb	r2, [r3, #12]
    {
 800b2b8:	e05a      	b.n	800b370 <cavlPrivateAdjustBalance+0x1a4>
            }
        }
        else  // Otherwise, the child needs to be rotated in the opposite direction first.
        {
            Cavl* const y = z->lr[r];
 800b2ba:	7cbb      	ldrb	r3, [r7, #18]
 800b2bc:	68fa      	ldr	r2, [r7, #12]
 800b2be:	009b      	lsls	r3, r3, #2
 800b2c0:	4413      	add	r3, r2
 800b2c2:	685b      	ldr	r3, [r3, #4]
 800b2c4:	60bb      	str	r3, [r7, #8]
            CAVL_ASSERT(y != NULL);  // Heavy side cannot be empty.
 800b2c6:	68bb      	ldr	r3, [r7, #8]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d105      	bne.n	800b2d8 <cavlPrivateAdjustBalance+0x10c>
 800b2cc:	4b2f      	ldr	r3, [pc, #188]	@ (800b38c <cavlPrivateAdjustBalance+0x1c0>)
 800b2ce:	4a2c      	ldr	r2, [pc, #176]	@ (800b380 <cavlPrivateAdjustBalance+0x1b4>)
 800b2d0:	2192      	movs	r1, #146	@ 0x92
 800b2d2:	482c      	ldr	r0, [pc, #176]	@ (800b384 <cavlPrivateAdjustBalance+0x1b8>)
 800b2d4:	f002 f9fc 	bl	800d6d0 <__assert_func>
            out = y;
 800b2d8:	68bb      	ldr	r3, [r7, #8]
 800b2da:	617b      	str	r3, [r7, #20]
            cavlPrivateRotate(z, !r);
 800b2dc:	7cbb      	ldrb	r3, [r7, #18]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	bf14      	ite	ne
 800b2e2:	2301      	movne	r3, #1
 800b2e4:	2300      	moveq	r3, #0
 800b2e6:	b2db      	uxtb	r3, r3
 800b2e8:	f083 0301 	eor.w	r3, r3, #1
 800b2ec:	b2db      	uxtb	r3, r3
 800b2ee:	f003 0301 	and.w	r3, r3, #1
 800b2f2:	b2db      	uxtb	r3, r3
 800b2f4:	4619      	mov	r1, r3
 800b2f6:	68f8      	ldr	r0, [r7, #12]
 800b2f8:	f7ff feee 	bl	800b0d8 <cavlPrivateRotate>
            cavlPrivateRotate(x, r);
 800b2fc:	7cbb      	ldrb	r3, [r7, #18]
 800b2fe:	4619      	mov	r1, r3
 800b300:	6878      	ldr	r0, [r7, #4]
 800b302:	f7ff fee9 	bl	800b0d8 <cavlPrivateRotate>
            if ((y->bf * sign) < 0)
 800b306:	68bb      	ldr	r3, [r7, #8]
 800b308:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b30c:	461a      	mov	r2, r3
 800b30e:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800b312:	fb02 f303 	mul.w	r3, r2, r3
 800b316:	2b00      	cmp	r3, #0
 800b318:	da09      	bge.n	800b32e <cavlPrivateAdjustBalance+0x162>
            {
                x->bf = (int8_t) (+sign);
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	7c7a      	ldrb	r2, [r7, #17]
 800b31e:	731a      	strb	r2, [r3, #12]
                y->bf = 0;
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	2200      	movs	r2, #0
 800b324:	731a      	strb	r2, [r3, #12]
                z->bf = 0;
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	2200      	movs	r2, #0
 800b32a:	731a      	strb	r2, [r3, #12]
    {
 800b32c:	e020      	b.n	800b370 <cavlPrivateAdjustBalance+0x1a4>
            }
            else if ((y->bf * sign) > 0)
 800b32e:	68bb      	ldr	r3, [r7, #8]
 800b330:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b334:	461a      	mov	r2, r3
 800b336:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800b33a:	fb02 f303 	mul.w	r3, r2, r3
 800b33e:	2b00      	cmp	r3, #0
 800b340:	dd0c      	ble.n	800b35c <cavlPrivateAdjustBalance+0x190>
            {
                x->bf = 0;
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	2200      	movs	r2, #0
 800b346:	731a      	strb	r2, [r3, #12]
                y->bf = 0;
 800b348:	68bb      	ldr	r3, [r7, #8]
 800b34a:	2200      	movs	r2, #0
 800b34c:	731a      	strb	r2, [r3, #12]
                z->bf = (int8_t) (-sign);
 800b34e:	7c7b      	ldrb	r3, [r7, #17]
 800b350:	425b      	negs	r3, r3
 800b352:	b2db      	uxtb	r3, r3
 800b354:	b25a      	sxtb	r2, r3
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	731a      	strb	r2, [r3, #12]
    {
 800b35a:	e009      	b.n	800b370 <cavlPrivateAdjustBalance+0x1a4>
            }
            else
            {
                x->bf = 0;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	2200      	movs	r2, #0
 800b360:	731a      	strb	r2, [r3, #12]
                z->bf = 0;
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	2200      	movs	r2, #0
 800b366:	731a      	strb	r2, [r3, #12]
    {
 800b368:	e002      	b.n	800b370 <cavlPrivateAdjustBalance+0x1a4>
            }
        }
    }
    else
    {
        x->bf = new_bf;  // Balancing not needed, just update the balance factor and call it a day.
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	7cfa      	ldrb	r2, [r7, #19]
 800b36e:	731a      	strb	r2, [r3, #12]
    }
    return out;
 800b370:	697b      	ldr	r3, [r7, #20]
}
 800b372:	4618      	mov	r0, r3
 800b374:	3718      	adds	r7, #24
 800b376:	46bd      	mov	sp, r7
 800b378:	bd80      	pop	{r7, pc}
 800b37a:	bf00      	nop
 800b37c:	08011e8c 	.word	0x08011e8c
 800b380:	08012de4 	.word	0x08012de4
 800b384:	08011e60 	.word	0x08011e60
 800b388:	08011ebc 	.word	0x08011ebc
 800b38c:	08011ec8 	.word	0x08011ec8

0800b390 <cavlPrivateRetraceOnGrowth>:

/// INTERNAL USE ONLY.
/// Takes the culprit node (the one that is added); returns NULL or the root of the tree (possibly new one).
/// When adding a new node, set its balance factor to zero and call this function to propagate the changes upward.
static inline Cavl* cavlPrivateRetraceOnGrowth(Cavl* const added)
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b086      	sub	sp, #24
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
    CAVL_ASSERT((added != NULL) && (0 == added->bf));
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d004      	beq.n	800b3a8 <cavlPrivateRetraceOnGrowth+0x18>
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d005      	beq.n	800b3b4 <cavlPrivateRetraceOnGrowth+0x24>
 800b3a8:	4b23      	ldr	r3, [pc, #140]	@ (800b438 <cavlPrivateRetraceOnGrowth+0xa8>)
 800b3aa:	4a24      	ldr	r2, [pc, #144]	@ (800b43c <cavlPrivateRetraceOnGrowth+0xac>)
 800b3ac:	21b5      	movs	r1, #181	@ 0xb5
 800b3ae:	4824      	ldr	r0, [pc, #144]	@ (800b440 <cavlPrivateRetraceOnGrowth+0xb0>)
 800b3b0:	f002 f98e 	bl	800d6d0 <__assert_func>
    Cavl* c = added;      // Child
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	617b      	str	r3, [r7, #20]
    Cavl* p = added->up;  // Parent
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	613b      	str	r3, [r7, #16]
    while (p != NULL)
 800b3be:	e023      	b.n	800b408 <cavlPrivateRetraceOnGrowth+0x78>
    {
        const bool r = p->lr[1] == c;  // c is the right child of parent
 800b3c0:	693b      	ldr	r3, [r7, #16]
 800b3c2:	689b      	ldr	r3, [r3, #8]
 800b3c4:	697a      	ldr	r2, [r7, #20]
 800b3c6:	429a      	cmp	r2, r3
 800b3c8:	bf0c      	ite	eq
 800b3ca:	2301      	moveq	r3, #1
 800b3cc:	2300      	movne	r3, #0
 800b3ce:	73fb      	strb	r3, [r7, #15]
        CAVL_ASSERT(p->lr[r] == c);
 800b3d0:	7bfb      	ldrb	r3, [r7, #15]
 800b3d2:	693a      	ldr	r2, [r7, #16]
 800b3d4:	009b      	lsls	r3, r3, #2
 800b3d6:	4413      	add	r3, r2
 800b3d8:	685b      	ldr	r3, [r3, #4]
 800b3da:	697a      	ldr	r2, [r7, #20]
 800b3dc:	429a      	cmp	r2, r3
 800b3de:	d005      	beq.n	800b3ec <cavlPrivateRetraceOnGrowth+0x5c>
 800b3e0:	4b18      	ldr	r3, [pc, #96]	@ (800b444 <cavlPrivateRetraceOnGrowth+0xb4>)
 800b3e2:	4a16      	ldr	r2, [pc, #88]	@ (800b43c <cavlPrivateRetraceOnGrowth+0xac>)
 800b3e4:	21bb      	movs	r1, #187	@ 0xbb
 800b3e6:	4816      	ldr	r0, [pc, #88]	@ (800b440 <cavlPrivateRetraceOnGrowth+0xb0>)
 800b3e8:	f002 f972 	bl	800d6d0 <__assert_func>
        c = cavlPrivateAdjustBalance(p, r);
 800b3ec:	7bfb      	ldrb	r3, [r7, #15]
 800b3ee:	4619      	mov	r1, r3
 800b3f0:	6938      	ldr	r0, [r7, #16]
 800b3f2:	f7ff feeb 	bl	800b1cc <cavlPrivateAdjustBalance>
 800b3f6:	6178      	str	r0, [r7, #20]
        p = c->up;
 800b3f8:	697b      	ldr	r3, [r7, #20]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	613b      	str	r3, [r7, #16]
        if (0 == c->bf)
 800b3fe:	697b      	ldr	r3, [r7, #20]
 800b400:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d003      	beq.n	800b410 <cavlPrivateRetraceOnGrowth+0x80>
    while (p != NULL)
 800b408:	693b      	ldr	r3, [r7, #16]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d1d8      	bne.n	800b3c0 <cavlPrivateRetraceOnGrowth+0x30>
 800b40e:	e000      	b.n	800b412 <cavlPrivateRetraceOnGrowth+0x82>
        {           // The height change of the subtree made this parent perfectly balanced (as all things should be),
            break;  // hence, the height of the outer subtree is unchanged, so upper balance factors are unchanged.
 800b410:	bf00      	nop
        }
    }
    CAVL_ASSERT(c != NULL);
 800b412:	697b      	ldr	r3, [r7, #20]
 800b414:	2b00      	cmp	r3, #0
 800b416:	d105      	bne.n	800b424 <cavlPrivateRetraceOnGrowth+0x94>
 800b418:	4b0b      	ldr	r3, [pc, #44]	@ (800b448 <cavlPrivateRetraceOnGrowth+0xb8>)
 800b41a:	4a08      	ldr	r2, [pc, #32]	@ (800b43c <cavlPrivateRetraceOnGrowth+0xac>)
 800b41c:	21c3      	movs	r1, #195	@ 0xc3
 800b41e:	4808      	ldr	r0, [pc, #32]	@ (800b440 <cavlPrivateRetraceOnGrowth+0xb0>)
 800b420:	f002 f956 	bl	800d6d0 <__assert_func>
    return (NULL == p) ? c : NULL;  // New root or nothing.
 800b424:	693b      	ldr	r3, [r7, #16]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d101      	bne.n	800b42e <cavlPrivateRetraceOnGrowth+0x9e>
 800b42a:	697b      	ldr	r3, [r7, #20]
 800b42c:	e000      	b.n	800b430 <cavlPrivateRetraceOnGrowth+0xa0>
 800b42e:	2300      	movs	r3, #0
}
 800b430:	4618      	mov	r0, r3
 800b432:	3718      	adds	r7, #24
 800b434:	46bd      	mov	sp, r7
 800b436:	bd80      	pop	{r7, pc}
 800b438:	08011ed4 	.word	0x08011ed4
 800b43c:	08012dc8 	.word	0x08012dc8
 800b440:	08011e60 	.word	0x08011e60
 800b444:	08011ef8 	.word	0x08011ef8
 800b448:	08011f08 	.word	0x08011f08

0800b44c <cavlSearch>:

static inline Cavl* cavlSearch(Cavl** const        root,
                               void* const         user_reference,
                               const CavlPredicate predicate,
                               const CavlFactory   factory)
{
 800b44c:	b580      	push	{r7, lr}
 800b44e:	b08a      	sub	sp, #40	@ 0x28
 800b450:	af00      	add	r7, sp, #0
 800b452:	60f8      	str	r0, [r7, #12]
 800b454:	60b9      	str	r1, [r7, #8]
 800b456:	607a      	str	r2, [r7, #4]
 800b458:	603b      	str	r3, [r7, #0]
    Cavl* out = NULL;
 800b45a:	2300      	movs	r3, #0
 800b45c:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((root != NULL) && (predicate != NULL))
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	2b00      	cmp	r3, #0
 800b462:	d065      	beq.n	800b530 <cavlSearch+0xe4>
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d062      	beq.n	800b530 <cavlSearch+0xe4>
    {
        Cavl*  up = *root;
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	623b      	str	r3, [r7, #32]
        Cavl** n  = root;
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	61fb      	str	r3, [r7, #28]
        while (*n != NULL)
 800b474:	e02f      	b.n	800b4d6 <cavlSearch+0x8a>
        {
            const int8_t cmp = predicate(user_reference, *n);
 800b476:	69fb      	ldr	r3, [r7, #28]
 800b478:	681a      	ldr	r2, [r3, #0]
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	4611      	mov	r1, r2
 800b47e:	68b8      	ldr	r0, [r7, #8]
 800b480:	4798      	blx	r3
 800b482:	4603      	mov	r3, r0
 800b484:	76fb      	strb	r3, [r7, #27]
            if (0 == cmp)
 800b486:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d103      	bne.n	800b496 <cavlSearch+0x4a>
            {
                out = *n;
 800b48e:	69fb      	ldr	r3, [r7, #28]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 800b494:	e023      	b.n	800b4de <cavlSearch+0x92>
            }
            up = *n;
 800b496:	69fb      	ldr	r3, [r7, #28]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	623b      	str	r3, [r7, #32]
            n  = &(*n)->lr[cmp > 0];
 800b49c:	69fb      	ldr	r3, [r7, #28]
 800b49e:	681a      	ldr	r2, [r3, #0]
 800b4a0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	bfcc      	ite	gt
 800b4a8:	2301      	movgt	r3, #1
 800b4aa:	2300      	movle	r3, #0
 800b4ac:	b2db      	uxtb	r3, r3
 800b4ae:	009b      	lsls	r3, r3, #2
 800b4b0:	4413      	add	r3, r2
 800b4b2:	3304      	adds	r3, #4
 800b4b4:	61fb      	str	r3, [r7, #28]
            CAVL_ASSERT((NULL == *n) || ((*n)->up == up));
 800b4b6:	69fb      	ldr	r3, [r7, #28]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d00b      	beq.n	800b4d6 <cavlSearch+0x8a>
 800b4be:	69fb      	ldr	r3, [r7, #28]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	6a3a      	ldr	r2, [r7, #32]
 800b4c6:	429a      	cmp	r2, r3
 800b4c8:	d005      	beq.n	800b4d6 <cavlSearch+0x8a>
 800b4ca:	4b1c      	ldr	r3, [pc, #112]	@ (800b53c <cavlSearch+0xf0>)
 800b4cc:	4a1c      	ldr	r2, [pc, #112]	@ (800b540 <cavlSearch+0xf4>)
 800b4ce:	21db      	movs	r1, #219	@ 0xdb
 800b4d0:	481c      	ldr	r0, [pc, #112]	@ (800b544 <cavlSearch+0xf8>)
 800b4d2:	f002 f8fd 	bl	800d6d0 <__assert_func>
        while (*n != NULL)
 800b4d6:	69fb      	ldr	r3, [r7, #28]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d1cb      	bne.n	800b476 <cavlSearch+0x2a>
        }
        if (NULL == out)
 800b4de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d125      	bne.n	800b530 <cavlSearch+0xe4>
        {
            out = (NULL == factory) ? NULL : factory(user_reference);
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d004      	beq.n	800b4f4 <cavlSearch+0xa8>
 800b4ea:	683b      	ldr	r3, [r7, #0]
 800b4ec:	68b8      	ldr	r0, [r7, #8]
 800b4ee:	4798      	blx	r3
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	e000      	b.n	800b4f6 <cavlSearch+0xaa>
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	627b      	str	r3, [r7, #36]	@ 0x24
            if (out != NULL)
 800b4f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d018      	beq.n	800b530 <cavlSearch+0xe4>
            {
                *n             = out;  // Overwrite the pointer to the new node in the parent node.
 800b4fe:	69fb      	ldr	r3, [r7, #28]
 800b500:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b502:	601a      	str	r2, [r3, #0]
                out->lr[0]     = NULL;
 800b504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b506:	2200      	movs	r2, #0
 800b508:	605a      	str	r2, [r3, #4]
                out->lr[1]     = NULL;
 800b50a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b50c:	2200      	movs	r2, #0
 800b50e:	609a      	str	r2, [r3, #8]
                out->up        = up;
 800b510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b512:	6a3a      	ldr	r2, [r7, #32]
 800b514:	601a      	str	r2, [r3, #0]
                out->bf        = 0;
 800b516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b518:	2200      	movs	r2, #0
 800b51a:	731a      	strb	r2, [r3, #12]
                Cavl* const rt = cavlPrivateRetraceOnGrowth(out);
 800b51c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b51e:	f7ff ff37 	bl	800b390 <cavlPrivateRetraceOnGrowth>
 800b522:	6178      	str	r0, [r7, #20]
                if (rt != NULL)
 800b524:	697b      	ldr	r3, [r7, #20]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d002      	beq.n	800b530 <cavlSearch+0xe4>
                {
                    *root = rt;
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	697a      	ldr	r2, [r7, #20]
 800b52e:	601a      	str	r2, [r3, #0]
                }
            }
        }
    }
    return out;
 800b530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b532:	4618      	mov	r0, r3
 800b534:	3728      	adds	r7, #40	@ 0x28
 800b536:	46bd      	mov	sp, r7
 800b538:	bd80      	pop	{r7, pc}
 800b53a:	bf00      	nop
 800b53c:	08011f14 	.word	0x08011f14
 800b540:	08012dbc 	.word	0x08012dbc
 800b544:	08011e60 	.word	0x08011e60

0800b548 <cavlRemove>:

static inline void cavlRemove(Cavl** const root, const Cavl* const node)
{
 800b548:	b580      	push	{r7, lr}
 800b54a:	b088      	sub	sp, #32
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
 800b550:	6039      	str	r1, [r7, #0]
    if ((root != NULL) && (node != NULL))
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	2b00      	cmp	r3, #0
 800b556:	f000 8116 	beq.w	800b786 <cavlRemove+0x23e>
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	f000 8112 	beq.w	800b786 <cavlRemove+0x23e>
    {
        CAVL_ASSERT(*root != NULL);  // Otherwise, the node would have to be NULL.
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	2b00      	cmp	r3, #0
 800b568:	d105      	bne.n	800b576 <cavlRemove+0x2e>
 800b56a:	4b89      	ldr	r3, [pc, #548]	@ (800b790 <cavlRemove+0x248>)
 800b56c:	4a89      	ldr	r2, [pc, #548]	@ (800b794 <cavlRemove+0x24c>)
 800b56e:	21f6      	movs	r1, #246	@ 0xf6
 800b570:	4889      	ldr	r0, [pc, #548]	@ (800b798 <cavlRemove+0x250>)
 800b572:	f002 f8ad 	bl	800d6d0 <__assert_func>
        CAVL_ASSERT((node->up != NULL) || (node == *root));
 800b576:	683b      	ldr	r3, [r7, #0]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d10a      	bne.n	800b594 <cavlRemove+0x4c>
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	683a      	ldr	r2, [r7, #0]
 800b584:	429a      	cmp	r2, r3
 800b586:	d005      	beq.n	800b594 <cavlRemove+0x4c>
 800b588:	4b84      	ldr	r3, [pc, #528]	@ (800b79c <cavlRemove+0x254>)
 800b58a:	4a82      	ldr	r2, [pc, #520]	@ (800b794 <cavlRemove+0x24c>)
 800b58c:	21f7      	movs	r1, #247	@ 0xf7
 800b58e:	4882      	ldr	r0, [pc, #520]	@ (800b798 <cavlRemove+0x250>)
 800b590:	f002 f89e 	bl	800d6d0 <__assert_func>
        Cavl* p = NULL;   // The lowest parent node that suffered a shortening of its subtree.
 800b594:	2300      	movs	r3, #0
 800b596:	61fb      	str	r3, [r7, #28]
        bool  r = false;  // Which side of the above was shortened.
 800b598:	2300      	movs	r3, #0
 800b59a:	76fb      	strb	r3, [r7, #27]
        // The first step is to update the topology and remember the node where to start the retracing from later.
        // Balancing is not performed yet so we may end up with an unbalanced tree.
        if ((node->lr[0] != NULL) && (node->lr[1] != NULL))
 800b59c:	683b      	ldr	r3, [r7, #0]
 800b59e:	685b      	ldr	r3, [r3, #4]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d073      	beq.n	800b68c <cavlRemove+0x144>
 800b5a4:	683b      	ldr	r3, [r7, #0]
 800b5a6:	689b      	ldr	r3, [r3, #8]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d06f      	beq.n	800b68c <cavlRemove+0x144>
        {
            Cavl* const re = cavlFindExtremum(node->lr[1], false);
 800b5ac:	683b      	ldr	r3, [r7, #0]
 800b5ae:	689b      	ldr	r3, [r3, #8]
 800b5b0:	2100      	movs	r1, #0
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	f7ff fd72 	bl	800b09c <cavlFindExtremum>
 800b5b8:	6178      	str	r0, [r7, #20]
            CAVL_ASSERT((re != NULL) && (NULL == re->lr[0]) && (re->up != NULL));
 800b5ba:	697b      	ldr	r3, [r7, #20]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d007      	beq.n	800b5d0 <cavlRemove+0x88>
 800b5c0:	697b      	ldr	r3, [r7, #20]
 800b5c2:	685b      	ldr	r3, [r3, #4]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d103      	bne.n	800b5d0 <cavlRemove+0x88>
 800b5c8:	697b      	ldr	r3, [r7, #20]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d105      	bne.n	800b5dc <cavlRemove+0x94>
 800b5d0:	4b73      	ldr	r3, [pc, #460]	@ (800b7a0 <cavlRemove+0x258>)
 800b5d2:	4a70      	ldr	r2, [pc, #448]	@ (800b794 <cavlRemove+0x24c>)
 800b5d4:	21ff      	movs	r1, #255	@ 0xff
 800b5d6:	4870      	ldr	r0, [pc, #448]	@ (800b798 <cavlRemove+0x250>)
 800b5d8:	f002 f87a 	bl	800d6d0 <__assert_func>
            re->bf        = node->bf;
 800b5dc:	683b      	ldr	r3, [r7, #0]
 800b5de:	f993 200c 	ldrsb.w	r2, [r3, #12]
 800b5e2:	697b      	ldr	r3, [r7, #20]
 800b5e4:	731a      	strb	r2, [r3, #12]
            re->lr[0]     = node->lr[0];
 800b5e6:	683b      	ldr	r3, [r7, #0]
 800b5e8:	685a      	ldr	r2, [r3, #4]
 800b5ea:	697b      	ldr	r3, [r7, #20]
 800b5ec:	605a      	str	r2, [r3, #4]
            re->lr[0]->up = re;
 800b5ee:	697b      	ldr	r3, [r7, #20]
 800b5f0:	685b      	ldr	r3, [r3, #4]
 800b5f2:	697a      	ldr	r2, [r7, #20]
 800b5f4:	601a      	str	r2, [r3, #0]
            if (re->up != node)
 800b5f6:	697b      	ldr	r3, [r7, #20]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	683a      	ldr	r2, [r7, #0]
 800b5fc:	429a      	cmp	r2, r3
 800b5fe:	d025      	beq.n	800b64c <cavlRemove+0x104>
            {
                p = re->up;  // Retracing starts with the ex-parent of our replacement node.
 800b600:	697b      	ldr	r3, [r7, #20]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	61fb      	str	r3, [r7, #28]
                CAVL_ASSERT(p->lr[0] == re);
 800b606:	69fb      	ldr	r3, [r7, #28]
 800b608:	685b      	ldr	r3, [r3, #4]
 800b60a:	697a      	ldr	r2, [r7, #20]
 800b60c:	429a      	cmp	r2, r3
 800b60e:	d006      	beq.n	800b61e <cavlRemove+0xd6>
 800b610:	4b64      	ldr	r3, [pc, #400]	@ (800b7a4 <cavlRemove+0x25c>)
 800b612:	4a60      	ldr	r2, [pc, #384]	@ (800b794 <cavlRemove+0x24c>)
 800b614:	f44f 7183 	mov.w	r1, #262	@ 0x106
 800b618:	485f      	ldr	r0, [pc, #380]	@ (800b798 <cavlRemove+0x250>)
 800b61a:	f002 f859 	bl	800d6d0 <__assert_func>
                p->lr[0] = re->lr[1];  // Reducing the height of the left subtree here.
 800b61e:	697b      	ldr	r3, [r7, #20]
 800b620:	689a      	ldr	r2, [r3, #8]
 800b622:	69fb      	ldr	r3, [r7, #28]
 800b624:	605a      	str	r2, [r3, #4]
                if (p->lr[0] != NULL)
 800b626:	69fb      	ldr	r3, [r7, #28]
 800b628:	685b      	ldr	r3, [r3, #4]
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d003      	beq.n	800b636 <cavlRemove+0xee>
                {
                    p->lr[0]->up = p;
 800b62e:	69fb      	ldr	r3, [r7, #28]
 800b630:	685b      	ldr	r3, [r3, #4]
 800b632:	69fa      	ldr	r2, [r7, #28]
 800b634:	601a      	str	r2, [r3, #0]
                }
                re->lr[1]     = node->lr[1];
 800b636:	683b      	ldr	r3, [r7, #0]
 800b638:	689a      	ldr	r2, [r3, #8]
 800b63a:	697b      	ldr	r3, [r7, #20]
 800b63c:	609a      	str	r2, [r3, #8]
                re->lr[1]->up = re;
 800b63e:	697b      	ldr	r3, [r7, #20]
 800b640:	689b      	ldr	r3, [r3, #8]
 800b642:	697a      	ldr	r2, [r7, #20]
 800b644:	601a      	str	r2, [r3, #0]
                r             = false;
 800b646:	2300      	movs	r3, #0
 800b648:	76fb      	strb	r3, [r7, #27]
 800b64a:	e003      	b.n	800b654 <cavlRemove+0x10c>
            }
            else  // In this case, we are reducing the height of the right subtree, so r=1.
            {
                p = re;    // Retracing starts with the replacement node itself as we are deleting its parent.
 800b64c:	697b      	ldr	r3, [r7, #20]
 800b64e:	61fb      	str	r3, [r7, #28]
                r = true;  // The right child of the replacement node remains the same so we don't bother relinking it.
 800b650:	2301      	movs	r3, #1
 800b652:	76fb      	strb	r3, [r7, #27]
            }
            re->up = node->up;
 800b654:	683b      	ldr	r3, [r7, #0]
 800b656:	681a      	ldr	r2, [r3, #0]
 800b658:	697b      	ldr	r3, [r7, #20]
 800b65a:	601a      	str	r2, [r3, #0]
            if (re->up != NULL)
 800b65c:	697b      	ldr	r3, [r7, #20]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d00f      	beq.n	800b684 <cavlRemove+0x13c>
            {
                re->up->lr[re->up->lr[1] == node] = re;  // Replace link in the parent of node.
 800b664:	697b      	ldr	r3, [r7, #20]
 800b666:	681a      	ldr	r2, [r3, #0]
 800b668:	697b      	ldr	r3, [r7, #20]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	689b      	ldr	r3, [r3, #8]
 800b66e:	6839      	ldr	r1, [r7, #0]
 800b670:	4299      	cmp	r1, r3
 800b672:	bf0c      	ite	eq
 800b674:	2301      	moveq	r3, #1
 800b676:	2300      	movne	r3, #0
 800b678:	b2db      	uxtb	r3, r3
 800b67a:	009b      	lsls	r3, r3, #2
 800b67c:	4413      	add	r3, r2
 800b67e:	697a      	ldr	r2, [r7, #20]
 800b680:	605a      	str	r2, [r3, #4]
        {
 800b682:	e046      	b.n	800b712 <cavlRemove+0x1ca>
            }
            else
            {
                *root = re;
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	697a      	ldr	r2, [r7, #20]
 800b688:	601a      	str	r2, [r3, #0]
        {
 800b68a:	e042      	b.n	800b712 <cavlRemove+0x1ca>
            }
        }
        else  // Either or both of the children are NULL.
        {
            p             = node->up;
 800b68c:	683b      	ldr	r3, [r7, #0]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	61fb      	str	r3, [r7, #28]
            const bool rr = node->lr[1] != NULL;
 800b692:	683b      	ldr	r3, [r7, #0]
 800b694:	689b      	ldr	r3, [r3, #8]
 800b696:	2b00      	cmp	r3, #0
 800b698:	bf14      	ite	ne
 800b69a:	2301      	movne	r3, #1
 800b69c:	2300      	moveq	r3, #0
 800b69e:	74fb      	strb	r3, [r7, #19]
            if (node->lr[rr] != NULL)
 800b6a0:	7cfb      	ldrb	r3, [r7, #19]
 800b6a2:	683a      	ldr	r2, [r7, #0]
 800b6a4:	009b      	lsls	r3, r3, #2
 800b6a6:	4413      	add	r3, r2
 800b6a8:	685b      	ldr	r3, [r3, #4]
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d006      	beq.n	800b6bc <cavlRemove+0x174>
            {
                node->lr[rr]->up = p;
 800b6ae:	7cfb      	ldrb	r3, [r7, #19]
 800b6b0:	683a      	ldr	r2, [r7, #0]
 800b6b2:	009b      	lsls	r3, r3, #2
 800b6b4:	4413      	add	r3, r2
 800b6b6:	685b      	ldr	r3, [r3, #4]
 800b6b8:	69fa      	ldr	r2, [r7, #28]
 800b6ba:	601a      	str	r2, [r3, #0]
            }
            if (p != NULL)
 800b6bc:	69fb      	ldr	r3, [r7, #28]
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d020      	beq.n	800b704 <cavlRemove+0x1bc>
            {
                r        = p->lr[1] == node;
 800b6c2:	69fb      	ldr	r3, [r7, #28]
 800b6c4:	689b      	ldr	r3, [r3, #8]
 800b6c6:	683a      	ldr	r2, [r7, #0]
 800b6c8:	429a      	cmp	r2, r3
 800b6ca:	bf0c      	ite	eq
 800b6cc:	2301      	moveq	r3, #1
 800b6ce:	2300      	movne	r3, #0
 800b6d0:	76fb      	strb	r3, [r7, #27]
                p->lr[r] = node->lr[rr];
 800b6d2:	7cfb      	ldrb	r3, [r7, #19]
 800b6d4:	7ef8      	ldrb	r0, [r7, #27]
 800b6d6:	683a      	ldr	r2, [r7, #0]
 800b6d8:	009b      	lsls	r3, r3, #2
 800b6da:	4413      	add	r3, r2
 800b6dc:	685a      	ldr	r2, [r3, #4]
 800b6de:	69f9      	ldr	r1, [r7, #28]
 800b6e0:	0083      	lsls	r3, r0, #2
 800b6e2:	440b      	add	r3, r1
 800b6e4:	605a      	str	r2, [r3, #4]
                if (p->lr[r] != NULL)
 800b6e6:	7efb      	ldrb	r3, [r7, #27]
 800b6e8:	69fa      	ldr	r2, [r7, #28]
 800b6ea:	009b      	lsls	r3, r3, #2
 800b6ec:	4413      	add	r3, r2
 800b6ee:	685b      	ldr	r3, [r3, #4]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d00e      	beq.n	800b712 <cavlRemove+0x1ca>
                {
                    p->lr[r]->up = p;
 800b6f4:	7efb      	ldrb	r3, [r7, #27]
 800b6f6:	69fa      	ldr	r2, [r7, #28]
 800b6f8:	009b      	lsls	r3, r3, #2
 800b6fa:	4413      	add	r3, r2
 800b6fc:	685b      	ldr	r3, [r3, #4]
 800b6fe:	69fa      	ldr	r2, [r7, #28]
 800b700:	601a      	str	r2, [r3, #0]
 800b702:	e006      	b.n	800b712 <cavlRemove+0x1ca>
                }
            }
            else
            {
                *root = node->lr[rr];
 800b704:	7cfb      	ldrb	r3, [r7, #19]
 800b706:	683a      	ldr	r2, [r7, #0]
 800b708:	009b      	lsls	r3, r3, #2
 800b70a:	4413      	add	r3, r2
 800b70c:	685a      	ldr	r2, [r3, #4]
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	601a      	str	r2, [r3, #0]
        }
        // Now that the topology is updated, perform the retracing to restore balance. We climb up adjusting the
        // balance factors until we reach the root or a parent whose balance factor becomes plus/minus one, which
        // means that that parent was able to absorb the balance delta; in other words, the height of the outer
        // subtree is unchanged, so upper balance factors shall be kept unchanged.
        if (p != NULL)
 800b712:	69fb      	ldr	r3, [r7, #28]
 800b714:	2b00      	cmp	r3, #0
 800b716:	d036      	beq.n	800b786 <cavlRemove+0x23e>
        {
            Cavl* c = NULL;
 800b718:	2300      	movs	r3, #0
 800b71a:	60fb      	str	r3, [r7, #12]
            for (;;)
            {
                c = cavlPrivateAdjustBalance(p, !r);
 800b71c:	7efb      	ldrb	r3, [r7, #27]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	bf14      	ite	ne
 800b722:	2301      	movne	r3, #1
 800b724:	2300      	moveq	r3, #0
 800b726:	b2db      	uxtb	r3, r3
 800b728:	f083 0301 	eor.w	r3, r3, #1
 800b72c:	b2db      	uxtb	r3, r3
 800b72e:	f003 0301 	and.w	r3, r3, #1
 800b732:	b2db      	uxtb	r3, r3
 800b734:	4619      	mov	r1, r3
 800b736:	69f8      	ldr	r0, [r7, #28]
 800b738:	f7ff fd48 	bl	800b1cc <cavlPrivateAdjustBalance>
 800b73c:	60f8      	str	r0, [r7, #12]
                p = c->up;
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	61fb      	str	r3, [r7, #28]
                if ((c->bf != 0) || (NULL == p))  // Reached the root or the height difference is absorbed by c.
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d10b      	bne.n	800b766 <cavlRemove+0x21e>
 800b74e:	69fb      	ldr	r3, [r7, #28]
 800b750:	2b00      	cmp	r3, #0
 800b752:	d008      	beq.n	800b766 <cavlRemove+0x21e>
                {
                    break;
                }
                r = p->lr[1] == c;
 800b754:	69fb      	ldr	r3, [r7, #28]
 800b756:	689b      	ldr	r3, [r3, #8]
 800b758:	68fa      	ldr	r2, [r7, #12]
 800b75a:	429a      	cmp	r2, r3
 800b75c:	bf0c      	ite	eq
 800b75e:	2301      	moveq	r3, #1
 800b760:	2300      	movne	r3, #0
 800b762:	76fb      	strb	r3, [r7, #27]
                c = cavlPrivateAdjustBalance(p, !r);
 800b764:	e7da      	b.n	800b71c <cavlRemove+0x1d4>
            }
            if (NULL == p)
 800b766:	69fb      	ldr	r3, [r7, #28]
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d10c      	bne.n	800b786 <cavlRemove+0x23e>
            {
                CAVL_ASSERT(c != NULL);
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d106      	bne.n	800b780 <cavlRemove+0x238>
 800b772:	4b0d      	ldr	r3, [pc, #52]	@ (800b7a8 <cavlRemove+0x260>)
 800b774:	4a07      	ldr	r2, [pc, #28]	@ (800b794 <cavlRemove+0x24c>)
 800b776:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 800b77a:	4807      	ldr	r0, [pc, #28]	@ (800b798 <cavlRemove+0x250>)
 800b77c:	f001 ffa8 	bl	800d6d0 <__assert_func>
                *root = c;
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	68fa      	ldr	r2, [r7, #12]
 800b784:	601a      	str	r2, [r3, #0]
            }
        }
    }
}
 800b786:	bf00      	nop
 800b788:	3720      	adds	r7, #32
 800b78a:	46bd      	mov	sp, r7
 800b78c:	bd80      	pop	{r7, pc}
 800b78e:	bf00      	nop
 800b790:	08011f38 	.word	0x08011f38
 800b794:	08012e44 	.word	0x08012e44
 800b798:	08011e60 	.word	0x08011e60
 800b79c:	08011f48 	.word	0x08011f48
 800b7a0:	08011f70 	.word	0x08011f70
 800b7a4:	08011fa8 	.word	0x08011fa8
 800b7a8:	08011f08 	.word	0x08011f08

0800b7ac <avlTrivialFactory>:

#define INITIAL_TOGGLE_STATE true

/// Used for inserting new items into AVL trees.
CANARD_PRIVATE CanardTreeNode* avlTrivialFactory(void* const user_reference)
{
 800b7ac:	b480      	push	{r7}
 800b7ae:	b083      	sub	sp, #12
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	6078      	str	r0, [r7, #4]
    return (CanardTreeNode*) user_reference;
 800b7b4:	687b      	ldr	r3, [r7, #4]
}
 800b7b6:	4618      	mov	r0, r3
 800b7b8:	370c      	adds	r7, #12
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c0:	4770      	bx	lr
	...

0800b7c4 <crcAddByte>:
    0x9FF8U, 0x6E17U, 0x7E36U, 0x4E55U, 0x5E74U, 0x2E93U, 0x3EB2U, 0x0ED1U, 0x1EF0U,
};
#endif

CANARD_PRIVATE TransferCRC crcAddByte(const TransferCRC crc, const uint8_t byte)
{
 800b7c4:	b480      	push	{r7}
 800b7c6:	b083      	sub	sp, #12
 800b7c8:	af00      	add	r7, sp, #0
 800b7ca:	4603      	mov	r3, r0
 800b7cc:	460a      	mov	r2, r1
 800b7ce:	80fb      	strh	r3, [r7, #6]
 800b7d0:	4613      	mov	r3, r2
 800b7d2:	717b      	strb	r3, [r7, #5]
#if (CANARD_CRC_TABLE != 0)
    return (uint16_t) ((uint16_t) (crc << BITS_PER_BYTE) ^
 800b7d4:	88fb      	ldrh	r3, [r7, #6]
 800b7d6:	021b      	lsls	r3, r3, #8
 800b7d8:	b29a      	uxth	r2, r3
                       CRCTable[(uint16_t) ((uint16_t) (crc >> BITS_PER_BYTE) ^ byte) & BYTE_MAX]);
 800b7da:	88fb      	ldrh	r3, [r7, #6]
 800b7dc:	0a1b      	lsrs	r3, r3, #8
 800b7de:	b299      	uxth	r1, r3
 800b7e0:	797b      	ldrb	r3, [r7, #5]
 800b7e2:	b29b      	uxth	r3, r3
 800b7e4:	404b      	eors	r3, r1
 800b7e6:	b29b      	uxth	r3, r3
 800b7e8:	b2db      	uxtb	r3, r3
 800b7ea:	4905      	ldr	r1, [pc, #20]	@ (800b800 <crcAddByte+0x3c>)
 800b7ec:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    return (uint16_t) ((uint16_t) (crc << BITS_PER_BYTE) ^
 800b7f0:	4053      	eors	r3, r2
 800b7f2:	b29b      	uxth	r3, r3
    out = (uint16_t) ((uint16_t) (out << 1U) ^ (((out & Top) != 0U) ? Poly : 0U));
    out = (uint16_t) ((uint16_t) (out << 1U) ^ (((out & Top) != 0U) ? Poly : 0U));
    out = (uint16_t) ((uint16_t) (out << 1U) ^ (((out & Top) != 0U) ? Poly : 0U));
    return out;
#endif
}
 800b7f4:	4618      	mov	r0, r3
 800b7f6:	370c      	adds	r7, #12
 800b7f8:	46bd      	mov	sp, r7
 800b7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fe:	4770      	bx	lr
 800b800:	08012a94 	.word	0x08012a94

0800b804 <crcAdd>:

CANARD_PRIVATE TransferCRC crcAdd(const TransferCRC crc, const size_t size, const void* const data)
{
 800b804:	b580      	push	{r7, lr}
 800b806:	b088      	sub	sp, #32
 800b808:	af00      	add	r7, sp, #0
 800b80a:	4603      	mov	r3, r0
 800b80c:	60b9      	str	r1, [r7, #8]
 800b80e:	607a      	str	r2, [r7, #4]
 800b810:	81fb      	strh	r3, [r7, #14]
    CANARD_ASSERT((data != NULL) || (size == 0U));
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d108      	bne.n	800b82a <crcAdd+0x26>
 800b818:	68bb      	ldr	r3, [r7, #8]
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d005      	beq.n	800b82a <crcAdd+0x26>
 800b81e:	4b12      	ldr	r3, [pc, #72]	@ (800b868 <crcAdd+0x64>)
 800b820:	4a12      	ldr	r2, [pc, #72]	@ (800b86c <crcAdd+0x68>)
 800b822:	2185      	movs	r1, #133	@ 0x85
 800b824:	4812      	ldr	r0, [pc, #72]	@ (800b870 <crcAdd+0x6c>)
 800b826:	f001 ff53 	bl	800d6d0 <__assert_func>
    TransferCRC    out = crc;
 800b82a:	89fb      	ldrh	r3, [r7, #14]
 800b82c:	83fb      	strh	r3, [r7, #30]
    const uint8_t* p   = (const uint8_t*) data;
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	61bb      	str	r3, [r7, #24]
    for (size_t i = 0; i < size; i++)
 800b832:	2300      	movs	r3, #0
 800b834:	617b      	str	r3, [r7, #20]
 800b836:	e00e      	b.n	800b856 <crcAdd+0x52>
    {
        out = crcAddByte(out, *p);
 800b838:	69bb      	ldr	r3, [r7, #24]
 800b83a:	781a      	ldrb	r2, [r3, #0]
 800b83c:	8bfb      	ldrh	r3, [r7, #30]
 800b83e:	4611      	mov	r1, r2
 800b840:	4618      	mov	r0, r3
 800b842:	f7ff ffbf 	bl	800b7c4 <crcAddByte>
 800b846:	4603      	mov	r3, r0
 800b848:	83fb      	strh	r3, [r7, #30]
        ++p;
 800b84a:	69bb      	ldr	r3, [r7, #24]
 800b84c:	3301      	adds	r3, #1
 800b84e:	61bb      	str	r3, [r7, #24]
    for (size_t i = 0; i < size; i++)
 800b850:	697b      	ldr	r3, [r7, #20]
 800b852:	3301      	adds	r3, #1
 800b854:	617b      	str	r3, [r7, #20]
 800b856:	697a      	ldr	r2, [r7, #20]
 800b858:	68bb      	ldr	r3, [r7, #8]
 800b85a:	429a      	cmp	r2, r3
 800b85c:	d3ec      	bcc.n	800b838 <crcAdd+0x34>
    }
    return out;
 800b85e:	8bfb      	ldrh	r3, [r7, #30]
}
 800b860:	4618      	mov	r0, r3
 800b862:	3720      	adds	r7, #32
 800b864:	46bd      	mov	sp, r7
 800b866:	bd80      	pop	{r7, pc}
 800b868:	08011fb8 	.word	0x08011fb8
 800b86c:	08012d10 	.word	0x08012d10
 800b870:	08011fe0 	.word	0x08011fe0

0800b874 <txMakeMessageSessionSpecifier>:
    TxItem* tail;
    size_t  size;
} TxChain;

CANARD_PRIVATE uint32_t txMakeMessageSessionSpecifier(const CanardPortID subject_id, const CanardNodeID src_node_id)
{
 800b874:	b580      	push	{r7, lr}
 800b876:	b084      	sub	sp, #16
 800b878:	af00      	add	r7, sp, #0
 800b87a:	4603      	mov	r3, r0
 800b87c:	460a      	mov	r2, r1
 800b87e:	80fb      	strh	r3, [r7, #6]
 800b880:	4613      	mov	r3, r2
 800b882:	717b      	strb	r3, [r7, #5]
    CANARD_ASSERT(src_node_id <= CANARD_NODE_ID_MAX);
 800b884:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800b888:	2b00      	cmp	r3, #0
 800b88a:	da05      	bge.n	800b898 <txMakeMessageSessionSpecifier+0x24>
 800b88c:	4b0e      	ldr	r3, [pc, #56]	@ (800b8c8 <txMakeMessageSessionSpecifier+0x54>)
 800b88e:	4a0f      	ldr	r2, [pc, #60]	@ (800b8cc <txMakeMessageSessionSpecifier+0x58>)
 800b890:	21ac      	movs	r1, #172	@ 0xac
 800b892:	480f      	ldr	r0, [pc, #60]	@ (800b8d0 <txMakeMessageSessionSpecifier+0x5c>)
 800b894:	f001 ff1c 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(subject_id <= CANARD_SUBJECT_ID_MAX);
 800b898:	88fb      	ldrh	r3, [r7, #6]
 800b89a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b89e:	d305      	bcc.n	800b8ac <txMakeMessageSessionSpecifier+0x38>
 800b8a0:	4b0c      	ldr	r3, [pc, #48]	@ (800b8d4 <txMakeMessageSessionSpecifier+0x60>)
 800b8a2:	4a0a      	ldr	r2, [pc, #40]	@ (800b8cc <txMakeMessageSessionSpecifier+0x58>)
 800b8a4:	21ad      	movs	r1, #173	@ 0xad
 800b8a6:	480a      	ldr	r0, [pc, #40]	@ (800b8d0 <txMakeMessageSessionSpecifier+0x5c>)
 800b8a8:	f001 ff12 	bl	800d6d0 <__assert_func>
    const uint32_t tmp = subject_id | (CANARD_SUBJECT_ID_MAX + 1) | ((CANARD_SUBJECT_ID_MAX + 1) * 2);
 800b8ac:	88fb      	ldrh	r3, [r7, #6]
 800b8ae:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 800b8b2:	b29b      	uxth	r3, r3
 800b8b4:	60fb      	str	r3, [r7, #12]
    return src_node_id | (tmp << OFFSET_SUBJECT_ID);
 800b8b6:	797a      	ldrb	r2, [r7, #5]
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	021b      	lsls	r3, r3, #8
 800b8bc:	4313      	orrs	r3, r2
}
 800b8be:	4618      	mov	r0, r3
 800b8c0:	3710      	adds	r7, #16
 800b8c2:	46bd      	mov	sp, r7
 800b8c4:	bd80      	pop	{r7, pc}
 800b8c6:	bf00      	nop
 800b8c8:	08012010 	.word	0x08012010
 800b8cc:	08012d18 	.word	0x08012d18
 800b8d0:	08011fe0 	.word	0x08011fe0
 800b8d4:	08012024 	.word	0x08012024

0800b8d8 <txMakeServiceSessionSpecifier>:

CANARD_PRIVATE uint32_t txMakeServiceSessionSpecifier(const CanardPortID service_id,
                                                      const bool         request_not_response,
                                                      const CanardNodeID src_node_id,
                                                      const CanardNodeID dst_node_id)
{
 800b8d8:	b590      	push	{r4, r7, lr}
 800b8da:	b083      	sub	sp, #12
 800b8dc:	af00      	add	r7, sp, #0
 800b8de:	4604      	mov	r4, r0
 800b8e0:	4608      	mov	r0, r1
 800b8e2:	4611      	mov	r1, r2
 800b8e4:	461a      	mov	r2, r3
 800b8e6:	4623      	mov	r3, r4
 800b8e8:	80fb      	strh	r3, [r7, #6]
 800b8ea:	4603      	mov	r3, r0
 800b8ec:	717b      	strb	r3, [r7, #5]
 800b8ee:	460b      	mov	r3, r1
 800b8f0:	713b      	strb	r3, [r7, #4]
 800b8f2:	4613      	mov	r3, r2
 800b8f4:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(src_node_id <= CANARD_NODE_ID_MAX);
 800b8f6:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	da05      	bge.n	800b90a <txMakeServiceSessionSpecifier+0x32>
 800b8fe:	4b17      	ldr	r3, [pc, #92]	@ (800b95c <txMakeServiceSessionSpecifier+0x84>)
 800b900:	4a17      	ldr	r2, [pc, #92]	@ (800b960 <txMakeServiceSessionSpecifier+0x88>)
 800b902:	21b7      	movs	r1, #183	@ 0xb7
 800b904:	4817      	ldr	r0, [pc, #92]	@ (800b964 <txMakeServiceSessionSpecifier+0x8c>)
 800b906:	f001 fee3 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(dst_node_id <= CANARD_NODE_ID_MAX);
 800b90a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	da05      	bge.n	800b91e <txMakeServiceSessionSpecifier+0x46>
 800b912:	4b15      	ldr	r3, [pc, #84]	@ (800b968 <txMakeServiceSessionSpecifier+0x90>)
 800b914:	4a12      	ldr	r2, [pc, #72]	@ (800b960 <txMakeServiceSessionSpecifier+0x88>)
 800b916:	21b8      	movs	r1, #184	@ 0xb8
 800b918:	4812      	ldr	r0, [pc, #72]	@ (800b964 <txMakeServiceSessionSpecifier+0x8c>)
 800b91a:	f001 fed9 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(service_id <= CANARD_SERVICE_ID_MAX);
 800b91e:	88fb      	ldrh	r3, [r7, #6]
 800b920:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b924:	d305      	bcc.n	800b932 <txMakeServiceSessionSpecifier+0x5a>
 800b926:	4b11      	ldr	r3, [pc, #68]	@ (800b96c <txMakeServiceSessionSpecifier+0x94>)
 800b928:	4a0d      	ldr	r2, [pc, #52]	@ (800b960 <txMakeServiceSessionSpecifier+0x88>)
 800b92a:	21b9      	movs	r1, #185	@ 0xb9
 800b92c:	480d      	ldr	r0, [pc, #52]	@ (800b964 <txMakeServiceSessionSpecifier+0x8c>)
 800b92e:	f001 fecf 	bl	800d6d0 <__assert_func>
    return src_node_id | (((uint32_t) dst_node_id) << OFFSET_DST_NODE_ID) |  //
 800b932:	793a      	ldrb	r2, [r7, #4]
 800b934:	78fb      	ldrb	r3, [r7, #3]
 800b936:	01db      	lsls	r3, r3, #7
 800b938:	431a      	orrs	r2, r3
           (((uint32_t) service_id) << OFFSET_SERVICE_ID) |                  //
 800b93a:	88fb      	ldrh	r3, [r7, #6]
 800b93c:	039b      	lsls	r3, r3, #14
    return src_node_id | (((uint32_t) dst_node_id) << OFFSET_DST_NODE_ID) |  //
 800b93e:	4313      	orrs	r3, r2
           (request_not_response ? FLAG_REQUEST_NOT_RESPONSE : 0U) | FLAG_SERVICE_NOT_MESSAGE;
 800b940:	797a      	ldrb	r2, [r7, #5]
 800b942:	2a00      	cmp	r2, #0
 800b944:	d002      	beq.n	800b94c <txMakeServiceSessionSpecifier+0x74>
 800b946:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b94a:	e000      	b.n	800b94e <txMakeServiceSessionSpecifier+0x76>
 800b94c:	2200      	movs	r2, #0
           (((uint32_t) service_id) << OFFSET_SERVICE_ID) |                  //
 800b94e:	4313      	orrs	r3, r2
           (request_not_response ? FLAG_REQUEST_NOT_RESPONSE : 0U) | FLAG_SERVICE_NOT_MESSAGE;
 800b950:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
}
 800b954:	4618      	mov	r0, r3
 800b956:	370c      	adds	r7, #12
 800b958:	46bd      	mov	sp, r7
 800b95a:	bd90      	pop	{r4, r7, pc}
 800b95c:	08012010 	.word	0x08012010
 800b960:	08012d38 	.word	0x08012d38
 800b964:	08011fe0 	.word	0x08011fe0
 800b968:	08012038 	.word	0x08012038
 800b96c:	0801204c 	.word	0x0801204c

0800b970 <adjustPresentationLayerMTU>:

/// This is the transport MTU rounded up to next full DLC minus the tail byte.
CANARD_PRIVATE size_t adjustPresentationLayerMTU(const size_t mtu_bytes)
{
 800b970:	b480      	push	{r7}
 800b972:	b085      	sub	sp, #20
 800b974:	af00      	add	r7, sp, #0
 800b976:	6078      	str	r0, [r7, #4]
    const size_t max_index = (sizeof(CanardCANLengthToDLC) / sizeof(CanardCANLengthToDLC[0])) - 1U;
 800b978:	2340      	movs	r3, #64	@ 0x40
 800b97a:	60bb      	str	r3, [r7, #8]
    size_t       mtu       = 0U;
 800b97c:	2300      	movs	r3, #0
 800b97e:	60fb      	str	r3, [r7, #12]
    if (mtu_bytes < CANARD_MTU_CAN_CLASSIC)
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	2b07      	cmp	r3, #7
 800b984:	d802      	bhi.n	800b98c <adjustPresentationLayerMTU+0x1c>
    {
        mtu = CANARD_MTU_CAN_CLASSIC;
 800b986:	2308      	movs	r3, #8
 800b988:	60fb      	str	r3, [r7, #12]
 800b98a:	e014      	b.n	800b9b6 <adjustPresentationLayerMTU+0x46>
    }
    else if (mtu_bytes <= max_index)
 800b98c:	687a      	ldr	r2, [r7, #4]
 800b98e:	68bb      	ldr	r3, [r7, #8]
 800b990:	429a      	cmp	r2, r3
 800b992:	d808      	bhi.n	800b9a6 <adjustPresentationLayerMTU+0x36>
    {
        mtu = CanardCANDLCToLength[CanardCANLengthToDLC[mtu_bytes]];  // Round up to nearest valid length.
 800b994:	4a0c      	ldr	r2, [pc, #48]	@ (800b9c8 <adjustPresentationLayerMTU+0x58>)
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	4413      	add	r3, r2
 800b99a:	781b      	ldrb	r3, [r3, #0]
 800b99c:	461a      	mov	r2, r3
 800b99e:	4b0b      	ldr	r3, [pc, #44]	@ (800b9cc <adjustPresentationLayerMTU+0x5c>)
 800b9a0:	5c9b      	ldrb	r3, [r3, r2]
 800b9a2:	60fb      	str	r3, [r7, #12]
 800b9a4:	e007      	b.n	800b9b6 <adjustPresentationLayerMTU+0x46>
    }
    else
    {
        mtu = CanardCANDLCToLength[CanardCANLengthToDLC[max_index]];
 800b9a6:	4a08      	ldr	r2, [pc, #32]	@ (800b9c8 <adjustPresentationLayerMTU+0x58>)
 800b9a8:	68bb      	ldr	r3, [r7, #8]
 800b9aa:	4413      	add	r3, r2
 800b9ac:	781b      	ldrb	r3, [r3, #0]
 800b9ae:	461a      	mov	r2, r3
 800b9b0:	4b06      	ldr	r3, [pc, #24]	@ (800b9cc <adjustPresentationLayerMTU+0x5c>)
 800b9b2:	5c9b      	ldrb	r3, [r3, r2]
 800b9b4:	60fb      	str	r3, [r7, #12]
    }
    return mtu - 1U;
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	3b01      	subs	r3, #1
}
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	3714      	adds	r7, #20
 800b9be:	46bd      	mov	sp, r7
 800b9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c4:	4770      	bx	lr
 800b9c6:	bf00      	nop
 800b9c8:	08012ca4 	.word	0x08012ca4
 800b9cc:	08012c94 	.word	0x08012c94

0800b9d0 <txMakeCANID>:
CANARD_PRIVATE int32_t txMakeCANID(const CanardTransferMetadata* const tr,
                                   const size_t                        payload_size,
                                   const void* const                   payload,
                                   const CanardNodeID                  local_node_id,
                                   const size_t                        presentation_layer_mtu)
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b08a      	sub	sp, #40	@ 0x28
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	60f8      	str	r0, [r7, #12]
 800b9d8:	60b9      	str	r1, [r7, #8]
 800b9da:	607a      	str	r2, [r7, #4]
 800b9dc:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(tr != NULL);
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d105      	bne.n	800b9f0 <txMakeCANID+0x20>
 800b9e4:	4b60      	ldr	r3, [pc, #384]	@ (800bb68 <txMakeCANID+0x198>)
 800b9e6:	4a61      	ldr	r2, [pc, #388]	@ (800bb6c <txMakeCANID+0x19c>)
 800b9e8:	21d9      	movs	r1, #217	@ 0xd9
 800b9ea:	4861      	ldr	r0, [pc, #388]	@ (800bb70 <txMakeCANID+0x1a0>)
 800b9ec:	f001 fe70 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(presentation_layer_mtu > 0);
 800b9f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d105      	bne.n	800ba02 <txMakeCANID+0x32>
 800b9f6:	4b5f      	ldr	r3, [pc, #380]	@ (800bb74 <txMakeCANID+0x1a4>)
 800b9f8:	4a5c      	ldr	r2, [pc, #368]	@ (800bb6c <txMakeCANID+0x19c>)
 800b9fa:	21da      	movs	r1, #218	@ 0xda
 800b9fc:	485c      	ldr	r0, [pc, #368]	@ (800bb70 <txMakeCANID+0x1a0>)
 800b9fe:	f001 fe67 	bl	800d6d0 <__assert_func>
    int32_t out = -CANARD_ERROR_INVALID_ARGUMENT;
 800ba02:	f06f 0301 	mvn.w	r3, #1
 800ba06:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((tr->transfer_kind == CanardTransferKindMessage) && (CANARD_NODE_ID_UNSET == tr->remote_node_id) &&
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	785b      	ldrb	r3, [r3, #1]
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d157      	bne.n	800bac0 <txMakeCANID+0xf0>
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	791b      	ldrb	r3, [r3, #4]
 800ba14:	2bff      	cmp	r3, #255	@ 0xff
 800ba16:	d153      	bne.n	800bac0 <txMakeCANID+0xf0>
        (tr->port_id <= CANARD_SUBJECT_ID_MAX))
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	885b      	ldrh	r3, [r3, #2]
    if ((tr->transfer_kind == CanardTransferKindMessage) && (CANARD_NODE_ID_UNSET == tr->remote_node_id) &&
 800ba1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ba20:	d24e      	bcs.n	800bac0 <txMakeCANID+0xf0>
    {
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800ba22:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	db11      	blt.n	800ba4e <txMakeCANID+0x7e>
        {
            out = (int32_t) txMakeMessageSessionSpecifier(tr->port_id, local_node_id);
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	885b      	ldrh	r3, [r3, #2]
 800ba2e:	78fa      	ldrb	r2, [r7, #3]
 800ba30:	4611      	mov	r1, r2
 800ba32:	4618      	mov	r0, r3
 800ba34:	f7ff ff1e 	bl	800b874 <txMakeMessageSessionSpecifier>
 800ba38:	4603      	mov	r3, r0
 800ba3a:	627b      	str	r3, [r7, #36]	@ 0x24
            CANARD_ASSERT(out >= 0);
 800ba3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	da75      	bge.n	800bb2e <txMakeCANID+0x15e>
 800ba42:	4b4d      	ldr	r3, [pc, #308]	@ (800bb78 <txMakeCANID+0x1a8>)
 800ba44:	4a49      	ldr	r2, [pc, #292]	@ (800bb6c <txMakeCANID+0x19c>)
 800ba46:	21e2      	movs	r1, #226	@ 0xe2
 800ba48:	4849      	ldr	r0, [pc, #292]	@ (800bb70 <txMakeCANID+0x1a0>)
 800ba4a:	f001 fe41 	bl	800d6d0 <__assert_func>
        }
        else if (payload_size <= presentation_layer_mtu)
 800ba4e:	68ba      	ldr	r2, [r7, #8]
 800ba50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba52:	429a      	cmp	r2, r3
 800ba54:	d830      	bhi.n	800bab8 <txMakeCANID+0xe8>
        {
            CANARD_ASSERT((payload != NULL) || (payload_size == 0U));
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d108      	bne.n	800ba6e <txMakeCANID+0x9e>
 800ba5c:	68bb      	ldr	r3, [r7, #8]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d005      	beq.n	800ba6e <txMakeCANID+0x9e>
 800ba62:	4b46      	ldr	r3, [pc, #280]	@ (800bb7c <txMakeCANID+0x1ac>)
 800ba64:	4a41      	ldr	r2, [pc, #260]	@ (800bb6c <txMakeCANID+0x19c>)
 800ba66:	21e6      	movs	r1, #230	@ 0xe6
 800ba68:	4841      	ldr	r0, [pc, #260]	@ (800bb70 <txMakeCANID+0x1a0>)
 800ba6a:	f001 fe31 	bl	800d6d0 <__assert_func>
            const CanardNodeID c    = (CanardNodeID) (crcAdd(CRC_INITIAL, payload_size, payload) & CANARD_NODE_ID_MAX);
 800ba6e:	687a      	ldr	r2, [r7, #4]
 800ba70:	68b9      	ldr	r1, [r7, #8]
 800ba72:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800ba76:	f7ff fec5 	bl	800b804 <crcAdd>
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	b2db      	uxtb	r3, r3
 800ba7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ba82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            const uint32_t     spec = txMakeMessageSessionSpecifier(tr->port_id, c) | FLAG_ANONYMOUS_MESSAGE;
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	885b      	ldrh	r3, [r3, #2]
 800ba8a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800ba8e:	4611      	mov	r1, r2
 800ba90:	4618      	mov	r0, r3
 800ba92:	f7ff feef 	bl	800b874 <txMakeMessageSessionSpecifier>
 800ba96:	4603      	mov	r3, r0
 800ba98:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ba9c:	61fb      	str	r3, [r7, #28]
            CANARD_ASSERT(spec <= CAN_EXT_ID_MASK);
 800ba9e:	69fb      	ldr	r3, [r7, #28]
 800baa0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800baa4:	d305      	bcc.n	800bab2 <txMakeCANID+0xe2>
 800baa6:	4b36      	ldr	r3, [pc, #216]	@ (800bb80 <txMakeCANID+0x1b0>)
 800baa8:	4a30      	ldr	r2, [pc, #192]	@ (800bb6c <txMakeCANID+0x19c>)
 800baaa:	21e9      	movs	r1, #233	@ 0xe9
 800baac:	4830      	ldr	r0, [pc, #192]	@ (800bb70 <txMakeCANID+0x1a0>)
 800baae:	f001 fe0f 	bl	800d6d0 <__assert_func>
            out = (int32_t) spec;
 800bab2:	69fb      	ldr	r3, [r7, #28]
 800bab4:	627b      	str	r3, [r7, #36]	@ 0x24
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800bab6:	e03a      	b.n	800bb2e <txMakeCANID+0x15e>
        }
        else
        {
            out = -CANARD_ERROR_INVALID_ARGUMENT;  // Anonymous multi-frame message trs are not allowed.
 800bab8:	f06f 0301 	mvn.w	r3, #1
 800babc:	627b      	str	r3, [r7, #36]	@ 0x24
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800babe:	e036      	b.n	800bb2e <txMakeCANID+0x15e>
        }
    }
    else if (((tr->transfer_kind == CanardTransferKindRequest) || (tr->transfer_kind == CanardTransferKindResponse)) &&
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	785b      	ldrb	r3, [r3, #1]
 800bac4:	2b02      	cmp	r3, #2
 800bac6:	d003      	beq.n	800bad0 <txMakeCANID+0x100>
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	785b      	ldrb	r3, [r3, #1]
 800bacc:	2b01      	cmp	r3, #1
 800bace:	d12a      	bne.n	800bb26 <txMakeCANID+0x156>
             (tr->remote_node_id <= CANARD_NODE_ID_MAX) && (tr->port_id <= CANARD_SERVICE_ID_MAX))
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	791b      	ldrb	r3, [r3, #4]
 800bad4:	b25b      	sxtb	r3, r3
    else if (((tr->transfer_kind == CanardTransferKindRequest) || (tr->transfer_kind == CanardTransferKindResponse)) &&
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	db25      	blt.n	800bb26 <txMakeCANID+0x156>
             (tr->remote_node_id <= CANARD_NODE_ID_MAX) && (tr->port_id <= CANARD_SERVICE_ID_MAX))
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	885b      	ldrh	r3, [r3, #2]
 800bade:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bae2:	d220      	bcs.n	800bb26 <txMakeCANID+0x156>
    {
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800bae4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bae8:	2b00      	cmp	r3, #0
 800baea:	db18      	blt.n	800bb1e <txMakeCANID+0x14e>
        {
            out = (int32_t) txMakeServiceSessionSpecifier(tr->port_id,
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	8858      	ldrh	r0, [r3, #2]
                                                          tr->transfer_kind == CanardTransferKindRequest,
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	785b      	ldrb	r3, [r3, #1]
            out = (int32_t) txMakeServiceSessionSpecifier(tr->port_id,
 800baf4:	2b02      	cmp	r3, #2
 800baf6:	bf0c      	ite	eq
 800baf8:	2301      	moveq	r3, #1
 800bafa:	2300      	movne	r3, #0
 800bafc:	b2d9      	uxtb	r1, r3
                                                          local_node_id,
                                                          tr->remote_node_id);
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	791b      	ldrb	r3, [r3, #4]
            out = (int32_t) txMakeServiceSessionSpecifier(tr->port_id,
 800bb02:	78fa      	ldrb	r2, [r7, #3]
 800bb04:	f7ff fee8 	bl	800b8d8 <txMakeServiceSessionSpecifier>
 800bb08:	4603      	mov	r3, r0
 800bb0a:	627b      	str	r3, [r7, #36]	@ 0x24
            CANARD_ASSERT(out >= 0);
 800bb0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	da0f      	bge.n	800bb32 <txMakeCANID+0x162>
 800bb12:	4b19      	ldr	r3, [pc, #100]	@ (800bb78 <txMakeCANID+0x1a8>)
 800bb14:	4a15      	ldr	r2, [pc, #84]	@ (800bb6c <txMakeCANID+0x19c>)
 800bb16:	21fa      	movs	r1, #250	@ 0xfa
 800bb18:	4815      	ldr	r0, [pc, #84]	@ (800bb70 <txMakeCANID+0x1a0>)
 800bb1a:	f001 fdd9 	bl	800d6d0 <__assert_func>
        }
        else
        {
            out = -CANARD_ERROR_INVALID_ARGUMENT;  // Anonymous service transfers are not allowed.
 800bb1e:	f06f 0301 	mvn.w	r3, #1
 800bb22:	627b      	str	r3, [r7, #36]	@ 0x24
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800bb24:	e005      	b.n	800bb32 <txMakeCANID+0x162>
        }
    }
    else
    {
        out = -CANARD_ERROR_INVALID_ARGUMENT;
 800bb26:	f06f 0301 	mvn.w	r3, #1
 800bb2a:	627b      	str	r3, [r7, #36]	@ 0x24
 800bb2c:	e002      	b.n	800bb34 <txMakeCANID+0x164>
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800bb2e:	bf00      	nop
 800bb30:	e000      	b.n	800bb34 <txMakeCANID+0x164>
        if (local_node_id <= CANARD_NODE_ID_MAX)
 800bb32:	bf00      	nop
    }

    if (out >= 0)
 800bb34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	db10      	blt.n	800bb5c <txMakeCANID+0x18c>
    {
        const uint32_t prio = (uint32_t) tr->priority;
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	781b      	ldrb	r3, [r3, #0]
 800bb3e:	61bb      	str	r3, [r7, #24]
        if (prio <= CANARD_PRIORITY_MAX)
 800bb40:	69bb      	ldr	r3, [r7, #24]
 800bb42:	2b07      	cmp	r3, #7
 800bb44:	d807      	bhi.n	800bb56 <txMakeCANID+0x186>
        {
            const uint32_t id = ((uint32_t) out) | (prio << OFFSET_PRIORITY);
 800bb46:	69bb      	ldr	r3, [r7, #24]
 800bb48:	069a      	lsls	r2, r3, #26
 800bb4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb4c:	4313      	orrs	r3, r2
 800bb4e:	617b      	str	r3, [r7, #20]
            out               = (int32_t) id;
 800bb50:	697b      	ldr	r3, [r7, #20]
 800bb52:	627b      	str	r3, [r7, #36]	@ 0x24
 800bb54:	e002      	b.n	800bb5c <txMakeCANID+0x18c>
        }
        else
        {
            out = -CANARD_ERROR_INVALID_ARGUMENT;
 800bb56:	f06f 0301 	mvn.w	r3, #1
 800bb5a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
    return out;
 800bb5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bb5e:	4618      	mov	r0, r3
 800bb60:	3728      	adds	r7, #40	@ 0x28
 800bb62:	46bd      	mov	sp, r7
 800bb64:	bd80      	pop	{r7, pc}
 800bb66:	bf00      	nop
 800bb68:	08012060 	.word	0x08012060
 800bb6c:	08012d04 	.word	0x08012d04
 800bb70:	08011fe0 	.word	0x08011fe0
 800bb74:	08012074 	.word	0x08012074
 800bb78:	08012090 	.word	0x08012090
 800bb7c:	0801209c 	.word	0x0801209c
 800bb80:	080120d0 	.word	0x080120d0

0800bb84 <txMakeTailByte>:

CANARD_PRIVATE uint8_t txMakeTailByte(const bool             start_of_transfer,
                                      const bool             end_of_transfer,
                                      const bool             toggle,
                                      const CanardTransferID transfer_id)
{
 800bb84:	b590      	push	{r4, r7, lr}
 800bb86:	b083      	sub	sp, #12
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	4604      	mov	r4, r0
 800bb8c:	4608      	mov	r0, r1
 800bb8e:	4611      	mov	r1, r2
 800bb90:	461a      	mov	r2, r3
 800bb92:	4623      	mov	r3, r4
 800bb94:	71fb      	strb	r3, [r7, #7]
 800bb96:	4603      	mov	r3, r0
 800bb98:	71bb      	strb	r3, [r7, #6]
 800bb9a:	460b      	mov	r3, r1
 800bb9c:	717b      	strb	r3, [r7, #5]
 800bb9e:	4613      	mov	r3, r2
 800bba0:	713b      	strb	r3, [r7, #4]
    CANARD_ASSERT(start_of_transfer ? (toggle == INITIAL_TOGGLE_STATE) : true);
 800bba2:	79fb      	ldrb	r3, [r7, #7]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d009      	beq.n	800bbbc <txMakeTailByte+0x38>
 800bba8:	797b      	ldrb	r3, [r7, #5]
 800bbaa:	2b01      	cmp	r3, #1
 800bbac:	d006      	beq.n	800bbbc <txMakeTailByte+0x38>
 800bbae:	4b13      	ldr	r3, [pc, #76]	@ (800bbfc <txMakeTailByte+0x78>)
 800bbb0:	4a13      	ldr	r2, [pc, #76]	@ (800bc00 <txMakeTailByte+0x7c>)
 800bbb2:	f240 111b 	movw	r1, #283	@ 0x11b
 800bbb6:	4813      	ldr	r0, [pc, #76]	@ (800bc04 <txMakeTailByte+0x80>)
 800bbb8:	f001 fd8a 	bl	800d6d0 <__assert_func>
    return (uint8_t) ((start_of_transfer ? TAIL_START_OF_TRANSFER : 0U) |
 800bbbc:	79fb      	ldrb	r3, [r7, #7]
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d001      	beq.n	800bbc6 <txMakeTailByte+0x42>
 800bbc2:	2280      	movs	r2, #128	@ 0x80
 800bbc4:	e000      	b.n	800bbc8 <txMakeTailByte+0x44>
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	79bb      	ldrb	r3, [r7, #6]
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d001      	beq.n	800bbd2 <txMakeTailByte+0x4e>
 800bbce:	2340      	movs	r3, #64	@ 0x40
 800bbd0:	e000      	b.n	800bbd4 <txMakeTailByte+0x50>
 800bbd2:	2300      	movs	r3, #0
 800bbd4:	4313      	orrs	r3, r2
 800bbd6:	b2db      	uxtb	r3, r3
                      (end_of_transfer ? TAIL_END_OF_TRANSFER : 0U) | (toggle ? TAIL_TOGGLE : 0U) |
 800bbd8:	797a      	ldrb	r2, [r7, #5]
 800bbda:	2a00      	cmp	r2, #0
 800bbdc:	d001      	beq.n	800bbe2 <txMakeTailByte+0x5e>
 800bbde:	2220      	movs	r2, #32
 800bbe0:	e000      	b.n	800bbe4 <txMakeTailByte+0x60>
 800bbe2:	2200      	movs	r2, #0
 800bbe4:	4313      	orrs	r3, r2
 800bbe6:	b2da      	uxtb	r2, r3
                      (transfer_id & CANARD_TRANSFER_ID_MAX));
 800bbe8:	793b      	ldrb	r3, [r7, #4]
 800bbea:	f003 031f 	and.w	r3, r3, #31
 800bbee:	b2db      	uxtb	r3, r3
    return (uint8_t) ((start_of_transfer ? TAIL_START_OF_TRANSFER : 0U) |
 800bbf0:	4313      	orrs	r3, r2
 800bbf2:	b2db      	uxtb	r3, r3
}
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	370c      	adds	r7, #12
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	bd90      	pop	{r4, r7, pc}
 800bbfc:	080120ec 	.word	0x080120ec
 800bc00:	08012dac 	.word	0x08012dac
 800bc04:	08011fe0 	.word	0x08011fe0

0800bc08 <txRoundFramePayloadSizeUp>:

/// Takes a frame payload size, returns a new size that is >=x and is rounded up to the nearest valid DLC.
CANARD_PRIVATE size_t txRoundFramePayloadSizeUp(const size_t x)
{
 800bc08:	b580      	push	{r7, lr}
 800bc0a:	b084      	sub	sp, #16
 800bc0c:	af00      	add	r7, sp, #0
 800bc0e:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(x < (sizeof(CanardCANLengthToDLC) / sizeof(CanardCANLengthToDLC[0])));
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	2b40      	cmp	r3, #64	@ 0x40
 800bc14:	d906      	bls.n	800bc24 <txRoundFramePayloadSizeUp+0x1c>
 800bc16:	4b0f      	ldr	r3, [pc, #60]	@ (800bc54 <txRoundFramePayloadSizeUp+0x4c>)
 800bc18:	4a0f      	ldr	r2, [pc, #60]	@ (800bc58 <txRoundFramePayloadSizeUp+0x50>)
 800bc1a:	f44f 7192 	mov.w	r1, #292	@ 0x124
 800bc1e:	480f      	ldr	r0, [pc, #60]	@ (800bc5c <txRoundFramePayloadSizeUp+0x54>)
 800bc20:	f001 fd56 	bl	800d6d0 <__assert_func>
    // Suppressing a false-positive out-of-bounds access error from Sonar. Its control flow analyser is misbehaving.
    const size_t y = CanardCANLengthToDLC[x];  // NOSONAR
 800bc24:	4a0e      	ldr	r2, [pc, #56]	@ (800bc60 <txRoundFramePayloadSizeUp+0x58>)
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	4413      	add	r3, r2
 800bc2a:	781b      	ldrb	r3, [r3, #0]
 800bc2c:	60fb      	str	r3, [r7, #12]
    CANARD_ASSERT(y < (sizeof(CanardCANDLCToLength) / sizeof(CanardCANDLCToLength[0])));
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	2b0f      	cmp	r3, #15
 800bc32:	d906      	bls.n	800bc42 <txRoundFramePayloadSizeUp+0x3a>
 800bc34:	4b0b      	ldr	r3, [pc, #44]	@ (800bc64 <txRoundFramePayloadSizeUp+0x5c>)
 800bc36:	4a08      	ldr	r2, [pc, #32]	@ (800bc58 <txRoundFramePayloadSizeUp+0x50>)
 800bc38:	f240 1127 	movw	r1, #295	@ 0x127
 800bc3c:	4807      	ldr	r0, [pc, #28]	@ (800bc5c <txRoundFramePayloadSizeUp+0x54>)
 800bc3e:	f001 fd47 	bl	800d6d0 <__assert_func>
    return CanardCANDLCToLength[y];
 800bc42:	4a09      	ldr	r2, [pc, #36]	@ (800bc68 <txRoundFramePayloadSizeUp+0x60>)
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	4413      	add	r3, r2
 800bc48:	781b      	ldrb	r3, [r3, #0]
}
 800bc4a:	4618      	mov	r0, r3
 800bc4c:	3710      	adds	r7, #16
 800bc4e:	46bd      	mov	sp, r7
 800bc50:	bd80      	pop	{r7, pc}
 800bc52:	bf00      	nop
 800bc54:	08012114 	.word	0x08012114
 800bc58:	08012d7c 	.word	0x08012d7c
 800bc5c:	08011fe0 	.word	0x08011fe0
 800bc60:	08012ca4 	.word	0x08012ca4
 800bc64:	0801215c 	.word	0x0801215c
 800bc68:	08012c94 	.word	0x08012c94

0800bc6c <txAllocateQueueItem>:
/// The item is only allocated and initialized, but NOT included into the queue! The caller needs to do that.
CANARD_PRIVATE TxItem* txAllocateQueueItem(CanardInstance* const   ins,
                                           const uint32_t          id,
                                           const CanardMicrosecond deadline_usec,
                                           const size_t            payload_size)
{
 800bc6c:	b580      	push	{r7, lr}
 800bc6e:	b086      	sub	sp, #24
 800bc70:	af00      	add	r7, sp, #0
 800bc72:	60f8      	str	r0, [r7, #12]
 800bc74:	60b9      	str	r1, [r7, #8]
 800bc76:	e9c7 2300 	strd	r2, r3, [r7]
    CANARD_ASSERT(ins != NULL);
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d106      	bne.n	800bc8e <txAllocateQueueItem+0x22>
 800bc80:	4b1f      	ldr	r3, [pc, #124]	@ (800bd00 <txAllocateQueueItem+0x94>)
 800bc82:	4a20      	ldr	r2, [pc, #128]	@ (800bd04 <txAllocateQueueItem+0x98>)
 800bc84:	f240 1131 	movw	r1, #305	@ 0x131
 800bc88:	481f      	ldr	r0, [pc, #124]	@ (800bd08 <txAllocateQueueItem+0x9c>)
 800bc8a:	f001 fd21 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(payload_size > 0U);
 800bc8e:	6a3b      	ldr	r3, [r7, #32]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d106      	bne.n	800bca2 <txAllocateQueueItem+0x36>
 800bc94:	4b1d      	ldr	r3, [pc, #116]	@ (800bd0c <txAllocateQueueItem+0xa0>)
 800bc96:	4a1b      	ldr	r2, [pc, #108]	@ (800bd04 <txAllocateQueueItem+0x98>)
 800bc98:	f44f 7199 	mov.w	r1, #306	@ 0x132
 800bc9c:	481a      	ldr	r0, [pc, #104]	@ (800bd08 <txAllocateQueueItem+0x9c>)
 800bc9e:	f001 fd17 	bl	800d6d0 <__assert_func>
    TxItem* const out = (TxItem*) ins->memory_allocate(ins, sizeof(TxItem) + payload_size);
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	689b      	ldr	r3, [r3, #8]
 800bca6:	6a3a      	ldr	r2, [r7, #32]
 800bca8:	3230      	adds	r2, #48	@ 0x30
 800bcaa:	4611      	mov	r1, r2
 800bcac:	68f8      	ldr	r0, [r7, #12]
 800bcae:	4798      	blx	r3
 800bcb0:	6178      	str	r0, [r7, #20]
    if (out != NULL)
 800bcb2:	697b      	ldr	r3, [r7, #20]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d01e      	beq.n	800bcf6 <txAllocateQueueItem+0x8a>
    {
        out->base.base.up    = NULL;
 800bcb8:	697b      	ldr	r3, [r7, #20]
 800bcba:	2200      	movs	r2, #0
 800bcbc:	601a      	str	r2, [r3, #0]
        out->base.base.lr[0] = NULL;
 800bcbe:	697b      	ldr	r3, [r7, #20]
 800bcc0:	2200      	movs	r2, #0
 800bcc2:	605a      	str	r2, [r3, #4]
        out->base.base.lr[1] = NULL;
 800bcc4:	697b      	ldr	r3, [r7, #20]
 800bcc6:	2200      	movs	r2, #0
 800bcc8:	609a      	str	r2, [r3, #8]
        out->base.base.bf    = 0;
 800bcca:	697b      	ldr	r3, [r7, #20]
 800bccc:	2200      	movs	r2, #0
 800bcce:	731a      	strb	r2, [r3, #12]

        out->base.next_in_transfer = NULL;  // Last by default.
 800bcd0:	697b      	ldr	r3, [r7, #20]
 800bcd2:	2200      	movs	r2, #0
 800bcd4:	611a      	str	r2, [r3, #16]
        out->base.tx_deadline_usec = deadline_usec;
 800bcd6:	6979      	ldr	r1, [r7, #20]
 800bcd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bcdc:	e9c1 2306 	strd	r2, r3, [r1, #24]

        out->base.frame.payload_size    = payload_size;
 800bce0:	697b      	ldr	r3, [r7, #20]
 800bce2:	6a3a      	ldr	r2, [r7, #32]
 800bce4:	625a      	str	r2, [r3, #36]	@ 0x24
        out->base.frame.payload         = out->payload_buffer;
 800bce6:	697b      	ldr	r3, [r7, #20]
 800bce8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bcec:	697b      	ldr	r3, [r7, #20]
 800bcee:	629a      	str	r2, [r3, #40]	@ 0x28
        out->base.frame.extended_can_id = id;
 800bcf0:	697b      	ldr	r3, [r7, #20]
 800bcf2:	68ba      	ldr	r2, [r7, #8]
 800bcf4:	621a      	str	r2, [r3, #32]
    }
    return out;
 800bcf6:	697b      	ldr	r3, [r7, #20]
}
 800bcf8:	4618      	mov	r0, r3
 800bcfa:	3718      	adds	r7, #24
 800bcfc:	46bd      	mov	sp, r7
 800bcfe:	bd80      	pop	{r7, pc}
 800bd00:	080121a4 	.word	0x080121a4
 800bd04:	08012d98 	.word	0x08012d98
 800bd08:	08011fe0 	.word	0x08011fe0
 800bd0c:	080121b8 	.word	0x080121b8

0800bd10 <txAVLPredicate>:
/// Frames with identical CAN ID that are added later always compare greater than their counterparts with same CAN ID.
/// This ensures that CAN frames with the same CAN ID are transmitted in the FIFO order.
/// Frames that should be transmitted earlier compare smaller (i.e., put on the left side of the tree).
CANARD_PRIVATE int8_t txAVLPredicate(void* const user_reference,  // NOSONAR Cavl API requires pointer to non-const.
                                     const CanardTreeNode* const node)
{
 800bd10:	b580      	push	{r7, lr}
 800bd12:	b084      	sub	sp, #16
 800bd14:	af00      	add	r7, sp, #0
 800bd16:	6078      	str	r0, [r7, #4]
 800bd18:	6039      	str	r1, [r7, #0]
    const CanardTxQueueItem* const target = (const CanardTxQueueItem*) user_reference;
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	60fb      	str	r3, [r7, #12]
    const CanardTxQueueItem* const other  = (const CanardTxQueueItem*) node;
 800bd1e:	683b      	ldr	r3, [r7, #0]
 800bd20:	60bb      	str	r3, [r7, #8]
    CANARD_ASSERT((target != NULL) && (other != NULL));
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d002      	beq.n	800bd2e <txAVLPredicate+0x1e>
 800bd28:	68bb      	ldr	r3, [r7, #8]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d106      	bne.n	800bd3c <txAVLPredicate+0x2c>
 800bd2e:	4b0a      	ldr	r3, [pc, #40]	@ (800bd58 <txAVLPredicate+0x48>)
 800bd30:	4a0a      	ldr	r2, [pc, #40]	@ (800bd5c <txAVLPredicate+0x4c>)
 800bd32:	f240 114d 	movw	r1, #333	@ 0x14d
 800bd36:	480a      	ldr	r0, [pc, #40]	@ (800bd60 <txAVLPredicate+0x50>)
 800bd38:	f001 fcca 	bl	800d6d0 <__assert_func>
    return (target->frame.extended_can_id >= other->frame.extended_can_id) ? +1 : -1;
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	6a1a      	ldr	r2, [r3, #32]
 800bd40:	68bb      	ldr	r3, [r7, #8]
 800bd42:	6a1b      	ldr	r3, [r3, #32]
 800bd44:	429a      	cmp	r2, r3
 800bd46:	d301      	bcc.n	800bd4c <txAVLPredicate+0x3c>
 800bd48:	2301      	movs	r3, #1
 800bd4a:	e001      	b.n	800bd50 <txAVLPredicate+0x40>
 800bd4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800bd50:	4618      	mov	r0, r3
 800bd52:	3710      	adds	r7, #16
 800bd54:	46bd      	mov	sp, r7
 800bd56:	bd80      	pop	{r7, pc}
 800bd58:	080121cc 	.word	0x080121cc
 800bd5c:	08012d6c 	.word	0x08012d6c
 800bd60:	08011fe0 	.word	0x08011fe0

0800bd64 <txPushSingleFrame>:
                                         const CanardMicrosecond deadline_usec,
                                         const uint32_t          can_id,
                                         const CanardTransferID  transfer_id,
                                         const size_t            payload_size,
                                         const void* const       payload)
{
 800bd64:	b590      	push	{r4, r7, lr}
 800bd66:	b08d      	sub	sp, #52	@ 0x34
 800bd68:	af02      	add	r7, sp, #8
 800bd6a:	60f8      	str	r0, [r7, #12]
 800bd6c:	60b9      	str	r1, [r7, #8]
 800bd6e:	e9c7 2300 	strd	r2, r3, [r7]
    CANARD_ASSERT(ins != NULL);
 800bd72:	68bb      	ldr	r3, [r7, #8]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d106      	bne.n	800bd86 <txPushSingleFrame+0x22>
 800bd78:	4b5c      	ldr	r3, [pc, #368]	@ (800beec <txPushSingleFrame+0x188>)
 800bd7a:	4a5d      	ldr	r2, [pc, #372]	@ (800bef0 <txPushSingleFrame+0x18c>)
 800bd7c:	f44f 71ad 	mov.w	r1, #346	@ 0x15a
 800bd80:	485c      	ldr	r0, [pc, #368]	@ (800bef4 <txPushSingleFrame+0x190>)
 800bd82:	f001 fca5 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT((payload != NULL) || (payload_size == 0));
 800bd86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d109      	bne.n	800bda0 <txPushSingleFrame+0x3c>
 800bd8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d006      	beq.n	800bda0 <txPushSingleFrame+0x3c>
 800bd92:	4b59      	ldr	r3, [pc, #356]	@ (800bef8 <txPushSingleFrame+0x194>)
 800bd94:	4a56      	ldr	r2, [pc, #344]	@ (800bef0 <txPushSingleFrame+0x18c>)
 800bd96:	f240 115b 	movw	r1, #347	@ 0x15b
 800bd9a:	4856      	ldr	r0, [pc, #344]	@ (800bef4 <txPushSingleFrame+0x190>)
 800bd9c:	f001 fc98 	bl	800d6d0 <__assert_func>
    const size_t frame_payload_size = txRoundFramePayloadSizeUp(payload_size + 1U);
 800bda0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bda2:	3301      	adds	r3, #1
 800bda4:	4618      	mov	r0, r3
 800bda6:	f7ff ff2f 	bl	800bc08 <txRoundFramePayloadSizeUp>
 800bdaa:	6238      	str	r0, [r7, #32]
    CANARD_ASSERT(frame_payload_size > payload_size);
 800bdac:	6a3a      	ldr	r2, [r7, #32]
 800bdae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bdb0:	429a      	cmp	r2, r3
 800bdb2:	d806      	bhi.n	800bdc2 <txPushSingleFrame+0x5e>
 800bdb4:	4b51      	ldr	r3, [pc, #324]	@ (800befc <txPushSingleFrame+0x198>)
 800bdb6:	4a4e      	ldr	r2, [pc, #312]	@ (800bef0 <txPushSingleFrame+0x18c>)
 800bdb8:	f240 115d 	movw	r1, #349	@ 0x15d
 800bdbc:	484d      	ldr	r0, [pc, #308]	@ (800bef4 <txPushSingleFrame+0x190>)
 800bdbe:	f001 fc87 	bl	800d6d0 <__assert_func>
    const size_t padding_size = frame_payload_size - payload_size - 1U;
 800bdc2:	6a3a      	ldr	r2, [r7, #32]
 800bdc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bdc6:	1ad3      	subs	r3, r2, r3
 800bdc8:	3b01      	subs	r3, #1
 800bdca:	61fb      	str	r3, [r7, #28]
    CANARD_ASSERT((padding_size + payload_size + 1U) == frame_payload_size);
 800bdcc:	69fa      	ldr	r2, [r7, #28]
 800bdce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bdd0:	4413      	add	r3, r2
 800bdd2:	3301      	adds	r3, #1
 800bdd4:	6a3a      	ldr	r2, [r7, #32]
 800bdd6:	429a      	cmp	r2, r3
 800bdd8:	d006      	beq.n	800bde8 <txPushSingleFrame+0x84>
 800bdda:	4b49      	ldr	r3, [pc, #292]	@ (800bf00 <txPushSingleFrame+0x19c>)
 800bddc:	4a44      	ldr	r2, [pc, #272]	@ (800bef0 <txPushSingleFrame+0x18c>)
 800bdde:	f240 115f 	movw	r1, #351	@ 0x15f
 800bde2:	4844      	ldr	r0, [pc, #272]	@ (800bef4 <txPushSingleFrame+0x190>)
 800bde4:	f001 fc74 	bl	800d6d0 <__assert_func>
    int32_t       out = 0;
 800bde8:	2300      	movs	r3, #0
 800bdea:	627b      	str	r3, [r7, #36]	@ 0x24
    TxItem* const tqi =
        (que->size < que->capacity) ? txAllocateQueueItem(ins, can_id, deadline_usec, frame_payload_size) : NULL;
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	689a      	ldr	r2, [r3, #8]
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	429a      	cmp	r2, r3
 800bdf6:	d209      	bcs.n	800be0c <txPushSingleFrame+0xa8>
 800bdf8:	6a3b      	ldr	r3, [r7, #32]
 800bdfa:	9300      	str	r3, [sp, #0]
 800bdfc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be00:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800be02:	68b8      	ldr	r0, [r7, #8]
 800be04:	f7ff ff32 	bl	800bc6c <txAllocateQueueItem>
 800be08:	4603      	mov	r3, r0
 800be0a:	e000      	b.n	800be0e <txPushSingleFrame+0xaa>
 800be0c:	2300      	movs	r3, #0
    TxItem* const tqi =
 800be0e:	61bb      	str	r3, [r7, #24]
    if (tqi != NULL)
 800be10:	69bb      	ldr	r3, [r7, #24]
 800be12:	2b00      	cmp	r3, #0
 800be14:	d054      	beq.n	800bec0 <txPushSingleFrame+0x15c>
    {
        if (payload_size > 0U)  // The check is needed to avoid calling memcpy() with a NULL pointer, it's an UB.
 800be16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d010      	beq.n	800be3e <txPushSingleFrame+0xda>
        {
            CANARD_ASSERT(payload != NULL);
 800be1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d106      	bne.n	800be30 <txPushSingleFrame+0xcc>
 800be22:	4b38      	ldr	r3, [pc, #224]	@ (800bf04 <txPushSingleFrame+0x1a0>)
 800be24:	4a32      	ldr	r2, [pc, #200]	@ (800bef0 <txPushSingleFrame+0x18c>)
 800be26:	f240 1167 	movw	r1, #359	@ 0x167
 800be2a:	4832      	ldr	r0, [pc, #200]	@ (800bef4 <txPushSingleFrame+0x190>)
 800be2c:	f001 fc50 	bl	800d6d0 <__assert_func>
            // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
            // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
            (void) memcpy(&tqi->payload_buffer[0], payload, payload_size);  // NOLINT
 800be30:	69bb      	ldr	r3, [r7, #24]
 800be32:	3330      	adds	r3, #48	@ 0x30
 800be34:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800be36:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800be38:	4618      	mov	r0, r3
 800be3a:	f002 fdda 	bl	800e9f2 <memcpy>
        }
        // Clang-Tidy raises an error recommending the use of memset_s() instead.
        // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
        (void) memset(&tqi->payload_buffer[payload_size], PADDING_BYTE_VALUE, padding_size);  // NOLINT
 800be3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be40:	3330      	adds	r3, #48	@ 0x30
 800be42:	69ba      	ldr	r2, [r7, #24]
 800be44:	4413      	add	r3, r2
 800be46:	69fa      	ldr	r2, [r7, #28]
 800be48:	2100      	movs	r1, #0
 800be4a:	4618      	mov	r0, r3
 800be4c:	f002 fceb 	bl	800e826 <memset>
        tqi->payload_buffer[frame_payload_size - 1U] = txMakeTailByte(true, true, true, transfer_id);
 800be50:	6a3b      	ldr	r3, [r7, #32]
 800be52:	1e5c      	subs	r4, r3, #1
 800be54:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800be58:	2201      	movs	r2, #1
 800be5a:	2101      	movs	r1, #1
 800be5c:	2001      	movs	r0, #1
 800be5e:	f7ff fe91 	bl	800bb84 <txMakeTailByte>
 800be62:	4603      	mov	r3, r0
 800be64:	461a      	mov	r2, r3
 800be66:	69bb      	ldr	r3, [r7, #24]
 800be68:	4423      	add	r3, r4
 800be6a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        // Insert the newly created TX item into the queue.
        const CanardTreeNode* const res = cavlSearch(&que->root, &tqi->base.base, &txAVLPredicate, &avlTrivialFactory);
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	f103 000c 	add.w	r0, r3, #12
 800be74:	69b9      	ldr	r1, [r7, #24]
 800be76:	4b24      	ldr	r3, [pc, #144]	@ (800bf08 <txPushSingleFrame+0x1a4>)
 800be78:	4a24      	ldr	r2, [pc, #144]	@ (800bf0c <txPushSingleFrame+0x1a8>)
 800be7a:	f7ff fae7 	bl	800b44c <cavlSearch>
 800be7e:	6178      	str	r0, [r7, #20]
        (void) res;
        CANARD_ASSERT(res == &tqi->base.base);
 800be80:	69bb      	ldr	r3, [r7, #24]
 800be82:	697a      	ldr	r2, [r7, #20]
 800be84:	429a      	cmp	r2, r3
 800be86:	d006      	beq.n	800be96 <txPushSingleFrame+0x132>
 800be88:	4b21      	ldr	r3, [pc, #132]	@ (800bf10 <txPushSingleFrame+0x1ac>)
 800be8a:	4a19      	ldr	r2, [pc, #100]	@ (800bef0 <txPushSingleFrame+0x18c>)
 800be8c:	f240 1173 	movw	r1, #371	@ 0x173
 800be90:	4818      	ldr	r0, [pc, #96]	@ (800bef4 <txPushSingleFrame+0x190>)
 800be92:	f001 fc1d 	bl	800d6d0 <__assert_func>
        que->size++;
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	689b      	ldr	r3, [r3, #8]
 800be9a:	1c5a      	adds	r2, r3, #1
 800be9c:	68fb      	ldr	r3, [r7, #12]
 800be9e:	609a      	str	r2, [r3, #8]
        CANARD_ASSERT(que->size <= que->capacity);
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	689a      	ldr	r2, [r3, #8]
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	429a      	cmp	r2, r3
 800beaa:	d906      	bls.n	800beba <txPushSingleFrame+0x156>
 800beac:	4b19      	ldr	r3, [pc, #100]	@ (800bf14 <txPushSingleFrame+0x1b0>)
 800beae:	4a10      	ldr	r2, [pc, #64]	@ (800bef0 <txPushSingleFrame+0x18c>)
 800beb0:	f240 1175 	movw	r1, #373	@ 0x175
 800beb4:	480f      	ldr	r0, [pc, #60]	@ (800bef4 <txPushSingleFrame+0x190>)
 800beb6:	f001 fc0b 	bl	800d6d0 <__assert_func>
        out = 1;  // One frame enqueued.
 800beba:	2301      	movs	r3, #1
 800bebc:	627b      	str	r3, [r7, #36]	@ 0x24
 800bebe:	e002      	b.n	800bec6 <txPushSingleFrame+0x162>
    }
    else
    {
        out = -CANARD_ERROR_OUT_OF_MEMORY;
 800bec0:	f06f 0302 	mvn.w	r3, #2
 800bec4:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    CANARD_ASSERT((out < 0) || (out == 1));
 800bec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bec8:	2b00      	cmp	r3, #0
 800beca:	db09      	blt.n	800bee0 <txPushSingleFrame+0x17c>
 800becc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bece:	2b01      	cmp	r3, #1
 800bed0:	d006      	beq.n	800bee0 <txPushSingleFrame+0x17c>
 800bed2:	4b11      	ldr	r3, [pc, #68]	@ (800bf18 <txPushSingleFrame+0x1b4>)
 800bed4:	4a06      	ldr	r2, [pc, #24]	@ (800bef0 <txPushSingleFrame+0x18c>)
 800bed6:	f44f 71be 	mov.w	r1, #380	@ 0x17c
 800beda:	4806      	ldr	r0, [pc, #24]	@ (800bef4 <txPushSingleFrame+0x190>)
 800bedc:	f001 fbf8 	bl	800d6d0 <__assert_func>
    return out;
 800bee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bee2:	4618      	mov	r0, r3
 800bee4:	372c      	adds	r7, #44	@ 0x2c
 800bee6:	46bd      	mov	sp, r7
 800bee8:	bd90      	pop	{r4, r7, pc}
 800beea:	bf00      	nop
 800beec:	080121a4 	.word	0x080121a4
 800bef0:	08012d58 	.word	0x08012d58
 800bef4:	08011fe0 	.word	0x08011fe0
 800bef8:	08012200 	.word	0x08012200
 800befc:	08012230 	.word	0x08012230
 800bf00:	08012254 	.word	0x08012254
 800bf04:	08012290 	.word	0x08012290
 800bf08:	0800b7ad 	.word	0x0800b7ad
 800bf0c:	0800bd11 	.word	0x0800bd11
 800bf10:	080122a8 	.word	0x080122a8
 800bf14:	080122c0 	.word	0x080122c0
 800bf18:	080122dc 	.word	0x080122dc

0800bf1c <txGenerateMultiFrameChain>:
                                                 const CanardMicrosecond deadline_usec,
                                                 const uint32_t          can_id,
                                                 const CanardTransferID  transfer_id,
                                                 const size_t            payload_size,
                                                 const void* const       payload)
{
 800bf1c:	b590      	push	{r4, r7, lr}
 800bf1e:	b093      	sub	sp, #76	@ 0x4c
 800bf20:	af02      	add	r7, sp, #8
 800bf22:	60f8      	str	r0, [r7, #12]
 800bf24:	60b9      	str	r1, [r7, #8]
 800bf26:	607a      	str	r2, [r7, #4]
    CANARD_ASSERT(ins != NULL);
 800bf28:	68bb      	ldr	r3, [r7, #8]
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d106      	bne.n	800bf3c <txGenerateMultiFrameChain+0x20>
 800bf2e:	4b93      	ldr	r3, [pc, #588]	@ (800c17c <txGenerateMultiFrameChain+0x260>)
 800bf30:	4a93      	ldr	r2, [pc, #588]	@ (800c180 <txGenerateMultiFrameChain+0x264>)
 800bf32:	f240 1189 	movw	r1, #393	@ 0x189
 800bf36:	4893      	ldr	r0, [pc, #588]	@ (800c184 <txGenerateMultiFrameChain+0x268>)
 800bf38:	f001 fbca 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(presentation_layer_mtu > 0U);
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d106      	bne.n	800bf50 <txGenerateMultiFrameChain+0x34>
 800bf42:	4b91      	ldr	r3, [pc, #580]	@ (800c188 <txGenerateMultiFrameChain+0x26c>)
 800bf44:	4a8e      	ldr	r2, [pc, #568]	@ (800c180 <txGenerateMultiFrameChain+0x264>)
 800bf46:	f44f 71c5 	mov.w	r1, #394	@ 0x18a
 800bf4a:	488e      	ldr	r0, [pc, #568]	@ (800c184 <txGenerateMultiFrameChain+0x268>)
 800bf4c:	f001 fbc0 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(payload_size > presentation_layer_mtu);  // Otherwise, a single-frame transfer should be used.
 800bf50:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	429a      	cmp	r2, r3
 800bf56:	d806      	bhi.n	800bf66 <txGenerateMultiFrameChain+0x4a>
 800bf58:	4b8c      	ldr	r3, [pc, #560]	@ (800c18c <txGenerateMultiFrameChain+0x270>)
 800bf5a:	4a89      	ldr	r2, [pc, #548]	@ (800c180 <txGenerateMultiFrameChain+0x264>)
 800bf5c:	f240 118b 	movw	r1, #395	@ 0x18b
 800bf60:	4888      	ldr	r0, [pc, #544]	@ (800c184 <txGenerateMultiFrameChain+0x268>)
 800bf62:	f001 fbb5 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(payload != NULL);
 800bf66:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d106      	bne.n	800bf7a <txGenerateMultiFrameChain+0x5e>
 800bf6c:	4b88      	ldr	r3, [pc, #544]	@ (800c190 <txGenerateMultiFrameChain+0x274>)
 800bf6e:	4a84      	ldr	r2, [pc, #528]	@ (800c180 <txGenerateMultiFrameChain+0x264>)
 800bf70:	f44f 71c6 	mov.w	r1, #396	@ 0x18c
 800bf74:	4883      	ldr	r0, [pc, #524]	@ (800c184 <txGenerateMultiFrameChain+0x268>)
 800bf76:	f001 fbab 	bl	800d6d0 <__assert_func>

    TxChain        out                   = {NULL, NULL, 0};
 800bf7a:	2300      	movs	r3, #0
 800bf7c:	613b      	str	r3, [r7, #16]
 800bf7e:	2300      	movs	r3, #0
 800bf80:	617b      	str	r3, [r7, #20]
 800bf82:	2300      	movs	r3, #0
 800bf84:	61bb      	str	r3, [r7, #24]
    const size_t   payload_size_with_crc = payload_size + CRC_SIZE_BYTES;
 800bf86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bf88:	3302      	adds	r3, #2
 800bf8a:	62bb      	str	r3, [r7, #40]	@ 0x28
    size_t         offset                = 0U;
 800bf8c:	2300      	movs	r3, #0
 800bf8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    TransferCRC    crc                   = crcAdd(CRC_INITIAL, payload_size, payload);
 800bf90:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bf92:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800bf94:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800bf98:	f7ff fc34 	bl	800b804 <crcAdd>
 800bf9c:	4603      	mov	r3, r0
 800bf9e:	877b      	strh	r3, [r7, #58]	@ 0x3a
    bool           toggle                = INITIAL_TOGGLE_STATE;
 800bfa0:	2301      	movs	r3, #1
 800bfa2:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    const uint8_t* payload_ptr           = (const uint8_t*) payload;
 800bfa6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bfa8:	637b      	str	r3, [r7, #52]	@ 0x34
    while (offset < payload_size_with_crc)
 800bfaa:	e0d4      	b.n	800c156 <txGenerateMultiFrameChain+0x23a>
    {
        out.size++;
 800bfac:	69bb      	ldr	r3, [r7, #24]
 800bfae:	3301      	adds	r3, #1
 800bfb0:	61bb      	str	r3, [r7, #24]
        const size_t frame_payload_size_with_tail =
            ((payload_size_with_crc - offset) < presentation_layer_mtu)
 800bfb2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bfb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bfb6:	1ad3      	subs	r3, r2, r3
                ? txRoundFramePayloadSizeUp((payload_size_with_crc - offset) + 1U)  // Padding in the last frame only.
                : (presentation_layer_mtu + 1U);
 800bfb8:	687a      	ldr	r2, [r7, #4]
 800bfba:	429a      	cmp	r2, r3
 800bfbc:	d908      	bls.n	800bfd0 <txGenerateMultiFrameChain+0xb4>
                ? txRoundFramePayloadSizeUp((payload_size_with_crc - offset) + 1U)  // Padding in the last frame only.
 800bfbe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bfc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bfc2:	1ad3      	subs	r3, r2, r3
 800bfc4:	3301      	adds	r3, #1
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	f7ff fe1e 	bl	800bc08 <txRoundFramePayloadSizeUp>
 800bfcc:	4603      	mov	r3, r0
 800bfce:	e001      	b.n	800bfd4 <txGenerateMultiFrameChain+0xb8>
                : (presentation_layer_mtu + 1U);
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	3301      	adds	r3, #1
        const size_t frame_payload_size_with_tail =
 800bfd4:	627b      	str	r3, [r7, #36]	@ 0x24
        TxItem* const tqi = txAllocateQueueItem(ins, can_id, deadline_usec, frame_payload_size_with_tail);
 800bfd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfd8:	9300      	str	r3, [sp, #0]
 800bfda:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800bfde:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800bfe0:	68b8      	ldr	r0, [r7, #8]
 800bfe2:	f7ff fe43 	bl	800bc6c <txAllocateQueueItem>
 800bfe6:	6238      	str	r0, [r7, #32]
        if (NULL == out.head)
 800bfe8:	693b      	ldr	r3, [r7, #16]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d102      	bne.n	800bff4 <txGenerateMultiFrameChain+0xd8>
        {
            out.head = tqi;
 800bfee:	6a3b      	ldr	r3, [r7, #32]
 800bff0:	613b      	str	r3, [r7, #16]
 800bff2:	e002      	b.n	800bffa <txGenerateMultiFrameChain+0xde>
        }
        else
        {
            out.tail->base.next_in_transfer = &tqi->base;
 800bff4:	697b      	ldr	r3, [r7, #20]
 800bff6:	6a3a      	ldr	r2, [r7, #32]
 800bff8:	611a      	str	r2, [r3, #16]
        }
        out.tail = tqi;
 800bffa:	6a3b      	ldr	r3, [r7, #32]
 800bffc:	617b      	str	r3, [r7, #20]
        if (NULL == out.tail)
 800bffe:	697b      	ldr	r3, [r7, #20]
 800c000:	2b00      	cmp	r3, #0
 800c002:	f000 80ae 	beq.w	800c162 <txGenerateMultiFrameChain+0x246>
        {
            break;
        }

        // Copy the payload into the frame.
        const size_t frame_payload_size = frame_payload_size_with_tail - 1U;
 800c006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c008:	3b01      	subs	r3, #1
 800c00a:	61fb      	str	r3, [r7, #28]
        size_t       frame_offset       = 0U;
 800c00c:	2300      	movs	r3, #0
 800c00e:	633b      	str	r3, [r7, #48]	@ 0x30
        if (offset < payload_size)
 800c010:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c012:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c014:	429a      	cmp	r2, r3
 800c016:	d21c      	bcs.n	800c052 <txGenerateMultiFrameChain+0x136>
        {
            size_t move_size = payload_size - offset;
 800c018:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c01a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c01c:	1ad3      	subs	r3, r2, r3
 800c01e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if (move_size > frame_payload_size)
 800c020:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c022:	69fb      	ldr	r3, [r7, #28]
 800c024:	429a      	cmp	r2, r3
 800c026:	d901      	bls.n	800c02c <txGenerateMultiFrameChain+0x110>
            {
                move_size = frame_payload_size;
 800c028:	69fb      	ldr	r3, [r7, #28]
 800c02a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
            // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
            // SonarQube incorrectly detects a buffer overflow here.
            (void) memcpy(&out.tail->payload_buffer[0], payload_ptr, move_size);  // NOLINT NOSONAR
 800c02c:	697b      	ldr	r3, [r7, #20]
 800c02e:	3330      	adds	r3, #48	@ 0x30
 800c030:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c032:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c034:	4618      	mov	r0, r3
 800c036:	f002 fcdc 	bl	800e9f2 <memcpy>
            frame_offset = frame_offset + move_size;
 800c03a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c03c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c03e:	4413      	add	r3, r2
 800c040:	633b      	str	r3, [r7, #48]	@ 0x30
            offset += move_size;
 800c042:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c046:	4413      	add	r3, r2
 800c048:	63fb      	str	r3, [r7, #60]	@ 0x3c
            payload_ptr += move_size;
 800c04a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c04c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c04e:	4413      	add	r3, r2
 800c050:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        // Handle the last frame of the transfer: it is special because it also contains padding and CRC.
        if (offset >= payload_size)
 800c052:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c054:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c056:	429a      	cmp	r2, r3
 800c058:	d343      	bcc.n	800c0e2 <txGenerateMultiFrameChain+0x1c6>
        {
            // Insert padding -- only in the last frame. Don't forget to include padding into the CRC.
            while ((frame_offset + CRC_SIZE_BYTES) < frame_payload_size)
 800c05a:	e00f      	b.n	800c07c <txGenerateMultiFrameChain+0x160>
            {
                out.tail->payload_buffer[frame_offset] = PADDING_BYTE_VALUE;
 800c05c:	697a      	ldr	r2, [r7, #20]
 800c05e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c060:	4413      	add	r3, r2
 800c062:	3330      	adds	r3, #48	@ 0x30
 800c064:	2200      	movs	r2, #0
 800c066:	701a      	strb	r2, [r3, #0]
                ++frame_offset;
 800c068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c06a:	3301      	adds	r3, #1
 800c06c:	633b      	str	r3, [r7, #48]	@ 0x30
                crc = crcAddByte(crc, PADDING_BYTE_VALUE);
 800c06e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c070:	2100      	movs	r1, #0
 800c072:	4618      	mov	r0, r3
 800c074:	f7ff fba6 	bl	800b7c4 <crcAddByte>
 800c078:	4603      	mov	r3, r0
 800c07a:	877b      	strh	r3, [r7, #58]	@ 0x3a
            while ((frame_offset + CRC_SIZE_BYTES) < frame_payload_size)
 800c07c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c07e:	3302      	adds	r3, #2
 800c080:	69fa      	ldr	r2, [r7, #28]
 800c082:	429a      	cmp	r2, r3
 800c084:	d8ea      	bhi.n	800c05c <txGenerateMultiFrameChain+0x140>
            }

            // Insert the CRC.
            if ((frame_offset < frame_payload_size) && (offset == payload_size))
 800c086:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c088:	69fb      	ldr	r3, [r7, #28]
 800c08a:	429a      	cmp	r2, r3
 800c08c:	d213      	bcs.n	800c0b6 <txGenerateMultiFrameChain+0x19a>
 800c08e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c090:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c092:	429a      	cmp	r2, r3
 800c094:	d10f      	bne.n	800c0b6 <txGenerateMultiFrameChain+0x19a>
            {
                // SonarQube incorrectly detects a buffer overflow here.
                out.tail->payload_buffer[frame_offset] = (uint8_t) (crc >> BITS_PER_BYTE);  // NOSONAR
 800c096:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c098:	0a1b      	lsrs	r3, r3, #8
 800c09a:	b29b      	uxth	r3, r3
 800c09c:	697a      	ldr	r2, [r7, #20]
 800c09e:	b2d9      	uxtb	r1, r3
 800c0a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0a2:	4413      	add	r3, r2
 800c0a4:	3330      	adds	r3, #48	@ 0x30
 800c0a6:	460a      	mov	r2, r1
 800c0a8:	701a      	strb	r2, [r3, #0]
                ++frame_offset;
 800c0aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0ac:	3301      	adds	r3, #1
 800c0ae:	633b      	str	r3, [r7, #48]	@ 0x30
                ++offset;
 800c0b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0b2:	3301      	adds	r3, #1
 800c0b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
            if ((frame_offset < frame_payload_size) && (offset > payload_size))
 800c0b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c0b8:	69fb      	ldr	r3, [r7, #28]
 800c0ba:	429a      	cmp	r2, r3
 800c0bc:	d211      	bcs.n	800c0e2 <txGenerateMultiFrameChain+0x1c6>
 800c0be:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c0c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c0c2:	429a      	cmp	r2, r3
 800c0c4:	d90d      	bls.n	800c0e2 <txGenerateMultiFrameChain+0x1c6>
            {
                out.tail->payload_buffer[frame_offset] = (uint8_t) (crc & BYTE_MAX);
 800c0c6:	697a      	ldr	r2, [r7, #20]
 800c0c8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c0ca:	b2d9      	uxtb	r1, r3
 800c0cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0ce:	4413      	add	r3, r2
 800c0d0:	3330      	adds	r3, #48	@ 0x30
 800c0d2:	460a      	mov	r2, r1
 800c0d4:	701a      	strb	r2, [r3, #0]
                ++frame_offset;
 800c0d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0d8:	3301      	adds	r3, #1
 800c0da:	633b      	str	r3, [r7, #48]	@ 0x30
                ++offset;
 800c0dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0de:	3301      	adds	r3, #1
 800c0e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }

        // Finalize the frame.
        CANARD_ASSERT((frame_offset + 1U) == out.tail->base.frame.payload_size);
 800c0e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0e4:	1c5a      	adds	r2, r3, #1
 800c0e6:	697b      	ldr	r3, [r7, #20]
 800c0e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0ea:	429a      	cmp	r2, r3
 800c0ec:	d006      	beq.n	800c0fc <txGenerateMultiFrameChain+0x1e0>
 800c0ee:	4b29      	ldr	r3, [pc, #164]	@ (800c194 <txGenerateMultiFrameChain+0x278>)
 800c0f0:	4a23      	ldr	r2, [pc, #140]	@ (800c180 <txGenerateMultiFrameChain+0x264>)
 800c0f2:	f240 11d9 	movw	r1, #473	@ 0x1d9
 800c0f6:	4823      	ldr	r0, [pc, #140]	@ (800c184 <txGenerateMultiFrameChain+0x268>)
 800c0f8:	f001 faea 	bl	800d6d0 <__assert_func>
        // SonarQube incorrectly detects a buffer overflow here.
        out.tail->payload_buffer[frame_offset] =  // NOSONAR
            txMakeTailByte(out.head == out.tail, offset >= payload_size_with_crc, toggle, transfer_id);
 800c0fc:	693a      	ldr	r2, [r7, #16]
 800c0fe:	697b      	ldr	r3, [r7, #20]
 800c100:	429a      	cmp	r2, r3
 800c102:	bf0c      	ite	eq
 800c104:	2301      	moveq	r3, #1
 800c106:	2300      	movne	r3, #0
 800c108:	b2d8      	uxtb	r0, r3
 800c10a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c10c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c10e:	429a      	cmp	r2, r3
 800c110:	bf2c      	ite	cs
 800c112:	2301      	movcs	r3, #1
 800c114:	2300      	movcc	r3, #0
 800c116:	b2d9      	uxtb	r1, r3
        out.tail->payload_buffer[frame_offset] =  // NOSONAR
 800c118:	697c      	ldr	r4, [r7, #20]
            txMakeTailByte(out.head == out.tail, offset >= payload_size_with_crc, toggle, transfer_id);
 800c11a:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800c11e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800c122:	f7ff fd2f 	bl	800bb84 <txMakeTailByte>
 800c126:	4603      	mov	r3, r0
 800c128:	461a      	mov	r2, r3
        out.tail->payload_buffer[frame_offset] =  // NOSONAR
 800c12a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c12c:	4423      	add	r3, r4
 800c12e:	3330      	adds	r3, #48	@ 0x30
 800c130:	701a      	strb	r2, [r3, #0]
        toggle = !toggle;
 800c132:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c136:	2b00      	cmp	r3, #0
 800c138:	bf14      	ite	ne
 800c13a:	2301      	movne	r3, #1
 800c13c:	2300      	moveq	r3, #0
 800c13e:	b2db      	uxtb	r3, r3
 800c140:	f083 0301 	eor.w	r3, r3, #1
 800c144:	b2db      	uxtb	r3, r3
 800c146:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 800c14a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c14e:	f003 0301 	and.w	r3, r3, #1
 800c152:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    while (offset < payload_size_with_crc)
 800c156:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c15a:	429a      	cmp	r2, r3
 800c15c:	f4ff af26 	bcc.w	800bfac <txGenerateMultiFrameChain+0x90>
 800c160:	e000      	b.n	800c164 <txGenerateMultiFrameChain+0x248>
            break;
 800c162:	bf00      	nop
    }
    return out;
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	461c      	mov	r4, r3
 800c168:	f107 0310 	add.w	r3, r7, #16
 800c16c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c170:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800c174:	68f8      	ldr	r0, [r7, #12]
 800c176:	3744      	adds	r7, #68	@ 0x44
 800c178:	46bd      	mov	sp, r7
 800c17a:	bd90      	pop	{r4, r7, pc}
 800c17c:	080121a4 	.word	0x080121a4
 800c180:	08012e28 	.word	0x08012e28
 800c184:	08011fe0 	.word	0x08011fe0
 800c188:	080122f4 	.word	0x080122f4
 800c18c:	08012310 	.word	0x08012310
 800c190:	08012290 	.word	0x08012290
 800c194:	08012338 	.word	0x08012338

0800c198 <txPushMultiFrame>:
                                        const CanardMicrosecond deadline_usec,
                                        const uint32_t          can_id,
                                        const CanardTransferID  transfer_id,
                                        const size_t            payload_size,
                                        const void* const       payload)
{
 800c198:	b580      	push	{r7, lr}
 800c19a:	b094      	sub	sp, #80	@ 0x50
 800c19c:	af06      	add	r7, sp, #24
 800c19e:	60f8      	str	r0, [r7, #12]
 800c1a0:	60b9      	str	r1, [r7, #8]
 800c1a2:	607a      	str	r2, [r7, #4]
    CANARD_ASSERT((ins != NULL) && (que != NULL));
 800c1a4:	68bb      	ldr	r3, [r7, #8]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d002      	beq.n	800c1b0 <txPushMultiFrame+0x18>
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d106      	bne.n	800c1be <txPushMultiFrame+0x26>
 800c1b0:	4b65      	ldr	r3, [pc, #404]	@ (800c348 <txPushMultiFrame+0x1b0>)
 800c1b2:	4a66      	ldr	r2, [pc, #408]	@ (800c34c <txPushMultiFrame+0x1b4>)
 800c1b4:	f44f 71f6 	mov.w	r1, #492	@ 0x1ec
 800c1b8:	4865      	ldr	r0, [pc, #404]	@ (800c350 <txPushMultiFrame+0x1b8>)
 800c1ba:	f001 fa89 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(presentation_layer_mtu > 0U);
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d106      	bne.n	800c1d2 <txPushMultiFrame+0x3a>
 800c1c4:	4b63      	ldr	r3, [pc, #396]	@ (800c354 <txPushMultiFrame+0x1bc>)
 800c1c6:	4a61      	ldr	r2, [pc, #388]	@ (800c34c <txPushMultiFrame+0x1b4>)
 800c1c8:	f240 11ed 	movw	r1, #493	@ 0x1ed
 800c1cc:	4860      	ldr	r0, [pc, #384]	@ (800c350 <txPushMultiFrame+0x1b8>)
 800c1ce:	f001 fa7f 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(payload_size > presentation_layer_mtu);  // Otherwise, a single-frame transfer should be used.
 800c1d2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	429a      	cmp	r2, r3
 800c1d8:	d806      	bhi.n	800c1e8 <txPushMultiFrame+0x50>
 800c1da:	4b5f      	ldr	r3, [pc, #380]	@ (800c358 <txPushMultiFrame+0x1c0>)
 800c1dc:	4a5b      	ldr	r2, [pc, #364]	@ (800c34c <txPushMultiFrame+0x1b4>)
 800c1de:	f44f 71f7 	mov.w	r1, #494	@ 0x1ee
 800c1e2:	485b      	ldr	r0, [pc, #364]	@ (800c350 <txPushMultiFrame+0x1b8>)
 800c1e4:	f001 fa74 	bl	800d6d0 <__assert_func>

    int32_t      out                   = 0;  // The number of frames enqueued or negated error.
 800c1e8:	2300      	movs	r3, #0
 800c1ea:	637b      	str	r3, [r7, #52]	@ 0x34
    const size_t payload_size_with_crc = payload_size + CRC_SIZE_BYTES;
 800c1ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c1ee:	3302      	adds	r3, #2
 800c1f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    const size_t num_frames = ((payload_size_with_crc + presentation_layer_mtu) - 1U) / presentation_layer_mtu;
 800c1f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	4413      	add	r3, r2
 800c1f8:	1e5a      	subs	r2, r3, #1
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800c200:	627b      	str	r3, [r7, #36]	@ 0x24
    CANARD_ASSERT(num_frames >= 2);
 800c202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c204:	2b01      	cmp	r3, #1
 800c206:	d806      	bhi.n	800c216 <txPushMultiFrame+0x7e>
 800c208:	4b54      	ldr	r3, [pc, #336]	@ (800c35c <txPushMultiFrame+0x1c4>)
 800c20a:	4a50      	ldr	r2, [pc, #320]	@ (800c34c <txPushMultiFrame+0x1b4>)
 800c20c:	f240 11f3 	movw	r1, #499	@ 0x1f3
 800c210:	484f      	ldr	r0, [pc, #316]	@ (800c350 <txPushMultiFrame+0x1b8>)
 800c212:	f001 fa5d 	bl	800d6d0 <__assert_func>
    if ((que->size + num_frames) <= que->capacity)  // Bail early if we can see that we won't fit anyway.
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	689a      	ldr	r2, [r3, #8]
 800c21a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c21c:	441a      	add	r2, r3
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	429a      	cmp	r2, r3
 800c224:	d87b      	bhi.n	800c31e <txPushMultiFrame+0x186>
    {
        const TxChain sq = txGenerateMultiFrameChain(ins,
 800c226:	f107 0010 	add.w	r0, r7, #16
 800c22a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c22c:	9305      	str	r3, [sp, #20]
 800c22e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c230:	9304      	str	r3, [sp, #16]
 800c232:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800c236:	9303      	str	r3, [sp, #12]
 800c238:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c23a:	9302      	str	r3, [sp, #8]
 800c23c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800c240:	e9cd 2300 	strd	r2, r3, [sp]
 800c244:	687a      	ldr	r2, [r7, #4]
 800c246:	68b9      	ldr	r1, [r7, #8]
 800c248:	f7ff fe68 	bl	800bf1c <txGenerateMultiFrameChain>
                                                     deadline_usec,
                                                     can_id,
                                                     transfer_id,
                                                     payload_size,
                                                     payload);
        if (sq.tail != NULL)
 800c24c:	697b      	ldr	r3, [r7, #20]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d051      	beq.n	800c2f6 <txPushMultiFrame+0x15e>
        {
            CanardTxQueueItem* next = &sq.head->base;
 800c252:	693b      	ldr	r3, [r7, #16]
 800c254:	633b      	str	r3, [r7, #48]	@ 0x30
            do
            {
                const CanardTreeNode* const res =
                    cavlSearch(&que->root, &next->base, &txAVLPredicate, &avlTrivialFactory);
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	f103 000c 	add.w	r0, r3, #12
 800c25c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c25e:	4b40      	ldr	r3, [pc, #256]	@ (800c360 <txPushMultiFrame+0x1c8>)
 800c260:	4a40      	ldr	r2, [pc, #256]	@ (800c364 <txPushMultiFrame+0x1cc>)
 800c262:	f7ff f8f3 	bl	800b44c <cavlSearch>
 800c266:	61f8      	str	r0, [r7, #28]
                (void) res;
                CANARD_ASSERT(res == &next->base);
 800c268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c26a:	69fa      	ldr	r2, [r7, #28]
 800c26c:	429a      	cmp	r2, r3
 800c26e:	d006      	beq.n	800c27e <txPushMultiFrame+0xe6>
 800c270:	4b3d      	ldr	r3, [pc, #244]	@ (800c368 <txPushMultiFrame+0x1d0>)
 800c272:	4a36      	ldr	r2, [pc, #216]	@ (800c34c <txPushMultiFrame+0x1b4>)
 800c274:	f240 2105 	movw	r1, #517	@ 0x205
 800c278:	4835      	ldr	r0, [pc, #212]	@ (800c350 <txPushMultiFrame+0x1b8>)
 800c27a:	f001 fa29 	bl	800d6d0 <__assert_func>
                CANARD_ASSERT(que->root != NULL);
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	68db      	ldr	r3, [r3, #12]
 800c282:	2b00      	cmp	r3, #0
 800c284:	d106      	bne.n	800c294 <txPushMultiFrame+0xfc>
 800c286:	4b39      	ldr	r3, [pc, #228]	@ (800c36c <txPushMultiFrame+0x1d4>)
 800c288:	4a30      	ldr	r2, [pc, #192]	@ (800c34c <txPushMultiFrame+0x1b4>)
 800c28a:	f240 2106 	movw	r1, #518	@ 0x206
 800c28e:	4830      	ldr	r0, [pc, #192]	@ (800c350 <txPushMultiFrame+0x1b8>)
 800c290:	f001 fa1e 	bl	800d6d0 <__assert_func>
                next = next->next_in_transfer;
 800c294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c296:	691b      	ldr	r3, [r3, #16]
 800c298:	633b      	str	r3, [r7, #48]	@ 0x30
            } while (next != NULL);
 800c29a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d1da      	bne.n	800c256 <txPushMultiFrame+0xbe>
            CANARD_ASSERT(num_frames == sq.size);
 800c2a0:	69bb      	ldr	r3, [r7, #24]
 800c2a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c2a4:	429a      	cmp	r2, r3
 800c2a6:	d006      	beq.n	800c2b6 <txPushMultiFrame+0x11e>
 800c2a8:	4b31      	ldr	r3, [pc, #196]	@ (800c370 <txPushMultiFrame+0x1d8>)
 800c2aa:	4a28      	ldr	r2, [pc, #160]	@ (800c34c <txPushMultiFrame+0x1b4>)
 800c2ac:	f240 2109 	movw	r1, #521	@ 0x209
 800c2b0:	4827      	ldr	r0, [pc, #156]	@ (800c350 <txPushMultiFrame+0x1b8>)
 800c2b2:	f001 fa0d 	bl	800d6d0 <__assert_func>
            que->size += sq.size;
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	689a      	ldr	r2, [r3, #8]
 800c2ba:	69bb      	ldr	r3, [r7, #24]
 800c2bc:	441a      	add	r2, r3
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	609a      	str	r2, [r3, #8]
            CANARD_ASSERT(que->size <= que->capacity);
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	689a      	ldr	r2, [r3, #8]
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	429a      	cmp	r2, r3
 800c2cc:	d906      	bls.n	800c2dc <txPushMultiFrame+0x144>
 800c2ce:	4b29      	ldr	r3, [pc, #164]	@ (800c374 <txPushMultiFrame+0x1dc>)
 800c2d0:	4a1e      	ldr	r2, [pc, #120]	@ (800c34c <txPushMultiFrame+0x1b4>)
 800c2d2:	f240 210b 	movw	r1, #523	@ 0x20b
 800c2d6:	481e      	ldr	r0, [pc, #120]	@ (800c350 <txPushMultiFrame+0x1b8>)
 800c2d8:	f001 f9fa 	bl	800d6d0 <__assert_func>
            CANARD_ASSERT((sq.size + 0ULL) <= INT32_MAX);  // +0 is to suppress warning.
 800c2dc:	69bb      	ldr	r3, [r7, #24]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	da06      	bge.n	800c2f0 <txPushMultiFrame+0x158>
 800c2e2:	4b25      	ldr	r3, [pc, #148]	@ (800c378 <txPushMultiFrame+0x1e0>)
 800c2e4:	4a19      	ldr	r2, [pc, #100]	@ (800c34c <txPushMultiFrame+0x1b4>)
 800c2e6:	f44f 7103 	mov.w	r1, #524	@ 0x20c
 800c2ea:	4819      	ldr	r0, [pc, #100]	@ (800c350 <txPushMultiFrame+0x1b8>)
 800c2ec:	f001 f9f0 	bl	800d6d0 <__assert_func>
            out = (int32_t) sq.size;
 800c2f0:	69bb      	ldr	r3, [r7, #24]
 800c2f2:	637b      	str	r3, [r7, #52]	@ 0x34
 800c2f4:	e016      	b.n	800c324 <txPushMultiFrame+0x18c>
        }
        else
        {
            out                     = -CANARD_ERROR_OUT_OF_MEMORY;
 800c2f6:	f06f 0302 	mvn.w	r3, #2
 800c2fa:	637b      	str	r3, [r7, #52]	@ 0x34
            CanardTxQueueItem* head = &sq.head->base;
 800c2fc:	693b      	ldr	r3, [r7, #16]
 800c2fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
            while (head != NULL)
 800c300:	e009      	b.n	800c316 <txPushMultiFrame+0x17e>
            {
                CanardTxQueueItem* const next = head->next_in_transfer;
 800c302:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c304:	691b      	ldr	r3, [r3, #16]
 800c306:	623b      	str	r3, [r7, #32]
                ins->memory_free(ins, head);
 800c308:	68bb      	ldr	r3, [r7, #8]
 800c30a:	68db      	ldr	r3, [r3, #12]
 800c30c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c30e:	68b8      	ldr	r0, [r7, #8]
 800c310:	4798      	blx	r3
                head = next;
 800c312:	6a3b      	ldr	r3, [r7, #32]
 800c314:	62fb      	str	r3, [r7, #44]	@ 0x2c
            while (head != NULL)
 800c316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d1f2      	bne.n	800c302 <txPushMultiFrame+0x16a>
 800c31c:	e002      	b.n	800c324 <txPushMultiFrame+0x18c>
            }
        }
    }
    else  // We predict that we're going to run out of queue, don't bother serializing the transfer.
    {
        out = -CANARD_ERROR_OUT_OF_MEMORY;
 800c31e:	f06f 0302 	mvn.w	r3, #2
 800c322:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    CANARD_ASSERT((out < 0) || (out >= 2));
 800c324:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c326:	2b00      	cmp	r3, #0
 800c328:	db09      	blt.n	800c33e <txPushMultiFrame+0x1a6>
 800c32a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c32c:	2b01      	cmp	r3, #1
 800c32e:	dc06      	bgt.n	800c33e <txPushMultiFrame+0x1a6>
 800c330:	4b12      	ldr	r3, [pc, #72]	@ (800c37c <txPushMultiFrame+0x1e4>)
 800c332:	4a06      	ldr	r2, [pc, #24]	@ (800c34c <txPushMultiFrame+0x1b4>)
 800c334:	f240 211f 	movw	r1, #543	@ 0x21f
 800c338:	4805      	ldr	r0, [pc, #20]	@ (800c350 <txPushMultiFrame+0x1b8>)
 800c33a:	f001 f9c9 	bl	800d6d0 <__assert_func>
    return out;
 800c33e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800c340:	4618      	mov	r0, r3
 800c342:	3738      	adds	r7, #56	@ 0x38
 800c344:	46bd      	mov	sp, r7
 800c346:	bd80      	pop	{r7, pc}
 800c348:	08012374 	.word	0x08012374
 800c34c:	08012e14 	.word	0x08012e14
 800c350:	08011fe0 	.word	0x08011fe0
 800c354:	080122f4 	.word	0x080122f4
 800c358:	08012310 	.word	0x08012310
 800c35c:	080123a4 	.word	0x080123a4
 800c360:	0800b7ad 	.word	0x0800b7ad
 800c364:	0800bd11 	.word	0x0800bd11
 800c368:	080123b4 	.word	0x080123b4
 800c36c:	080123c8 	.word	0x080123c8
 800c370:	080123e4 	.word	0x080123e4
 800c374:	080122c0 	.word	0x080122c0
 800c378:	080123fc 	.word	0x080123fc
 800c37c:	08012420 	.word	0x08012420

0800c380 <rxTryParseFrame>:

/// Returns truth if the frame is valid and parsed successfully. False if the frame is not a valid UAVCAN/CAN frame.
CANARD_PRIVATE bool rxTryParseFrame(const CanardMicrosecond  timestamp_usec,
                                    const CanardFrame* const frame,
                                    RxFrameModel* const      out)
{
 800c380:	b580      	push	{r7, lr}
 800c382:	b088      	sub	sp, #32
 800c384:	af00      	add	r7, sp, #0
 800c386:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800c38a:	607a      	str	r2, [r7, #4]
 800c38c:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(frame != NULL);
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	2b00      	cmp	r3, #0
 800c392:	d106      	bne.n	800c3a2 <rxTryParseFrame+0x22>
 800c394:	4b96      	ldr	r3, [pc, #600]	@ (800c5f0 <rxTryParseFrame+0x270>)
 800c396:	4a97      	ldr	r2, [pc, #604]	@ (800c5f4 <rxTryParseFrame+0x274>)
 800c398:	f240 214e 	movw	r1, #590	@ 0x24e
 800c39c:	4896      	ldr	r0, [pc, #600]	@ (800c5f8 <rxTryParseFrame+0x278>)
 800c39e:	f001 f997 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(frame->extended_can_id <= CAN_EXT_ID_MASK);
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c3aa:	d306      	bcc.n	800c3ba <rxTryParseFrame+0x3a>
 800c3ac:	4b93      	ldr	r3, [pc, #588]	@ (800c5fc <rxTryParseFrame+0x27c>)
 800c3ae:	4a91      	ldr	r2, [pc, #580]	@ (800c5f4 <rxTryParseFrame+0x274>)
 800c3b0:	f240 214f 	movw	r1, #591	@ 0x24f
 800c3b4:	4890      	ldr	r0, [pc, #576]	@ (800c5f8 <rxTryParseFrame+0x278>)
 800c3b6:	f001 f98b 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(out != NULL);
 800c3ba:	683b      	ldr	r3, [r7, #0]
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d106      	bne.n	800c3ce <rxTryParseFrame+0x4e>
 800c3c0:	4b8f      	ldr	r3, [pc, #572]	@ (800c600 <rxTryParseFrame+0x280>)
 800c3c2:	4a8c      	ldr	r2, [pc, #560]	@ (800c5f4 <rxTryParseFrame+0x274>)
 800c3c4:	f44f 7114 	mov.w	r1, #592	@ 0x250
 800c3c8:	488b      	ldr	r0, [pc, #556]	@ (800c5f8 <rxTryParseFrame+0x278>)
 800c3ca:	f001 f981 	bl	800d6d0 <__assert_func>
    bool valid = false;
 800c3ce:	2300      	movs	r3, #0
 800c3d0:	77fb      	strb	r3, [r7, #31]
    if (frame->payload_size > 0)
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	685b      	ldr	r3, [r3, #4]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	f000 8105 	beq.w	800c5e6 <rxTryParseFrame+0x266>
    {
        CANARD_ASSERT(frame->payload != NULL);
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	689b      	ldr	r3, [r3, #8]
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d106      	bne.n	800c3f2 <rxTryParseFrame+0x72>
 800c3e4:	4b87      	ldr	r3, [pc, #540]	@ (800c604 <rxTryParseFrame+0x284>)
 800c3e6:	4a83      	ldr	r2, [pc, #524]	@ (800c5f4 <rxTryParseFrame+0x274>)
 800c3e8:	f44f 7115 	mov.w	r1, #596	@ 0x254
 800c3ec:	4882      	ldr	r0, [pc, #520]	@ (800c5f8 <rxTryParseFrame+0x278>)
 800c3ee:	f001 f96f 	bl	800d6d0 <__assert_func>
        out->timestamp_usec = timestamp_usec;
 800c3f2:	6839      	ldr	r1, [r7, #0]
 800c3f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c3f8:	e9c1 2300 	strd	r2, r3, [r1]

        // CAN ID parsing.
        const uint32_t can_id = frame->extended_can_id;
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	61bb      	str	r3, [r7, #24]
        out->priority         = (CanardPriority) ((can_id >> OFFSET_PRIORITY) & CANARD_PRIORITY_MAX);
 800c402:	69bb      	ldr	r3, [r7, #24]
 800c404:	0e9b      	lsrs	r3, r3, #26
 800c406:	b2db      	uxtb	r3, r3
 800c408:	f003 0307 	and.w	r3, r3, #7
 800c40c:	b2da      	uxtb	r2, r3
 800c40e:	683b      	ldr	r3, [r7, #0]
 800c410:	721a      	strb	r2, [r3, #8]
        out->source_node_id   = (CanardNodeID) (can_id & CANARD_NODE_ID_MAX);
 800c412:	69bb      	ldr	r3, [r7, #24]
 800c414:	b2db      	uxtb	r3, r3
 800c416:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c41a:	b2da      	uxtb	r2, r3
 800c41c:	683b      	ldr	r3, [r7, #0]
 800c41e:	731a      	strb	r2, [r3, #12]
        if (0 == (can_id & FLAG_SERVICE_NOT_MESSAGE))
 800c420:	69bb      	ldr	r3, [r7, #24]
 800c422:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c426:	2b00      	cmp	r3, #0
 800c428:	d128      	bne.n	800c47c <rxTryParseFrame+0xfc>
        {
            out->transfer_kind = CanardTransferKindMessage;
 800c42a:	683b      	ldr	r3, [r7, #0]
 800c42c:	2200      	movs	r2, #0
 800c42e:	725a      	strb	r2, [r3, #9]
            out->port_id       = (CanardPortID) ((can_id >> OFFSET_SUBJECT_ID) & CANARD_SUBJECT_ID_MAX);
 800c430:	69bb      	ldr	r3, [r7, #24]
 800c432:	0a1b      	lsrs	r3, r3, #8
 800c434:	b29b      	uxth	r3, r3
 800c436:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c43a:	b29a      	uxth	r2, r3
 800c43c:	683b      	ldr	r3, [r7, #0]
 800c43e:	815a      	strh	r2, [r3, #10]
            if ((can_id & FLAG_ANONYMOUS_MESSAGE) != 0)
 800c440:	69bb      	ldr	r3, [r7, #24]
 800c442:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c446:	2b00      	cmp	r3, #0
 800c448:	d002      	beq.n	800c450 <rxTryParseFrame+0xd0>
            {
                out->source_node_id = CANARD_NODE_ID_UNSET;
 800c44a:	683b      	ldr	r3, [r7, #0]
 800c44c:	22ff      	movs	r2, #255	@ 0xff
 800c44e:	731a      	strb	r2, [r3, #12]
            }
            out->destination_node_id = CANARD_NODE_ID_UNSET;
 800c450:	683b      	ldr	r3, [r7, #0]
 800c452:	22ff      	movs	r2, #255	@ 0xff
 800c454:	735a      	strb	r2, [r3, #13]
            // Reserved bits may be unreserved in the future.
            valid = (0 == (can_id & FLAG_RESERVED_23)) && (0 == (can_id & FLAG_RESERVED_07));
 800c456:	69bb      	ldr	r3, [r7, #24]
 800c458:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d106      	bne.n	800c46e <rxTryParseFrame+0xee>
 800c460:	69bb      	ldr	r3, [r7, #24]
 800c462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c466:	2b00      	cmp	r3, #0
 800c468:	d101      	bne.n	800c46e <rxTryParseFrame+0xee>
 800c46a:	2301      	movs	r3, #1
 800c46c:	e000      	b.n	800c470 <rxTryParseFrame+0xf0>
 800c46e:	2300      	movs	r3, #0
 800c470:	77fb      	strb	r3, [r7, #31]
 800c472:	7ffb      	ldrb	r3, [r7, #31]
 800c474:	f003 0301 	and.w	r3, r3, #1
 800c478:	77fb      	strb	r3, [r7, #31]
 800c47a:	e02c      	b.n	800c4d6 <rxTryParseFrame+0x156>
        }
        else
        {
            out->transfer_kind =
                ((can_id & FLAG_REQUEST_NOT_RESPONSE) != 0) ? CanardTransferKindRequest : CanardTransferKindResponse;
 800c47c:	69bb      	ldr	r3, [r7, #24]
 800c47e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c482:	2b00      	cmp	r3, #0
 800c484:	d001      	beq.n	800c48a <rxTryParseFrame+0x10a>
 800c486:	2202      	movs	r2, #2
 800c488:	e000      	b.n	800c48c <rxTryParseFrame+0x10c>
 800c48a:	2201      	movs	r2, #1
            out->transfer_kind =
 800c48c:	683b      	ldr	r3, [r7, #0]
 800c48e:	725a      	strb	r2, [r3, #9]
            out->port_id             = (CanardPortID) ((can_id >> OFFSET_SERVICE_ID) & CANARD_SERVICE_ID_MAX);
 800c490:	69bb      	ldr	r3, [r7, #24]
 800c492:	0b9b      	lsrs	r3, r3, #14
 800c494:	b29b      	uxth	r3, r3
 800c496:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c49a:	b29a      	uxth	r2, r3
 800c49c:	683b      	ldr	r3, [r7, #0]
 800c49e:	815a      	strh	r2, [r3, #10]
            out->destination_node_id = (CanardNodeID) ((can_id >> OFFSET_DST_NODE_ID) & CANARD_NODE_ID_MAX);
 800c4a0:	69bb      	ldr	r3, [r7, #24]
 800c4a2:	09db      	lsrs	r3, r3, #7
 800c4a4:	b2db      	uxtb	r3, r3
 800c4a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c4aa:	b2da      	uxtb	r2, r3
 800c4ac:	683b      	ldr	r3, [r7, #0]
 800c4ae:	735a      	strb	r2, [r3, #13]
            // The reserved bit may be unreserved in the future. It may be used to extend the service-ID to 10 bits.
            // Per Specification, source cannot be the same as the destination.
            valid = (0 == (can_id & FLAG_RESERVED_23)) && (out->source_node_id != out->destination_node_id);
 800c4b0:	69bb      	ldr	r3, [r7, #24]
 800c4b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d107      	bne.n	800c4ca <rxTryParseFrame+0x14a>
 800c4ba:	683b      	ldr	r3, [r7, #0]
 800c4bc:	7b1a      	ldrb	r2, [r3, #12]
 800c4be:	683b      	ldr	r3, [r7, #0]
 800c4c0:	7b5b      	ldrb	r3, [r3, #13]
 800c4c2:	429a      	cmp	r2, r3
 800c4c4:	d001      	beq.n	800c4ca <rxTryParseFrame+0x14a>
 800c4c6:	2301      	movs	r3, #1
 800c4c8:	e000      	b.n	800c4cc <rxTryParseFrame+0x14c>
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	77fb      	strb	r3, [r7, #31]
 800c4ce:	7ffb      	ldrb	r3, [r7, #31]
 800c4d0:	f003 0301 	and.w	r3, r3, #1
 800c4d4:	77fb      	strb	r3, [r7, #31]
        }

        // Payload parsing.
        out->payload_size = frame->payload_size - 1U;  // Cut off the tail byte.
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	685b      	ldr	r3, [r3, #4]
 800c4da:	1e5a      	subs	r2, r3, #1
 800c4dc:	683b      	ldr	r3, [r7, #0]
 800c4de:	615a      	str	r2, [r3, #20]
        out->payload      = frame->payload;
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	689a      	ldr	r2, [r3, #8]
 800c4e4:	683b      	ldr	r3, [r7, #0]
 800c4e6:	619a      	str	r2, [r3, #24]

        // Tail byte parsing.
        // Intentional violation of MISRA: pointer arithmetics is required to locate the tail byte. Unavoidable.
        const uint8_t tail     = *(((const uint8_t*) out->payload) + out->payload_size);  // NOSONAR
 800c4e8:	683b      	ldr	r3, [r7, #0]
 800c4ea:	699a      	ldr	r2, [r3, #24]
 800c4ec:	683b      	ldr	r3, [r7, #0]
 800c4ee:	695b      	ldr	r3, [r3, #20]
 800c4f0:	4413      	add	r3, r2
 800c4f2:	781b      	ldrb	r3, [r3, #0]
 800c4f4:	75fb      	strb	r3, [r7, #23]
        out->transfer_id       = tail & CANARD_TRANSFER_ID_MAX;
 800c4f6:	7dfb      	ldrb	r3, [r7, #23]
 800c4f8:	f003 031f 	and.w	r3, r3, #31
 800c4fc:	b2da      	uxtb	r2, r3
 800c4fe:	683b      	ldr	r3, [r7, #0]
 800c500:	739a      	strb	r2, [r3, #14]
        out->start_of_transfer = ((tail & TAIL_START_OF_TRANSFER) != 0);
 800c502:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c506:	b2db      	uxtb	r3, r3
 800c508:	09db      	lsrs	r3, r3, #7
 800c50a:	b2da      	uxtb	r2, r3
 800c50c:	683b      	ldr	r3, [r7, #0]
 800c50e:	73da      	strb	r2, [r3, #15]
        out->end_of_transfer   = ((tail & TAIL_END_OF_TRANSFER) != 0);
 800c510:	7dfb      	ldrb	r3, [r7, #23]
 800c512:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c516:	2b00      	cmp	r3, #0
 800c518:	bf14      	ite	ne
 800c51a:	2301      	movne	r3, #1
 800c51c:	2300      	moveq	r3, #0
 800c51e:	b2da      	uxtb	r2, r3
 800c520:	683b      	ldr	r3, [r7, #0]
 800c522:	741a      	strb	r2, [r3, #16]
        out->toggle            = ((tail & TAIL_TOGGLE) != 0);
 800c524:	7dfb      	ldrb	r3, [r7, #23]
 800c526:	f003 0320 	and.w	r3, r3, #32
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	bf14      	ite	ne
 800c52e:	2301      	movne	r3, #1
 800c530:	2300      	moveq	r3, #0
 800c532:	b2da      	uxtb	r2, r3
 800c534:	683b      	ldr	r3, [r7, #0]
 800c536:	745a      	strb	r2, [r3, #17]

        // Final validation.
        // Protocol version check: if SOT is set, then the toggle shall also be set.
        valid = valid && ((!out->start_of_transfer) || (INITIAL_TOGGLE_STATE == out->toggle));
 800c538:	7ffb      	ldrb	r3, [r7, #31]
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d00c      	beq.n	800c558 <rxTryParseFrame+0x1d8>
 800c53e:	683b      	ldr	r3, [r7, #0]
 800c540:	7bdb      	ldrb	r3, [r3, #15]
 800c542:	f083 0301 	eor.w	r3, r3, #1
 800c546:	b2db      	uxtb	r3, r3
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d103      	bne.n	800c554 <rxTryParseFrame+0x1d4>
 800c54c:	683b      	ldr	r3, [r7, #0]
 800c54e:	7c5b      	ldrb	r3, [r3, #17]
 800c550:	2b00      	cmp	r3, #0
 800c552:	d001      	beq.n	800c558 <rxTryParseFrame+0x1d8>
 800c554:	2301      	movs	r3, #1
 800c556:	e000      	b.n	800c55a <rxTryParseFrame+0x1da>
 800c558:	2300      	movs	r3, #0
 800c55a:	77fb      	strb	r3, [r7, #31]
 800c55c:	7ffb      	ldrb	r3, [r7, #31]
 800c55e:	f003 0301 	and.w	r3, r3, #1
 800c562:	77fb      	strb	r3, [r7, #31]
        // Anonymous transfers can be only single-frame transfers.
        valid = valid &&
 800c564:	7ffb      	ldrb	r3, [r7, #31]
 800c566:	2b00      	cmp	r3, #0
 800c568:	d00d      	beq.n	800c586 <rxTryParseFrame+0x206>
                ((out->start_of_transfer && out->end_of_transfer) || (CANARD_NODE_ID_UNSET != out->source_node_id));
 800c56a:	683b      	ldr	r3, [r7, #0]
 800c56c:	7bdb      	ldrb	r3, [r3, #15]
        valid = valid &&
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d003      	beq.n	800c57a <rxTryParseFrame+0x1fa>
                ((out->start_of_transfer && out->end_of_transfer) || (CANARD_NODE_ID_UNSET != out->source_node_id));
 800c572:	683b      	ldr	r3, [r7, #0]
 800c574:	7c1b      	ldrb	r3, [r3, #16]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d103      	bne.n	800c582 <rxTryParseFrame+0x202>
 800c57a:	683b      	ldr	r3, [r7, #0]
 800c57c:	7b1b      	ldrb	r3, [r3, #12]
 800c57e:	2bff      	cmp	r3, #255	@ 0xff
 800c580:	d001      	beq.n	800c586 <rxTryParseFrame+0x206>
        valid = valid &&
 800c582:	2301      	movs	r3, #1
 800c584:	e000      	b.n	800c588 <rxTryParseFrame+0x208>
 800c586:	2300      	movs	r3, #0
 800c588:	77fb      	strb	r3, [r7, #31]
 800c58a:	7ffb      	ldrb	r3, [r7, #31]
 800c58c:	f003 0301 	and.w	r3, r3, #1
 800c590:	77fb      	strb	r3, [r7, #31]
        // Non-last frames of a multi-frame transfer shall utilize the MTU fully.
        valid = valid && ((out->payload_size >= MFT_NON_LAST_FRAME_PAYLOAD_MIN) || out->end_of_transfer);
 800c592:	7ffb      	ldrb	r3, [r7, #31]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d009      	beq.n	800c5ac <rxTryParseFrame+0x22c>
 800c598:	683b      	ldr	r3, [r7, #0]
 800c59a:	695b      	ldr	r3, [r3, #20]
 800c59c:	2b06      	cmp	r3, #6
 800c59e:	d803      	bhi.n	800c5a8 <rxTryParseFrame+0x228>
 800c5a0:	683b      	ldr	r3, [r7, #0]
 800c5a2:	7c1b      	ldrb	r3, [r3, #16]
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d001      	beq.n	800c5ac <rxTryParseFrame+0x22c>
 800c5a8:	2301      	movs	r3, #1
 800c5aa:	e000      	b.n	800c5ae <rxTryParseFrame+0x22e>
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	77fb      	strb	r3, [r7, #31]
 800c5b0:	7ffb      	ldrb	r3, [r7, #31]
 800c5b2:	f003 0301 	and.w	r3, r3, #1
 800c5b6:	77fb      	strb	r3, [r7, #31]
        // A frame that is a part of a multi-frame transfer cannot be empty (tail byte not included).
        valid = valid && ((out->payload_size > 0) || (out->start_of_transfer && out->end_of_transfer));
 800c5b8:	7ffb      	ldrb	r3, [r7, #31]
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d00d      	beq.n	800c5da <rxTryParseFrame+0x25a>
 800c5be:	683b      	ldr	r3, [r7, #0]
 800c5c0:	695b      	ldr	r3, [r3, #20]
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d107      	bne.n	800c5d6 <rxTryParseFrame+0x256>
 800c5c6:	683b      	ldr	r3, [r7, #0]
 800c5c8:	7bdb      	ldrb	r3, [r3, #15]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d005      	beq.n	800c5da <rxTryParseFrame+0x25a>
 800c5ce:	683b      	ldr	r3, [r7, #0]
 800c5d0:	7c1b      	ldrb	r3, [r3, #16]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d001      	beq.n	800c5da <rxTryParseFrame+0x25a>
 800c5d6:	2301      	movs	r3, #1
 800c5d8:	e000      	b.n	800c5dc <rxTryParseFrame+0x25c>
 800c5da:	2300      	movs	r3, #0
 800c5dc:	77fb      	strb	r3, [r7, #31]
 800c5de:	7ffb      	ldrb	r3, [r7, #31]
 800c5e0:	f003 0301 	and.w	r3, r3, #1
 800c5e4:	77fb      	strb	r3, [r7, #31]
    }
    return valid;
 800c5e6:	7ffb      	ldrb	r3, [r7, #31]
}
 800c5e8:	4618      	mov	r0, r3
 800c5ea:	3720      	adds	r7, #32
 800c5ec:	46bd      	mov	sp, r7
 800c5ee:	bd80      	pop	{r7, pc}
 800c5f0:	08012438 	.word	0x08012438
 800c5f4:	08012e64 	.word	0x08012e64
 800c5f8:	08011fe0 	.word	0x08011fe0
 800c5fc:	08012450 	.word	0x08012450
 800c600:	08012480 	.word	0x08012480
 800c604:	08012494 	.word	0x08012494

0800c608 <rxInitTransferMetadataFromFrame>:

CANARD_PRIVATE void rxInitTransferMetadataFromFrame(const RxFrameModel* const     frame,
                                                    CanardTransferMetadata* const out_transfer)
{
 800c608:	b580      	push	{r7, lr}
 800c60a:	b082      	sub	sp, #8
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	6078      	str	r0, [r7, #4]
 800c610:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(frame != NULL);
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	2b00      	cmp	r3, #0
 800c616:	d106      	bne.n	800c626 <rxInitTransferMetadataFromFrame+0x1e>
 800c618:	4b19      	ldr	r3, [pc, #100]	@ (800c680 <rxInitTransferMetadataFromFrame+0x78>)
 800c61a:	4a1a      	ldr	r2, [pc, #104]	@ (800c684 <rxInitTransferMetadataFromFrame+0x7c>)
 800c61c:	f240 218f 	movw	r1, #655	@ 0x28f
 800c620:	4819      	ldr	r0, [pc, #100]	@ (800c688 <rxInitTransferMetadataFromFrame+0x80>)
 800c622:	f001 f855 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(frame->payload != NULL);
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	699b      	ldr	r3, [r3, #24]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d106      	bne.n	800c63c <rxInitTransferMetadataFromFrame+0x34>
 800c62e:	4b17      	ldr	r3, [pc, #92]	@ (800c68c <rxInitTransferMetadataFromFrame+0x84>)
 800c630:	4a14      	ldr	r2, [pc, #80]	@ (800c684 <rxInitTransferMetadataFromFrame+0x7c>)
 800c632:	f44f 7124 	mov.w	r1, #656	@ 0x290
 800c636:	4814      	ldr	r0, [pc, #80]	@ (800c688 <rxInitTransferMetadataFromFrame+0x80>)
 800c638:	f001 f84a 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 800c63c:	683b      	ldr	r3, [r7, #0]
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d106      	bne.n	800c650 <rxInitTransferMetadataFromFrame+0x48>
 800c642:	4b13      	ldr	r3, [pc, #76]	@ (800c690 <rxInitTransferMetadataFromFrame+0x88>)
 800c644:	4a0f      	ldr	r2, [pc, #60]	@ (800c684 <rxInitTransferMetadataFromFrame+0x7c>)
 800c646:	f240 2191 	movw	r1, #657	@ 0x291
 800c64a:	480f      	ldr	r0, [pc, #60]	@ (800c688 <rxInitTransferMetadataFromFrame+0x80>)
 800c64c:	f001 f840 	bl	800d6d0 <__assert_func>
    out_transfer->priority       = frame->priority;
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	7a1a      	ldrb	r2, [r3, #8]
 800c654:	683b      	ldr	r3, [r7, #0]
 800c656:	701a      	strb	r2, [r3, #0]
    out_transfer->transfer_kind  = frame->transfer_kind;
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	7a5a      	ldrb	r2, [r3, #9]
 800c65c:	683b      	ldr	r3, [r7, #0]
 800c65e:	705a      	strb	r2, [r3, #1]
    out_transfer->port_id        = frame->port_id;
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	895a      	ldrh	r2, [r3, #10]
 800c664:	683b      	ldr	r3, [r7, #0]
 800c666:	805a      	strh	r2, [r3, #2]
    out_transfer->remote_node_id = frame->source_node_id;
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	7b1a      	ldrb	r2, [r3, #12]
 800c66c:	683b      	ldr	r3, [r7, #0]
 800c66e:	711a      	strb	r2, [r3, #4]
    out_transfer->transfer_id    = frame->transfer_id;
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	7b9a      	ldrb	r2, [r3, #14]
 800c674:	683b      	ldr	r3, [r7, #0]
 800c676:	715a      	strb	r2, [r3, #5]
}
 800c678:	bf00      	nop
 800c67a:	3708      	adds	r7, #8
 800c67c:	46bd      	mov	sp, r7
 800c67e:	bd80      	pop	{r7, pc}
 800c680:	08012438 	.word	0x08012438
 800c684:	08012ef8 	.word	0x08012ef8
 800c688:	08011fe0 	.word	0x08011fe0
 800c68c:	08012494 	.word	0x08012494
 800c690:	080124b4 	.word	0x080124b4

0800c694 <rxComputeTransferIDDifference>:

/// The implementation is borrowed from the Specification.
CANARD_PRIVATE uint8_t rxComputeTransferIDDifference(const uint8_t a, const uint8_t b)
{
 800c694:	b580      	push	{r7, lr}
 800c696:	b084      	sub	sp, #16
 800c698:	af00      	add	r7, sp, #0
 800c69a:	4603      	mov	r3, r0
 800c69c:	460a      	mov	r2, r1
 800c69e:	71fb      	strb	r3, [r7, #7]
 800c6a0:	4613      	mov	r3, r2
 800c6a2:	71bb      	strb	r3, [r7, #6]
    CANARD_ASSERT(a <= CANARD_TRANSFER_ID_MAX);
 800c6a4:	79fb      	ldrb	r3, [r7, #7]
 800c6a6:	2b1f      	cmp	r3, #31
 800c6a8:	d906      	bls.n	800c6b8 <rxComputeTransferIDDifference+0x24>
 800c6aa:	4b15      	ldr	r3, [pc, #84]	@ (800c700 <rxComputeTransferIDDifference+0x6c>)
 800c6ac:	4a15      	ldr	r2, [pc, #84]	@ (800c704 <rxComputeTransferIDDifference+0x70>)
 800c6ae:	f44f 7127 	mov.w	r1, #668	@ 0x29c
 800c6b2:	4815      	ldr	r0, [pc, #84]	@ (800c708 <rxComputeTransferIDDifference+0x74>)
 800c6b4:	f001 f80c 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(b <= CANARD_TRANSFER_ID_MAX);
 800c6b8:	79bb      	ldrb	r3, [r7, #6]
 800c6ba:	2b1f      	cmp	r3, #31
 800c6bc:	d906      	bls.n	800c6cc <rxComputeTransferIDDifference+0x38>
 800c6be:	4b13      	ldr	r3, [pc, #76]	@ (800c70c <rxComputeTransferIDDifference+0x78>)
 800c6c0:	4a10      	ldr	r2, [pc, #64]	@ (800c704 <rxComputeTransferIDDifference+0x70>)
 800c6c2:	f240 219d 	movw	r1, #669	@ 0x29d
 800c6c6:	4810      	ldr	r0, [pc, #64]	@ (800c708 <rxComputeTransferIDDifference+0x74>)
 800c6c8:	f001 f802 	bl	800d6d0 <__assert_func>
    int16_t diff = (int16_t) (((int16_t) a) - ((int16_t) b));
 800c6cc:	79fb      	ldrb	r3, [r7, #7]
 800c6ce:	b29a      	uxth	r2, r3
 800c6d0:	79bb      	ldrb	r3, [r7, #6]
 800c6d2:	b29b      	uxth	r3, r3
 800c6d4:	1ad3      	subs	r3, r2, r3
 800c6d6:	b29b      	uxth	r3, r3
 800c6d8:	81fb      	strh	r3, [r7, #14]
    if (diff < 0)
 800c6da:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	da07      	bge.n	800c6f2 <rxComputeTransferIDDifference+0x5e>
    {
        const uint8_t modulo = 1U << CANARD_TRANSFER_ID_BIT_LENGTH;
 800c6e2:	2320      	movs	r3, #32
 800c6e4:	737b      	strb	r3, [r7, #13]
        diff                 = (int16_t) (diff + (int16_t) modulo);
 800c6e6:	7b7b      	ldrb	r3, [r7, #13]
 800c6e8:	b29a      	uxth	r2, r3
 800c6ea:	89fb      	ldrh	r3, [r7, #14]
 800c6ec:	4413      	add	r3, r2
 800c6ee:	b29b      	uxth	r3, r3
 800c6f0:	81fb      	strh	r3, [r7, #14]
    }
    return (uint8_t) diff;
 800c6f2:	89fb      	ldrh	r3, [r7, #14]
 800c6f4:	b2db      	uxtb	r3, r3
}
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	3710      	adds	r7, #16
 800c6fa:	46bd      	mov	sp, r7
 800c6fc:	bd80      	pop	{r7, pc}
 800c6fe:	bf00      	nop
 800c700:	080124d0 	.word	0x080124d0
 800c704:	08012e94 	.word	0x08012e94
 800c708:	08011fe0 	.word	0x08011fe0
 800c70c:	080124e8 	.word	0x080124e8

0800c710 <rxSessionWritePayload>:
CANARD_PRIVATE int8_t rxSessionWritePayload(CanardInstance* const          ins,
                                            CanardInternalRxSession* const rxs,
                                            const size_t                   extent,
                                            const size_t                   payload_size,
                                            const void* const              payload)
{
 800c710:	b580      	push	{r7, lr}
 800c712:	b086      	sub	sp, #24
 800c714:	af00      	add	r7, sp, #0
 800c716:	60f8      	str	r0, [r7, #12]
 800c718:	60b9      	str	r1, [r7, #8]
 800c71a:	607a      	str	r2, [r7, #4]
 800c71c:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	2b00      	cmp	r3, #0
 800c722:	d106      	bne.n	800c732 <rxSessionWritePayload+0x22>
 800c724:	4b67      	ldr	r3, [pc, #412]	@ (800c8c4 <rxSessionWritePayload+0x1b4>)
 800c726:	4a68      	ldr	r2, [pc, #416]	@ (800c8c8 <rxSessionWritePayload+0x1b8>)
 800c728:	f240 21ad 	movw	r1, #685	@ 0x2ad
 800c72c:	4867      	ldr	r0, [pc, #412]	@ (800c8cc <rxSessionWritePayload+0x1bc>)
 800c72e:	f000 ffcf 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 800c732:	68bb      	ldr	r3, [r7, #8]
 800c734:	2b00      	cmp	r3, #0
 800c736:	d106      	bne.n	800c746 <rxSessionWritePayload+0x36>
 800c738:	4b65      	ldr	r3, [pc, #404]	@ (800c8d0 <rxSessionWritePayload+0x1c0>)
 800c73a:	4a63      	ldr	r2, [pc, #396]	@ (800c8c8 <rxSessionWritePayload+0x1b8>)
 800c73c:	f240 21ae 	movw	r1, #686	@ 0x2ae
 800c740:	4862      	ldr	r0, [pc, #392]	@ (800c8cc <rxSessionWritePayload+0x1bc>)
 800c742:	f000 ffc5 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT((payload != NULL) || (payload_size == 0U));
 800c746:	6a3b      	ldr	r3, [r7, #32]
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d109      	bne.n	800c760 <rxSessionWritePayload+0x50>
 800c74c:	683b      	ldr	r3, [r7, #0]
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d006      	beq.n	800c760 <rxSessionWritePayload+0x50>
 800c752:	4b60      	ldr	r3, [pc, #384]	@ (800c8d4 <rxSessionWritePayload+0x1c4>)
 800c754:	4a5c      	ldr	r2, [pc, #368]	@ (800c8c8 <rxSessionWritePayload+0x1b8>)
 800c756:	f240 21af 	movw	r1, #687	@ 0x2af
 800c75a:	485c      	ldr	r0, [pc, #368]	@ (800c8cc <rxSessionWritePayload+0x1bc>)
 800c75c:	f000 ffb8 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(rxs->payload_size <= extent);  // This invariant is enforced by the subscription logic.
 800c760:	68bb      	ldr	r3, [r7, #8]
 800c762:	68db      	ldr	r3, [r3, #12]
 800c764:	687a      	ldr	r2, [r7, #4]
 800c766:	429a      	cmp	r2, r3
 800c768:	d206      	bcs.n	800c778 <rxSessionWritePayload+0x68>
 800c76a:	4b5b      	ldr	r3, [pc, #364]	@ (800c8d8 <rxSessionWritePayload+0x1c8>)
 800c76c:	4a56      	ldr	r2, [pc, #344]	@ (800c8c8 <rxSessionWritePayload+0x1b8>)
 800c76e:	f44f 712c 	mov.w	r1, #688	@ 0x2b0
 800c772:	4856      	ldr	r0, [pc, #344]	@ (800c8cc <rxSessionWritePayload+0x1bc>)
 800c774:	f000 ffac 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(rxs->payload_size <= rxs->total_payload_size);
 800c778:	68bb      	ldr	r3, [r7, #8]
 800c77a:	68da      	ldr	r2, [r3, #12]
 800c77c:	68bb      	ldr	r3, [r7, #8]
 800c77e:	689b      	ldr	r3, [r3, #8]
 800c780:	429a      	cmp	r2, r3
 800c782:	d906      	bls.n	800c792 <rxSessionWritePayload+0x82>
 800c784:	4b55      	ldr	r3, [pc, #340]	@ (800c8dc <rxSessionWritePayload+0x1cc>)
 800c786:	4a50      	ldr	r2, [pc, #320]	@ (800c8c8 <rxSessionWritePayload+0x1b8>)
 800c788:	f240 21b1 	movw	r1, #689	@ 0x2b1
 800c78c:	484f      	ldr	r0, [pc, #316]	@ (800c8cc <rxSessionWritePayload+0x1bc>)
 800c78e:	f000 ff9f 	bl	800d6d0 <__assert_func>

    rxs->total_payload_size += payload_size;
 800c792:	68bb      	ldr	r3, [r7, #8]
 800c794:	689a      	ldr	r2, [r3, #8]
 800c796:	683b      	ldr	r3, [r7, #0]
 800c798:	441a      	add	r2, r3
 800c79a:	68bb      	ldr	r3, [r7, #8]
 800c79c:	609a      	str	r2, [r3, #8]

    // Allocate the payload lazily, as late as possible.
    if ((NULL == rxs->payload) && (extent > 0U))
 800c79e:	68bb      	ldr	r3, [r7, #8]
 800c7a0:	691b      	ldr	r3, [r3, #16]
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d115      	bne.n	800c7d2 <rxSessionWritePayload+0xc2>
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d012      	beq.n	800c7d2 <rxSessionWritePayload+0xc2>
    {
        CANARD_ASSERT(rxs->payload_size == 0);
 800c7ac:	68bb      	ldr	r3, [r7, #8]
 800c7ae:	68db      	ldr	r3, [r3, #12]
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d006      	beq.n	800c7c2 <rxSessionWritePayload+0xb2>
 800c7b4:	4b4a      	ldr	r3, [pc, #296]	@ (800c8e0 <rxSessionWritePayload+0x1d0>)
 800c7b6:	4a44      	ldr	r2, [pc, #272]	@ (800c8c8 <rxSessionWritePayload+0x1b8>)
 800c7b8:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800c7bc:	4843      	ldr	r0, [pc, #268]	@ (800c8cc <rxSessionWritePayload+0x1bc>)
 800c7be:	f000 ff87 	bl	800d6d0 <__assert_func>
        rxs->payload = ins->memory_allocate(ins, extent);
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	689b      	ldr	r3, [r3, #8]
 800c7c6:	6879      	ldr	r1, [r7, #4]
 800c7c8:	68f8      	ldr	r0, [r7, #12]
 800c7ca:	4798      	blx	r3
 800c7cc:	4602      	mov	r2, r0
 800c7ce:	68bb      	ldr	r3, [r7, #8]
 800c7d0:	611a      	str	r2, [r3, #16]
    }

    int8_t out = 0;
 800c7d2:	2300      	movs	r3, #0
 800c7d4:	75fb      	strb	r3, [r7, #23]
    if (rxs->payload != NULL)
 800c7d6:	68bb      	ldr	r3, [r7, #8]
 800c7d8:	691b      	ldr	r3, [r3, #16]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d04e      	beq.n	800c87c <rxSessionWritePayload+0x16c>
    {
        // Copy the payload into the contiguous buffer. Apply the implicit truncation rule if necessary.
        size_t bytes_to_copy = payload_size;
 800c7de:	683b      	ldr	r3, [r7, #0]
 800c7e0:	613b      	str	r3, [r7, #16]
        if ((rxs->payload_size + bytes_to_copy) > extent)
 800c7e2:	68bb      	ldr	r3, [r7, #8]
 800c7e4:	68da      	ldr	r2, [r3, #12]
 800c7e6:	693b      	ldr	r3, [r7, #16]
 800c7e8:	4413      	add	r3, r2
 800c7ea:	687a      	ldr	r2, [r7, #4]
 800c7ec:	429a      	cmp	r2, r3
 800c7ee:	d229      	bcs.n	800c844 <rxSessionWritePayload+0x134>
        {
            CANARD_ASSERT(rxs->payload_size <= extent);
 800c7f0:	68bb      	ldr	r3, [r7, #8]
 800c7f2:	68db      	ldr	r3, [r3, #12]
 800c7f4:	687a      	ldr	r2, [r7, #4]
 800c7f6:	429a      	cmp	r2, r3
 800c7f8:	d206      	bcs.n	800c808 <rxSessionWritePayload+0xf8>
 800c7fa:	4b37      	ldr	r3, [pc, #220]	@ (800c8d8 <rxSessionWritePayload+0x1c8>)
 800c7fc:	4a32      	ldr	r2, [pc, #200]	@ (800c8c8 <rxSessionWritePayload+0x1b8>)
 800c7fe:	f240 21c3 	movw	r1, #707	@ 0x2c3
 800c802:	4832      	ldr	r0, [pc, #200]	@ (800c8cc <rxSessionWritePayload+0x1bc>)
 800c804:	f000 ff64 	bl	800d6d0 <__assert_func>
            bytes_to_copy = extent - rxs->payload_size;
 800c808:	68bb      	ldr	r3, [r7, #8]
 800c80a:	68db      	ldr	r3, [r3, #12]
 800c80c:	687a      	ldr	r2, [r7, #4]
 800c80e:	1ad3      	subs	r3, r2, r3
 800c810:	613b      	str	r3, [r7, #16]
            CANARD_ASSERT((rxs->payload_size + bytes_to_copy) == extent);
 800c812:	68bb      	ldr	r3, [r7, #8]
 800c814:	68da      	ldr	r2, [r3, #12]
 800c816:	693b      	ldr	r3, [r7, #16]
 800c818:	4413      	add	r3, r2
 800c81a:	687a      	ldr	r2, [r7, #4]
 800c81c:	429a      	cmp	r2, r3
 800c81e:	d006      	beq.n	800c82e <rxSessionWritePayload+0x11e>
 800c820:	4b30      	ldr	r3, [pc, #192]	@ (800c8e4 <rxSessionWritePayload+0x1d4>)
 800c822:	4a29      	ldr	r2, [pc, #164]	@ (800c8c8 <rxSessionWritePayload+0x1b8>)
 800c824:	f240 21c5 	movw	r1, #709	@ 0x2c5
 800c828:	4828      	ldr	r0, [pc, #160]	@ (800c8cc <rxSessionWritePayload+0x1bc>)
 800c82a:	f000 ff51 	bl	800d6d0 <__assert_func>
            CANARD_ASSERT(bytes_to_copy < payload_size);
 800c82e:	693a      	ldr	r2, [r7, #16]
 800c830:	683b      	ldr	r3, [r7, #0]
 800c832:	429a      	cmp	r2, r3
 800c834:	d306      	bcc.n	800c844 <rxSessionWritePayload+0x134>
 800c836:	4b2c      	ldr	r3, [pc, #176]	@ (800c8e8 <rxSessionWritePayload+0x1d8>)
 800c838:	4a23      	ldr	r2, [pc, #140]	@ (800c8c8 <rxSessionWritePayload+0x1b8>)
 800c83a:	f240 21c6 	movw	r1, #710	@ 0x2c6
 800c83e:	4823      	ldr	r0, [pc, #140]	@ (800c8cc <rxSessionWritePayload+0x1bc>)
 800c840:	f000 ff46 	bl	800d6d0 <__assert_func>
        // the other one is the search of the matching subscription state.
        // Excepting these two cases, the entire RX pipeline contains neither loops nor recursion.
        // Intentional violation of MISRA: indexing on a pointer. This is done to avoid pointer arithmetics.
        // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
        // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
        (void) memcpy(&rxs->payload[rxs->payload_size], payload, bytes_to_copy);  // NOLINT NOSONAR
 800c844:	68bb      	ldr	r3, [r7, #8]
 800c846:	691a      	ldr	r2, [r3, #16]
 800c848:	68bb      	ldr	r3, [r7, #8]
 800c84a:	68db      	ldr	r3, [r3, #12]
 800c84c:	4413      	add	r3, r2
 800c84e:	693a      	ldr	r2, [r7, #16]
 800c850:	6a39      	ldr	r1, [r7, #32]
 800c852:	4618      	mov	r0, r3
 800c854:	f002 f8cd 	bl	800e9f2 <memcpy>
        rxs->payload_size += bytes_to_copy;
 800c858:	68bb      	ldr	r3, [r7, #8]
 800c85a:	68da      	ldr	r2, [r3, #12]
 800c85c:	693b      	ldr	r3, [r7, #16]
 800c85e:	441a      	add	r2, r3
 800c860:	68bb      	ldr	r3, [r7, #8]
 800c862:	60da      	str	r2, [r3, #12]
        CANARD_ASSERT(rxs->payload_size <= extent);
 800c864:	68bb      	ldr	r3, [r7, #8]
 800c866:	68db      	ldr	r3, [r3, #12]
 800c868:	687a      	ldr	r2, [r7, #4]
 800c86a:	429a      	cmp	r2, r3
 800c86c:	d219      	bcs.n	800c8a2 <rxSessionWritePayload+0x192>
 800c86e:	4b1a      	ldr	r3, [pc, #104]	@ (800c8d8 <rxSessionWritePayload+0x1c8>)
 800c870:	4a15      	ldr	r2, [pc, #84]	@ (800c8c8 <rxSessionWritePayload+0x1b8>)
 800c872:	f44f 7134 	mov.w	r1, #720	@ 0x2d0
 800c876:	4815      	ldr	r0, [pc, #84]	@ (800c8cc <rxSessionWritePayload+0x1bc>)
 800c878:	f000 ff2a 	bl	800d6d0 <__assert_func>
    }
    else
    {
        CANARD_ASSERT(rxs->payload_size == 0);
 800c87c:	68bb      	ldr	r3, [r7, #8]
 800c87e:	68db      	ldr	r3, [r3, #12]
 800c880:	2b00      	cmp	r3, #0
 800c882:	d006      	beq.n	800c892 <rxSessionWritePayload+0x182>
 800c884:	4b16      	ldr	r3, [pc, #88]	@ (800c8e0 <rxSessionWritePayload+0x1d0>)
 800c886:	4a10      	ldr	r2, [pc, #64]	@ (800c8c8 <rxSessionWritePayload+0x1b8>)
 800c888:	f44f 7135 	mov.w	r1, #724	@ 0x2d4
 800c88c:	480f      	ldr	r0, [pc, #60]	@ (800c8cc <rxSessionWritePayload+0x1bc>)
 800c88e:	f000 ff1f 	bl	800d6d0 <__assert_func>
        out = (extent > 0U) ? -CANARD_ERROR_OUT_OF_MEMORY : 0;
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	2b00      	cmp	r3, #0
 800c896:	d002      	beq.n	800c89e <rxSessionWritePayload+0x18e>
 800c898:	f06f 0302 	mvn.w	r3, #2
 800c89c:	e000      	b.n	800c8a0 <rxSessionWritePayload+0x190>
 800c89e:	2300      	movs	r3, #0
 800c8a0:	75fb      	strb	r3, [r7, #23]
    }
    CANARD_ASSERT(out <= 0);
 800c8a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	dd06      	ble.n	800c8b8 <rxSessionWritePayload+0x1a8>
 800c8aa:	4b10      	ldr	r3, [pc, #64]	@ (800c8ec <rxSessionWritePayload+0x1dc>)
 800c8ac:	4a06      	ldr	r2, [pc, #24]	@ (800c8c8 <rxSessionWritePayload+0x1b8>)
 800c8ae:	f240 21d7 	movw	r1, #727	@ 0x2d7
 800c8b2:	4806      	ldr	r0, [pc, #24]	@ (800c8cc <rxSessionWritePayload+0x1bc>)
 800c8b4:	f000 ff0c 	bl	800d6d0 <__assert_func>
    return out;
 800c8b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c8bc:	4618      	mov	r0, r3
 800c8be:	3718      	adds	r7, #24
 800c8c0:	46bd      	mov	sp, r7
 800c8c2:	bd80      	pop	{r7, pc}
 800c8c4:	080121a4 	.word	0x080121a4
 800c8c8:	08012ee0 	.word	0x08012ee0
 800c8cc:	08011fe0 	.word	0x08011fe0
 800c8d0:	08012500 	.word	0x08012500
 800c8d4:	0801209c 	.word	0x0801209c
 800c8d8:	08012514 	.word	0x08012514
 800c8dc:	08012530 	.word	0x08012530
 800c8e0:	08012560 	.word	0x08012560
 800c8e4:	08012578 	.word	0x08012578
 800c8e8:	080125a8 	.word	0x080125a8
 800c8ec:	080125c8 	.word	0x080125c8

0800c8f0 <rxSessionRestart>:

CANARD_PRIVATE void rxSessionRestart(CanardInstance* const ins, CanardInternalRxSession* const rxs)
{
 800c8f0:	b580      	push	{r7, lr}
 800c8f2:	b082      	sub	sp, #8
 800c8f4:	af00      	add	r7, sp, #0
 800c8f6:	6078      	str	r0, [r7, #4]
 800c8f8:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d106      	bne.n	800c90e <rxSessionRestart+0x1e>
 800c900:	4b1a      	ldr	r3, [pc, #104]	@ (800c96c <rxSessionRestart+0x7c>)
 800c902:	4a1b      	ldr	r2, [pc, #108]	@ (800c970 <rxSessionRestart+0x80>)
 800c904:	f240 21dd 	movw	r1, #733	@ 0x2dd
 800c908:	481a      	ldr	r0, [pc, #104]	@ (800c974 <rxSessionRestart+0x84>)
 800c90a:	f000 fee1 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 800c90e:	683b      	ldr	r3, [r7, #0]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d106      	bne.n	800c922 <rxSessionRestart+0x32>
 800c914:	4b18      	ldr	r3, [pc, #96]	@ (800c978 <rxSessionRestart+0x88>)
 800c916:	4a16      	ldr	r2, [pc, #88]	@ (800c970 <rxSessionRestart+0x80>)
 800c918:	f240 21de 	movw	r1, #734	@ 0x2de
 800c91c:	4815      	ldr	r0, [pc, #84]	@ (800c974 <rxSessionRestart+0x84>)
 800c91e:	f000 fed7 	bl	800d6d0 <__assert_func>
    ins->memory_free(ins, rxs->payload);  // May be NULL, which is OK.
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	68db      	ldr	r3, [r3, #12]
 800c926:	683a      	ldr	r2, [r7, #0]
 800c928:	6912      	ldr	r2, [r2, #16]
 800c92a:	4611      	mov	r1, r2
 800c92c:	6878      	ldr	r0, [r7, #4]
 800c92e:	4798      	blx	r3
    rxs->total_payload_size = 0U;
 800c930:	683b      	ldr	r3, [r7, #0]
 800c932:	2200      	movs	r2, #0
 800c934:	609a      	str	r2, [r3, #8]
    rxs->payload_size       = 0U;
 800c936:	683b      	ldr	r3, [r7, #0]
 800c938:	2200      	movs	r2, #0
 800c93a:	60da      	str	r2, [r3, #12]
    rxs->payload            = NULL;
 800c93c:	683b      	ldr	r3, [r7, #0]
 800c93e:	2200      	movs	r2, #0
 800c940:	611a      	str	r2, [r3, #16]
    rxs->calculated_crc     = CRC_INITIAL;
 800c942:	683b      	ldr	r3, [r7, #0]
 800c944:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c948:	829a      	strh	r2, [r3, #20]
    rxs->transfer_id        = (CanardTransferID) ((rxs->transfer_id + 1U) & CANARD_TRANSFER_ID_MAX);
 800c94a:	683b      	ldr	r3, [r7, #0]
 800c94c:	7d9b      	ldrb	r3, [r3, #22]
 800c94e:	3301      	adds	r3, #1
 800c950:	b2db      	uxtb	r3, r3
 800c952:	f003 031f 	and.w	r3, r3, #31
 800c956:	b2da      	uxtb	r2, r3
 800c958:	683b      	ldr	r3, [r7, #0]
 800c95a:	759a      	strb	r2, [r3, #22]
    // The transport index is retained.
    rxs->toggle = INITIAL_TOGGLE_STATE;
 800c95c:	683b      	ldr	r3, [r7, #0]
 800c95e:	2201      	movs	r2, #1
 800c960:	761a      	strb	r2, [r3, #24]
}
 800c962:	bf00      	nop
 800c964:	3708      	adds	r7, #8
 800c966:	46bd      	mov	sp, r7
 800c968:	bd80      	pop	{r7, pc}
 800c96a:	bf00      	nop
 800c96c:	080121a4 	.word	0x080121a4
 800c970:	08012eb4 	.word	0x08012eb4
 800c974:	08011fe0 	.word	0x08011fe0
 800c978:	08012500 	.word	0x08012500

0800c97c <rxSessionAcceptFrame>:
CANARD_PRIVATE int8_t rxSessionAcceptFrame(CanardInstance* const          ins,
                                           CanardInternalRxSession* const rxs,
                                           const RxFrameModel* const      frame,
                                           const size_t                   extent,
                                           CanardRxTransfer* const        out_transfer)
{
 800c97c:	b580      	push	{r7, lr}
 800c97e:	b088      	sub	sp, #32
 800c980:	af02      	add	r7, sp, #8
 800c982:	60f8      	str	r0, [r7, #12]
 800c984:	60b9      	str	r1, [r7, #8]
 800c986:	607a      	str	r2, [r7, #4]
 800c988:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d106      	bne.n	800c99e <rxSessionAcceptFrame+0x22>
 800c990:	4b81      	ldr	r3, [pc, #516]	@ (800cb98 <rxSessionAcceptFrame+0x21c>)
 800c992:	4a82      	ldr	r2, [pc, #520]	@ (800cb9c <rxSessionAcceptFrame+0x220>)
 800c994:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c998:	4881      	ldr	r0, [pc, #516]	@ (800cba0 <rxSessionAcceptFrame+0x224>)
 800c99a:	f000 fe99 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 800c99e:	68bb      	ldr	r3, [r7, #8]
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d106      	bne.n	800c9b2 <rxSessionAcceptFrame+0x36>
 800c9a4:	4b7f      	ldr	r3, [pc, #508]	@ (800cba4 <rxSessionAcceptFrame+0x228>)
 800c9a6:	4a7d      	ldr	r2, [pc, #500]	@ (800cb9c <rxSessionAcceptFrame+0x220>)
 800c9a8:	f44f 713c 	mov.w	r1, #752	@ 0x2f0
 800c9ac:	487c      	ldr	r0, [pc, #496]	@ (800cba0 <rxSessionAcceptFrame+0x224>)
 800c9ae:	f000 fe8f 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(frame != NULL);
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d106      	bne.n	800c9c6 <rxSessionAcceptFrame+0x4a>
 800c9b8:	4b7b      	ldr	r3, [pc, #492]	@ (800cba8 <rxSessionAcceptFrame+0x22c>)
 800c9ba:	4a78      	ldr	r2, [pc, #480]	@ (800cb9c <rxSessionAcceptFrame+0x220>)
 800c9bc:	f240 21f1 	movw	r1, #753	@ 0x2f1
 800c9c0:	4877      	ldr	r0, [pc, #476]	@ (800cba0 <rxSessionAcceptFrame+0x224>)
 800c9c2:	f000 fe85 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(frame->payload != NULL);
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	699b      	ldr	r3, [r3, #24]
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d106      	bne.n	800c9dc <rxSessionAcceptFrame+0x60>
 800c9ce:	4b77      	ldr	r3, [pc, #476]	@ (800cbac <rxSessionAcceptFrame+0x230>)
 800c9d0:	4a72      	ldr	r2, [pc, #456]	@ (800cb9c <rxSessionAcceptFrame+0x220>)
 800c9d2:	f240 21f2 	movw	r1, #754	@ 0x2f2
 800c9d6:	4872      	ldr	r0, [pc, #456]	@ (800cba0 <rxSessionAcceptFrame+0x224>)
 800c9d8:	f000 fe7a 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	7b9b      	ldrb	r3, [r3, #14]
 800c9e0:	2b1f      	cmp	r3, #31
 800c9e2:	d906      	bls.n	800c9f2 <rxSessionAcceptFrame+0x76>
 800c9e4:	4b72      	ldr	r3, [pc, #456]	@ (800cbb0 <rxSessionAcceptFrame+0x234>)
 800c9e6:	4a6d      	ldr	r2, [pc, #436]	@ (800cb9c <rxSessionAcceptFrame+0x220>)
 800c9e8:	f240 21f3 	movw	r1, #755	@ 0x2f3
 800c9ec:	486c      	ldr	r0, [pc, #432]	@ (800cba0 <rxSessionAcceptFrame+0x224>)
 800c9ee:	f000 fe6f 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 800c9f2:	6a3b      	ldr	r3, [r7, #32]
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d106      	bne.n	800ca06 <rxSessionAcceptFrame+0x8a>
 800c9f8:	4b6e      	ldr	r3, [pc, #440]	@ (800cbb4 <rxSessionAcceptFrame+0x238>)
 800c9fa:	4a68      	ldr	r2, [pc, #416]	@ (800cb9c <rxSessionAcceptFrame+0x220>)
 800c9fc:	f44f 713d 	mov.w	r1, #756	@ 0x2f4
 800ca00:	4867      	ldr	r0, [pc, #412]	@ (800cba0 <rxSessionAcceptFrame+0x224>)
 800ca02:	f000 fe65 	bl	800d6d0 <__assert_func>

    if (frame->start_of_transfer)  // The transfer timestamp is the timestamp of its first frame.
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	7bdb      	ldrb	r3, [r3, #15]
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d005      	beq.n	800ca1a <rxSessionAcceptFrame+0x9e>
    {
        rxs->transfer_timestamp_usec = frame->timestamp_usec;
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca14:	68b9      	ldr	r1, [r7, #8]
 800ca16:	e9c1 2300 	strd	r2, r3, [r1]
    }

    const bool single_frame = frame->start_of_transfer && frame->end_of_transfer;
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	7bdb      	ldrb	r3, [r3, #15]
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d005      	beq.n	800ca2e <rxSessionAcceptFrame+0xb2>
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	7c1b      	ldrb	r3, [r3, #16]
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d001      	beq.n	800ca2e <rxSessionAcceptFrame+0xb2>
 800ca2a:	2301      	movs	r3, #1
 800ca2c:	e000      	b.n	800ca30 <rxSessionAcceptFrame+0xb4>
 800ca2e:	2300      	movs	r3, #0
 800ca30:	75bb      	strb	r3, [r7, #22]
 800ca32:	7dbb      	ldrb	r3, [r7, #22]
 800ca34:	f003 0301 	and.w	r3, r3, #1
 800ca38:	75bb      	strb	r3, [r7, #22]
    if (!single_frame)
 800ca3a:	7dbb      	ldrb	r3, [r7, #22]
 800ca3c:	f083 0301 	eor.w	r3, r3, #1
 800ca40:	b2db      	uxtb	r3, r3
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d00c      	beq.n	800ca60 <rxSessionAcceptFrame+0xe4>
    {
        // Update the CRC. Observe that the implicit truncation rule may apply here: the payload may be
        // truncated, but its CRC is validated always anyway.
        rxs->calculated_crc = crcAdd(rxs->calculated_crc, frame->payload_size, frame->payload);
 800ca46:	68bb      	ldr	r3, [r7, #8]
 800ca48:	8a98      	ldrh	r0, [r3, #20]
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	6959      	ldr	r1, [r3, #20]
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	699b      	ldr	r3, [r3, #24]
 800ca52:	461a      	mov	r2, r3
 800ca54:	f7fe fed6 	bl	800b804 <crcAdd>
 800ca58:	4603      	mov	r3, r0
 800ca5a:	461a      	mov	r2, r3
 800ca5c:	68bb      	ldr	r3, [r7, #8]
 800ca5e:	829a      	strh	r2, [r3, #20]
    }

    int8_t out = rxSessionWritePayload(ins, rxs, extent, frame->payload_size, frame->payload);
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	695a      	ldr	r2, [r3, #20]
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	699b      	ldr	r3, [r3, #24]
 800ca68:	9300      	str	r3, [sp, #0]
 800ca6a:	4613      	mov	r3, r2
 800ca6c:	683a      	ldr	r2, [r7, #0]
 800ca6e:	68b9      	ldr	r1, [r7, #8]
 800ca70:	68f8      	ldr	r0, [r7, #12]
 800ca72:	f7ff fe4d 	bl	800c710 <rxSessionWritePayload>
 800ca76:	4603      	mov	r3, r0
 800ca78:	75fb      	strb	r3, [r7, #23]
    if (out < 0)
 800ca7a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	da10      	bge.n	800caa4 <rxSessionAcceptFrame+0x128>
    {
        CANARD_ASSERT(-CANARD_ERROR_OUT_OF_MEMORY == out);
 800ca82:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ca86:	f113 0f03 	cmn.w	r3, #3
 800ca8a:	d006      	beq.n	800ca9a <rxSessionAcceptFrame+0x11e>
 800ca8c:	4b4a      	ldr	r3, [pc, #296]	@ (800cbb8 <rxSessionAcceptFrame+0x23c>)
 800ca8e:	4a43      	ldr	r2, [pc, #268]	@ (800cb9c <rxSessionAcceptFrame+0x220>)
 800ca90:	f240 3106 	movw	r1, #774	@ 0x306
 800ca94:	4842      	ldr	r0, [pc, #264]	@ (800cba0 <rxSessionAcceptFrame+0x224>)
 800ca96:	f000 fe1b 	bl	800d6d0 <__assert_func>
        rxSessionRestart(ins, rxs);  // Out-of-memory.
 800ca9a:	68b9      	ldr	r1, [r7, #8]
 800ca9c:	68f8      	ldr	r0, [r7, #12]
 800ca9e:	f7ff ff27 	bl	800c8f0 <rxSessionRestart>
 800caa2:	e072      	b.n	800cb8a <rxSessionAcceptFrame+0x20e>
    }
    else if (frame->end_of_transfer)
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	7c1b      	ldrb	r3, [r3, #16]
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d05f      	beq.n	800cb6c <rxSessionAcceptFrame+0x1f0>
    {
        CANARD_ASSERT(0 == out);
 800caac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d006      	beq.n	800cac2 <rxSessionAcceptFrame+0x146>
 800cab4:	4b41      	ldr	r3, [pc, #260]	@ (800cbbc <rxSessionAcceptFrame+0x240>)
 800cab6:	4a39      	ldr	r2, [pc, #228]	@ (800cb9c <rxSessionAcceptFrame+0x220>)
 800cab8:	f240 310b 	movw	r1, #779	@ 0x30b
 800cabc:	4838      	ldr	r0, [pc, #224]	@ (800cba0 <rxSessionAcceptFrame+0x224>)
 800cabe:	f000 fe07 	bl	800d6d0 <__assert_func>
        if (single_frame || (CRC_RESIDUE == rxs->calculated_crc))
 800cac2:	7dbb      	ldrb	r3, [r7, #22]
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d103      	bne.n	800cad0 <rxSessionAcceptFrame+0x154>
 800cac8:	68bb      	ldr	r3, [r7, #8]
 800caca:	8a9b      	ldrh	r3, [r3, #20]
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d148      	bne.n	800cb62 <rxSessionAcceptFrame+0x1e6>
        {
            out = 1;  // One transfer received, notify the application.
 800cad0:	2301      	movs	r3, #1
 800cad2:	75fb      	strb	r3, [r7, #23]
            rxInitTransferMetadataFromFrame(frame, &out_transfer->metadata);
 800cad4:	6a3b      	ldr	r3, [r7, #32]
 800cad6:	4619      	mov	r1, r3
 800cad8:	6878      	ldr	r0, [r7, #4]
 800cada:	f7ff fd95 	bl	800c608 <rxInitTransferMetadataFromFrame>
            out_transfer->timestamp_usec = rxs->transfer_timestamp_usec;
 800cade:	68bb      	ldr	r3, [r7, #8]
 800cae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cae4:	6a39      	ldr	r1, [r7, #32]
 800cae6:	e9c1 2302 	strd	r2, r3, [r1, #8]
            out_transfer->payload_size   = rxs->payload_size;
 800caea:	68bb      	ldr	r3, [r7, #8]
 800caec:	68da      	ldr	r2, [r3, #12]
 800caee:	6a3b      	ldr	r3, [r7, #32]
 800caf0:	611a      	str	r2, [r3, #16]
            out_transfer->payload        = rxs->payload;
 800caf2:	68bb      	ldr	r3, [r7, #8]
 800caf4:	691a      	ldr	r2, [r3, #16]
 800caf6:	6a3b      	ldr	r3, [r7, #32]
 800caf8:	615a      	str	r2, [r3, #20]

            // Cut off the CRC from the payload if it's there -- we don't want to expose it to the user.
            CANARD_ASSERT(rxs->total_payload_size >= rxs->payload_size);
 800cafa:	68bb      	ldr	r3, [r7, #8]
 800cafc:	689a      	ldr	r2, [r3, #8]
 800cafe:	68bb      	ldr	r3, [r7, #8]
 800cb00:	68db      	ldr	r3, [r3, #12]
 800cb02:	429a      	cmp	r2, r3
 800cb04:	d206      	bcs.n	800cb14 <rxSessionAcceptFrame+0x198>
 800cb06:	4b2e      	ldr	r3, [pc, #184]	@ (800cbc0 <rxSessionAcceptFrame+0x244>)
 800cb08:	4a24      	ldr	r2, [pc, #144]	@ (800cb9c <rxSessionAcceptFrame+0x220>)
 800cb0a:	f240 3115 	movw	r1, #789	@ 0x315
 800cb0e:	4824      	ldr	r0, [pc, #144]	@ (800cba0 <rxSessionAcceptFrame+0x224>)
 800cb10:	f000 fdde 	bl	800d6d0 <__assert_func>
            const size_t truncated_amount = rxs->total_payload_size - rxs->payload_size;
 800cb14:	68bb      	ldr	r3, [r7, #8]
 800cb16:	689a      	ldr	r2, [r3, #8]
 800cb18:	68bb      	ldr	r3, [r7, #8]
 800cb1a:	68db      	ldr	r3, [r3, #12]
 800cb1c:	1ad3      	subs	r3, r2, r3
 800cb1e:	613b      	str	r3, [r7, #16]
            if ((!single_frame) && (CRC_SIZE_BYTES > truncated_amount))  // Single-frame transfers don't have CRC.
 800cb20:	7dbb      	ldrb	r3, [r7, #22]
 800cb22:	f083 0301 	eor.w	r3, r3, #1
 800cb26:	b2db      	uxtb	r3, r3
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d017      	beq.n	800cb5c <rxSessionAcceptFrame+0x1e0>
 800cb2c:	693b      	ldr	r3, [r7, #16]
 800cb2e:	2b01      	cmp	r3, #1
 800cb30:	d814      	bhi.n	800cb5c <rxSessionAcceptFrame+0x1e0>
            {
                CANARD_ASSERT(out_transfer->payload_size >= (CRC_SIZE_BYTES - truncated_amount));
 800cb32:	6a3b      	ldr	r3, [r7, #32]
 800cb34:	691a      	ldr	r2, [r3, #16]
 800cb36:	693b      	ldr	r3, [r7, #16]
 800cb38:	f1c3 0302 	rsb	r3, r3, #2
 800cb3c:	429a      	cmp	r2, r3
 800cb3e:	d206      	bcs.n	800cb4e <rxSessionAcceptFrame+0x1d2>
 800cb40:	4b20      	ldr	r3, [pc, #128]	@ (800cbc4 <rxSessionAcceptFrame+0x248>)
 800cb42:	4a16      	ldr	r2, [pc, #88]	@ (800cb9c <rxSessionAcceptFrame+0x220>)
 800cb44:	f240 3119 	movw	r1, #793	@ 0x319
 800cb48:	4815      	ldr	r0, [pc, #84]	@ (800cba0 <rxSessionAcceptFrame+0x224>)
 800cb4a:	f000 fdc1 	bl	800d6d0 <__assert_func>
                out_transfer->payload_size -= CRC_SIZE_BYTES - truncated_amount;
 800cb4e:	6a3b      	ldr	r3, [r7, #32]
 800cb50:	691a      	ldr	r2, [r3, #16]
 800cb52:	693b      	ldr	r3, [r7, #16]
 800cb54:	4413      	add	r3, r2
 800cb56:	1e9a      	subs	r2, r3, #2
 800cb58:	6a3b      	ldr	r3, [r7, #32]
 800cb5a:	611a      	str	r2, [r3, #16]
            }

            rxs->payload = NULL;  // Ownership passed over to the application, nullify to prevent freeing.
 800cb5c:	68bb      	ldr	r3, [r7, #8]
 800cb5e:	2200      	movs	r2, #0
 800cb60:	611a      	str	r2, [r3, #16]
        }
        rxSessionRestart(ins, rxs);  // Successful completion.
 800cb62:	68b9      	ldr	r1, [r7, #8]
 800cb64:	68f8      	ldr	r0, [r7, #12]
 800cb66:	f7ff fec3 	bl	800c8f0 <rxSessionRestart>
 800cb6a:	e00e      	b.n	800cb8a <rxSessionAcceptFrame+0x20e>
    }
    else
    {
        rxs->toggle = !rxs->toggle;
 800cb6c:	68bb      	ldr	r3, [r7, #8]
 800cb6e:	7e1b      	ldrb	r3, [r3, #24]
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	bf14      	ite	ne
 800cb74:	2301      	movne	r3, #1
 800cb76:	2300      	moveq	r3, #0
 800cb78:	b2db      	uxtb	r3, r3
 800cb7a:	f083 0301 	eor.w	r3, r3, #1
 800cb7e:	b2db      	uxtb	r3, r3
 800cb80:	f003 0301 	and.w	r3, r3, #1
 800cb84:	b2da      	uxtb	r2, r3
 800cb86:	68bb      	ldr	r3, [r7, #8]
 800cb88:	761a      	strb	r2, [r3, #24]
    }
    return out;
 800cb8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cb8e:	4618      	mov	r0, r3
 800cb90:	3718      	adds	r7, #24
 800cb92:	46bd      	mov	sp, r7
 800cb94:	bd80      	pop	{r7, pc}
 800cb96:	bf00      	nop
 800cb98:	080121a4 	.word	0x080121a4
 800cb9c:	08012ec8 	.word	0x08012ec8
 800cba0:	08011fe0 	.word	0x08011fe0
 800cba4:	08012500 	.word	0x08012500
 800cba8:	08012438 	.word	0x08012438
 800cbac:	08012494 	.word	0x08012494
 800cbb0:	080125d4 	.word	0x080125d4
 800cbb4:	080124b4 	.word	0x080124b4
 800cbb8:	080125fc 	.word	0x080125fc
 800cbbc:	08012608 	.word	0x08012608
 800cbc0:	08012614 	.word	0x08012614
 800cbc4:	08012644 	.word	0x08012644

0800cbc8 <rxSessionUpdate>:
                                      const RxFrameModel* const      frame,
                                      const uint8_t                  redundant_transport_index,
                                      const CanardMicrosecond        transfer_id_timeout_usec,
                                      const size_t                   extent,
                                      CanardRxTransfer* const        out_transfer)
{
 800cbc8:	b5b0      	push	{r4, r5, r7, lr}
 800cbca:	b088      	sub	sp, #32
 800cbcc:	af02      	add	r7, sp, #8
 800cbce:	60f8      	str	r0, [r7, #12]
 800cbd0:	60b9      	str	r1, [r7, #8]
 800cbd2:	607a      	str	r2, [r7, #4]
 800cbd4:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(ins != NULL);
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d106      	bne.n	800cbea <rxSessionUpdate+0x22>
 800cbdc:	4b6d      	ldr	r3, [pc, #436]	@ (800cd94 <rxSessionUpdate+0x1cc>)
 800cbde:	4a6e      	ldr	r2, [pc, #440]	@ (800cd98 <rxSessionUpdate+0x1d0>)
 800cbe0:	f240 3137 	movw	r1, #823	@ 0x337
 800cbe4:	486d      	ldr	r0, [pc, #436]	@ (800cd9c <rxSessionUpdate+0x1d4>)
 800cbe6:	f000 fd73 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 800cbea:	68bb      	ldr	r3, [r7, #8]
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d106      	bne.n	800cbfe <rxSessionUpdate+0x36>
 800cbf0:	4b6b      	ldr	r3, [pc, #428]	@ (800cda0 <rxSessionUpdate+0x1d8>)
 800cbf2:	4a69      	ldr	r2, [pc, #420]	@ (800cd98 <rxSessionUpdate+0x1d0>)
 800cbf4:	f44f 714e 	mov.w	r1, #824	@ 0x338
 800cbf8:	4868      	ldr	r0, [pc, #416]	@ (800cd9c <rxSessionUpdate+0x1d4>)
 800cbfa:	f000 fd69 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(frame != NULL);
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d106      	bne.n	800cc12 <rxSessionUpdate+0x4a>
 800cc04:	4b67      	ldr	r3, [pc, #412]	@ (800cda4 <rxSessionUpdate+0x1dc>)
 800cc06:	4a64      	ldr	r2, [pc, #400]	@ (800cd98 <rxSessionUpdate+0x1d0>)
 800cc08:	f240 3139 	movw	r1, #825	@ 0x339
 800cc0c:	4863      	ldr	r0, [pc, #396]	@ (800cd9c <rxSessionUpdate+0x1d4>)
 800cc0e:	f000 fd5f 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 800cc12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d106      	bne.n	800cc26 <rxSessionUpdate+0x5e>
 800cc18:	4b63      	ldr	r3, [pc, #396]	@ (800cda8 <rxSessionUpdate+0x1e0>)
 800cc1a:	4a5f      	ldr	r2, [pc, #380]	@ (800cd98 <rxSessionUpdate+0x1d0>)
 800cc1c:	f240 313a 	movw	r1, #826	@ 0x33a
 800cc20:	485e      	ldr	r0, [pc, #376]	@ (800cd9c <rxSessionUpdate+0x1d4>)
 800cc22:	f000 fd55 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(rxs->transfer_id <= CANARD_TRANSFER_ID_MAX);
 800cc26:	68bb      	ldr	r3, [r7, #8]
 800cc28:	7d9b      	ldrb	r3, [r3, #22]
 800cc2a:	2b1f      	cmp	r3, #31
 800cc2c:	d906      	bls.n	800cc3c <rxSessionUpdate+0x74>
 800cc2e:	4b5f      	ldr	r3, [pc, #380]	@ (800cdac <rxSessionUpdate+0x1e4>)
 800cc30:	4a59      	ldr	r2, [pc, #356]	@ (800cd98 <rxSessionUpdate+0x1d0>)
 800cc32:	f240 313b 	movw	r1, #827	@ 0x33b
 800cc36:	4859      	ldr	r0, [pc, #356]	@ (800cd9c <rxSessionUpdate+0x1d4>)
 800cc38:	f000 fd4a 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	7b9b      	ldrb	r3, [r3, #14]
 800cc40:	2b1f      	cmp	r3, #31
 800cc42:	d906      	bls.n	800cc52 <rxSessionUpdate+0x8a>
 800cc44:	4b5a      	ldr	r3, [pc, #360]	@ (800cdb0 <rxSessionUpdate+0x1e8>)
 800cc46:	4a54      	ldr	r2, [pc, #336]	@ (800cd98 <rxSessionUpdate+0x1d0>)
 800cc48:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 800cc4c:	4853      	ldr	r0, [pc, #332]	@ (800cd9c <rxSessionUpdate+0x1d4>)
 800cc4e:	f000 fd3f 	bl	800d6d0 <__assert_func>

    const bool tid_timed_out = (frame->timestamp_usec > rxs->transfer_timestamp_usec) &&
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc58:	68b9      	ldr	r1, [r7, #8]
 800cc5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc5e:	4290      	cmp	r0, r2
 800cc60:	eb71 0303 	sbcs.w	r3, r1, r3
 800cc64:	d20f      	bcs.n	800cc86 <rxSessionUpdate+0xbe>
                               ((frame->timestamp_usec - rxs->transfer_timestamp_usec) > transfer_id_timeout_usec);
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	e9d3 0100 	ldrd	r0, r1, [r3]
 800cc6c:	68bb      	ldr	r3, [r7, #8]
 800cc6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc72:	1a84      	subs	r4, r0, r2
 800cc74:	eb61 0503 	sbc.w	r5, r1, r3
    const bool tid_timed_out = (frame->timestamp_usec > rxs->transfer_timestamp_usec) &&
 800cc78:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800cc7c:	42a2      	cmp	r2, r4
 800cc7e:	41ab      	sbcs	r3, r5
 800cc80:	d201      	bcs.n	800cc86 <rxSessionUpdate+0xbe>
 800cc82:	2301      	movs	r3, #1
 800cc84:	e000      	b.n	800cc88 <rxSessionUpdate+0xc0>
 800cc86:	2300      	movs	r3, #0
 800cc88:	75bb      	strb	r3, [r7, #22]
 800cc8a:	7dbb      	ldrb	r3, [r7, #22]
 800cc8c:	f003 0301 	and.w	r3, r3, #1
 800cc90:	75bb      	strb	r3, [r7, #22]

    const bool not_previous_tid = rxComputeTransferIDDifference(rxs->transfer_id, frame->transfer_id) > 1;
 800cc92:	68bb      	ldr	r3, [r7, #8]
 800cc94:	7d9a      	ldrb	r2, [r3, #22]
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	7b9b      	ldrb	r3, [r3, #14]
 800cc9a:	4619      	mov	r1, r3
 800cc9c:	4610      	mov	r0, r2
 800cc9e:	f7ff fcf9 	bl	800c694 <rxComputeTransferIDDifference>
 800cca2:	4603      	mov	r3, r0
 800cca4:	2b01      	cmp	r3, #1
 800cca6:	bf8c      	ite	hi
 800cca8:	2301      	movhi	r3, #1
 800ccaa:	2300      	movls	r3, #0
 800ccac:	757b      	strb	r3, [r7, #21]

    const bool need_restart = tid_timed_out || ((rxs->redundant_transport_index == redundant_transport_index) &&
 800ccae:	7dbb      	ldrb	r3, [r7, #22]
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d10b      	bne.n	800cccc <rxSessionUpdate+0x104>
 800ccb4:	68bb      	ldr	r3, [r7, #8]
 800ccb6:	7ddb      	ldrb	r3, [r3, #23]
 800ccb8:	78fa      	ldrb	r2, [r7, #3]
 800ccba:	429a      	cmp	r2, r3
 800ccbc:	d108      	bne.n	800ccd0 <rxSessionUpdate+0x108>
                                                frame->start_of_transfer && not_previous_tid);
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	7bdb      	ldrb	r3, [r3, #15]
    const bool need_restart = tid_timed_out || ((rxs->redundant_transport_index == redundant_transport_index) &&
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d004      	beq.n	800ccd0 <rxSessionUpdate+0x108>
                                                frame->start_of_transfer && not_previous_tid);
 800ccc6:	7d7b      	ldrb	r3, [r7, #21]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d001      	beq.n	800ccd0 <rxSessionUpdate+0x108>
    const bool need_restart = tid_timed_out || ((rxs->redundant_transport_index == redundant_transport_index) &&
 800cccc:	2301      	movs	r3, #1
 800ccce:	e000      	b.n	800ccd2 <rxSessionUpdate+0x10a>
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	753b      	strb	r3, [r7, #20]
 800ccd4:	7d3b      	ldrb	r3, [r7, #20]
 800ccd6:	f003 0301 	and.w	r3, r3, #1
 800ccda:	753b      	strb	r3, [r7, #20]

    if (need_restart)
 800ccdc:	7d3b      	ldrb	r3, [r7, #20]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d013      	beq.n	800cd0a <rxSessionUpdate+0x142>
    {
        rxs->total_payload_size        = 0U;
 800cce2:	68bb      	ldr	r3, [r7, #8]
 800cce4:	2200      	movs	r2, #0
 800cce6:	609a      	str	r2, [r3, #8]
        rxs->payload_size              = 0U;
 800cce8:	68bb      	ldr	r3, [r7, #8]
 800ccea:	2200      	movs	r2, #0
 800ccec:	60da      	str	r2, [r3, #12]
        rxs->calculated_crc            = CRC_INITIAL;
 800ccee:	68bb      	ldr	r3, [r7, #8]
 800ccf0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ccf4:	829a      	strh	r2, [r3, #20]
        rxs->transfer_id               = frame->transfer_id;
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	7b9a      	ldrb	r2, [r3, #14]
 800ccfa:	68bb      	ldr	r3, [r7, #8]
 800ccfc:	759a      	strb	r2, [r3, #22]
        rxs->toggle                    = INITIAL_TOGGLE_STATE;
 800ccfe:	68bb      	ldr	r3, [r7, #8]
 800cd00:	2201      	movs	r2, #1
 800cd02:	761a      	strb	r2, [r3, #24]
        rxs->redundant_transport_index = redundant_transport_index;
 800cd04:	68bb      	ldr	r3, [r7, #8]
 800cd06:	78fa      	ldrb	r2, [r7, #3]
 800cd08:	75da      	strb	r2, [r3, #23]
    }

    int8_t out = 0;
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	75fb      	strb	r3, [r7, #23]
    if (need_restart && (!frame->start_of_transfer))
 800cd0e:	7d3b      	ldrb	r3, [r7, #20]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d00b      	beq.n	800cd2c <rxSessionUpdate+0x164>
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	7bdb      	ldrb	r3, [r3, #15]
 800cd18:	f083 0301 	eor.w	r3, r3, #1
 800cd1c:	b2db      	uxtb	r3, r3
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d004      	beq.n	800cd2c <rxSessionUpdate+0x164>
    {
        rxSessionRestart(ins, rxs);  // SOT-miss, no point going further.
 800cd22:	68b9      	ldr	r1, [r7, #8]
 800cd24:	68f8      	ldr	r0, [r7, #12]
 800cd26:	f7ff fde3 	bl	800c8f0 <rxSessionRestart>
 800cd2a:	e02c      	b.n	800cd86 <rxSessionUpdate+0x1be>
    }
    else
    {
        const bool correct_transport = (rxs->redundant_transport_index == redundant_transport_index);
 800cd2c:	68bb      	ldr	r3, [r7, #8]
 800cd2e:	7ddb      	ldrb	r3, [r3, #23]
 800cd30:	78fa      	ldrb	r2, [r7, #3]
 800cd32:	429a      	cmp	r2, r3
 800cd34:	bf0c      	ite	eq
 800cd36:	2301      	moveq	r3, #1
 800cd38:	2300      	movne	r3, #0
 800cd3a:	74fb      	strb	r3, [r7, #19]
        const bool correct_toggle    = (frame->toggle == rxs->toggle);
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	7c5a      	ldrb	r2, [r3, #17]
 800cd40:	68bb      	ldr	r3, [r7, #8]
 800cd42:	7e1b      	ldrb	r3, [r3, #24]
 800cd44:	429a      	cmp	r2, r3
 800cd46:	bf0c      	ite	eq
 800cd48:	2301      	moveq	r3, #1
 800cd4a:	2300      	movne	r3, #0
 800cd4c:	74bb      	strb	r3, [r7, #18]
        const bool correct_tid       = (frame->transfer_id == rxs->transfer_id);
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	7b9a      	ldrb	r2, [r3, #14]
 800cd52:	68bb      	ldr	r3, [r7, #8]
 800cd54:	7d9b      	ldrb	r3, [r3, #22]
 800cd56:	429a      	cmp	r2, r3
 800cd58:	bf0c      	ite	eq
 800cd5a:	2301      	moveq	r3, #1
 800cd5c:	2300      	movne	r3, #0
 800cd5e:	747b      	strb	r3, [r7, #17]
        if (correct_transport && correct_toggle && correct_tid)
 800cd60:	7cfb      	ldrb	r3, [r7, #19]
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d00f      	beq.n	800cd86 <rxSessionUpdate+0x1be>
 800cd66:	7cbb      	ldrb	r3, [r7, #18]
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d00c      	beq.n	800cd86 <rxSessionUpdate+0x1be>
 800cd6c:	7c7b      	ldrb	r3, [r7, #17]
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d009      	beq.n	800cd86 <rxSessionUpdate+0x1be>
        {
            out = rxSessionAcceptFrame(ins, rxs, frame, extent, out_transfer);
 800cd72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd74:	9300      	str	r3, [sp, #0]
 800cd76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd78:	687a      	ldr	r2, [r7, #4]
 800cd7a:	68b9      	ldr	r1, [r7, #8]
 800cd7c:	68f8      	ldr	r0, [r7, #12]
 800cd7e:	f7ff fdfd 	bl	800c97c <rxSessionAcceptFrame>
 800cd82:	4603      	mov	r3, r0
 800cd84:	75fb      	strb	r3, [r7, #23]
        }
    }
    return out;
 800cd86:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cd8a:	4618      	mov	r0, r3
 800cd8c:	3718      	adds	r7, #24
 800cd8e:	46bd      	mov	sp, r7
 800cd90:	bdb0      	pop	{r4, r5, r7, pc}
 800cd92:	bf00      	nop
 800cd94:	080121a4 	.word	0x080121a4
 800cd98:	08012e84 	.word	0x08012e84
 800cd9c:	08011fe0 	.word	0x08011fe0
 800cda0:	08012500 	.word	0x08012500
 800cda4:	08012438 	.word	0x08012438
 800cda8:	080124b4 	.word	0x080124b4
 800cdac:	0801267c 	.word	0x0801267c
 800cdb0:	080125d4 	.word	0x080125d4

0800cdb4 <rxAcceptFrame>:
CANARD_PRIVATE int8_t rxAcceptFrame(CanardInstance* const       ins,
                                    CanardRxSubscription* const subscription,
                                    const RxFrameModel* const   frame,
                                    const uint8_t               redundant_transport_index,
                                    CanardRxTransfer* const     out_transfer)
{
 800cdb4:	b5b0      	push	{r4, r5, r7, lr}
 800cdb6:	b08c      	sub	sp, #48	@ 0x30
 800cdb8:	af04      	add	r7, sp, #16
 800cdba:	60f8      	str	r0, [r7, #12]
 800cdbc:	60b9      	str	r1, [r7, #8]
 800cdbe:	607a      	str	r2, [r7, #4]
 800cdc0:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(ins != NULL);
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d106      	bne.n	800cdd6 <rxAcceptFrame+0x22>
 800cdc8:	4b85      	ldr	r3, [pc, #532]	@ (800cfe0 <rxAcceptFrame+0x22c>)
 800cdca:	4a86      	ldr	r2, [pc, #536]	@ (800cfe4 <rxAcceptFrame+0x230>)
 800cdcc:	f44f 715a 	mov.w	r1, #872	@ 0x368
 800cdd0:	4885      	ldr	r0, [pc, #532]	@ (800cfe8 <rxAcceptFrame+0x234>)
 800cdd2:	f000 fc7d 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(subscription != NULL);
 800cdd6:	68bb      	ldr	r3, [r7, #8]
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d106      	bne.n	800cdea <rxAcceptFrame+0x36>
 800cddc:	4b83      	ldr	r3, [pc, #524]	@ (800cfec <rxAcceptFrame+0x238>)
 800cdde:	4a81      	ldr	r2, [pc, #516]	@ (800cfe4 <rxAcceptFrame+0x230>)
 800cde0:	f240 3169 	movw	r1, #873	@ 0x369
 800cde4:	4880      	ldr	r0, [pc, #512]	@ (800cfe8 <rxAcceptFrame+0x234>)
 800cde6:	f000 fc73 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(subscription->port_id == frame->port_id);
 800cdea:	68bb      	ldr	r3, [r7, #8]
 800cdec:	8b9a      	ldrh	r2, [r3, #28]
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	895b      	ldrh	r3, [r3, #10]
 800cdf2:	429a      	cmp	r2, r3
 800cdf4:	d006      	beq.n	800ce04 <rxAcceptFrame+0x50>
 800cdf6:	4b7e      	ldr	r3, [pc, #504]	@ (800cff0 <rxAcceptFrame+0x23c>)
 800cdf8:	4a7a      	ldr	r2, [pc, #488]	@ (800cfe4 <rxAcceptFrame+0x230>)
 800cdfa:	f240 316a 	movw	r1, #874	@ 0x36a
 800cdfe:	487a      	ldr	r0, [pc, #488]	@ (800cfe8 <rxAcceptFrame+0x234>)
 800ce00:	f000 fc66 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(frame != NULL);
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d106      	bne.n	800ce18 <rxAcceptFrame+0x64>
 800ce0a:	4b7a      	ldr	r3, [pc, #488]	@ (800cff4 <rxAcceptFrame+0x240>)
 800ce0c:	4a75      	ldr	r2, [pc, #468]	@ (800cfe4 <rxAcceptFrame+0x230>)
 800ce0e:	f240 316b 	movw	r1, #875	@ 0x36b
 800ce12:	4875      	ldr	r0, [pc, #468]	@ (800cfe8 <rxAcceptFrame+0x234>)
 800ce14:	f000 fc5c 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(frame->payload != NULL);
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	699b      	ldr	r3, [r3, #24]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d106      	bne.n	800ce2e <rxAcceptFrame+0x7a>
 800ce20:	4b75      	ldr	r3, [pc, #468]	@ (800cff8 <rxAcceptFrame+0x244>)
 800ce22:	4a70      	ldr	r2, [pc, #448]	@ (800cfe4 <rxAcceptFrame+0x230>)
 800ce24:	f44f 715b 	mov.w	r1, #876	@ 0x36c
 800ce28:	486f      	ldr	r0, [pc, #444]	@ (800cfe8 <rxAcceptFrame+0x234>)
 800ce2a:	f000 fc51 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	7b9b      	ldrb	r3, [r3, #14]
 800ce32:	2b1f      	cmp	r3, #31
 800ce34:	d906      	bls.n	800ce44 <rxAcceptFrame+0x90>
 800ce36:	4b71      	ldr	r3, [pc, #452]	@ (800cffc <rxAcceptFrame+0x248>)
 800ce38:	4a6a      	ldr	r2, [pc, #424]	@ (800cfe4 <rxAcceptFrame+0x230>)
 800ce3a:	f240 316d 	movw	r1, #877	@ 0x36d
 800ce3e:	486a      	ldr	r0, [pc, #424]	@ (800cfe8 <rxAcceptFrame+0x234>)
 800ce40:	f000 fc46 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT((CANARD_NODE_ID_UNSET == frame->destination_node_id) || (ins->node_id == frame->destination_node_id));
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	7b5b      	ldrb	r3, [r3, #13]
 800ce48:	2bff      	cmp	r3, #255	@ 0xff
 800ce4a:	d00c      	beq.n	800ce66 <rxAcceptFrame+0xb2>
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	791a      	ldrb	r2, [r3, #4]
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	7b5b      	ldrb	r3, [r3, #13]
 800ce54:	429a      	cmp	r2, r3
 800ce56:	d006      	beq.n	800ce66 <rxAcceptFrame+0xb2>
 800ce58:	4b69      	ldr	r3, [pc, #420]	@ (800d000 <rxAcceptFrame+0x24c>)
 800ce5a:	4a62      	ldr	r2, [pc, #392]	@ (800cfe4 <rxAcceptFrame+0x230>)
 800ce5c:	f240 316e 	movw	r1, #878	@ 0x36e
 800ce60:	4861      	ldr	r0, [pc, #388]	@ (800cfe8 <rxAcceptFrame+0x234>)
 800ce62:	f000 fc35 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 800ce66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d106      	bne.n	800ce7a <rxAcceptFrame+0xc6>
 800ce6c:	4b65      	ldr	r3, [pc, #404]	@ (800d004 <rxAcceptFrame+0x250>)
 800ce6e:	4a5d      	ldr	r2, [pc, #372]	@ (800cfe4 <rxAcceptFrame+0x230>)
 800ce70:	f240 316f 	movw	r1, #879	@ 0x36f
 800ce74:	485c      	ldr	r0, [pc, #368]	@ (800cfe8 <rxAcceptFrame+0x234>)
 800ce76:	f000 fc2b 	bl	800d6d0 <__assert_func>

    int8_t out = 0;
 800ce7a:	2300      	movs	r3, #0
 800ce7c:	77fb      	strb	r3, [r7, #31]
    if (frame->source_node_id <= CANARD_NODE_ID_MAX)
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	7b1b      	ldrb	r3, [r3, #12]
 800ce82:	b25b      	sxtb	r3, r3
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	db6c      	blt.n	800cf62 <rxAcceptFrame+0x1ae>
    {
        // If such session does not exist, create it. This only makes sense if this is the first frame of a
        // transfer, otherwise, we won't be able to receive the transfer anyway so we don't bother.
        if ((NULL == subscription->sessions[frame->source_node_id]) && frame->start_of_transfer)
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	7b1b      	ldrb	r3, [r3, #12]
 800ce8c:	68ba      	ldr	r2, [r7, #8]
 800ce8e:	3308      	adds	r3, #8
 800ce90:	009b      	lsls	r3, r3, #2
 800ce92:	4413      	add	r3, r2
 800ce94:	685b      	ldr	r3, [r3, #4]
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d134      	bne.n	800cf04 <rxAcceptFrame+0x150>
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	7bdb      	ldrb	r3, [r3, #15]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d030      	beq.n	800cf04 <rxAcceptFrame+0x150>
        {
            CanardInternalRxSession* const rxs =
                (CanardInternalRxSession*) ins->memory_allocate(ins, sizeof(CanardInternalRxSession));
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	689b      	ldr	r3, [r3, #8]
 800cea6:	2120      	movs	r1, #32
 800cea8:	68f8      	ldr	r0, [r7, #12]
 800ceaa:	4798      	blx	r3
 800ceac:	6138      	str	r0, [r7, #16]
            subscription->sessions[frame->source_node_id] = rxs;
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	7b1b      	ldrb	r3, [r3, #12]
 800ceb2:	68ba      	ldr	r2, [r7, #8]
 800ceb4:	3308      	adds	r3, #8
 800ceb6:	009b      	lsls	r3, r3, #2
 800ceb8:	4413      	add	r3, r2
 800ceba:	693a      	ldr	r2, [r7, #16]
 800cebc:	605a      	str	r2, [r3, #4]
            if (rxs != NULL)
 800cebe:	693b      	ldr	r3, [r7, #16]
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d01d      	beq.n	800cf00 <rxAcceptFrame+0x14c>
            {
                rxs->transfer_timestamp_usec   = frame->timestamp_usec;
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceca:	6939      	ldr	r1, [r7, #16]
 800cecc:	e9c1 2300 	strd	r2, r3, [r1]
                rxs->total_payload_size        = 0U;
 800ced0:	693b      	ldr	r3, [r7, #16]
 800ced2:	2200      	movs	r2, #0
 800ced4:	609a      	str	r2, [r3, #8]
                rxs->payload_size              = 0U;
 800ced6:	693b      	ldr	r3, [r7, #16]
 800ced8:	2200      	movs	r2, #0
 800ceda:	60da      	str	r2, [r3, #12]
                rxs->payload                   = NULL;
 800cedc:	693b      	ldr	r3, [r7, #16]
 800cede:	2200      	movs	r2, #0
 800cee0:	611a      	str	r2, [r3, #16]
                rxs->calculated_crc            = CRC_INITIAL;
 800cee2:	693b      	ldr	r3, [r7, #16]
 800cee4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800cee8:	829a      	strh	r2, [r3, #20]
                rxs->transfer_id               = frame->transfer_id;
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	7b9a      	ldrb	r2, [r3, #14]
 800ceee:	693b      	ldr	r3, [r7, #16]
 800cef0:	759a      	strb	r2, [r3, #22]
                rxs->redundant_transport_index = redundant_transport_index;
 800cef2:	693b      	ldr	r3, [r7, #16]
 800cef4:	78fa      	ldrb	r2, [r7, #3]
 800cef6:	75da      	strb	r2, [r3, #23]
                rxs->toggle                    = INITIAL_TOGGLE_STATE;
 800cef8:	693b      	ldr	r3, [r7, #16]
 800cefa:	2201      	movs	r2, #1
 800cefc:	761a      	strb	r2, [r3, #24]
 800cefe:	e001      	b.n	800cf04 <rxAcceptFrame+0x150>
            }
            else
            {
                out = -CANARD_ERROR_OUT_OF_MEMORY;
 800cf00:	23fd      	movs	r3, #253	@ 0xfd
 800cf02:	77fb      	strb	r3, [r7, #31]
            }
        }
        // There are two possible reasons why the session may not exist: 1. OOM; 2. SOT-miss.
        if (subscription->sessions[frame->source_node_id] != NULL)
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	7b1b      	ldrb	r3, [r3, #12]
 800cf08:	68ba      	ldr	r2, [r7, #8]
 800cf0a:	3308      	adds	r3, #8
 800cf0c:	009b      	lsls	r3, r3, #2
 800cf0e:	4413      	add	r3, r2
 800cf10:	685b      	ldr	r3, [r3, #4]
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d05e      	beq.n	800cfd4 <rxAcceptFrame+0x220>
        {
            CANARD_ASSERT(out == 0);
 800cf16:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d006      	beq.n	800cf2c <rxAcceptFrame+0x178>
 800cf1e:	4b3a      	ldr	r3, [pc, #232]	@ (800d008 <rxAcceptFrame+0x254>)
 800cf20:	4a30      	ldr	r2, [pc, #192]	@ (800cfe4 <rxAcceptFrame+0x230>)
 800cf22:	f240 318e 	movw	r1, #910	@ 0x38e
 800cf26:	4830      	ldr	r0, [pc, #192]	@ (800cfe8 <rxAcceptFrame+0x234>)
 800cf28:	f000 fbd2 	bl	800d6d0 <__assert_func>
            out = rxSessionUpdate(ins,
                                  subscription->sessions[frame->source_node_id],
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	7b1b      	ldrb	r3, [r3, #12]
 800cf30:	68ba      	ldr	r2, [r7, #8]
 800cf32:	3308      	adds	r3, #8
 800cf34:	009b      	lsls	r3, r3, #2
 800cf36:	4413      	add	r3, r2
 800cf38:	685c      	ldr	r4, [r3, #4]
            out = rxSessionUpdate(ins,
 800cf3a:	68bb      	ldr	r3, [r7, #8]
 800cf3c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800cf40:	68b9      	ldr	r1, [r7, #8]
 800cf42:	6989      	ldr	r1, [r1, #24]
 800cf44:	78fd      	ldrb	r5, [r7, #3]
 800cf46:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cf48:	9003      	str	r0, [sp, #12]
 800cf4a:	9102      	str	r1, [sp, #8]
 800cf4c:	e9cd 2300 	strd	r2, r3, [sp]
 800cf50:	462b      	mov	r3, r5
 800cf52:	687a      	ldr	r2, [r7, #4]
 800cf54:	4621      	mov	r1, r4
 800cf56:	68f8      	ldr	r0, [r7, #12]
 800cf58:	f7ff fe36 	bl	800cbc8 <rxSessionUpdate>
 800cf5c:	4603      	mov	r3, r0
 800cf5e:	77fb      	strb	r3, [r7, #31]
 800cf60:	e038      	b.n	800cfd4 <rxAcceptFrame+0x220>
                                  out_transfer);
        }
    }
    else
    {
        CANARD_ASSERT(frame->source_node_id == CANARD_NODE_ID_UNSET);
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	7b1b      	ldrb	r3, [r3, #12]
 800cf66:	2bff      	cmp	r3, #255	@ 0xff
 800cf68:	d006      	beq.n	800cf78 <rxAcceptFrame+0x1c4>
 800cf6a:	4b28      	ldr	r3, [pc, #160]	@ (800d00c <rxAcceptFrame+0x258>)
 800cf6c:	4a1d      	ldr	r2, [pc, #116]	@ (800cfe4 <rxAcceptFrame+0x230>)
 800cf6e:	f240 319a 	movw	r1, #922	@ 0x39a
 800cf72:	481d      	ldr	r0, [pc, #116]	@ (800cfe8 <rxAcceptFrame+0x234>)
 800cf74:	f000 fbac 	bl	800d6d0 <__assert_func>
        // Anonymous transfers are stateless. No need to update the state machine, just blindly accept it.
        // We have to copy the data into an allocated storage because the API expects it: the lifetime shall be
        // independent of the input data and the memory shall be free-able.
        const size_t payload_size =
            (subscription->extent < frame->payload_size) ? subscription->extent : frame->payload_size;
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	695a      	ldr	r2, [r3, #20]
 800cf7c:	68bb      	ldr	r3, [r7, #8]
 800cf7e:	699b      	ldr	r3, [r3, #24]
        const size_t payload_size =
 800cf80:	4293      	cmp	r3, r2
 800cf82:	bf28      	it	cs
 800cf84:	4613      	movcs	r3, r2
 800cf86:	61bb      	str	r3, [r7, #24]
        void* const payload = ins->memory_allocate(ins, payload_size);
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	689b      	ldr	r3, [r3, #8]
 800cf8c:	69b9      	ldr	r1, [r7, #24]
 800cf8e:	68f8      	ldr	r0, [r7, #12]
 800cf90:	4798      	blx	r3
 800cf92:	6178      	str	r0, [r7, #20]
        if (payload != NULL)
 800cf94:	697b      	ldr	r3, [r7, #20]
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d01a      	beq.n	800cfd0 <rxAcceptFrame+0x21c>
        {
            rxInitTransferMetadataFromFrame(frame, &out_transfer->metadata);
 800cf9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf9c:	4619      	mov	r1, r3
 800cf9e:	6878      	ldr	r0, [r7, #4]
 800cfa0:	f7ff fb32 	bl	800c608 <rxInitTransferMetadataFromFrame>
            out_transfer->timestamp_usec = frame->timestamp_usec;
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfaa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800cfac:	e9c1 2302 	strd	r2, r3, [r1, #8]
            out_transfer->payload_size   = payload_size;
 800cfb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfb2:	69ba      	ldr	r2, [r7, #24]
 800cfb4:	611a      	str	r2, [r3, #16]
            out_transfer->payload        = payload;
 800cfb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfb8:	697a      	ldr	r2, [r7, #20]
 800cfba:	615a      	str	r2, [r3, #20]
            // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
            // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
            (void) memcpy(payload, frame->payload, payload_size);  // NOLINT
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	699b      	ldr	r3, [r3, #24]
 800cfc0:	69ba      	ldr	r2, [r7, #24]
 800cfc2:	4619      	mov	r1, r3
 800cfc4:	6978      	ldr	r0, [r7, #20]
 800cfc6:	f001 fd14 	bl	800e9f2 <memcpy>
            out = 1;
 800cfca:	2301      	movs	r3, #1
 800cfcc:	77fb      	strb	r3, [r7, #31]
 800cfce:	e001      	b.n	800cfd4 <rxAcceptFrame+0x220>
        }
        else
        {
            out = -CANARD_ERROR_OUT_OF_MEMORY;
 800cfd0:	23fd      	movs	r3, #253	@ 0xfd
 800cfd2:	77fb      	strb	r3, [r7, #31]
        }
    }
    return out;
 800cfd4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800cfd8:	4618      	mov	r0, r3
 800cfda:	3720      	adds	r7, #32
 800cfdc:	46bd      	mov	sp, r7
 800cfde:	bdb0      	pop	{r4, r5, r7, pc}
 800cfe0:	080121a4 	.word	0x080121a4
 800cfe4:	08012e74 	.word	0x08012e74
 800cfe8:	08011fe0 	.word	0x08011fe0
 800cfec:	080126a4 	.word	0x080126a4
 800cff0:	080126c0 	.word	0x080126c0
 800cff4:	08012438 	.word	0x08012438
 800cff8:	08012494 	.word	0x08012494
 800cffc:	080125d4 	.word	0x080125d4
 800d000:	080126e8 	.word	0x080126e8
 800d004:	080124b4 	.word	0x080124b4
 800d008:	08012740 	.word	0x08012740
 800d00c:	0801274c 	.word	0x0801274c

0800d010 <rxSubscriptionPredicateOnPortID>:

CANARD_PRIVATE int8_t
rxSubscriptionPredicateOnPortID(void* const user_reference,  // NOSONAR Cavl API requires pointer to non-const.
                                const CanardTreeNode* const node)
{
 800d010:	b480      	push	{r7}
 800d012:	b085      	sub	sp, #20
 800d014:	af00      	add	r7, sp, #0
 800d016:	6078      	str	r0, [r7, #4]
 800d018:	6039      	str	r1, [r7, #0]
    const CanardPortID  sought    = *((const CanardPortID*) user_reference);
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	881b      	ldrh	r3, [r3, #0]
 800d01e:	81fb      	strh	r3, [r7, #14]
    const CanardPortID  other     = ((const CanardRxSubscription*) node)->port_id;
 800d020:	683b      	ldr	r3, [r7, #0]
 800d022:	8b9b      	ldrh	r3, [r3, #28]
 800d024:	81bb      	strh	r3, [r7, #12]
    static const int8_t NegPos[2] = {-1, +1};
    // Clang-Tidy mistakenly identifies a narrowing cast to int8_t here, which is incorrect.
    return (sought == other) ? 0 : NegPos[sought > other];  // NOLINT no narrowing conversion is taking place here
 800d026:	89fa      	ldrh	r2, [r7, #14]
 800d028:	89bb      	ldrh	r3, [r7, #12]
 800d02a:	429a      	cmp	r2, r3
 800d02c:	d00a      	beq.n	800d044 <rxSubscriptionPredicateOnPortID+0x34>
 800d02e:	89fa      	ldrh	r2, [r7, #14]
 800d030:	89bb      	ldrh	r3, [r7, #12]
 800d032:	429a      	cmp	r2, r3
 800d034:	bf8c      	ite	hi
 800d036:	2301      	movhi	r3, #1
 800d038:	2300      	movls	r3, #0
 800d03a:	b2db      	uxtb	r3, r3
 800d03c:	461a      	mov	r2, r3
 800d03e:	4b05      	ldr	r3, [pc, #20]	@ (800d054 <rxSubscriptionPredicateOnPortID+0x44>)
 800d040:	569b      	ldrsb	r3, [r3, r2]
 800d042:	e000      	b.n	800d046 <rxSubscriptionPredicateOnPortID+0x36>
 800d044:	2300      	movs	r3, #0
}
 800d046:	4618      	mov	r0, r3
 800d048:	3714      	adds	r7, #20
 800d04a:	46bd      	mov	sp, r7
 800d04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d050:	4770      	bx	lr
 800d052:	bf00      	nop
 800d054:	08012e60 	.word	0x08012e60

0800d058 <rxSubscriptionPredicateOnStruct>:

CANARD_PRIVATE int8_t
rxSubscriptionPredicateOnStruct(void* const user_reference,  // NOSONAR Cavl API requires pointer to non-const.
                                const CanardTreeNode* const node)
{
 800d058:	b580      	push	{r7, lr}
 800d05a:	b082      	sub	sp, #8
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	6078      	str	r0, [r7, #4]
 800d060:	6039      	str	r1, [r7, #0]
    return rxSubscriptionPredicateOnPortID(&((CanardRxSubscription*) user_reference)->port_id, node);
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	331c      	adds	r3, #28
 800d066:	6839      	ldr	r1, [r7, #0]
 800d068:	4618      	mov	r0, r3
 800d06a:	f7ff ffd1 	bl	800d010 <rxSubscriptionPredicateOnPortID>
 800d06e:	4603      	mov	r3, r0
}
 800d070:	4618      	mov	r0, r3
 800d072:	3708      	adds	r7, #8
 800d074:	46bd      	mov	sp, r7
 800d076:	bd80      	pop	{r7, pc}

0800d078 <canardInit>:
    14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14,  // 33-48
    15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15,  // 49-64
};

CanardInstance canardInit(const CanardMemoryAllocate memory_allocate, const CanardMemoryFree memory_free)
{
 800d078:	b5b0      	push	{r4, r5, r7, lr}
 800d07a:	b08c      	sub	sp, #48	@ 0x30
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	60f8      	str	r0, [r7, #12]
 800d080:	60b9      	str	r1, [r7, #8]
 800d082:	607a      	str	r2, [r7, #4]
    CANARD_ASSERT(memory_allocate != NULL);
 800d084:	68bb      	ldr	r3, [r7, #8]
 800d086:	2b00      	cmp	r3, #0
 800d088:	d106      	bne.n	800d098 <canardInit+0x20>
 800d08a:	4b16      	ldr	r3, [pc, #88]	@ (800d0e4 <canardInit+0x6c>)
 800d08c:	4a16      	ldr	r2, [pc, #88]	@ (800d0e8 <canardInit+0x70>)
 800d08e:	f240 31d6 	movw	r1, #982	@ 0x3d6
 800d092:	4816      	ldr	r0, [pc, #88]	@ (800d0ec <canardInit+0x74>)
 800d094:	f000 fb1c 	bl	800d6d0 <__assert_func>
    CANARD_ASSERT(memory_free != NULL);
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d106      	bne.n	800d0ac <canardInit+0x34>
 800d09e:	4b14      	ldr	r3, [pc, #80]	@ (800d0f0 <canardInit+0x78>)
 800d0a0:	4a11      	ldr	r2, [pc, #68]	@ (800d0e8 <canardInit+0x70>)
 800d0a2:	f240 31d7 	movw	r1, #983	@ 0x3d7
 800d0a6:	4811      	ldr	r0, [pc, #68]	@ (800d0ec <canardInit+0x74>)
 800d0a8:	f000 fb12 	bl	800d6d0 <__assert_func>
    const CanardInstance out = {
 800d0ac:	2300      	movs	r3, #0
 800d0ae:	617b      	str	r3, [r7, #20]
 800d0b0:	23ff      	movs	r3, #255	@ 0xff
 800d0b2:	763b      	strb	r3, [r7, #24]
 800d0b4:	68bb      	ldr	r3, [r7, #8]
 800d0b6:	61fb      	str	r3, [r7, #28]
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	623b      	str	r3, [r7, #32]
 800d0bc:	2300      	movs	r3, #0
 800d0be:	627b      	str	r3, [r7, #36]	@ 0x24
 800d0c0:	2300      	movs	r3, #0
 800d0c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d0c4:	2300      	movs	r3, #0
 800d0c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        .node_id          = CANARD_NODE_ID_UNSET,
        .memory_allocate  = memory_allocate,
        .memory_free      = memory_free,
        .rx_subscriptions = {NULL, NULL, NULL},
    };
    return out;
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	461d      	mov	r5, r3
 800d0cc:	f107 0414 	add.w	r4, r7, #20
 800d0d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d0d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800d0d4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800d0d8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800d0dc:	68f8      	ldr	r0, [r7, #12]
 800d0de:	3730      	adds	r7, #48	@ 0x30
 800d0e0:	46bd      	mov	sp, r7
 800d0e2:	bdb0      	pop	{r4, r5, r7, pc}
 800d0e4:	0801276c 	.word	0x0801276c
 800d0e8:	08012ce8 	.word	0x08012ce8
 800d0ec:	08011fe0 	.word	0x08011fe0
 800d0f0:	0801278c 	.word	0x0801278c

0800d0f4 <canardTxInit>:

CanardTxQueue canardTxInit(const size_t capacity, const size_t mtu_bytes)
{
 800d0f4:	b4b0      	push	{r4, r5, r7}
 800d0f6:	b08b      	sub	sp, #44	@ 0x2c
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	60f8      	str	r0, [r7, #12]
 800d0fc:	60b9      	str	r1, [r7, #8]
 800d0fe:	607a      	str	r2, [r7, #4]
    CanardTxQueue out = {
 800d100:	68bb      	ldr	r3, [r7, #8]
 800d102:	617b      	str	r3, [r7, #20]
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	61bb      	str	r3, [r7, #24]
 800d108:	2300      	movs	r3, #0
 800d10a:	61fb      	str	r3, [r7, #28]
 800d10c:	2300      	movs	r3, #0
 800d10e:	623b      	str	r3, [r7, #32]
 800d110:	2300      	movs	r3, #0
 800d112:	627b      	str	r3, [r7, #36]	@ 0x24
        .mtu_bytes      = mtu_bytes,
        .size           = 0,
        .root           = NULL,
        .user_reference = NULL,
    };
    return out;
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	461d      	mov	r5, r3
 800d118:	f107 0414 	add.w	r4, r7, #20
 800d11c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d11e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800d120:	6823      	ldr	r3, [r4, #0]
 800d122:	602b      	str	r3, [r5, #0]
}
 800d124:	68f8      	ldr	r0, [r7, #12]
 800d126:	372c      	adds	r7, #44	@ 0x2c
 800d128:	46bd      	mov	sp, r7
 800d12a:	bcb0      	pop	{r4, r5, r7}
 800d12c:	4770      	bx	lr
	...

0800d130 <canardTxPush>:
                     CanardInstance* const               ins,
                     const CanardMicrosecond             tx_deadline_usec,
                     const CanardTransferMetadata* const metadata,
                     const size_t                        payload_size,
                     const void* const                   payload)
{
 800d130:	b580      	push	{r7, lr}
 800d132:	b08e      	sub	sp, #56	@ 0x38
 800d134:	af06      	add	r7, sp, #24
 800d136:	60f8      	str	r0, [r7, #12]
 800d138:	60b9      	str	r1, [r7, #8]
 800d13a:	e9c7 2300 	strd	r2, r3, [r7]
    int32_t out = -CANARD_ERROR_INVALID_ARGUMENT;
 800d13e:	f06f 0301 	mvn.w	r3, #1
 800d142:	61fb      	str	r3, [r7, #28]
    if ((ins != NULL) && (que != NULL) && (metadata != NULL) && ((payload != NULL) || (0U == payload_size)))
 800d144:	68bb      	ldr	r3, [r7, #8]
 800d146:	2b00      	cmp	r3, #0
 800d148:	d062      	beq.n	800d210 <canardTxPush+0xe0>
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d05f      	beq.n	800d210 <canardTxPush+0xe0>
 800d150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d152:	2b00      	cmp	r3, #0
 800d154:	d05c      	beq.n	800d210 <canardTxPush+0xe0>
 800d156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d102      	bne.n	800d162 <canardTxPush+0x32>
 800d15c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d156      	bne.n	800d210 <canardTxPush+0xe0>
    {
        const size_t  pl_mtu       = adjustPresentationLayerMTU(que->mtu_bytes);
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	685b      	ldr	r3, [r3, #4]
 800d166:	4618      	mov	r0, r3
 800d168:	f7fe fc02 	bl	800b970 <adjustPresentationLayerMTU>
 800d16c:	61b8      	str	r0, [r7, #24]
        const int32_t maybe_can_id = txMakeCANID(metadata, payload_size, payload, ins->node_id, pl_mtu);
 800d16e:	68bb      	ldr	r3, [r7, #8]
 800d170:	791a      	ldrb	r2, [r3, #4]
 800d172:	69bb      	ldr	r3, [r7, #24]
 800d174:	9300      	str	r3, [sp, #0]
 800d176:	4613      	mov	r3, r2
 800d178:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d17a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d17c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d17e:	f7fe fc27 	bl	800b9d0 <txMakeCANID>
 800d182:	6178      	str	r0, [r7, #20]
        if (maybe_can_id >= 0)
 800d184:	697b      	ldr	r3, [r7, #20]
 800d186:	2b00      	cmp	r3, #0
 800d188:	db40      	blt.n	800d20c <canardTxPush+0xdc>
        {
            if (payload_size <= pl_mtu)
 800d18a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d18c:	69bb      	ldr	r3, [r7, #24]
 800d18e:	429a      	cmp	r2, r3
 800d190:	d81c      	bhi.n	800d1cc <canardTxPush+0x9c>
            {
                out = txPushSingleFrame(que,
 800d192:	697b      	ldr	r3, [r7, #20]
                                        ins,
                                        tx_deadline_usec,
                                        (uint32_t) maybe_can_id,
                                        metadata->transfer_id,
 800d194:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d196:	7952      	ldrb	r2, [r2, #5]
                out = txPushSingleFrame(que,
 800d198:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d19a:	9103      	str	r1, [sp, #12]
 800d19c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d19e:	9102      	str	r1, [sp, #8]
 800d1a0:	9201      	str	r2, [sp, #4]
 800d1a2:	9300      	str	r3, [sp, #0]
 800d1a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d1a8:	68b9      	ldr	r1, [r7, #8]
 800d1aa:	68f8      	ldr	r0, [r7, #12]
 800d1ac:	f7fe fdda 	bl	800bd64 <txPushSingleFrame>
 800d1b0:	61f8      	str	r0, [r7, #28]
                                        payload_size,
                                        payload);
                CANARD_ASSERT((out < 0) || (out == 1));
 800d1b2:	69fb      	ldr	r3, [r7, #28]
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	db2b      	blt.n	800d210 <canardTxPush+0xe0>
 800d1b8:	69fb      	ldr	r3, [r7, #28]
 800d1ba:	2b01      	cmp	r3, #1
 800d1bc:	d028      	beq.n	800d210 <canardTxPush+0xe0>
 800d1be:	4b1c      	ldr	r3, [pc, #112]	@ (800d230 <canardTxPush+0x100>)
 800d1c0:	4a1c      	ldr	r2, [pc, #112]	@ (800d234 <canardTxPush+0x104>)
 800d1c2:	f240 4105 	movw	r1, #1029	@ 0x405
 800d1c6:	481c      	ldr	r0, [pc, #112]	@ (800d238 <canardTxPush+0x108>)
 800d1c8:	f000 fa82 	bl	800d6d0 <__assert_func>
            }
            else
            {
                out = txPushMultiFrame(que,
 800d1cc:	697b      	ldr	r3, [r7, #20]
                                       ins,
                                       pl_mtu,
                                       tx_deadline_usec,
                                       (uint32_t) maybe_can_id,
                                       metadata->transfer_id,
 800d1ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d1d0:	7952      	ldrb	r2, [r2, #5]
                out = txPushMultiFrame(que,
 800d1d2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d1d4:	9105      	str	r1, [sp, #20]
 800d1d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d1d8:	9104      	str	r1, [sp, #16]
 800d1da:	9203      	str	r2, [sp, #12]
 800d1dc:	9302      	str	r3, [sp, #8]
 800d1de:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d1e2:	e9cd 2300 	strd	r2, r3, [sp]
 800d1e6:	69ba      	ldr	r2, [r7, #24]
 800d1e8:	68b9      	ldr	r1, [r7, #8]
 800d1ea:	68f8      	ldr	r0, [r7, #12]
 800d1ec:	f7fe ffd4 	bl	800c198 <txPushMultiFrame>
 800d1f0:	61f8      	str	r0, [r7, #28]
                                       payload_size,
                                       payload);
                CANARD_ASSERT((out < 0) || (out >= 2));
 800d1f2:	69fb      	ldr	r3, [r7, #28]
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	db0b      	blt.n	800d210 <canardTxPush+0xe0>
 800d1f8:	69fb      	ldr	r3, [r7, #28]
 800d1fa:	2b01      	cmp	r3, #1
 800d1fc:	dc08      	bgt.n	800d210 <canardTxPush+0xe0>
 800d1fe:	4b0f      	ldr	r3, [pc, #60]	@ (800d23c <canardTxPush+0x10c>)
 800d200:	4a0c      	ldr	r2, [pc, #48]	@ (800d234 <canardTxPush+0x104>)
 800d202:	f240 4111 	movw	r1, #1041	@ 0x411
 800d206:	480c      	ldr	r0, [pc, #48]	@ (800d238 <canardTxPush+0x108>)
 800d208:	f000 fa62 	bl	800d6d0 <__assert_func>
            }
        }
        else
        {
            out = maybe_can_id;
 800d20c:	697b      	ldr	r3, [r7, #20]
 800d20e:	61fb      	str	r3, [r7, #28]
        }
    }
    CANARD_ASSERT(out != 0);
 800d210:	69fb      	ldr	r3, [r7, #28]
 800d212:	2b00      	cmp	r3, #0
 800d214:	d106      	bne.n	800d224 <canardTxPush+0xf4>
 800d216:	4b0a      	ldr	r3, [pc, #40]	@ (800d240 <canardTxPush+0x110>)
 800d218:	4a06      	ldr	r2, [pc, #24]	@ (800d234 <canardTxPush+0x104>)
 800d21a:	f240 4119 	movw	r1, #1049	@ 0x419
 800d21e:	4806      	ldr	r0, [pc, #24]	@ (800d238 <canardTxPush+0x108>)
 800d220:	f000 fa56 	bl	800d6d0 <__assert_func>
    return out;
 800d224:	69fb      	ldr	r3, [r7, #28]
}
 800d226:	4618      	mov	r0, r3
 800d228:	3720      	adds	r7, #32
 800d22a:	46bd      	mov	sp, r7
 800d22c:	bd80      	pop	{r7, pc}
 800d22e:	bf00      	nop
 800d230:	080122dc 	.word	0x080122dc
 800d234:	08012cf4 	.word	0x08012cf4
 800d238:	08011fe0 	.word	0x08011fe0
 800d23c:	08012420 	.word	0x08012420
 800d240:	080127a8 	.word	0x080127a8

0800d244 <canardTxPeek>:

const CanardTxQueueItem* canardTxPeek(const CanardTxQueue* const que)
{
 800d244:	b580      	push	{r7, lr}
 800d246:	b084      	sub	sp, #16
 800d248:	af00      	add	r7, sp, #0
 800d24a:	6078      	str	r0, [r7, #4]
    const CanardTxQueueItem* out = NULL;
 800d24c:	2300      	movs	r3, #0
 800d24e:	60fb      	str	r3, [r7, #12]
    if (que != NULL)
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	2b00      	cmp	r3, #0
 800d254:	d006      	beq.n	800d264 <canardTxPeek+0x20>
    {
        // Paragraph 6.7.2.1.15 of the C standard says:
        //     A pointer to a structure object, suitably converted, points to its initial member, and vice versa.
        out = (const CanardTxQueueItem*) cavlFindExtremum(que->root, false);
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	68db      	ldr	r3, [r3, #12]
 800d25a:	2100      	movs	r1, #0
 800d25c:	4618      	mov	r0, r3
 800d25e:	f7fd ff1d 	bl	800b09c <cavlFindExtremum>
 800d262:	60f8      	str	r0, [r7, #12]
    }
    return out;
 800d264:	68fb      	ldr	r3, [r7, #12]
}
 800d266:	4618      	mov	r0, r3
 800d268:	3710      	adds	r7, #16
 800d26a:	46bd      	mov	sp, r7
 800d26c:	bd80      	pop	{r7, pc}

0800d26e <canardTxPop>:

CanardTxQueueItem* canardTxPop(CanardTxQueue* const que, const CanardTxQueueItem* const item)
{
 800d26e:	b580      	push	{r7, lr}
 800d270:	b084      	sub	sp, #16
 800d272:	af00      	add	r7, sp, #0
 800d274:	6078      	str	r0, [r7, #4]
 800d276:	6039      	str	r1, [r7, #0]
    CanardTxQueueItem* out = NULL;
 800d278:	2300      	movs	r3, #0
 800d27a:	60fb      	str	r3, [r7, #12]
    if ((que != NULL) && (item != NULL))
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d010      	beq.n	800d2a4 <canardTxPop+0x36>
 800d282:	683b      	ldr	r3, [r7, #0]
 800d284:	2b00      	cmp	r3, #0
 800d286:	d00d      	beq.n	800d2a4 <canardTxPop+0x36>
    {
        // Intentional violation of MISRA: casting away const qualifier. This is considered safe because the API
        // contract dictates that the pointer shall point to a mutable entity in RAM previously allocated by the
        // memory manager. It is difficult to avoid this cast in this context.
        out = (CanardTxQueueItem*) item;  // NOSONAR casting away const qualifier.
 800d288:	683b      	ldr	r3, [r7, #0]
 800d28a:	60fb      	str	r3, [r7, #12]
        // Paragraph 6.7.2.1.15 of the C standard says:
        //     A pointer to a structure object, suitably converted, points to its initial member, and vice versa.
        // Note that the highest-priority frame is always a leaf node in the AVL tree, which means that it is very
        // cheap to remove.
        cavlRemove(&que->root, &item->base);
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	330c      	adds	r3, #12
 800d290:	683a      	ldr	r2, [r7, #0]
 800d292:	4611      	mov	r1, r2
 800d294:	4618      	mov	r0, r3
 800d296:	f7fe f957 	bl	800b548 <cavlRemove>
        que->size--;
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	689b      	ldr	r3, [r3, #8]
 800d29e:	1e5a      	subs	r2, r3, #1
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	609a      	str	r2, [r3, #8]
    }
    return out;
 800d2a4:	68fb      	ldr	r3, [r7, #12]
}
 800d2a6:	4618      	mov	r0, r3
 800d2a8:	3710      	adds	r7, #16
 800d2aa:	46bd      	mov	sp, r7
 800d2ac:	bd80      	pop	{r7, pc}
	...

0800d2b0 <canardRxAccept>:
                      const CanardMicrosecond      timestamp_usec,
                      const CanardFrame* const     frame,
                      const uint8_t                redundant_transport_index,
                      CanardRxTransfer* const      out_transfer,
                      CanardRxSubscription** const out_subscription)
{
 800d2b0:	b580      	push	{r7, lr}
 800d2b2:	b090      	sub	sp, #64	@ 0x40
 800d2b4:	af02      	add	r7, sp, #8
 800d2b6:	60f8      	str	r0, [r7, #12]
 800d2b8:	e9c7 2300 	strd	r2, r3, [r7]
    int8_t out = -CANARD_ERROR_INVALID_ARGUMENT;
 800d2bc:	23fe      	movs	r3, #254	@ 0xfe
 800d2be:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if ((ins != NULL) && (out_transfer != NULL) && (frame != NULL) && (frame->extended_can_id <= CAN_EXT_ID_MASK) &&
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d068      	beq.n	800d39a <canardRxAccept+0xea>
 800d2c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d065      	beq.n	800d39a <canardRxAccept+0xea>
 800d2ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d062      	beq.n	800d39a <canardRxAccept+0xea>
 800d2d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d2dc:	d25d      	bcs.n	800d39a <canardRxAccept+0xea>
        ((frame->payload != NULL) || (0 == frame->payload_size)))
 800d2de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2e0:	689b      	ldr	r3, [r3, #8]
    if ((ins != NULL) && (out_transfer != NULL) && (frame != NULL) && (frame->extended_can_id <= CAN_EXT_ID_MASK) &&
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d103      	bne.n	800d2ee <canardRxAccept+0x3e>
        ((frame->payload != NULL) || (0 == frame->payload_size)))
 800d2e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2e8:	685b      	ldr	r3, [r3, #4]
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d155      	bne.n	800d39a <canardRxAccept+0xea>
    {
        RxFrameModel model = {0};
 800d2ee:	f107 0310 	add.w	r3, r7, #16
 800d2f2:	2220      	movs	r2, #32
 800d2f4:	2100      	movs	r1, #0
 800d2f6:	4618      	mov	r0, r3
 800d2f8:	f001 fa95 	bl	800e826 <memset>
        if (rxTryParseFrame(timestamp_usec, frame, &model))
 800d2fc:	f107 0310 	add.w	r3, r7, #16
 800d300:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d302:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d306:	f7ff f83b 	bl	800c380 <rxTryParseFrame>
 800d30a:	4603      	mov	r3, r0
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d041      	beq.n	800d394 <canardRxAccept+0xe4>
        {
            if ((CANARD_NODE_ID_UNSET == model.destination_node_id) || (ins->node_id == model.destination_node_id))
 800d310:	7f7b      	ldrb	r3, [r7, #29]
 800d312:	2bff      	cmp	r3, #255	@ 0xff
 800d314:	d004      	beq.n	800d320 <canardRxAccept+0x70>
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	791a      	ldrb	r2, [r3, #4]
 800d31a:	7f7b      	ldrb	r3, [r7, #29]
 800d31c:	429a      	cmp	r2, r3
 800d31e:	d135      	bne.n	800d38c <canardRxAccept+0xdc>
            {
                // This is the reason the function has a logarithmic time complexity of the number of subscriptions.
                // Note also that this one of the two variable-complexity operations in the RX pipeline; the other one
                // is memcpy(). Excepting these two cases, the entire RX pipeline contains neither loops nor recursion.
                CanardRxSubscription* const sub =
                    (CanardRxSubscription*) cavlSearch(&ins->rx_subscriptions[(size_t) model.transfer_kind],
 800d320:	7e7b      	ldrb	r3, [r7, #25]
 800d322:	3304      	adds	r3, #4
 800d324:	009b      	lsls	r3, r3, #2
 800d326:	68fa      	ldr	r2, [r7, #12]
 800d328:	18d0      	adds	r0, r2, r3
 800d32a:	f107 0310 	add.w	r3, r7, #16
 800d32e:	f103 010a 	add.w	r1, r3, #10
 800d332:	2300      	movs	r3, #0
 800d334:	4a21      	ldr	r2, [pc, #132]	@ (800d3bc <canardRxAccept+0x10c>)
 800d336:	f7fe f889 	bl	800b44c <cavlSearch>
 800d33a:	6338      	str	r0, [r7, #48]	@ 0x30
                                                       &model.port_id,
                                                       &rxSubscriptionPredicateOnPortID,
                                                       NULL);
                if (out_subscription != NULL)
 800d33c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d002      	beq.n	800d348 <canardRxAccept+0x98>
                {
                    *out_subscription = sub;  // Expose selected instance to the caller.
 800d342:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d344:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d346:	601a      	str	r2, [r3, #0]
                }
                if (sub != NULL)
 800d348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d01a      	beq.n	800d384 <canardRxAccept+0xd4>
                {
                    CANARD_ASSERT(sub->port_id == model.port_id);
 800d34e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d350:	8b9a      	ldrh	r2, [r3, #28]
 800d352:	8b7b      	ldrh	r3, [r7, #26]
 800d354:	429a      	cmp	r2, r3
 800d356:	d006      	beq.n	800d366 <canardRxAccept+0xb6>
 800d358:	4b19      	ldr	r3, [pc, #100]	@ (800d3c0 <canardRxAccept+0x110>)
 800d35a:	4a1a      	ldr	r2, [pc, #104]	@ (800d3c4 <canardRxAccept+0x114>)
 800d35c:	f240 415a 	movw	r1, #1114	@ 0x45a
 800d360:	4819      	ldr	r0, [pc, #100]	@ (800d3c8 <canardRxAccept+0x118>)
 800d362:	f000 f9b5 	bl	800d6d0 <__assert_func>
                    out = rxAcceptFrame(ins, sub, &model, redundant_transport_index, out_transfer);
 800d366:	f897 1044 	ldrb.w	r1, [r7, #68]	@ 0x44
 800d36a:	f107 0210 	add.w	r2, r7, #16
 800d36e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d370:	9300      	str	r3, [sp, #0]
 800d372:	460b      	mov	r3, r1
 800d374:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d376:	68f8      	ldr	r0, [r7, #12]
 800d378:	f7ff fd1c 	bl	800cdb4 <rxAcceptFrame>
 800d37c:	4603      	mov	r3, r0
 800d37e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            {
 800d382:	e00a      	b.n	800d39a <canardRxAccept+0xea>
                }
                else
                {
                    out = 0;  // No matching subscription.
 800d384:	2300      	movs	r3, #0
 800d386:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            {
 800d38a:	e006      	b.n	800d39a <canardRxAccept+0xea>
                }
            }
            else
            {
                out = 0;  // Mis-addressed frame (normally it should be filtered out by the hardware).
 800d38c:	2300      	movs	r3, #0
 800d38e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800d392:	e002      	b.n	800d39a <canardRxAccept+0xea>
            }
        }
        else
        {
            out = 0;  // A non-UAVCAN/CAN input frame.
 800d394:	2300      	movs	r3, #0
 800d396:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
    }
    CANARD_ASSERT(out <= 1);
 800d39a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800d39e:	2b01      	cmp	r3, #1
 800d3a0:	dd06      	ble.n	800d3b0 <canardRxAccept+0x100>
 800d3a2:	4b0a      	ldr	r3, [pc, #40]	@ (800d3cc <canardRxAccept+0x11c>)
 800d3a4:	4a07      	ldr	r2, [pc, #28]	@ (800d3c4 <canardRxAccept+0x114>)
 800d3a6:	f240 416c 	movw	r1, #1132	@ 0x46c
 800d3aa:	4807      	ldr	r0, [pc, #28]	@ (800d3c8 <canardRxAccept+0x118>)
 800d3ac:	f000 f990 	bl	800d6d0 <__assert_func>
    return out;
 800d3b0:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800d3b4:	4618      	mov	r0, r3
 800d3b6:	3738      	adds	r7, #56	@ 0x38
 800d3b8:	46bd      	mov	sp, r7
 800d3ba:	bd80      	pop	{r7, pc}
 800d3bc:	0800d011 	.word	0x0800d011
 800d3c0:	080127b4 	.word	0x080127b4
 800d3c4:	08012e50 	.word	0x08012e50
 800d3c8:	08011fe0 	.word	0x08011fe0
 800d3cc:	080127d4 	.word	0x080127d4

0800d3d0 <canardRxSubscribe>:
                         const CanardTransferKind    transfer_kind,
                         const CanardPortID          port_id,
                         const size_t                extent,
                         const CanardMicrosecond     transfer_id_timeout_usec,
                         CanardRxSubscription* const out_subscription)
{
 800d3d0:	b580      	push	{r7, lr}
 800d3d2:	b088      	sub	sp, #32
 800d3d4:	af00      	add	r7, sp, #0
 800d3d6:	60f8      	str	r0, [r7, #12]
 800d3d8:	607b      	str	r3, [r7, #4]
 800d3da:	460b      	mov	r3, r1
 800d3dc:	72fb      	strb	r3, [r7, #11]
 800d3de:	4613      	mov	r3, r2
 800d3e0:	813b      	strh	r3, [r7, #8]
    int8_t       out = -CANARD_ERROR_INVALID_ARGUMENT;
 800d3e2:	23fe      	movs	r3, #254	@ 0xfe
 800d3e4:	77fb      	strb	r3, [r7, #31]
    const size_t tk  = (size_t) transfer_kind;
 800d3e6:	7afb      	ldrb	r3, [r7, #11]
 800d3e8:	617b      	str	r3, [r7, #20]
    if ((ins != NULL) && (out_subscription != NULL) && (tk < CANARD_NUM_TRANSFER_KINDS))
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d04a      	beq.n	800d486 <canardRxSubscribe+0xb6>
 800d3f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d047      	beq.n	800d486 <canardRxSubscribe+0xb6>
 800d3f6:	697b      	ldr	r3, [r7, #20]
 800d3f8:	2b02      	cmp	r3, #2
 800d3fa:	d844      	bhi.n	800d486 <canardRxSubscribe+0xb6>
    {
        // Reset to the initial state. This is absolutely critical because the new payload size limit may be larger
        // than the old value; if there are any payload buffers allocated, we may overrun them because they are shorter
        // than the new payload limit. So we clear the subscription and thus ensure that no overrun may occur.
        out = canardRxUnsubscribe(ins, transfer_kind, port_id);
 800d3fc:	893a      	ldrh	r2, [r7, #8]
 800d3fe:	7afb      	ldrb	r3, [r7, #11]
 800d400:	4619      	mov	r1, r3
 800d402:	68f8      	ldr	r0, [r7, #12]
 800d404:	f000 f850 	bl	800d4a8 <canardRxUnsubscribe>
 800d408:	4603      	mov	r3, r0
 800d40a:	77fb      	strb	r3, [r7, #31]
        if (out >= 0)
 800d40c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d410:	2b00      	cmp	r3, #0
 800d412:	db38      	blt.n	800d486 <canardRxSubscribe+0xb6>
        {
            out_subscription->transfer_id_timeout_usec = transfer_id_timeout_usec;
 800d414:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d416:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800d41a:	e9c1 2304 	strd	r2, r3, [r1, #16]
            out_subscription->extent                   = extent;
 800d41e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d420:	687a      	ldr	r2, [r7, #4]
 800d422:	619a      	str	r2, [r3, #24]
            out_subscription->port_id                  = port_id;
 800d424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d426:	893a      	ldrh	r2, [r7, #8]
 800d428:	839a      	strh	r2, [r3, #28]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 800d42a:	2300      	movs	r3, #0
 800d42c:	61bb      	str	r3, [r7, #24]
 800d42e:	e009      	b.n	800d444 <canardRxSubscribe+0x74>
            {
                // The sessions will be created ad-hoc. Normally, for a low-jitter deterministic system,
                // we could have pre-allocated sessions here, but that requires too much memory to be feasible.
                // We could accept an extra argument that would instruct us to pre-allocate sessions here?
                out_subscription->sessions[i] = NULL;
 800d430:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d432:	69bb      	ldr	r3, [r7, #24]
 800d434:	3308      	adds	r3, #8
 800d436:	009b      	lsls	r3, r3, #2
 800d438:	4413      	add	r3, r2
 800d43a:	2200      	movs	r2, #0
 800d43c:	605a      	str	r2, [r3, #4]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 800d43e:	69bb      	ldr	r3, [r7, #24]
 800d440:	3301      	adds	r3, #1
 800d442:	61bb      	str	r3, [r7, #24]
 800d444:	69bb      	ldr	r3, [r7, #24]
 800d446:	2b7f      	cmp	r3, #127	@ 0x7f
 800d448:	d9f2      	bls.n	800d430 <canardRxSubscribe+0x60>
            }
            const CanardTreeNode* const res = cavlSearch(&ins->rx_subscriptions[tk],
 800d44a:	697b      	ldr	r3, [r7, #20]
 800d44c:	3304      	adds	r3, #4
 800d44e:	009b      	lsls	r3, r3, #2
 800d450:	68fa      	ldr	r2, [r7, #12]
 800d452:	18d0      	adds	r0, r2, r3
 800d454:	4b0f      	ldr	r3, [pc, #60]	@ (800d494 <canardRxSubscribe+0xc4>)
 800d456:	4a10      	ldr	r2, [pc, #64]	@ (800d498 <canardRxSubscribe+0xc8>)
 800d458:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d45a:	f7fd fff7 	bl	800b44c <cavlSearch>
 800d45e:	6138      	str	r0, [r7, #16]
                                                         out_subscription,
                                                         &rxSubscriptionPredicateOnStruct,
                                                         &avlTrivialFactory);
            (void) res;
            CANARD_ASSERT(res == &out_subscription->base);
 800d460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d462:	693a      	ldr	r2, [r7, #16]
 800d464:	429a      	cmp	r2, r3
 800d466:	d006      	beq.n	800d476 <canardRxSubscribe+0xa6>
 800d468:	4b0c      	ldr	r3, [pc, #48]	@ (800d49c <canardRxSubscribe+0xcc>)
 800d46a:	4a0d      	ldr	r2, [pc, #52]	@ (800d4a0 <canardRxSubscribe+0xd0>)
 800d46c:	f44f 6192 	mov.w	r1, #1168	@ 0x490
 800d470:	480c      	ldr	r0, [pc, #48]	@ (800d4a4 <canardRxSubscribe+0xd4>)
 800d472:	f000 f92d 	bl	800d6d0 <__assert_func>
            out = (out > 0) ? 0 : 1;
 800d476:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	bfd4      	ite	le
 800d47e:	2301      	movle	r3, #1
 800d480:	2300      	movgt	r3, #0
 800d482:	b2db      	uxtb	r3, r3
 800d484:	77fb      	strb	r3, [r7, #31]
        }
    }
    return out;
 800d486:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d48a:	4618      	mov	r0, r3
 800d48c:	3720      	adds	r7, #32
 800d48e:	46bd      	mov	sp, r7
 800d490:	bd80      	pop	{r7, pc}
 800d492:	bf00      	nop
 800d494:	0800b7ad 	.word	0x0800b7ad
 800d498:	0800d059 	.word	0x0800d059
 800d49c:	080127e0 	.word	0x080127e0
 800d4a0:	08012f18 	.word	0x08012f18
 800d4a4:	08011fe0 	.word	0x08011fe0

0800d4a8 <canardRxUnsubscribe>:

int8_t canardRxUnsubscribe(CanardInstance* const    ins,
                           const CanardTransferKind transfer_kind,
                           const CanardPortID       port_id)
{
 800d4a8:	b580      	push	{r7, lr}
 800d4aa:	b088      	sub	sp, #32
 800d4ac:	af00      	add	r7, sp, #0
 800d4ae:	6078      	str	r0, [r7, #4]
 800d4b0:	460b      	mov	r3, r1
 800d4b2:	70fb      	strb	r3, [r7, #3]
 800d4b4:	4613      	mov	r3, r2
 800d4b6:	803b      	strh	r3, [r7, #0]
    int8_t       out = -CANARD_ERROR_INVALID_ARGUMENT;
 800d4b8:	23fe      	movs	r3, #254	@ 0xfe
 800d4ba:	77fb      	strb	r3, [r7, #31]
    const size_t tk  = (size_t) transfer_kind;
 800d4bc:	78fb      	ldrb	r3, [r7, #3]
 800d4be:	617b      	str	r3, [r7, #20]
    if ((ins != NULL) && (tk < CANARD_NUM_TRANSFER_KINDS))
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d05f      	beq.n	800d586 <canardRxUnsubscribe+0xde>
 800d4c6:	697b      	ldr	r3, [r7, #20]
 800d4c8:	2b02      	cmp	r3, #2
 800d4ca:	d85c      	bhi.n	800d586 <canardRxUnsubscribe+0xde>
    {
        CanardPortID                port_id_mutable = port_id;
 800d4cc:	883b      	ldrh	r3, [r7, #0]
 800d4ce:	81fb      	strh	r3, [r7, #14]
        CanardRxSubscription* const sub             = (CanardRxSubscription*)
            cavlSearch(&ins->rx_subscriptions[tk], &port_id_mutable, &rxSubscriptionPredicateOnPortID, NULL);
 800d4d0:	697b      	ldr	r3, [r7, #20]
 800d4d2:	3304      	adds	r3, #4
 800d4d4:	009b      	lsls	r3, r3, #2
 800d4d6:	687a      	ldr	r2, [r7, #4]
 800d4d8:	18d0      	adds	r0, r2, r3
 800d4da:	f107 010e 	add.w	r1, r7, #14
 800d4de:	2300      	movs	r3, #0
 800d4e0:	4a2c      	ldr	r2, [pc, #176]	@ (800d594 <canardRxUnsubscribe+0xec>)
 800d4e2:	f7fd ffb3 	bl	800b44c <cavlSearch>
 800d4e6:	6138      	str	r0, [r7, #16]
        if (sub != NULL)
 800d4e8:	693b      	ldr	r3, [r7, #16]
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d049      	beq.n	800d582 <canardRxUnsubscribe+0xda>
        {
            cavlRemove(&ins->rx_subscriptions[tk], &sub->base);
 800d4ee:	697b      	ldr	r3, [r7, #20]
 800d4f0:	3304      	adds	r3, #4
 800d4f2:	009b      	lsls	r3, r3, #2
 800d4f4:	687a      	ldr	r2, [r7, #4]
 800d4f6:	4413      	add	r3, r2
 800d4f8:	693a      	ldr	r2, [r7, #16]
 800d4fa:	4611      	mov	r1, r2
 800d4fc:	4618      	mov	r0, r3
 800d4fe:	f7fe f823 	bl	800b548 <cavlRemove>
            CANARD_ASSERT(sub->port_id == port_id);
 800d502:	693b      	ldr	r3, [r7, #16]
 800d504:	8b9b      	ldrh	r3, [r3, #28]
 800d506:	883a      	ldrh	r2, [r7, #0]
 800d508:	429a      	cmp	r2, r3
 800d50a:	d006      	beq.n	800d51a <canardRxUnsubscribe+0x72>
 800d50c:	4b22      	ldr	r3, [pc, #136]	@ (800d598 <canardRxUnsubscribe+0xf0>)
 800d50e:	4a23      	ldr	r2, [pc, #140]	@ (800d59c <canardRxUnsubscribe+0xf4>)
 800d510:	f240 41a5 	movw	r1, #1189	@ 0x4a5
 800d514:	4822      	ldr	r0, [pc, #136]	@ (800d5a0 <canardRxUnsubscribe+0xf8>)
 800d516:	f000 f8db 	bl	800d6d0 <__assert_func>
            out = 1;
 800d51a:	2301      	movs	r3, #1
 800d51c:	77fb      	strb	r3, [r7, #31]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 800d51e:	2300      	movs	r3, #0
 800d520:	61bb      	str	r3, [r7, #24]
 800d522:	e02a      	b.n	800d57a <canardRxUnsubscribe+0xd2>
            {
                ins->memory_free(ins, (sub->sessions[i] != NULL) ? sub->sessions[i]->payload : NULL);
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	68da      	ldr	r2, [r3, #12]
 800d528:	6939      	ldr	r1, [r7, #16]
 800d52a:	69bb      	ldr	r3, [r7, #24]
 800d52c:	3308      	adds	r3, #8
 800d52e:	009b      	lsls	r3, r3, #2
 800d530:	440b      	add	r3, r1
 800d532:	685b      	ldr	r3, [r3, #4]
 800d534:	2b00      	cmp	r3, #0
 800d536:	d007      	beq.n	800d548 <canardRxUnsubscribe+0xa0>
 800d538:	6939      	ldr	r1, [r7, #16]
 800d53a:	69bb      	ldr	r3, [r7, #24]
 800d53c:	3308      	adds	r3, #8
 800d53e:	009b      	lsls	r3, r3, #2
 800d540:	440b      	add	r3, r1
 800d542:	685b      	ldr	r3, [r3, #4]
 800d544:	691b      	ldr	r3, [r3, #16]
 800d546:	e000      	b.n	800d54a <canardRxUnsubscribe+0xa2>
 800d548:	2300      	movs	r3, #0
 800d54a:	4619      	mov	r1, r3
 800d54c:	6878      	ldr	r0, [r7, #4]
 800d54e:	4790      	blx	r2
                ins->memory_free(ins, sub->sessions[i]);
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	68da      	ldr	r2, [r3, #12]
 800d554:	6939      	ldr	r1, [r7, #16]
 800d556:	69bb      	ldr	r3, [r7, #24]
 800d558:	3308      	adds	r3, #8
 800d55a:	009b      	lsls	r3, r3, #2
 800d55c:	440b      	add	r3, r1
 800d55e:	685b      	ldr	r3, [r3, #4]
 800d560:	4619      	mov	r1, r3
 800d562:	6878      	ldr	r0, [r7, #4]
 800d564:	4790      	blx	r2
                sub->sessions[i] = NULL;
 800d566:	693a      	ldr	r2, [r7, #16]
 800d568:	69bb      	ldr	r3, [r7, #24]
 800d56a:	3308      	adds	r3, #8
 800d56c:	009b      	lsls	r3, r3, #2
 800d56e:	4413      	add	r3, r2
 800d570:	2200      	movs	r2, #0
 800d572:	605a      	str	r2, [r3, #4]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 800d574:	69bb      	ldr	r3, [r7, #24]
 800d576:	3301      	adds	r3, #1
 800d578:	61bb      	str	r3, [r7, #24]
 800d57a:	69bb      	ldr	r3, [r7, #24]
 800d57c:	2b7f      	cmp	r3, #127	@ 0x7f
 800d57e:	d9d1      	bls.n	800d524 <canardRxUnsubscribe+0x7c>
 800d580:	e001      	b.n	800d586 <canardRxUnsubscribe+0xde>
            }
        }
        else
        {
            out = 0;
 800d582:	2300      	movs	r3, #0
 800d584:	77fb      	strb	r3, [r7, #31]
        }
    }
    return out;
 800d586:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d58a:	4618      	mov	r0, r3
 800d58c:	3720      	adds	r7, #32
 800d58e:	46bd      	mov	sp, r7
 800d590:	bd80      	pop	{r7, pc}
 800d592:	bf00      	nop
 800d594:	0800d011 	.word	0x0800d011
 800d598:	08012800 	.word	0x08012800
 800d59c:	08012f2c 	.word	0x08012f2c
 800d5a0:	08011fe0 	.word	0x08011fe0

0800d5a4 <canardMakeFilterForSubject>:

CanardFilter canardMakeFilterForSubject(const CanardPortID subject_id)
{
 800d5a4:	b480      	push	{r7}
 800d5a6:	b085      	sub	sp, #20
 800d5a8:	af00      	add	r7, sp, #0
 800d5aa:	6078      	str	r0, [r7, #4]
 800d5ac:	460b      	mov	r3, r1
 800d5ae:	807b      	strh	r3, [r7, #2]
    CanardFilter out = {0};
 800d5b0:	f107 0308 	add.w	r3, r7, #8
 800d5b4:	2200      	movs	r2, #0
 800d5b6:	601a      	str	r2, [r3, #0]
 800d5b8:	605a      	str	r2, [r3, #4]

    out.extended_can_id = ((uint32_t) subject_id) << OFFSET_SUBJECT_ID;
 800d5ba:	887b      	ldrh	r3, [r7, #2]
 800d5bc:	021b      	lsls	r3, r3, #8
 800d5be:	60bb      	str	r3, [r7, #8]
    out.extended_mask   = FLAG_SERVICE_NOT_MESSAGE | FLAG_RESERVED_07 | (CANARD_SUBJECT_ID_MAX << OFFSET_SUBJECT_ID);
 800d5c0:	4b07      	ldr	r3, [pc, #28]	@ (800d5e0 <canardMakeFilterForSubject+0x3c>)
 800d5c2:	60fb      	str	r3, [r7, #12]

    return out;
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	461a      	mov	r2, r3
 800d5c8:	f107 0308 	add.w	r3, r7, #8
 800d5cc:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d5d0:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800d5d4:	6878      	ldr	r0, [r7, #4]
 800d5d6:	3714      	adds	r7, #20
 800d5d8:	46bd      	mov	sp, r7
 800d5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5de:	4770      	bx	lr
 800d5e0:	021fff80 	.word	0x021fff80

0800d5e4 <canardMakeFilterForServices>:

    return out;
}

CanardFilter canardMakeFilterForServices(const CanardNodeID local_node_id)
{
 800d5e4:	b480      	push	{r7}
 800d5e6:	b085      	sub	sp, #20
 800d5e8:	af00      	add	r7, sp, #0
 800d5ea:	6078      	str	r0, [r7, #4]
 800d5ec:	460b      	mov	r3, r1
 800d5ee:	70fb      	strb	r3, [r7, #3]
    CanardFilter out = {0};
 800d5f0:	f107 0308 	add.w	r3, r7, #8
 800d5f4:	2200      	movs	r2, #0
 800d5f6:	601a      	str	r2, [r3, #0]
 800d5f8:	605a      	str	r2, [r3, #4]

    out.extended_can_id = FLAG_SERVICE_NOT_MESSAGE | (((uint32_t) local_node_id) << OFFSET_DST_NODE_ID);
 800d5fa:	78fb      	ldrb	r3, [r7, #3]
 800d5fc:	01db      	lsls	r3, r3, #7
 800d5fe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800d602:	60bb      	str	r3, [r7, #8]
    out.extended_mask   = FLAG_SERVICE_NOT_MESSAGE | FLAG_RESERVED_23 | (CANARD_NODE_ID_MAX << OFFSET_DST_NODE_ID);
 800d604:	4b07      	ldr	r3, [pc, #28]	@ (800d624 <canardMakeFilterForServices+0x40>)
 800d606:	60fb      	str	r3, [r7, #12]

    return out;
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	461a      	mov	r2, r3
 800d60c:	f107 0308 	add.w	r3, r7, #8
 800d610:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d614:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800d618:	6878      	ldr	r0, [r7, #4]
 800d61a:	3714      	adds	r7, #20
 800d61c:	46bd      	mov	sp, r7
 800d61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d622:	4770      	bx	lr
 800d624:	02803f80 	.word	0x02803f80

0800d628 <canardConsolidateFilters>:

CanardFilter canardConsolidateFilters(const CanardFilter* a, const CanardFilter* b)
{
 800d628:	b480      	push	{r7}
 800d62a:	b087      	sub	sp, #28
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	60f8      	str	r0, [r7, #12]
 800d630:	60b9      	str	r1, [r7, #8]
 800d632:	607a      	str	r2, [r7, #4]
    CanardFilter out = {0};
 800d634:	f107 0310 	add.w	r3, r7, #16
 800d638:	2200      	movs	r2, #0
 800d63a:	601a      	str	r2, [r3, #0]
 800d63c:	605a      	str	r2, [r3, #4]

    out.extended_mask   = a->extended_mask & b->extended_mask & ~(a->extended_can_id ^ b->extended_can_id);
 800d63e:	68bb      	ldr	r3, [r7, #8]
 800d640:	685a      	ldr	r2, [r3, #4]
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	685b      	ldr	r3, [r3, #4]
 800d646:	401a      	ands	r2, r3
 800d648:	68bb      	ldr	r3, [r7, #8]
 800d64a:	6819      	ldr	r1, [r3, #0]
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	404b      	eors	r3, r1
 800d652:	43db      	mvns	r3, r3
 800d654:	4013      	ands	r3, r2
 800d656:	617b      	str	r3, [r7, #20]
    out.extended_can_id = a->extended_can_id & out.extended_mask;
 800d658:	68bb      	ldr	r3, [r7, #8]
 800d65a:	681a      	ldr	r2, [r3, #0]
 800d65c:	697b      	ldr	r3, [r7, #20]
 800d65e:	4013      	ands	r3, r2
 800d660:	613b      	str	r3, [r7, #16]

    return out;
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	461a      	mov	r2, r3
 800d666:	f107 0310 	add.w	r3, r7, #16
 800d66a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d66e:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800d672:	68f8      	ldr	r0, [r7, #12]
 800d674:	371c      	adds	r7, #28
 800d676:	46bd      	mov	sp, r7
 800d678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d67c:	4770      	bx	lr

0800d67e <_ZdlPvj>:
 800d67e:	f000 b814 	b.w	800d6aa <_ZdlPv>

0800d682 <_Znwj>:
 800d682:	2801      	cmp	r0, #1
 800d684:	bf38      	it	cc
 800d686:	2001      	movcc	r0, #1
 800d688:	b510      	push	{r4, lr}
 800d68a:	4604      	mov	r4, r0
 800d68c:	4620      	mov	r0, r4
 800d68e:	f000 f84f 	bl	800d730 <malloc>
 800d692:	b100      	cbz	r0, 800d696 <_Znwj+0x14>
 800d694:	bd10      	pop	{r4, pc}
 800d696:	f000 f80b 	bl	800d6b0 <_ZSt15get_new_handlerv>
 800d69a:	b908      	cbnz	r0, 800d6a0 <_Znwj+0x1e>
 800d69c:	f000 f810 	bl	800d6c0 <abort>
 800d6a0:	4780      	blx	r0
 800d6a2:	e7f3      	b.n	800d68c <_Znwj+0xa>

0800d6a4 <_ZSt25__throw_bad_function_callv>:
 800d6a4:	b508      	push	{r3, lr}
 800d6a6:	f000 f80b 	bl	800d6c0 <abort>

0800d6aa <_ZdlPv>:
 800d6aa:	f000 b849 	b.w	800d740 <free>
	...

0800d6b0 <_ZSt15get_new_handlerv>:
 800d6b0:	4b02      	ldr	r3, [pc, #8]	@ (800d6bc <_ZSt15get_new_handlerv+0xc>)
 800d6b2:	6818      	ldr	r0, [r3, #0]
 800d6b4:	f3bf 8f5b 	dmb	ish
 800d6b8:	4770      	bx	lr
 800d6ba:	bf00      	nop
 800d6bc:	200005b8 	.word	0x200005b8

0800d6c0 <abort>:
 800d6c0:	b508      	push	{r3, lr}
 800d6c2:	2006      	movs	r0, #6
 800d6c4:	f001 f8f2 	bl	800e8ac <raise>
 800d6c8:	2001      	movs	r0, #1
 800d6ca:	f7f8 f8ad 	bl	8005828 <_exit>
	...

0800d6d0 <__assert_func>:
 800d6d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d6d2:	4614      	mov	r4, r2
 800d6d4:	461a      	mov	r2, r3
 800d6d6:	4b09      	ldr	r3, [pc, #36]	@ (800d6fc <__assert_func+0x2c>)
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	4605      	mov	r5, r0
 800d6dc:	68d8      	ldr	r0, [r3, #12]
 800d6de:	b954      	cbnz	r4, 800d6f6 <__assert_func+0x26>
 800d6e0:	4b07      	ldr	r3, [pc, #28]	@ (800d700 <__assert_func+0x30>)
 800d6e2:	461c      	mov	r4, r3
 800d6e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d6e8:	9100      	str	r1, [sp, #0]
 800d6ea:	462b      	mov	r3, r5
 800d6ec:	4905      	ldr	r1, [pc, #20]	@ (800d704 <__assert_func+0x34>)
 800d6ee:	f000 ffed 	bl	800e6cc <fiprintf>
 800d6f2:	f7ff ffe5 	bl	800d6c0 <abort>
 800d6f6:	4b04      	ldr	r3, [pc, #16]	@ (800d708 <__assert_func+0x38>)
 800d6f8:	e7f4      	b.n	800d6e4 <__assert_func+0x14>
 800d6fa:	bf00      	nop
 800d6fc:	20000018 	.word	0x20000018
 800d700:	08012f7b 	.word	0x08012f7b
 800d704:	08012f4d 	.word	0x08012f4d
 800d708:	08012f40 	.word	0x08012f40

0800d70c <exit>:
 800d70c:	b508      	push	{r3, lr}
 800d70e:	4b06      	ldr	r3, [pc, #24]	@ (800d728 <exit+0x1c>)
 800d710:	4604      	mov	r4, r0
 800d712:	b113      	cbz	r3, 800d71a <exit+0xe>
 800d714:	2100      	movs	r1, #0
 800d716:	f3af 8000 	nop.w
 800d71a:	4b04      	ldr	r3, [pc, #16]	@ (800d72c <exit+0x20>)
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	b103      	cbz	r3, 800d722 <exit+0x16>
 800d720:	4798      	blx	r3
 800d722:	4620      	mov	r0, r4
 800d724:	f7f8 f880 	bl	8005828 <_exit>
 800d728:	00000000 	.word	0x00000000
 800d72c:	200006fc 	.word	0x200006fc

0800d730 <malloc>:
 800d730:	4b02      	ldr	r3, [pc, #8]	@ (800d73c <malloc+0xc>)
 800d732:	4601      	mov	r1, r0
 800d734:	6818      	ldr	r0, [r3, #0]
 800d736:	f000 b82d 	b.w	800d794 <_malloc_r>
 800d73a:	bf00      	nop
 800d73c:	20000018 	.word	0x20000018

0800d740 <free>:
 800d740:	4b02      	ldr	r3, [pc, #8]	@ (800d74c <free+0xc>)
 800d742:	4601      	mov	r1, r0
 800d744:	6818      	ldr	r0, [r3, #0]
 800d746:	f001 bfb7 	b.w	800f6b8 <_free_r>
 800d74a:	bf00      	nop
 800d74c:	20000018 	.word	0x20000018

0800d750 <sbrk_aligned>:
 800d750:	b570      	push	{r4, r5, r6, lr}
 800d752:	4e0f      	ldr	r6, [pc, #60]	@ (800d790 <sbrk_aligned+0x40>)
 800d754:	460c      	mov	r4, r1
 800d756:	6831      	ldr	r1, [r6, #0]
 800d758:	4605      	mov	r5, r0
 800d75a:	b911      	cbnz	r1, 800d762 <sbrk_aligned+0x12>
 800d75c:	f001 f8fa 	bl	800e954 <_sbrk_r>
 800d760:	6030      	str	r0, [r6, #0]
 800d762:	4621      	mov	r1, r4
 800d764:	4628      	mov	r0, r5
 800d766:	f001 f8f5 	bl	800e954 <_sbrk_r>
 800d76a:	1c43      	adds	r3, r0, #1
 800d76c:	d103      	bne.n	800d776 <sbrk_aligned+0x26>
 800d76e:	f04f 34ff 	mov.w	r4, #4294967295
 800d772:	4620      	mov	r0, r4
 800d774:	bd70      	pop	{r4, r5, r6, pc}
 800d776:	1cc4      	adds	r4, r0, #3
 800d778:	f024 0403 	bic.w	r4, r4, #3
 800d77c:	42a0      	cmp	r0, r4
 800d77e:	d0f8      	beq.n	800d772 <sbrk_aligned+0x22>
 800d780:	1a21      	subs	r1, r4, r0
 800d782:	4628      	mov	r0, r5
 800d784:	f001 f8e6 	bl	800e954 <_sbrk_r>
 800d788:	3001      	adds	r0, #1
 800d78a:	d1f2      	bne.n	800d772 <sbrk_aligned+0x22>
 800d78c:	e7ef      	b.n	800d76e <sbrk_aligned+0x1e>
 800d78e:	bf00      	nop
 800d790:	200005bc 	.word	0x200005bc

0800d794 <_malloc_r>:
 800d794:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d798:	1ccd      	adds	r5, r1, #3
 800d79a:	f025 0503 	bic.w	r5, r5, #3
 800d79e:	3508      	adds	r5, #8
 800d7a0:	2d0c      	cmp	r5, #12
 800d7a2:	bf38      	it	cc
 800d7a4:	250c      	movcc	r5, #12
 800d7a6:	2d00      	cmp	r5, #0
 800d7a8:	4606      	mov	r6, r0
 800d7aa:	db01      	blt.n	800d7b0 <_malloc_r+0x1c>
 800d7ac:	42a9      	cmp	r1, r5
 800d7ae:	d904      	bls.n	800d7ba <_malloc_r+0x26>
 800d7b0:	230c      	movs	r3, #12
 800d7b2:	6033      	str	r3, [r6, #0]
 800d7b4:	2000      	movs	r0, #0
 800d7b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d7ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d890 <_malloc_r+0xfc>
 800d7be:	f000 f869 	bl	800d894 <__malloc_lock>
 800d7c2:	f8d8 3000 	ldr.w	r3, [r8]
 800d7c6:	461c      	mov	r4, r3
 800d7c8:	bb44      	cbnz	r4, 800d81c <_malloc_r+0x88>
 800d7ca:	4629      	mov	r1, r5
 800d7cc:	4630      	mov	r0, r6
 800d7ce:	f7ff ffbf 	bl	800d750 <sbrk_aligned>
 800d7d2:	1c43      	adds	r3, r0, #1
 800d7d4:	4604      	mov	r4, r0
 800d7d6:	d158      	bne.n	800d88a <_malloc_r+0xf6>
 800d7d8:	f8d8 4000 	ldr.w	r4, [r8]
 800d7dc:	4627      	mov	r7, r4
 800d7de:	2f00      	cmp	r7, #0
 800d7e0:	d143      	bne.n	800d86a <_malloc_r+0xd6>
 800d7e2:	2c00      	cmp	r4, #0
 800d7e4:	d04b      	beq.n	800d87e <_malloc_r+0xea>
 800d7e6:	6823      	ldr	r3, [r4, #0]
 800d7e8:	4639      	mov	r1, r7
 800d7ea:	4630      	mov	r0, r6
 800d7ec:	eb04 0903 	add.w	r9, r4, r3
 800d7f0:	f001 f8b0 	bl	800e954 <_sbrk_r>
 800d7f4:	4581      	cmp	r9, r0
 800d7f6:	d142      	bne.n	800d87e <_malloc_r+0xea>
 800d7f8:	6821      	ldr	r1, [r4, #0]
 800d7fa:	1a6d      	subs	r5, r5, r1
 800d7fc:	4629      	mov	r1, r5
 800d7fe:	4630      	mov	r0, r6
 800d800:	f7ff ffa6 	bl	800d750 <sbrk_aligned>
 800d804:	3001      	adds	r0, #1
 800d806:	d03a      	beq.n	800d87e <_malloc_r+0xea>
 800d808:	6823      	ldr	r3, [r4, #0]
 800d80a:	442b      	add	r3, r5
 800d80c:	6023      	str	r3, [r4, #0]
 800d80e:	f8d8 3000 	ldr.w	r3, [r8]
 800d812:	685a      	ldr	r2, [r3, #4]
 800d814:	bb62      	cbnz	r2, 800d870 <_malloc_r+0xdc>
 800d816:	f8c8 7000 	str.w	r7, [r8]
 800d81a:	e00f      	b.n	800d83c <_malloc_r+0xa8>
 800d81c:	6822      	ldr	r2, [r4, #0]
 800d81e:	1b52      	subs	r2, r2, r5
 800d820:	d420      	bmi.n	800d864 <_malloc_r+0xd0>
 800d822:	2a0b      	cmp	r2, #11
 800d824:	d917      	bls.n	800d856 <_malloc_r+0xc2>
 800d826:	1961      	adds	r1, r4, r5
 800d828:	42a3      	cmp	r3, r4
 800d82a:	6025      	str	r5, [r4, #0]
 800d82c:	bf18      	it	ne
 800d82e:	6059      	strne	r1, [r3, #4]
 800d830:	6863      	ldr	r3, [r4, #4]
 800d832:	bf08      	it	eq
 800d834:	f8c8 1000 	streq.w	r1, [r8]
 800d838:	5162      	str	r2, [r4, r5]
 800d83a:	604b      	str	r3, [r1, #4]
 800d83c:	4630      	mov	r0, r6
 800d83e:	f000 f82f 	bl	800d8a0 <__malloc_unlock>
 800d842:	f104 000b 	add.w	r0, r4, #11
 800d846:	1d23      	adds	r3, r4, #4
 800d848:	f020 0007 	bic.w	r0, r0, #7
 800d84c:	1ac2      	subs	r2, r0, r3
 800d84e:	bf1c      	itt	ne
 800d850:	1a1b      	subne	r3, r3, r0
 800d852:	50a3      	strne	r3, [r4, r2]
 800d854:	e7af      	b.n	800d7b6 <_malloc_r+0x22>
 800d856:	6862      	ldr	r2, [r4, #4]
 800d858:	42a3      	cmp	r3, r4
 800d85a:	bf0c      	ite	eq
 800d85c:	f8c8 2000 	streq.w	r2, [r8]
 800d860:	605a      	strne	r2, [r3, #4]
 800d862:	e7eb      	b.n	800d83c <_malloc_r+0xa8>
 800d864:	4623      	mov	r3, r4
 800d866:	6864      	ldr	r4, [r4, #4]
 800d868:	e7ae      	b.n	800d7c8 <_malloc_r+0x34>
 800d86a:	463c      	mov	r4, r7
 800d86c:	687f      	ldr	r7, [r7, #4]
 800d86e:	e7b6      	b.n	800d7de <_malloc_r+0x4a>
 800d870:	461a      	mov	r2, r3
 800d872:	685b      	ldr	r3, [r3, #4]
 800d874:	42a3      	cmp	r3, r4
 800d876:	d1fb      	bne.n	800d870 <_malloc_r+0xdc>
 800d878:	2300      	movs	r3, #0
 800d87a:	6053      	str	r3, [r2, #4]
 800d87c:	e7de      	b.n	800d83c <_malloc_r+0xa8>
 800d87e:	230c      	movs	r3, #12
 800d880:	6033      	str	r3, [r6, #0]
 800d882:	4630      	mov	r0, r6
 800d884:	f000 f80c 	bl	800d8a0 <__malloc_unlock>
 800d888:	e794      	b.n	800d7b4 <_malloc_r+0x20>
 800d88a:	6005      	str	r5, [r0, #0]
 800d88c:	e7d6      	b.n	800d83c <_malloc_r+0xa8>
 800d88e:	bf00      	nop
 800d890:	200005c0 	.word	0x200005c0

0800d894 <__malloc_lock>:
 800d894:	4801      	ldr	r0, [pc, #4]	@ (800d89c <__malloc_lock+0x8>)
 800d896:	f001 b8aa 	b.w	800e9ee <__retarget_lock_acquire_recursive>
 800d89a:	bf00      	nop
 800d89c:	20000704 	.word	0x20000704

0800d8a0 <__malloc_unlock>:
 800d8a0:	4801      	ldr	r0, [pc, #4]	@ (800d8a8 <__malloc_unlock+0x8>)
 800d8a2:	f001 b8a5 	b.w	800e9f0 <__retarget_lock_release_recursive>
 800d8a6:	bf00      	nop
 800d8a8:	20000704 	.word	0x20000704

0800d8ac <__cvt>:
 800d8ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d8b0:	ec57 6b10 	vmov	r6, r7, d0
 800d8b4:	2f00      	cmp	r7, #0
 800d8b6:	460c      	mov	r4, r1
 800d8b8:	4619      	mov	r1, r3
 800d8ba:	463b      	mov	r3, r7
 800d8bc:	bfbb      	ittet	lt
 800d8be:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800d8c2:	461f      	movlt	r7, r3
 800d8c4:	2300      	movge	r3, #0
 800d8c6:	232d      	movlt	r3, #45	@ 0x2d
 800d8c8:	700b      	strb	r3, [r1, #0]
 800d8ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d8cc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800d8d0:	4691      	mov	r9, r2
 800d8d2:	f023 0820 	bic.w	r8, r3, #32
 800d8d6:	bfbc      	itt	lt
 800d8d8:	4632      	movlt	r2, r6
 800d8da:	4616      	movlt	r6, r2
 800d8dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d8e0:	d005      	beq.n	800d8ee <__cvt+0x42>
 800d8e2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d8e6:	d100      	bne.n	800d8ea <__cvt+0x3e>
 800d8e8:	3401      	adds	r4, #1
 800d8ea:	2102      	movs	r1, #2
 800d8ec:	e000      	b.n	800d8f0 <__cvt+0x44>
 800d8ee:	2103      	movs	r1, #3
 800d8f0:	ab03      	add	r3, sp, #12
 800d8f2:	9301      	str	r3, [sp, #4]
 800d8f4:	ab02      	add	r3, sp, #8
 800d8f6:	9300      	str	r3, [sp, #0]
 800d8f8:	ec47 6b10 	vmov	d0, r6, r7
 800d8fc:	4653      	mov	r3, sl
 800d8fe:	4622      	mov	r2, r4
 800d900:	f001 f916 	bl	800eb30 <_dtoa_r>
 800d904:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d908:	4605      	mov	r5, r0
 800d90a:	d119      	bne.n	800d940 <__cvt+0x94>
 800d90c:	f019 0f01 	tst.w	r9, #1
 800d910:	d00e      	beq.n	800d930 <__cvt+0x84>
 800d912:	eb00 0904 	add.w	r9, r0, r4
 800d916:	2200      	movs	r2, #0
 800d918:	2300      	movs	r3, #0
 800d91a:	4630      	mov	r0, r6
 800d91c:	4639      	mov	r1, r7
 800d91e:	f7f3 f8fb 	bl	8000b18 <__aeabi_dcmpeq>
 800d922:	b108      	cbz	r0, 800d928 <__cvt+0x7c>
 800d924:	f8cd 900c 	str.w	r9, [sp, #12]
 800d928:	2230      	movs	r2, #48	@ 0x30
 800d92a:	9b03      	ldr	r3, [sp, #12]
 800d92c:	454b      	cmp	r3, r9
 800d92e:	d31e      	bcc.n	800d96e <__cvt+0xc2>
 800d930:	9b03      	ldr	r3, [sp, #12]
 800d932:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d934:	1b5b      	subs	r3, r3, r5
 800d936:	4628      	mov	r0, r5
 800d938:	6013      	str	r3, [r2, #0]
 800d93a:	b004      	add	sp, #16
 800d93c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d940:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d944:	eb00 0904 	add.w	r9, r0, r4
 800d948:	d1e5      	bne.n	800d916 <__cvt+0x6a>
 800d94a:	7803      	ldrb	r3, [r0, #0]
 800d94c:	2b30      	cmp	r3, #48	@ 0x30
 800d94e:	d10a      	bne.n	800d966 <__cvt+0xba>
 800d950:	2200      	movs	r2, #0
 800d952:	2300      	movs	r3, #0
 800d954:	4630      	mov	r0, r6
 800d956:	4639      	mov	r1, r7
 800d958:	f7f3 f8de 	bl	8000b18 <__aeabi_dcmpeq>
 800d95c:	b918      	cbnz	r0, 800d966 <__cvt+0xba>
 800d95e:	f1c4 0401 	rsb	r4, r4, #1
 800d962:	f8ca 4000 	str.w	r4, [sl]
 800d966:	f8da 3000 	ldr.w	r3, [sl]
 800d96a:	4499      	add	r9, r3
 800d96c:	e7d3      	b.n	800d916 <__cvt+0x6a>
 800d96e:	1c59      	adds	r1, r3, #1
 800d970:	9103      	str	r1, [sp, #12]
 800d972:	701a      	strb	r2, [r3, #0]
 800d974:	e7d9      	b.n	800d92a <__cvt+0x7e>

0800d976 <__exponent>:
 800d976:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d978:	2900      	cmp	r1, #0
 800d97a:	bfba      	itte	lt
 800d97c:	4249      	neglt	r1, r1
 800d97e:	232d      	movlt	r3, #45	@ 0x2d
 800d980:	232b      	movge	r3, #43	@ 0x2b
 800d982:	2909      	cmp	r1, #9
 800d984:	7002      	strb	r2, [r0, #0]
 800d986:	7043      	strb	r3, [r0, #1]
 800d988:	dd29      	ble.n	800d9de <__exponent+0x68>
 800d98a:	f10d 0307 	add.w	r3, sp, #7
 800d98e:	461d      	mov	r5, r3
 800d990:	270a      	movs	r7, #10
 800d992:	461a      	mov	r2, r3
 800d994:	fbb1 f6f7 	udiv	r6, r1, r7
 800d998:	fb07 1416 	mls	r4, r7, r6, r1
 800d99c:	3430      	adds	r4, #48	@ 0x30
 800d99e:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d9a2:	460c      	mov	r4, r1
 800d9a4:	2c63      	cmp	r4, #99	@ 0x63
 800d9a6:	f103 33ff 	add.w	r3, r3, #4294967295
 800d9aa:	4631      	mov	r1, r6
 800d9ac:	dcf1      	bgt.n	800d992 <__exponent+0x1c>
 800d9ae:	3130      	adds	r1, #48	@ 0x30
 800d9b0:	1e94      	subs	r4, r2, #2
 800d9b2:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d9b6:	1c41      	adds	r1, r0, #1
 800d9b8:	4623      	mov	r3, r4
 800d9ba:	42ab      	cmp	r3, r5
 800d9bc:	d30a      	bcc.n	800d9d4 <__exponent+0x5e>
 800d9be:	f10d 0309 	add.w	r3, sp, #9
 800d9c2:	1a9b      	subs	r3, r3, r2
 800d9c4:	42ac      	cmp	r4, r5
 800d9c6:	bf88      	it	hi
 800d9c8:	2300      	movhi	r3, #0
 800d9ca:	3302      	adds	r3, #2
 800d9cc:	4403      	add	r3, r0
 800d9ce:	1a18      	subs	r0, r3, r0
 800d9d0:	b003      	add	sp, #12
 800d9d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d9d4:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d9d8:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d9dc:	e7ed      	b.n	800d9ba <__exponent+0x44>
 800d9de:	2330      	movs	r3, #48	@ 0x30
 800d9e0:	3130      	adds	r1, #48	@ 0x30
 800d9e2:	7083      	strb	r3, [r0, #2]
 800d9e4:	70c1      	strb	r1, [r0, #3]
 800d9e6:	1d03      	adds	r3, r0, #4
 800d9e8:	e7f1      	b.n	800d9ce <__exponent+0x58>
	...

0800d9ec <_printf_float>:
 800d9ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9f0:	b08d      	sub	sp, #52	@ 0x34
 800d9f2:	460c      	mov	r4, r1
 800d9f4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d9f8:	4616      	mov	r6, r2
 800d9fa:	461f      	mov	r7, r3
 800d9fc:	4605      	mov	r5, r0
 800d9fe:	f000 ff5d 	bl	800e8bc <_localeconv_r>
 800da02:	6803      	ldr	r3, [r0, #0]
 800da04:	9304      	str	r3, [sp, #16]
 800da06:	4618      	mov	r0, r3
 800da08:	f7f2 fc5a 	bl	80002c0 <strlen>
 800da0c:	2300      	movs	r3, #0
 800da0e:	930a      	str	r3, [sp, #40]	@ 0x28
 800da10:	f8d8 3000 	ldr.w	r3, [r8]
 800da14:	9005      	str	r0, [sp, #20]
 800da16:	3307      	adds	r3, #7
 800da18:	f023 0307 	bic.w	r3, r3, #7
 800da1c:	f103 0208 	add.w	r2, r3, #8
 800da20:	f894 a018 	ldrb.w	sl, [r4, #24]
 800da24:	f8d4 b000 	ldr.w	fp, [r4]
 800da28:	f8c8 2000 	str.w	r2, [r8]
 800da2c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800da30:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800da34:	9307      	str	r3, [sp, #28]
 800da36:	f8cd 8018 	str.w	r8, [sp, #24]
 800da3a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800da3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800da42:	4b9c      	ldr	r3, [pc, #624]	@ (800dcb4 <_printf_float+0x2c8>)
 800da44:	f04f 32ff 	mov.w	r2, #4294967295
 800da48:	f7f3 f898 	bl	8000b7c <__aeabi_dcmpun>
 800da4c:	bb70      	cbnz	r0, 800daac <_printf_float+0xc0>
 800da4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800da52:	4b98      	ldr	r3, [pc, #608]	@ (800dcb4 <_printf_float+0x2c8>)
 800da54:	f04f 32ff 	mov.w	r2, #4294967295
 800da58:	f7f3 f872 	bl	8000b40 <__aeabi_dcmple>
 800da5c:	bb30      	cbnz	r0, 800daac <_printf_float+0xc0>
 800da5e:	2200      	movs	r2, #0
 800da60:	2300      	movs	r3, #0
 800da62:	4640      	mov	r0, r8
 800da64:	4649      	mov	r1, r9
 800da66:	f7f3 f861 	bl	8000b2c <__aeabi_dcmplt>
 800da6a:	b110      	cbz	r0, 800da72 <_printf_float+0x86>
 800da6c:	232d      	movs	r3, #45	@ 0x2d
 800da6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800da72:	4a91      	ldr	r2, [pc, #580]	@ (800dcb8 <_printf_float+0x2cc>)
 800da74:	4b91      	ldr	r3, [pc, #580]	@ (800dcbc <_printf_float+0x2d0>)
 800da76:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800da7a:	bf94      	ite	ls
 800da7c:	4690      	movls	r8, r2
 800da7e:	4698      	movhi	r8, r3
 800da80:	2303      	movs	r3, #3
 800da82:	6123      	str	r3, [r4, #16]
 800da84:	f02b 0304 	bic.w	r3, fp, #4
 800da88:	6023      	str	r3, [r4, #0]
 800da8a:	f04f 0900 	mov.w	r9, #0
 800da8e:	9700      	str	r7, [sp, #0]
 800da90:	4633      	mov	r3, r6
 800da92:	aa0b      	add	r2, sp, #44	@ 0x2c
 800da94:	4621      	mov	r1, r4
 800da96:	4628      	mov	r0, r5
 800da98:	f000 f9d2 	bl	800de40 <_printf_common>
 800da9c:	3001      	adds	r0, #1
 800da9e:	f040 808d 	bne.w	800dbbc <_printf_float+0x1d0>
 800daa2:	f04f 30ff 	mov.w	r0, #4294967295
 800daa6:	b00d      	add	sp, #52	@ 0x34
 800daa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800daac:	4642      	mov	r2, r8
 800daae:	464b      	mov	r3, r9
 800dab0:	4640      	mov	r0, r8
 800dab2:	4649      	mov	r1, r9
 800dab4:	f7f3 f862 	bl	8000b7c <__aeabi_dcmpun>
 800dab8:	b140      	cbz	r0, 800dacc <_printf_float+0xe0>
 800daba:	464b      	mov	r3, r9
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	bfbc      	itt	lt
 800dac0:	232d      	movlt	r3, #45	@ 0x2d
 800dac2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800dac6:	4a7e      	ldr	r2, [pc, #504]	@ (800dcc0 <_printf_float+0x2d4>)
 800dac8:	4b7e      	ldr	r3, [pc, #504]	@ (800dcc4 <_printf_float+0x2d8>)
 800daca:	e7d4      	b.n	800da76 <_printf_float+0x8a>
 800dacc:	6863      	ldr	r3, [r4, #4]
 800dace:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800dad2:	9206      	str	r2, [sp, #24]
 800dad4:	1c5a      	adds	r2, r3, #1
 800dad6:	d13b      	bne.n	800db50 <_printf_float+0x164>
 800dad8:	2306      	movs	r3, #6
 800dada:	6063      	str	r3, [r4, #4]
 800dadc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800dae0:	2300      	movs	r3, #0
 800dae2:	6022      	str	r2, [r4, #0]
 800dae4:	9303      	str	r3, [sp, #12]
 800dae6:	ab0a      	add	r3, sp, #40	@ 0x28
 800dae8:	e9cd a301 	strd	sl, r3, [sp, #4]
 800daec:	ab09      	add	r3, sp, #36	@ 0x24
 800daee:	9300      	str	r3, [sp, #0]
 800daf0:	6861      	ldr	r1, [r4, #4]
 800daf2:	ec49 8b10 	vmov	d0, r8, r9
 800daf6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800dafa:	4628      	mov	r0, r5
 800dafc:	f7ff fed6 	bl	800d8ac <__cvt>
 800db00:	9b06      	ldr	r3, [sp, #24]
 800db02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800db04:	2b47      	cmp	r3, #71	@ 0x47
 800db06:	4680      	mov	r8, r0
 800db08:	d129      	bne.n	800db5e <_printf_float+0x172>
 800db0a:	1cc8      	adds	r0, r1, #3
 800db0c:	db02      	blt.n	800db14 <_printf_float+0x128>
 800db0e:	6863      	ldr	r3, [r4, #4]
 800db10:	4299      	cmp	r1, r3
 800db12:	dd41      	ble.n	800db98 <_printf_float+0x1ac>
 800db14:	f1aa 0a02 	sub.w	sl, sl, #2
 800db18:	fa5f fa8a 	uxtb.w	sl, sl
 800db1c:	3901      	subs	r1, #1
 800db1e:	4652      	mov	r2, sl
 800db20:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800db24:	9109      	str	r1, [sp, #36]	@ 0x24
 800db26:	f7ff ff26 	bl	800d976 <__exponent>
 800db2a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800db2c:	1813      	adds	r3, r2, r0
 800db2e:	2a01      	cmp	r2, #1
 800db30:	4681      	mov	r9, r0
 800db32:	6123      	str	r3, [r4, #16]
 800db34:	dc02      	bgt.n	800db3c <_printf_float+0x150>
 800db36:	6822      	ldr	r2, [r4, #0]
 800db38:	07d2      	lsls	r2, r2, #31
 800db3a:	d501      	bpl.n	800db40 <_printf_float+0x154>
 800db3c:	3301      	adds	r3, #1
 800db3e:	6123      	str	r3, [r4, #16]
 800db40:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800db44:	2b00      	cmp	r3, #0
 800db46:	d0a2      	beq.n	800da8e <_printf_float+0xa2>
 800db48:	232d      	movs	r3, #45	@ 0x2d
 800db4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800db4e:	e79e      	b.n	800da8e <_printf_float+0xa2>
 800db50:	9a06      	ldr	r2, [sp, #24]
 800db52:	2a47      	cmp	r2, #71	@ 0x47
 800db54:	d1c2      	bne.n	800dadc <_printf_float+0xf0>
 800db56:	2b00      	cmp	r3, #0
 800db58:	d1c0      	bne.n	800dadc <_printf_float+0xf0>
 800db5a:	2301      	movs	r3, #1
 800db5c:	e7bd      	b.n	800dada <_printf_float+0xee>
 800db5e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800db62:	d9db      	bls.n	800db1c <_printf_float+0x130>
 800db64:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800db68:	d118      	bne.n	800db9c <_printf_float+0x1b0>
 800db6a:	2900      	cmp	r1, #0
 800db6c:	6863      	ldr	r3, [r4, #4]
 800db6e:	dd0b      	ble.n	800db88 <_printf_float+0x19c>
 800db70:	6121      	str	r1, [r4, #16]
 800db72:	b913      	cbnz	r3, 800db7a <_printf_float+0x18e>
 800db74:	6822      	ldr	r2, [r4, #0]
 800db76:	07d0      	lsls	r0, r2, #31
 800db78:	d502      	bpl.n	800db80 <_printf_float+0x194>
 800db7a:	3301      	adds	r3, #1
 800db7c:	440b      	add	r3, r1
 800db7e:	6123      	str	r3, [r4, #16]
 800db80:	65a1      	str	r1, [r4, #88]	@ 0x58
 800db82:	f04f 0900 	mov.w	r9, #0
 800db86:	e7db      	b.n	800db40 <_printf_float+0x154>
 800db88:	b913      	cbnz	r3, 800db90 <_printf_float+0x1a4>
 800db8a:	6822      	ldr	r2, [r4, #0]
 800db8c:	07d2      	lsls	r2, r2, #31
 800db8e:	d501      	bpl.n	800db94 <_printf_float+0x1a8>
 800db90:	3302      	adds	r3, #2
 800db92:	e7f4      	b.n	800db7e <_printf_float+0x192>
 800db94:	2301      	movs	r3, #1
 800db96:	e7f2      	b.n	800db7e <_printf_float+0x192>
 800db98:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800db9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db9e:	4299      	cmp	r1, r3
 800dba0:	db05      	blt.n	800dbae <_printf_float+0x1c2>
 800dba2:	6823      	ldr	r3, [r4, #0]
 800dba4:	6121      	str	r1, [r4, #16]
 800dba6:	07d8      	lsls	r0, r3, #31
 800dba8:	d5ea      	bpl.n	800db80 <_printf_float+0x194>
 800dbaa:	1c4b      	adds	r3, r1, #1
 800dbac:	e7e7      	b.n	800db7e <_printf_float+0x192>
 800dbae:	2900      	cmp	r1, #0
 800dbb0:	bfd4      	ite	le
 800dbb2:	f1c1 0202 	rsble	r2, r1, #2
 800dbb6:	2201      	movgt	r2, #1
 800dbb8:	4413      	add	r3, r2
 800dbba:	e7e0      	b.n	800db7e <_printf_float+0x192>
 800dbbc:	6823      	ldr	r3, [r4, #0]
 800dbbe:	055a      	lsls	r2, r3, #21
 800dbc0:	d407      	bmi.n	800dbd2 <_printf_float+0x1e6>
 800dbc2:	6923      	ldr	r3, [r4, #16]
 800dbc4:	4642      	mov	r2, r8
 800dbc6:	4631      	mov	r1, r6
 800dbc8:	4628      	mov	r0, r5
 800dbca:	47b8      	blx	r7
 800dbcc:	3001      	adds	r0, #1
 800dbce:	d12b      	bne.n	800dc28 <_printf_float+0x23c>
 800dbd0:	e767      	b.n	800daa2 <_printf_float+0xb6>
 800dbd2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800dbd6:	f240 80dd 	bls.w	800dd94 <_printf_float+0x3a8>
 800dbda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800dbde:	2200      	movs	r2, #0
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	f7f2 ff99 	bl	8000b18 <__aeabi_dcmpeq>
 800dbe6:	2800      	cmp	r0, #0
 800dbe8:	d033      	beq.n	800dc52 <_printf_float+0x266>
 800dbea:	4a37      	ldr	r2, [pc, #220]	@ (800dcc8 <_printf_float+0x2dc>)
 800dbec:	2301      	movs	r3, #1
 800dbee:	4631      	mov	r1, r6
 800dbf0:	4628      	mov	r0, r5
 800dbf2:	47b8      	blx	r7
 800dbf4:	3001      	adds	r0, #1
 800dbf6:	f43f af54 	beq.w	800daa2 <_printf_float+0xb6>
 800dbfa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800dbfe:	4543      	cmp	r3, r8
 800dc00:	db02      	blt.n	800dc08 <_printf_float+0x21c>
 800dc02:	6823      	ldr	r3, [r4, #0]
 800dc04:	07d8      	lsls	r0, r3, #31
 800dc06:	d50f      	bpl.n	800dc28 <_printf_float+0x23c>
 800dc08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dc0c:	4631      	mov	r1, r6
 800dc0e:	4628      	mov	r0, r5
 800dc10:	47b8      	blx	r7
 800dc12:	3001      	adds	r0, #1
 800dc14:	f43f af45 	beq.w	800daa2 <_printf_float+0xb6>
 800dc18:	f04f 0900 	mov.w	r9, #0
 800dc1c:	f108 38ff 	add.w	r8, r8, #4294967295
 800dc20:	f104 0a1a 	add.w	sl, r4, #26
 800dc24:	45c8      	cmp	r8, r9
 800dc26:	dc09      	bgt.n	800dc3c <_printf_float+0x250>
 800dc28:	6823      	ldr	r3, [r4, #0]
 800dc2a:	079b      	lsls	r3, r3, #30
 800dc2c:	f100 8103 	bmi.w	800de36 <_printf_float+0x44a>
 800dc30:	68e0      	ldr	r0, [r4, #12]
 800dc32:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc34:	4298      	cmp	r0, r3
 800dc36:	bfb8      	it	lt
 800dc38:	4618      	movlt	r0, r3
 800dc3a:	e734      	b.n	800daa6 <_printf_float+0xba>
 800dc3c:	2301      	movs	r3, #1
 800dc3e:	4652      	mov	r2, sl
 800dc40:	4631      	mov	r1, r6
 800dc42:	4628      	mov	r0, r5
 800dc44:	47b8      	blx	r7
 800dc46:	3001      	adds	r0, #1
 800dc48:	f43f af2b 	beq.w	800daa2 <_printf_float+0xb6>
 800dc4c:	f109 0901 	add.w	r9, r9, #1
 800dc50:	e7e8      	b.n	800dc24 <_printf_float+0x238>
 800dc52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	dc39      	bgt.n	800dccc <_printf_float+0x2e0>
 800dc58:	4a1b      	ldr	r2, [pc, #108]	@ (800dcc8 <_printf_float+0x2dc>)
 800dc5a:	2301      	movs	r3, #1
 800dc5c:	4631      	mov	r1, r6
 800dc5e:	4628      	mov	r0, r5
 800dc60:	47b8      	blx	r7
 800dc62:	3001      	adds	r0, #1
 800dc64:	f43f af1d 	beq.w	800daa2 <_printf_float+0xb6>
 800dc68:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800dc6c:	ea59 0303 	orrs.w	r3, r9, r3
 800dc70:	d102      	bne.n	800dc78 <_printf_float+0x28c>
 800dc72:	6823      	ldr	r3, [r4, #0]
 800dc74:	07d9      	lsls	r1, r3, #31
 800dc76:	d5d7      	bpl.n	800dc28 <_printf_float+0x23c>
 800dc78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dc7c:	4631      	mov	r1, r6
 800dc7e:	4628      	mov	r0, r5
 800dc80:	47b8      	blx	r7
 800dc82:	3001      	adds	r0, #1
 800dc84:	f43f af0d 	beq.w	800daa2 <_printf_float+0xb6>
 800dc88:	f04f 0a00 	mov.w	sl, #0
 800dc8c:	f104 0b1a 	add.w	fp, r4, #26
 800dc90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc92:	425b      	negs	r3, r3
 800dc94:	4553      	cmp	r3, sl
 800dc96:	dc01      	bgt.n	800dc9c <_printf_float+0x2b0>
 800dc98:	464b      	mov	r3, r9
 800dc9a:	e793      	b.n	800dbc4 <_printf_float+0x1d8>
 800dc9c:	2301      	movs	r3, #1
 800dc9e:	465a      	mov	r2, fp
 800dca0:	4631      	mov	r1, r6
 800dca2:	4628      	mov	r0, r5
 800dca4:	47b8      	blx	r7
 800dca6:	3001      	adds	r0, #1
 800dca8:	f43f aefb 	beq.w	800daa2 <_printf_float+0xb6>
 800dcac:	f10a 0a01 	add.w	sl, sl, #1
 800dcb0:	e7ee      	b.n	800dc90 <_printf_float+0x2a4>
 800dcb2:	bf00      	nop
 800dcb4:	7fefffff 	.word	0x7fefffff
 800dcb8:	08012f7c 	.word	0x08012f7c
 800dcbc:	08012f80 	.word	0x08012f80
 800dcc0:	08012f84 	.word	0x08012f84
 800dcc4:	08012f88 	.word	0x08012f88
 800dcc8:	08012f8c 	.word	0x08012f8c
 800dccc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dcce:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800dcd2:	4553      	cmp	r3, sl
 800dcd4:	bfa8      	it	ge
 800dcd6:	4653      	movge	r3, sl
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	4699      	mov	r9, r3
 800dcdc:	dc36      	bgt.n	800dd4c <_printf_float+0x360>
 800dcde:	f04f 0b00 	mov.w	fp, #0
 800dce2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dce6:	f104 021a 	add.w	r2, r4, #26
 800dcea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dcec:	9306      	str	r3, [sp, #24]
 800dcee:	eba3 0309 	sub.w	r3, r3, r9
 800dcf2:	455b      	cmp	r3, fp
 800dcf4:	dc31      	bgt.n	800dd5a <_printf_float+0x36e>
 800dcf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcf8:	459a      	cmp	sl, r3
 800dcfa:	dc3a      	bgt.n	800dd72 <_printf_float+0x386>
 800dcfc:	6823      	ldr	r3, [r4, #0]
 800dcfe:	07da      	lsls	r2, r3, #31
 800dd00:	d437      	bmi.n	800dd72 <_printf_float+0x386>
 800dd02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd04:	ebaa 0903 	sub.w	r9, sl, r3
 800dd08:	9b06      	ldr	r3, [sp, #24]
 800dd0a:	ebaa 0303 	sub.w	r3, sl, r3
 800dd0e:	4599      	cmp	r9, r3
 800dd10:	bfa8      	it	ge
 800dd12:	4699      	movge	r9, r3
 800dd14:	f1b9 0f00 	cmp.w	r9, #0
 800dd18:	dc33      	bgt.n	800dd82 <_printf_float+0x396>
 800dd1a:	f04f 0800 	mov.w	r8, #0
 800dd1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dd22:	f104 0b1a 	add.w	fp, r4, #26
 800dd26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd28:	ebaa 0303 	sub.w	r3, sl, r3
 800dd2c:	eba3 0309 	sub.w	r3, r3, r9
 800dd30:	4543      	cmp	r3, r8
 800dd32:	f77f af79 	ble.w	800dc28 <_printf_float+0x23c>
 800dd36:	2301      	movs	r3, #1
 800dd38:	465a      	mov	r2, fp
 800dd3a:	4631      	mov	r1, r6
 800dd3c:	4628      	mov	r0, r5
 800dd3e:	47b8      	blx	r7
 800dd40:	3001      	adds	r0, #1
 800dd42:	f43f aeae 	beq.w	800daa2 <_printf_float+0xb6>
 800dd46:	f108 0801 	add.w	r8, r8, #1
 800dd4a:	e7ec      	b.n	800dd26 <_printf_float+0x33a>
 800dd4c:	4642      	mov	r2, r8
 800dd4e:	4631      	mov	r1, r6
 800dd50:	4628      	mov	r0, r5
 800dd52:	47b8      	blx	r7
 800dd54:	3001      	adds	r0, #1
 800dd56:	d1c2      	bne.n	800dcde <_printf_float+0x2f2>
 800dd58:	e6a3      	b.n	800daa2 <_printf_float+0xb6>
 800dd5a:	2301      	movs	r3, #1
 800dd5c:	4631      	mov	r1, r6
 800dd5e:	4628      	mov	r0, r5
 800dd60:	9206      	str	r2, [sp, #24]
 800dd62:	47b8      	blx	r7
 800dd64:	3001      	adds	r0, #1
 800dd66:	f43f ae9c 	beq.w	800daa2 <_printf_float+0xb6>
 800dd6a:	9a06      	ldr	r2, [sp, #24]
 800dd6c:	f10b 0b01 	add.w	fp, fp, #1
 800dd70:	e7bb      	b.n	800dcea <_printf_float+0x2fe>
 800dd72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd76:	4631      	mov	r1, r6
 800dd78:	4628      	mov	r0, r5
 800dd7a:	47b8      	blx	r7
 800dd7c:	3001      	adds	r0, #1
 800dd7e:	d1c0      	bne.n	800dd02 <_printf_float+0x316>
 800dd80:	e68f      	b.n	800daa2 <_printf_float+0xb6>
 800dd82:	9a06      	ldr	r2, [sp, #24]
 800dd84:	464b      	mov	r3, r9
 800dd86:	4442      	add	r2, r8
 800dd88:	4631      	mov	r1, r6
 800dd8a:	4628      	mov	r0, r5
 800dd8c:	47b8      	blx	r7
 800dd8e:	3001      	adds	r0, #1
 800dd90:	d1c3      	bne.n	800dd1a <_printf_float+0x32e>
 800dd92:	e686      	b.n	800daa2 <_printf_float+0xb6>
 800dd94:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800dd98:	f1ba 0f01 	cmp.w	sl, #1
 800dd9c:	dc01      	bgt.n	800dda2 <_printf_float+0x3b6>
 800dd9e:	07db      	lsls	r3, r3, #31
 800dda0:	d536      	bpl.n	800de10 <_printf_float+0x424>
 800dda2:	2301      	movs	r3, #1
 800dda4:	4642      	mov	r2, r8
 800dda6:	4631      	mov	r1, r6
 800dda8:	4628      	mov	r0, r5
 800ddaa:	47b8      	blx	r7
 800ddac:	3001      	adds	r0, #1
 800ddae:	f43f ae78 	beq.w	800daa2 <_printf_float+0xb6>
 800ddb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ddb6:	4631      	mov	r1, r6
 800ddb8:	4628      	mov	r0, r5
 800ddba:	47b8      	blx	r7
 800ddbc:	3001      	adds	r0, #1
 800ddbe:	f43f ae70 	beq.w	800daa2 <_printf_float+0xb6>
 800ddc2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ddc6:	2200      	movs	r2, #0
 800ddc8:	2300      	movs	r3, #0
 800ddca:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ddce:	f7f2 fea3 	bl	8000b18 <__aeabi_dcmpeq>
 800ddd2:	b9c0      	cbnz	r0, 800de06 <_printf_float+0x41a>
 800ddd4:	4653      	mov	r3, sl
 800ddd6:	f108 0201 	add.w	r2, r8, #1
 800ddda:	4631      	mov	r1, r6
 800dddc:	4628      	mov	r0, r5
 800ddde:	47b8      	blx	r7
 800dde0:	3001      	adds	r0, #1
 800dde2:	d10c      	bne.n	800ddfe <_printf_float+0x412>
 800dde4:	e65d      	b.n	800daa2 <_printf_float+0xb6>
 800dde6:	2301      	movs	r3, #1
 800dde8:	465a      	mov	r2, fp
 800ddea:	4631      	mov	r1, r6
 800ddec:	4628      	mov	r0, r5
 800ddee:	47b8      	blx	r7
 800ddf0:	3001      	adds	r0, #1
 800ddf2:	f43f ae56 	beq.w	800daa2 <_printf_float+0xb6>
 800ddf6:	f108 0801 	add.w	r8, r8, #1
 800ddfa:	45d0      	cmp	r8, sl
 800ddfc:	dbf3      	blt.n	800dde6 <_printf_float+0x3fa>
 800ddfe:	464b      	mov	r3, r9
 800de00:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800de04:	e6df      	b.n	800dbc6 <_printf_float+0x1da>
 800de06:	f04f 0800 	mov.w	r8, #0
 800de0a:	f104 0b1a 	add.w	fp, r4, #26
 800de0e:	e7f4      	b.n	800ddfa <_printf_float+0x40e>
 800de10:	2301      	movs	r3, #1
 800de12:	4642      	mov	r2, r8
 800de14:	e7e1      	b.n	800ddda <_printf_float+0x3ee>
 800de16:	2301      	movs	r3, #1
 800de18:	464a      	mov	r2, r9
 800de1a:	4631      	mov	r1, r6
 800de1c:	4628      	mov	r0, r5
 800de1e:	47b8      	blx	r7
 800de20:	3001      	adds	r0, #1
 800de22:	f43f ae3e 	beq.w	800daa2 <_printf_float+0xb6>
 800de26:	f108 0801 	add.w	r8, r8, #1
 800de2a:	68e3      	ldr	r3, [r4, #12]
 800de2c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800de2e:	1a5b      	subs	r3, r3, r1
 800de30:	4543      	cmp	r3, r8
 800de32:	dcf0      	bgt.n	800de16 <_printf_float+0x42a>
 800de34:	e6fc      	b.n	800dc30 <_printf_float+0x244>
 800de36:	f04f 0800 	mov.w	r8, #0
 800de3a:	f104 0919 	add.w	r9, r4, #25
 800de3e:	e7f4      	b.n	800de2a <_printf_float+0x43e>

0800de40 <_printf_common>:
 800de40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de44:	4616      	mov	r6, r2
 800de46:	4698      	mov	r8, r3
 800de48:	688a      	ldr	r2, [r1, #8]
 800de4a:	690b      	ldr	r3, [r1, #16]
 800de4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800de50:	4293      	cmp	r3, r2
 800de52:	bfb8      	it	lt
 800de54:	4613      	movlt	r3, r2
 800de56:	6033      	str	r3, [r6, #0]
 800de58:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800de5c:	4607      	mov	r7, r0
 800de5e:	460c      	mov	r4, r1
 800de60:	b10a      	cbz	r2, 800de66 <_printf_common+0x26>
 800de62:	3301      	adds	r3, #1
 800de64:	6033      	str	r3, [r6, #0]
 800de66:	6823      	ldr	r3, [r4, #0]
 800de68:	0699      	lsls	r1, r3, #26
 800de6a:	bf42      	ittt	mi
 800de6c:	6833      	ldrmi	r3, [r6, #0]
 800de6e:	3302      	addmi	r3, #2
 800de70:	6033      	strmi	r3, [r6, #0]
 800de72:	6825      	ldr	r5, [r4, #0]
 800de74:	f015 0506 	ands.w	r5, r5, #6
 800de78:	d106      	bne.n	800de88 <_printf_common+0x48>
 800de7a:	f104 0a19 	add.w	sl, r4, #25
 800de7e:	68e3      	ldr	r3, [r4, #12]
 800de80:	6832      	ldr	r2, [r6, #0]
 800de82:	1a9b      	subs	r3, r3, r2
 800de84:	42ab      	cmp	r3, r5
 800de86:	dc26      	bgt.n	800ded6 <_printf_common+0x96>
 800de88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800de8c:	6822      	ldr	r2, [r4, #0]
 800de8e:	3b00      	subs	r3, #0
 800de90:	bf18      	it	ne
 800de92:	2301      	movne	r3, #1
 800de94:	0692      	lsls	r2, r2, #26
 800de96:	d42b      	bmi.n	800def0 <_printf_common+0xb0>
 800de98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800de9c:	4641      	mov	r1, r8
 800de9e:	4638      	mov	r0, r7
 800dea0:	47c8      	blx	r9
 800dea2:	3001      	adds	r0, #1
 800dea4:	d01e      	beq.n	800dee4 <_printf_common+0xa4>
 800dea6:	6823      	ldr	r3, [r4, #0]
 800dea8:	6922      	ldr	r2, [r4, #16]
 800deaa:	f003 0306 	and.w	r3, r3, #6
 800deae:	2b04      	cmp	r3, #4
 800deb0:	bf02      	ittt	eq
 800deb2:	68e5      	ldreq	r5, [r4, #12]
 800deb4:	6833      	ldreq	r3, [r6, #0]
 800deb6:	1aed      	subeq	r5, r5, r3
 800deb8:	68a3      	ldr	r3, [r4, #8]
 800deba:	bf0c      	ite	eq
 800debc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dec0:	2500      	movne	r5, #0
 800dec2:	4293      	cmp	r3, r2
 800dec4:	bfc4      	itt	gt
 800dec6:	1a9b      	subgt	r3, r3, r2
 800dec8:	18ed      	addgt	r5, r5, r3
 800deca:	2600      	movs	r6, #0
 800decc:	341a      	adds	r4, #26
 800dece:	42b5      	cmp	r5, r6
 800ded0:	d11a      	bne.n	800df08 <_printf_common+0xc8>
 800ded2:	2000      	movs	r0, #0
 800ded4:	e008      	b.n	800dee8 <_printf_common+0xa8>
 800ded6:	2301      	movs	r3, #1
 800ded8:	4652      	mov	r2, sl
 800deda:	4641      	mov	r1, r8
 800dedc:	4638      	mov	r0, r7
 800dede:	47c8      	blx	r9
 800dee0:	3001      	adds	r0, #1
 800dee2:	d103      	bne.n	800deec <_printf_common+0xac>
 800dee4:	f04f 30ff 	mov.w	r0, #4294967295
 800dee8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800deec:	3501      	adds	r5, #1
 800deee:	e7c6      	b.n	800de7e <_printf_common+0x3e>
 800def0:	18e1      	adds	r1, r4, r3
 800def2:	1c5a      	adds	r2, r3, #1
 800def4:	2030      	movs	r0, #48	@ 0x30
 800def6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800defa:	4422      	add	r2, r4
 800defc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800df00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800df04:	3302      	adds	r3, #2
 800df06:	e7c7      	b.n	800de98 <_printf_common+0x58>
 800df08:	2301      	movs	r3, #1
 800df0a:	4622      	mov	r2, r4
 800df0c:	4641      	mov	r1, r8
 800df0e:	4638      	mov	r0, r7
 800df10:	47c8      	blx	r9
 800df12:	3001      	adds	r0, #1
 800df14:	d0e6      	beq.n	800dee4 <_printf_common+0xa4>
 800df16:	3601      	adds	r6, #1
 800df18:	e7d9      	b.n	800dece <_printf_common+0x8e>
	...

0800df1c <_printf_i>:
 800df1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800df20:	7e0f      	ldrb	r7, [r1, #24]
 800df22:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800df24:	2f78      	cmp	r7, #120	@ 0x78
 800df26:	4691      	mov	r9, r2
 800df28:	4680      	mov	r8, r0
 800df2a:	460c      	mov	r4, r1
 800df2c:	469a      	mov	sl, r3
 800df2e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800df32:	d807      	bhi.n	800df44 <_printf_i+0x28>
 800df34:	2f62      	cmp	r7, #98	@ 0x62
 800df36:	d80a      	bhi.n	800df4e <_printf_i+0x32>
 800df38:	2f00      	cmp	r7, #0
 800df3a:	f000 80d2 	beq.w	800e0e2 <_printf_i+0x1c6>
 800df3e:	2f58      	cmp	r7, #88	@ 0x58
 800df40:	f000 80b9 	beq.w	800e0b6 <_printf_i+0x19a>
 800df44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800df48:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800df4c:	e03a      	b.n	800dfc4 <_printf_i+0xa8>
 800df4e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800df52:	2b15      	cmp	r3, #21
 800df54:	d8f6      	bhi.n	800df44 <_printf_i+0x28>
 800df56:	a101      	add	r1, pc, #4	@ (adr r1, 800df5c <_printf_i+0x40>)
 800df58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800df5c:	0800dfb5 	.word	0x0800dfb5
 800df60:	0800dfc9 	.word	0x0800dfc9
 800df64:	0800df45 	.word	0x0800df45
 800df68:	0800df45 	.word	0x0800df45
 800df6c:	0800df45 	.word	0x0800df45
 800df70:	0800df45 	.word	0x0800df45
 800df74:	0800dfc9 	.word	0x0800dfc9
 800df78:	0800df45 	.word	0x0800df45
 800df7c:	0800df45 	.word	0x0800df45
 800df80:	0800df45 	.word	0x0800df45
 800df84:	0800df45 	.word	0x0800df45
 800df88:	0800e0c9 	.word	0x0800e0c9
 800df8c:	0800dff3 	.word	0x0800dff3
 800df90:	0800e083 	.word	0x0800e083
 800df94:	0800df45 	.word	0x0800df45
 800df98:	0800df45 	.word	0x0800df45
 800df9c:	0800e0eb 	.word	0x0800e0eb
 800dfa0:	0800df45 	.word	0x0800df45
 800dfa4:	0800dff3 	.word	0x0800dff3
 800dfa8:	0800df45 	.word	0x0800df45
 800dfac:	0800df45 	.word	0x0800df45
 800dfb0:	0800e08b 	.word	0x0800e08b
 800dfb4:	6833      	ldr	r3, [r6, #0]
 800dfb6:	1d1a      	adds	r2, r3, #4
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	6032      	str	r2, [r6, #0]
 800dfbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800dfc0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800dfc4:	2301      	movs	r3, #1
 800dfc6:	e09d      	b.n	800e104 <_printf_i+0x1e8>
 800dfc8:	6833      	ldr	r3, [r6, #0]
 800dfca:	6820      	ldr	r0, [r4, #0]
 800dfcc:	1d19      	adds	r1, r3, #4
 800dfce:	6031      	str	r1, [r6, #0]
 800dfd0:	0606      	lsls	r6, r0, #24
 800dfd2:	d501      	bpl.n	800dfd8 <_printf_i+0xbc>
 800dfd4:	681d      	ldr	r5, [r3, #0]
 800dfd6:	e003      	b.n	800dfe0 <_printf_i+0xc4>
 800dfd8:	0645      	lsls	r5, r0, #25
 800dfda:	d5fb      	bpl.n	800dfd4 <_printf_i+0xb8>
 800dfdc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800dfe0:	2d00      	cmp	r5, #0
 800dfe2:	da03      	bge.n	800dfec <_printf_i+0xd0>
 800dfe4:	232d      	movs	r3, #45	@ 0x2d
 800dfe6:	426d      	negs	r5, r5
 800dfe8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dfec:	4859      	ldr	r0, [pc, #356]	@ (800e154 <_printf_i+0x238>)
 800dfee:	230a      	movs	r3, #10
 800dff0:	e011      	b.n	800e016 <_printf_i+0xfa>
 800dff2:	6821      	ldr	r1, [r4, #0]
 800dff4:	6833      	ldr	r3, [r6, #0]
 800dff6:	0608      	lsls	r0, r1, #24
 800dff8:	f853 5b04 	ldr.w	r5, [r3], #4
 800dffc:	d402      	bmi.n	800e004 <_printf_i+0xe8>
 800dffe:	0649      	lsls	r1, r1, #25
 800e000:	bf48      	it	mi
 800e002:	b2ad      	uxthmi	r5, r5
 800e004:	2f6f      	cmp	r7, #111	@ 0x6f
 800e006:	4853      	ldr	r0, [pc, #332]	@ (800e154 <_printf_i+0x238>)
 800e008:	6033      	str	r3, [r6, #0]
 800e00a:	bf14      	ite	ne
 800e00c:	230a      	movne	r3, #10
 800e00e:	2308      	moveq	r3, #8
 800e010:	2100      	movs	r1, #0
 800e012:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e016:	6866      	ldr	r6, [r4, #4]
 800e018:	60a6      	str	r6, [r4, #8]
 800e01a:	2e00      	cmp	r6, #0
 800e01c:	bfa2      	ittt	ge
 800e01e:	6821      	ldrge	r1, [r4, #0]
 800e020:	f021 0104 	bicge.w	r1, r1, #4
 800e024:	6021      	strge	r1, [r4, #0]
 800e026:	b90d      	cbnz	r5, 800e02c <_printf_i+0x110>
 800e028:	2e00      	cmp	r6, #0
 800e02a:	d04b      	beq.n	800e0c4 <_printf_i+0x1a8>
 800e02c:	4616      	mov	r6, r2
 800e02e:	fbb5 f1f3 	udiv	r1, r5, r3
 800e032:	fb03 5711 	mls	r7, r3, r1, r5
 800e036:	5dc7      	ldrb	r7, [r0, r7]
 800e038:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e03c:	462f      	mov	r7, r5
 800e03e:	42bb      	cmp	r3, r7
 800e040:	460d      	mov	r5, r1
 800e042:	d9f4      	bls.n	800e02e <_printf_i+0x112>
 800e044:	2b08      	cmp	r3, #8
 800e046:	d10b      	bne.n	800e060 <_printf_i+0x144>
 800e048:	6823      	ldr	r3, [r4, #0]
 800e04a:	07df      	lsls	r7, r3, #31
 800e04c:	d508      	bpl.n	800e060 <_printf_i+0x144>
 800e04e:	6923      	ldr	r3, [r4, #16]
 800e050:	6861      	ldr	r1, [r4, #4]
 800e052:	4299      	cmp	r1, r3
 800e054:	bfde      	ittt	le
 800e056:	2330      	movle	r3, #48	@ 0x30
 800e058:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e05c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e060:	1b92      	subs	r2, r2, r6
 800e062:	6122      	str	r2, [r4, #16]
 800e064:	f8cd a000 	str.w	sl, [sp]
 800e068:	464b      	mov	r3, r9
 800e06a:	aa03      	add	r2, sp, #12
 800e06c:	4621      	mov	r1, r4
 800e06e:	4640      	mov	r0, r8
 800e070:	f7ff fee6 	bl	800de40 <_printf_common>
 800e074:	3001      	adds	r0, #1
 800e076:	d14a      	bne.n	800e10e <_printf_i+0x1f2>
 800e078:	f04f 30ff 	mov.w	r0, #4294967295
 800e07c:	b004      	add	sp, #16
 800e07e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e082:	6823      	ldr	r3, [r4, #0]
 800e084:	f043 0320 	orr.w	r3, r3, #32
 800e088:	6023      	str	r3, [r4, #0]
 800e08a:	4833      	ldr	r0, [pc, #204]	@ (800e158 <_printf_i+0x23c>)
 800e08c:	2778      	movs	r7, #120	@ 0x78
 800e08e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e092:	6823      	ldr	r3, [r4, #0]
 800e094:	6831      	ldr	r1, [r6, #0]
 800e096:	061f      	lsls	r7, r3, #24
 800e098:	f851 5b04 	ldr.w	r5, [r1], #4
 800e09c:	d402      	bmi.n	800e0a4 <_printf_i+0x188>
 800e09e:	065f      	lsls	r7, r3, #25
 800e0a0:	bf48      	it	mi
 800e0a2:	b2ad      	uxthmi	r5, r5
 800e0a4:	6031      	str	r1, [r6, #0]
 800e0a6:	07d9      	lsls	r1, r3, #31
 800e0a8:	bf44      	itt	mi
 800e0aa:	f043 0320 	orrmi.w	r3, r3, #32
 800e0ae:	6023      	strmi	r3, [r4, #0]
 800e0b0:	b11d      	cbz	r5, 800e0ba <_printf_i+0x19e>
 800e0b2:	2310      	movs	r3, #16
 800e0b4:	e7ac      	b.n	800e010 <_printf_i+0xf4>
 800e0b6:	4827      	ldr	r0, [pc, #156]	@ (800e154 <_printf_i+0x238>)
 800e0b8:	e7e9      	b.n	800e08e <_printf_i+0x172>
 800e0ba:	6823      	ldr	r3, [r4, #0]
 800e0bc:	f023 0320 	bic.w	r3, r3, #32
 800e0c0:	6023      	str	r3, [r4, #0]
 800e0c2:	e7f6      	b.n	800e0b2 <_printf_i+0x196>
 800e0c4:	4616      	mov	r6, r2
 800e0c6:	e7bd      	b.n	800e044 <_printf_i+0x128>
 800e0c8:	6833      	ldr	r3, [r6, #0]
 800e0ca:	6825      	ldr	r5, [r4, #0]
 800e0cc:	6961      	ldr	r1, [r4, #20]
 800e0ce:	1d18      	adds	r0, r3, #4
 800e0d0:	6030      	str	r0, [r6, #0]
 800e0d2:	062e      	lsls	r6, r5, #24
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	d501      	bpl.n	800e0dc <_printf_i+0x1c0>
 800e0d8:	6019      	str	r1, [r3, #0]
 800e0da:	e002      	b.n	800e0e2 <_printf_i+0x1c6>
 800e0dc:	0668      	lsls	r0, r5, #25
 800e0de:	d5fb      	bpl.n	800e0d8 <_printf_i+0x1bc>
 800e0e0:	8019      	strh	r1, [r3, #0]
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	6123      	str	r3, [r4, #16]
 800e0e6:	4616      	mov	r6, r2
 800e0e8:	e7bc      	b.n	800e064 <_printf_i+0x148>
 800e0ea:	6833      	ldr	r3, [r6, #0]
 800e0ec:	1d1a      	adds	r2, r3, #4
 800e0ee:	6032      	str	r2, [r6, #0]
 800e0f0:	681e      	ldr	r6, [r3, #0]
 800e0f2:	6862      	ldr	r2, [r4, #4]
 800e0f4:	2100      	movs	r1, #0
 800e0f6:	4630      	mov	r0, r6
 800e0f8:	f7f2 f892 	bl	8000220 <memchr>
 800e0fc:	b108      	cbz	r0, 800e102 <_printf_i+0x1e6>
 800e0fe:	1b80      	subs	r0, r0, r6
 800e100:	6060      	str	r0, [r4, #4]
 800e102:	6863      	ldr	r3, [r4, #4]
 800e104:	6123      	str	r3, [r4, #16]
 800e106:	2300      	movs	r3, #0
 800e108:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e10c:	e7aa      	b.n	800e064 <_printf_i+0x148>
 800e10e:	6923      	ldr	r3, [r4, #16]
 800e110:	4632      	mov	r2, r6
 800e112:	4649      	mov	r1, r9
 800e114:	4640      	mov	r0, r8
 800e116:	47d0      	blx	sl
 800e118:	3001      	adds	r0, #1
 800e11a:	d0ad      	beq.n	800e078 <_printf_i+0x15c>
 800e11c:	6823      	ldr	r3, [r4, #0]
 800e11e:	079b      	lsls	r3, r3, #30
 800e120:	d413      	bmi.n	800e14a <_printf_i+0x22e>
 800e122:	68e0      	ldr	r0, [r4, #12]
 800e124:	9b03      	ldr	r3, [sp, #12]
 800e126:	4298      	cmp	r0, r3
 800e128:	bfb8      	it	lt
 800e12a:	4618      	movlt	r0, r3
 800e12c:	e7a6      	b.n	800e07c <_printf_i+0x160>
 800e12e:	2301      	movs	r3, #1
 800e130:	4632      	mov	r2, r6
 800e132:	4649      	mov	r1, r9
 800e134:	4640      	mov	r0, r8
 800e136:	47d0      	blx	sl
 800e138:	3001      	adds	r0, #1
 800e13a:	d09d      	beq.n	800e078 <_printf_i+0x15c>
 800e13c:	3501      	adds	r5, #1
 800e13e:	68e3      	ldr	r3, [r4, #12]
 800e140:	9903      	ldr	r1, [sp, #12]
 800e142:	1a5b      	subs	r3, r3, r1
 800e144:	42ab      	cmp	r3, r5
 800e146:	dcf2      	bgt.n	800e12e <_printf_i+0x212>
 800e148:	e7eb      	b.n	800e122 <_printf_i+0x206>
 800e14a:	2500      	movs	r5, #0
 800e14c:	f104 0619 	add.w	r6, r4, #25
 800e150:	e7f5      	b.n	800e13e <_printf_i+0x222>
 800e152:	bf00      	nop
 800e154:	08012f8e 	.word	0x08012f8e
 800e158:	08012f9f 	.word	0x08012f9f

0800e15c <_scanf_float>:
 800e15c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e160:	b087      	sub	sp, #28
 800e162:	4617      	mov	r7, r2
 800e164:	9303      	str	r3, [sp, #12]
 800e166:	688b      	ldr	r3, [r1, #8]
 800e168:	1e5a      	subs	r2, r3, #1
 800e16a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800e16e:	bf81      	itttt	hi
 800e170:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800e174:	eb03 0b05 	addhi.w	fp, r3, r5
 800e178:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800e17c:	608b      	strhi	r3, [r1, #8]
 800e17e:	680b      	ldr	r3, [r1, #0]
 800e180:	460a      	mov	r2, r1
 800e182:	f04f 0500 	mov.w	r5, #0
 800e186:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800e18a:	f842 3b1c 	str.w	r3, [r2], #28
 800e18e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e192:	4680      	mov	r8, r0
 800e194:	460c      	mov	r4, r1
 800e196:	bf98      	it	ls
 800e198:	f04f 0b00 	movls.w	fp, #0
 800e19c:	9201      	str	r2, [sp, #4]
 800e19e:	4616      	mov	r6, r2
 800e1a0:	46aa      	mov	sl, r5
 800e1a2:	46a9      	mov	r9, r5
 800e1a4:	9502      	str	r5, [sp, #8]
 800e1a6:	68a2      	ldr	r2, [r4, #8]
 800e1a8:	b152      	cbz	r2, 800e1c0 <_scanf_float+0x64>
 800e1aa:	683b      	ldr	r3, [r7, #0]
 800e1ac:	781b      	ldrb	r3, [r3, #0]
 800e1ae:	2b4e      	cmp	r3, #78	@ 0x4e
 800e1b0:	d864      	bhi.n	800e27c <_scanf_float+0x120>
 800e1b2:	2b40      	cmp	r3, #64	@ 0x40
 800e1b4:	d83c      	bhi.n	800e230 <_scanf_float+0xd4>
 800e1b6:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800e1ba:	b2c8      	uxtb	r0, r1
 800e1bc:	280e      	cmp	r0, #14
 800e1be:	d93a      	bls.n	800e236 <_scanf_float+0xda>
 800e1c0:	f1b9 0f00 	cmp.w	r9, #0
 800e1c4:	d003      	beq.n	800e1ce <_scanf_float+0x72>
 800e1c6:	6823      	ldr	r3, [r4, #0]
 800e1c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e1cc:	6023      	str	r3, [r4, #0]
 800e1ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e1d2:	f1ba 0f01 	cmp.w	sl, #1
 800e1d6:	f200 8117 	bhi.w	800e408 <_scanf_float+0x2ac>
 800e1da:	9b01      	ldr	r3, [sp, #4]
 800e1dc:	429e      	cmp	r6, r3
 800e1de:	f200 8108 	bhi.w	800e3f2 <_scanf_float+0x296>
 800e1e2:	2001      	movs	r0, #1
 800e1e4:	b007      	add	sp, #28
 800e1e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1ea:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800e1ee:	2a0d      	cmp	r2, #13
 800e1f0:	d8e6      	bhi.n	800e1c0 <_scanf_float+0x64>
 800e1f2:	a101      	add	r1, pc, #4	@ (adr r1, 800e1f8 <_scanf_float+0x9c>)
 800e1f4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e1f8:	0800e33f 	.word	0x0800e33f
 800e1fc:	0800e1c1 	.word	0x0800e1c1
 800e200:	0800e1c1 	.word	0x0800e1c1
 800e204:	0800e1c1 	.word	0x0800e1c1
 800e208:	0800e39f 	.word	0x0800e39f
 800e20c:	0800e377 	.word	0x0800e377
 800e210:	0800e1c1 	.word	0x0800e1c1
 800e214:	0800e1c1 	.word	0x0800e1c1
 800e218:	0800e34d 	.word	0x0800e34d
 800e21c:	0800e1c1 	.word	0x0800e1c1
 800e220:	0800e1c1 	.word	0x0800e1c1
 800e224:	0800e1c1 	.word	0x0800e1c1
 800e228:	0800e1c1 	.word	0x0800e1c1
 800e22c:	0800e305 	.word	0x0800e305
 800e230:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800e234:	e7db      	b.n	800e1ee <_scanf_float+0x92>
 800e236:	290e      	cmp	r1, #14
 800e238:	d8c2      	bhi.n	800e1c0 <_scanf_float+0x64>
 800e23a:	a001      	add	r0, pc, #4	@ (adr r0, 800e240 <_scanf_float+0xe4>)
 800e23c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e240:	0800e2f5 	.word	0x0800e2f5
 800e244:	0800e1c1 	.word	0x0800e1c1
 800e248:	0800e2f5 	.word	0x0800e2f5
 800e24c:	0800e38b 	.word	0x0800e38b
 800e250:	0800e1c1 	.word	0x0800e1c1
 800e254:	0800e29d 	.word	0x0800e29d
 800e258:	0800e2db 	.word	0x0800e2db
 800e25c:	0800e2db 	.word	0x0800e2db
 800e260:	0800e2db 	.word	0x0800e2db
 800e264:	0800e2db 	.word	0x0800e2db
 800e268:	0800e2db 	.word	0x0800e2db
 800e26c:	0800e2db 	.word	0x0800e2db
 800e270:	0800e2db 	.word	0x0800e2db
 800e274:	0800e2db 	.word	0x0800e2db
 800e278:	0800e2db 	.word	0x0800e2db
 800e27c:	2b6e      	cmp	r3, #110	@ 0x6e
 800e27e:	d809      	bhi.n	800e294 <_scanf_float+0x138>
 800e280:	2b60      	cmp	r3, #96	@ 0x60
 800e282:	d8b2      	bhi.n	800e1ea <_scanf_float+0x8e>
 800e284:	2b54      	cmp	r3, #84	@ 0x54
 800e286:	d07b      	beq.n	800e380 <_scanf_float+0x224>
 800e288:	2b59      	cmp	r3, #89	@ 0x59
 800e28a:	d199      	bne.n	800e1c0 <_scanf_float+0x64>
 800e28c:	2d07      	cmp	r5, #7
 800e28e:	d197      	bne.n	800e1c0 <_scanf_float+0x64>
 800e290:	2508      	movs	r5, #8
 800e292:	e02c      	b.n	800e2ee <_scanf_float+0x192>
 800e294:	2b74      	cmp	r3, #116	@ 0x74
 800e296:	d073      	beq.n	800e380 <_scanf_float+0x224>
 800e298:	2b79      	cmp	r3, #121	@ 0x79
 800e29a:	e7f6      	b.n	800e28a <_scanf_float+0x12e>
 800e29c:	6821      	ldr	r1, [r4, #0]
 800e29e:	05c8      	lsls	r0, r1, #23
 800e2a0:	d51b      	bpl.n	800e2da <_scanf_float+0x17e>
 800e2a2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800e2a6:	6021      	str	r1, [r4, #0]
 800e2a8:	f109 0901 	add.w	r9, r9, #1
 800e2ac:	f1bb 0f00 	cmp.w	fp, #0
 800e2b0:	d003      	beq.n	800e2ba <_scanf_float+0x15e>
 800e2b2:	3201      	adds	r2, #1
 800e2b4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e2b8:	60a2      	str	r2, [r4, #8]
 800e2ba:	68a3      	ldr	r3, [r4, #8]
 800e2bc:	3b01      	subs	r3, #1
 800e2be:	60a3      	str	r3, [r4, #8]
 800e2c0:	6923      	ldr	r3, [r4, #16]
 800e2c2:	3301      	adds	r3, #1
 800e2c4:	6123      	str	r3, [r4, #16]
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	3b01      	subs	r3, #1
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	607b      	str	r3, [r7, #4]
 800e2ce:	f340 8087 	ble.w	800e3e0 <_scanf_float+0x284>
 800e2d2:	683b      	ldr	r3, [r7, #0]
 800e2d4:	3301      	adds	r3, #1
 800e2d6:	603b      	str	r3, [r7, #0]
 800e2d8:	e765      	b.n	800e1a6 <_scanf_float+0x4a>
 800e2da:	eb1a 0105 	adds.w	r1, sl, r5
 800e2de:	f47f af6f 	bne.w	800e1c0 <_scanf_float+0x64>
 800e2e2:	6822      	ldr	r2, [r4, #0]
 800e2e4:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800e2e8:	6022      	str	r2, [r4, #0]
 800e2ea:	460d      	mov	r5, r1
 800e2ec:	468a      	mov	sl, r1
 800e2ee:	f806 3b01 	strb.w	r3, [r6], #1
 800e2f2:	e7e2      	b.n	800e2ba <_scanf_float+0x15e>
 800e2f4:	6822      	ldr	r2, [r4, #0]
 800e2f6:	0610      	lsls	r0, r2, #24
 800e2f8:	f57f af62 	bpl.w	800e1c0 <_scanf_float+0x64>
 800e2fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e300:	6022      	str	r2, [r4, #0]
 800e302:	e7f4      	b.n	800e2ee <_scanf_float+0x192>
 800e304:	f1ba 0f00 	cmp.w	sl, #0
 800e308:	d10e      	bne.n	800e328 <_scanf_float+0x1cc>
 800e30a:	f1b9 0f00 	cmp.w	r9, #0
 800e30e:	d10e      	bne.n	800e32e <_scanf_float+0x1d2>
 800e310:	6822      	ldr	r2, [r4, #0]
 800e312:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e316:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e31a:	d108      	bne.n	800e32e <_scanf_float+0x1d2>
 800e31c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e320:	6022      	str	r2, [r4, #0]
 800e322:	f04f 0a01 	mov.w	sl, #1
 800e326:	e7e2      	b.n	800e2ee <_scanf_float+0x192>
 800e328:	f1ba 0f02 	cmp.w	sl, #2
 800e32c:	d055      	beq.n	800e3da <_scanf_float+0x27e>
 800e32e:	2d01      	cmp	r5, #1
 800e330:	d002      	beq.n	800e338 <_scanf_float+0x1dc>
 800e332:	2d04      	cmp	r5, #4
 800e334:	f47f af44 	bne.w	800e1c0 <_scanf_float+0x64>
 800e338:	3501      	adds	r5, #1
 800e33a:	b2ed      	uxtb	r5, r5
 800e33c:	e7d7      	b.n	800e2ee <_scanf_float+0x192>
 800e33e:	f1ba 0f01 	cmp.w	sl, #1
 800e342:	f47f af3d 	bne.w	800e1c0 <_scanf_float+0x64>
 800e346:	f04f 0a02 	mov.w	sl, #2
 800e34a:	e7d0      	b.n	800e2ee <_scanf_float+0x192>
 800e34c:	b97d      	cbnz	r5, 800e36e <_scanf_float+0x212>
 800e34e:	f1b9 0f00 	cmp.w	r9, #0
 800e352:	f47f af38 	bne.w	800e1c6 <_scanf_float+0x6a>
 800e356:	6822      	ldr	r2, [r4, #0]
 800e358:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e35c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e360:	f040 8108 	bne.w	800e574 <_scanf_float+0x418>
 800e364:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e368:	6022      	str	r2, [r4, #0]
 800e36a:	2501      	movs	r5, #1
 800e36c:	e7bf      	b.n	800e2ee <_scanf_float+0x192>
 800e36e:	2d03      	cmp	r5, #3
 800e370:	d0e2      	beq.n	800e338 <_scanf_float+0x1dc>
 800e372:	2d05      	cmp	r5, #5
 800e374:	e7de      	b.n	800e334 <_scanf_float+0x1d8>
 800e376:	2d02      	cmp	r5, #2
 800e378:	f47f af22 	bne.w	800e1c0 <_scanf_float+0x64>
 800e37c:	2503      	movs	r5, #3
 800e37e:	e7b6      	b.n	800e2ee <_scanf_float+0x192>
 800e380:	2d06      	cmp	r5, #6
 800e382:	f47f af1d 	bne.w	800e1c0 <_scanf_float+0x64>
 800e386:	2507      	movs	r5, #7
 800e388:	e7b1      	b.n	800e2ee <_scanf_float+0x192>
 800e38a:	6822      	ldr	r2, [r4, #0]
 800e38c:	0591      	lsls	r1, r2, #22
 800e38e:	f57f af17 	bpl.w	800e1c0 <_scanf_float+0x64>
 800e392:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800e396:	6022      	str	r2, [r4, #0]
 800e398:	f8cd 9008 	str.w	r9, [sp, #8]
 800e39c:	e7a7      	b.n	800e2ee <_scanf_float+0x192>
 800e39e:	6822      	ldr	r2, [r4, #0]
 800e3a0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800e3a4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800e3a8:	d006      	beq.n	800e3b8 <_scanf_float+0x25c>
 800e3aa:	0550      	lsls	r0, r2, #21
 800e3ac:	f57f af08 	bpl.w	800e1c0 <_scanf_float+0x64>
 800e3b0:	f1b9 0f00 	cmp.w	r9, #0
 800e3b4:	f000 80de 	beq.w	800e574 <_scanf_float+0x418>
 800e3b8:	0591      	lsls	r1, r2, #22
 800e3ba:	bf58      	it	pl
 800e3bc:	9902      	ldrpl	r1, [sp, #8]
 800e3be:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e3c2:	bf58      	it	pl
 800e3c4:	eba9 0101 	subpl.w	r1, r9, r1
 800e3c8:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800e3cc:	bf58      	it	pl
 800e3ce:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e3d2:	6022      	str	r2, [r4, #0]
 800e3d4:	f04f 0900 	mov.w	r9, #0
 800e3d8:	e789      	b.n	800e2ee <_scanf_float+0x192>
 800e3da:	f04f 0a03 	mov.w	sl, #3
 800e3de:	e786      	b.n	800e2ee <_scanf_float+0x192>
 800e3e0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e3e4:	4639      	mov	r1, r7
 800e3e6:	4640      	mov	r0, r8
 800e3e8:	4798      	blx	r3
 800e3ea:	2800      	cmp	r0, #0
 800e3ec:	f43f aedb 	beq.w	800e1a6 <_scanf_float+0x4a>
 800e3f0:	e6e6      	b.n	800e1c0 <_scanf_float+0x64>
 800e3f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e3f6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e3fa:	463a      	mov	r2, r7
 800e3fc:	4640      	mov	r0, r8
 800e3fe:	4798      	blx	r3
 800e400:	6923      	ldr	r3, [r4, #16]
 800e402:	3b01      	subs	r3, #1
 800e404:	6123      	str	r3, [r4, #16]
 800e406:	e6e8      	b.n	800e1da <_scanf_float+0x7e>
 800e408:	1e6b      	subs	r3, r5, #1
 800e40a:	2b06      	cmp	r3, #6
 800e40c:	d824      	bhi.n	800e458 <_scanf_float+0x2fc>
 800e40e:	2d02      	cmp	r5, #2
 800e410:	d836      	bhi.n	800e480 <_scanf_float+0x324>
 800e412:	9b01      	ldr	r3, [sp, #4]
 800e414:	429e      	cmp	r6, r3
 800e416:	f67f aee4 	bls.w	800e1e2 <_scanf_float+0x86>
 800e41a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e41e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e422:	463a      	mov	r2, r7
 800e424:	4640      	mov	r0, r8
 800e426:	4798      	blx	r3
 800e428:	6923      	ldr	r3, [r4, #16]
 800e42a:	3b01      	subs	r3, #1
 800e42c:	6123      	str	r3, [r4, #16]
 800e42e:	e7f0      	b.n	800e412 <_scanf_float+0x2b6>
 800e430:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e434:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800e438:	463a      	mov	r2, r7
 800e43a:	4640      	mov	r0, r8
 800e43c:	4798      	blx	r3
 800e43e:	6923      	ldr	r3, [r4, #16]
 800e440:	3b01      	subs	r3, #1
 800e442:	6123      	str	r3, [r4, #16]
 800e444:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e448:	fa5f fa8a 	uxtb.w	sl, sl
 800e44c:	f1ba 0f02 	cmp.w	sl, #2
 800e450:	d1ee      	bne.n	800e430 <_scanf_float+0x2d4>
 800e452:	3d03      	subs	r5, #3
 800e454:	b2ed      	uxtb	r5, r5
 800e456:	1b76      	subs	r6, r6, r5
 800e458:	6823      	ldr	r3, [r4, #0]
 800e45a:	05da      	lsls	r2, r3, #23
 800e45c:	d530      	bpl.n	800e4c0 <_scanf_float+0x364>
 800e45e:	055b      	lsls	r3, r3, #21
 800e460:	d511      	bpl.n	800e486 <_scanf_float+0x32a>
 800e462:	9b01      	ldr	r3, [sp, #4]
 800e464:	429e      	cmp	r6, r3
 800e466:	f67f aebc 	bls.w	800e1e2 <_scanf_float+0x86>
 800e46a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e46e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e472:	463a      	mov	r2, r7
 800e474:	4640      	mov	r0, r8
 800e476:	4798      	blx	r3
 800e478:	6923      	ldr	r3, [r4, #16]
 800e47a:	3b01      	subs	r3, #1
 800e47c:	6123      	str	r3, [r4, #16]
 800e47e:	e7f0      	b.n	800e462 <_scanf_float+0x306>
 800e480:	46aa      	mov	sl, r5
 800e482:	46b3      	mov	fp, r6
 800e484:	e7de      	b.n	800e444 <_scanf_float+0x2e8>
 800e486:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800e48a:	6923      	ldr	r3, [r4, #16]
 800e48c:	2965      	cmp	r1, #101	@ 0x65
 800e48e:	f103 33ff 	add.w	r3, r3, #4294967295
 800e492:	f106 35ff 	add.w	r5, r6, #4294967295
 800e496:	6123      	str	r3, [r4, #16]
 800e498:	d00c      	beq.n	800e4b4 <_scanf_float+0x358>
 800e49a:	2945      	cmp	r1, #69	@ 0x45
 800e49c:	d00a      	beq.n	800e4b4 <_scanf_float+0x358>
 800e49e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e4a2:	463a      	mov	r2, r7
 800e4a4:	4640      	mov	r0, r8
 800e4a6:	4798      	blx	r3
 800e4a8:	6923      	ldr	r3, [r4, #16]
 800e4aa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800e4ae:	3b01      	subs	r3, #1
 800e4b0:	1eb5      	subs	r5, r6, #2
 800e4b2:	6123      	str	r3, [r4, #16]
 800e4b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e4b8:	463a      	mov	r2, r7
 800e4ba:	4640      	mov	r0, r8
 800e4bc:	4798      	blx	r3
 800e4be:	462e      	mov	r6, r5
 800e4c0:	6822      	ldr	r2, [r4, #0]
 800e4c2:	f012 0210 	ands.w	r2, r2, #16
 800e4c6:	d001      	beq.n	800e4cc <_scanf_float+0x370>
 800e4c8:	2000      	movs	r0, #0
 800e4ca:	e68b      	b.n	800e1e4 <_scanf_float+0x88>
 800e4cc:	7032      	strb	r2, [r6, #0]
 800e4ce:	6823      	ldr	r3, [r4, #0]
 800e4d0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800e4d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e4d8:	d11c      	bne.n	800e514 <_scanf_float+0x3b8>
 800e4da:	9b02      	ldr	r3, [sp, #8]
 800e4dc:	454b      	cmp	r3, r9
 800e4de:	eba3 0209 	sub.w	r2, r3, r9
 800e4e2:	d123      	bne.n	800e52c <_scanf_float+0x3d0>
 800e4e4:	9901      	ldr	r1, [sp, #4]
 800e4e6:	2200      	movs	r2, #0
 800e4e8:	4640      	mov	r0, r8
 800e4ea:	f002 fbe5 	bl	8010cb8 <_strtod_r>
 800e4ee:	9b03      	ldr	r3, [sp, #12]
 800e4f0:	6821      	ldr	r1, [r4, #0]
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	f011 0f02 	tst.w	r1, #2
 800e4f8:	ec57 6b10 	vmov	r6, r7, d0
 800e4fc:	f103 0204 	add.w	r2, r3, #4
 800e500:	d01f      	beq.n	800e542 <_scanf_float+0x3e6>
 800e502:	9903      	ldr	r1, [sp, #12]
 800e504:	600a      	str	r2, [r1, #0]
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	e9c3 6700 	strd	r6, r7, [r3]
 800e50c:	68e3      	ldr	r3, [r4, #12]
 800e50e:	3301      	adds	r3, #1
 800e510:	60e3      	str	r3, [r4, #12]
 800e512:	e7d9      	b.n	800e4c8 <_scanf_float+0x36c>
 800e514:	9b04      	ldr	r3, [sp, #16]
 800e516:	2b00      	cmp	r3, #0
 800e518:	d0e4      	beq.n	800e4e4 <_scanf_float+0x388>
 800e51a:	9905      	ldr	r1, [sp, #20]
 800e51c:	230a      	movs	r3, #10
 800e51e:	3101      	adds	r1, #1
 800e520:	4640      	mov	r0, r8
 800e522:	f002 fc49 	bl	8010db8 <_strtol_r>
 800e526:	9b04      	ldr	r3, [sp, #16]
 800e528:	9e05      	ldr	r6, [sp, #20]
 800e52a:	1ac2      	subs	r2, r0, r3
 800e52c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800e530:	429e      	cmp	r6, r3
 800e532:	bf28      	it	cs
 800e534:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800e538:	4910      	ldr	r1, [pc, #64]	@ (800e57c <_scanf_float+0x420>)
 800e53a:	4630      	mov	r0, r6
 800e53c:	f000 f8f6 	bl	800e72c <siprintf>
 800e540:	e7d0      	b.n	800e4e4 <_scanf_float+0x388>
 800e542:	f011 0f04 	tst.w	r1, #4
 800e546:	9903      	ldr	r1, [sp, #12]
 800e548:	600a      	str	r2, [r1, #0]
 800e54a:	d1dc      	bne.n	800e506 <_scanf_float+0x3aa>
 800e54c:	681d      	ldr	r5, [r3, #0]
 800e54e:	4632      	mov	r2, r6
 800e550:	463b      	mov	r3, r7
 800e552:	4630      	mov	r0, r6
 800e554:	4639      	mov	r1, r7
 800e556:	f7f2 fb11 	bl	8000b7c <__aeabi_dcmpun>
 800e55a:	b128      	cbz	r0, 800e568 <_scanf_float+0x40c>
 800e55c:	4808      	ldr	r0, [pc, #32]	@ (800e580 <_scanf_float+0x424>)
 800e55e:	f000 fa57 	bl	800ea10 <nanf>
 800e562:	ed85 0a00 	vstr	s0, [r5]
 800e566:	e7d1      	b.n	800e50c <_scanf_float+0x3b0>
 800e568:	4630      	mov	r0, r6
 800e56a:	4639      	mov	r1, r7
 800e56c:	f7f2 fb64 	bl	8000c38 <__aeabi_d2f>
 800e570:	6028      	str	r0, [r5, #0]
 800e572:	e7cb      	b.n	800e50c <_scanf_float+0x3b0>
 800e574:	f04f 0900 	mov.w	r9, #0
 800e578:	e629      	b.n	800e1ce <_scanf_float+0x72>
 800e57a:	bf00      	nop
 800e57c:	08012fb0 	.word	0x08012fb0
 800e580:	08012f7b 	.word	0x08012f7b

0800e584 <std>:
 800e584:	2300      	movs	r3, #0
 800e586:	b510      	push	{r4, lr}
 800e588:	4604      	mov	r4, r0
 800e58a:	e9c0 3300 	strd	r3, r3, [r0]
 800e58e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e592:	6083      	str	r3, [r0, #8]
 800e594:	8181      	strh	r1, [r0, #12]
 800e596:	6643      	str	r3, [r0, #100]	@ 0x64
 800e598:	81c2      	strh	r2, [r0, #14]
 800e59a:	6183      	str	r3, [r0, #24]
 800e59c:	4619      	mov	r1, r3
 800e59e:	2208      	movs	r2, #8
 800e5a0:	305c      	adds	r0, #92	@ 0x5c
 800e5a2:	f000 f940 	bl	800e826 <memset>
 800e5a6:	4b0d      	ldr	r3, [pc, #52]	@ (800e5dc <std+0x58>)
 800e5a8:	6263      	str	r3, [r4, #36]	@ 0x24
 800e5aa:	4b0d      	ldr	r3, [pc, #52]	@ (800e5e0 <std+0x5c>)
 800e5ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e5ae:	4b0d      	ldr	r3, [pc, #52]	@ (800e5e4 <std+0x60>)
 800e5b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e5b2:	4b0d      	ldr	r3, [pc, #52]	@ (800e5e8 <std+0x64>)
 800e5b4:	6323      	str	r3, [r4, #48]	@ 0x30
 800e5b6:	4b0d      	ldr	r3, [pc, #52]	@ (800e5ec <std+0x68>)
 800e5b8:	6224      	str	r4, [r4, #32]
 800e5ba:	429c      	cmp	r4, r3
 800e5bc:	d006      	beq.n	800e5cc <std+0x48>
 800e5be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e5c2:	4294      	cmp	r4, r2
 800e5c4:	d002      	beq.n	800e5cc <std+0x48>
 800e5c6:	33d0      	adds	r3, #208	@ 0xd0
 800e5c8:	429c      	cmp	r4, r3
 800e5ca:	d105      	bne.n	800e5d8 <std+0x54>
 800e5cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e5d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e5d4:	f000 ba0a 	b.w	800e9ec <__retarget_lock_init_recursive>
 800e5d8:	bd10      	pop	{r4, pc}
 800e5da:	bf00      	nop
 800e5dc:	0800e76d 	.word	0x0800e76d
 800e5e0:	0800e78f 	.word	0x0800e78f
 800e5e4:	0800e7c7 	.word	0x0800e7c7
 800e5e8:	0800e7eb 	.word	0x0800e7eb
 800e5ec:	200005c4 	.word	0x200005c4

0800e5f0 <stdio_exit_handler>:
 800e5f0:	4a02      	ldr	r2, [pc, #8]	@ (800e5fc <stdio_exit_handler+0xc>)
 800e5f2:	4903      	ldr	r1, [pc, #12]	@ (800e600 <stdio_exit_handler+0x10>)
 800e5f4:	4803      	ldr	r0, [pc, #12]	@ (800e604 <stdio_exit_handler+0x14>)
 800e5f6:	f000 b87b 	b.w	800e6f0 <_fwalk_sglue>
 800e5fa:	bf00      	nop
 800e5fc:	2000000c 	.word	0x2000000c
 800e600:	080113f9 	.word	0x080113f9
 800e604:	2000001c 	.word	0x2000001c

0800e608 <cleanup_stdio>:
 800e608:	6841      	ldr	r1, [r0, #4]
 800e60a:	4b0c      	ldr	r3, [pc, #48]	@ (800e63c <cleanup_stdio+0x34>)
 800e60c:	4299      	cmp	r1, r3
 800e60e:	b510      	push	{r4, lr}
 800e610:	4604      	mov	r4, r0
 800e612:	d001      	beq.n	800e618 <cleanup_stdio+0x10>
 800e614:	f002 fef0 	bl	80113f8 <_fflush_r>
 800e618:	68a1      	ldr	r1, [r4, #8]
 800e61a:	4b09      	ldr	r3, [pc, #36]	@ (800e640 <cleanup_stdio+0x38>)
 800e61c:	4299      	cmp	r1, r3
 800e61e:	d002      	beq.n	800e626 <cleanup_stdio+0x1e>
 800e620:	4620      	mov	r0, r4
 800e622:	f002 fee9 	bl	80113f8 <_fflush_r>
 800e626:	68e1      	ldr	r1, [r4, #12]
 800e628:	4b06      	ldr	r3, [pc, #24]	@ (800e644 <cleanup_stdio+0x3c>)
 800e62a:	4299      	cmp	r1, r3
 800e62c:	d004      	beq.n	800e638 <cleanup_stdio+0x30>
 800e62e:	4620      	mov	r0, r4
 800e630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e634:	f002 bee0 	b.w	80113f8 <_fflush_r>
 800e638:	bd10      	pop	{r4, pc}
 800e63a:	bf00      	nop
 800e63c:	200005c4 	.word	0x200005c4
 800e640:	2000062c 	.word	0x2000062c
 800e644:	20000694 	.word	0x20000694

0800e648 <global_stdio_init.part.0>:
 800e648:	b510      	push	{r4, lr}
 800e64a:	4b0b      	ldr	r3, [pc, #44]	@ (800e678 <global_stdio_init.part.0+0x30>)
 800e64c:	4c0b      	ldr	r4, [pc, #44]	@ (800e67c <global_stdio_init.part.0+0x34>)
 800e64e:	4a0c      	ldr	r2, [pc, #48]	@ (800e680 <global_stdio_init.part.0+0x38>)
 800e650:	601a      	str	r2, [r3, #0]
 800e652:	4620      	mov	r0, r4
 800e654:	2200      	movs	r2, #0
 800e656:	2104      	movs	r1, #4
 800e658:	f7ff ff94 	bl	800e584 <std>
 800e65c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e660:	2201      	movs	r2, #1
 800e662:	2109      	movs	r1, #9
 800e664:	f7ff ff8e 	bl	800e584 <std>
 800e668:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e66c:	2202      	movs	r2, #2
 800e66e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e672:	2112      	movs	r1, #18
 800e674:	f7ff bf86 	b.w	800e584 <std>
 800e678:	200006fc 	.word	0x200006fc
 800e67c:	200005c4 	.word	0x200005c4
 800e680:	0800e5f1 	.word	0x0800e5f1

0800e684 <__sfp_lock_acquire>:
 800e684:	4801      	ldr	r0, [pc, #4]	@ (800e68c <__sfp_lock_acquire+0x8>)
 800e686:	f000 b9b2 	b.w	800e9ee <__retarget_lock_acquire_recursive>
 800e68a:	bf00      	nop
 800e68c:	20000705 	.word	0x20000705

0800e690 <__sfp_lock_release>:
 800e690:	4801      	ldr	r0, [pc, #4]	@ (800e698 <__sfp_lock_release+0x8>)
 800e692:	f000 b9ad 	b.w	800e9f0 <__retarget_lock_release_recursive>
 800e696:	bf00      	nop
 800e698:	20000705 	.word	0x20000705

0800e69c <__sinit>:
 800e69c:	b510      	push	{r4, lr}
 800e69e:	4604      	mov	r4, r0
 800e6a0:	f7ff fff0 	bl	800e684 <__sfp_lock_acquire>
 800e6a4:	6a23      	ldr	r3, [r4, #32]
 800e6a6:	b11b      	cbz	r3, 800e6b0 <__sinit+0x14>
 800e6a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e6ac:	f7ff bff0 	b.w	800e690 <__sfp_lock_release>
 800e6b0:	4b04      	ldr	r3, [pc, #16]	@ (800e6c4 <__sinit+0x28>)
 800e6b2:	6223      	str	r3, [r4, #32]
 800e6b4:	4b04      	ldr	r3, [pc, #16]	@ (800e6c8 <__sinit+0x2c>)
 800e6b6:	681b      	ldr	r3, [r3, #0]
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d1f5      	bne.n	800e6a8 <__sinit+0xc>
 800e6bc:	f7ff ffc4 	bl	800e648 <global_stdio_init.part.0>
 800e6c0:	e7f2      	b.n	800e6a8 <__sinit+0xc>
 800e6c2:	bf00      	nop
 800e6c4:	0800e609 	.word	0x0800e609
 800e6c8:	200006fc 	.word	0x200006fc

0800e6cc <fiprintf>:
 800e6cc:	b40e      	push	{r1, r2, r3}
 800e6ce:	b503      	push	{r0, r1, lr}
 800e6d0:	4601      	mov	r1, r0
 800e6d2:	ab03      	add	r3, sp, #12
 800e6d4:	4805      	ldr	r0, [pc, #20]	@ (800e6ec <fiprintf+0x20>)
 800e6d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e6da:	6800      	ldr	r0, [r0, #0]
 800e6dc:	9301      	str	r3, [sp, #4]
 800e6de:	f002 fcef 	bl	80110c0 <_vfiprintf_r>
 800e6e2:	b002      	add	sp, #8
 800e6e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800e6e8:	b003      	add	sp, #12
 800e6ea:	4770      	bx	lr
 800e6ec:	20000018 	.word	0x20000018

0800e6f0 <_fwalk_sglue>:
 800e6f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e6f4:	4607      	mov	r7, r0
 800e6f6:	4688      	mov	r8, r1
 800e6f8:	4614      	mov	r4, r2
 800e6fa:	2600      	movs	r6, #0
 800e6fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e700:	f1b9 0901 	subs.w	r9, r9, #1
 800e704:	d505      	bpl.n	800e712 <_fwalk_sglue+0x22>
 800e706:	6824      	ldr	r4, [r4, #0]
 800e708:	2c00      	cmp	r4, #0
 800e70a:	d1f7      	bne.n	800e6fc <_fwalk_sglue+0xc>
 800e70c:	4630      	mov	r0, r6
 800e70e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e712:	89ab      	ldrh	r3, [r5, #12]
 800e714:	2b01      	cmp	r3, #1
 800e716:	d907      	bls.n	800e728 <_fwalk_sglue+0x38>
 800e718:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e71c:	3301      	adds	r3, #1
 800e71e:	d003      	beq.n	800e728 <_fwalk_sglue+0x38>
 800e720:	4629      	mov	r1, r5
 800e722:	4638      	mov	r0, r7
 800e724:	47c0      	blx	r8
 800e726:	4306      	orrs	r6, r0
 800e728:	3568      	adds	r5, #104	@ 0x68
 800e72a:	e7e9      	b.n	800e700 <_fwalk_sglue+0x10>

0800e72c <siprintf>:
 800e72c:	b40e      	push	{r1, r2, r3}
 800e72e:	b500      	push	{lr}
 800e730:	b09c      	sub	sp, #112	@ 0x70
 800e732:	ab1d      	add	r3, sp, #116	@ 0x74
 800e734:	9002      	str	r0, [sp, #8]
 800e736:	9006      	str	r0, [sp, #24]
 800e738:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e73c:	4809      	ldr	r0, [pc, #36]	@ (800e764 <siprintf+0x38>)
 800e73e:	9107      	str	r1, [sp, #28]
 800e740:	9104      	str	r1, [sp, #16]
 800e742:	4909      	ldr	r1, [pc, #36]	@ (800e768 <siprintf+0x3c>)
 800e744:	f853 2b04 	ldr.w	r2, [r3], #4
 800e748:	9105      	str	r1, [sp, #20]
 800e74a:	6800      	ldr	r0, [r0, #0]
 800e74c:	9301      	str	r3, [sp, #4]
 800e74e:	a902      	add	r1, sp, #8
 800e750:	f002 fb90 	bl	8010e74 <_svfiprintf_r>
 800e754:	9b02      	ldr	r3, [sp, #8]
 800e756:	2200      	movs	r2, #0
 800e758:	701a      	strb	r2, [r3, #0]
 800e75a:	b01c      	add	sp, #112	@ 0x70
 800e75c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e760:	b003      	add	sp, #12
 800e762:	4770      	bx	lr
 800e764:	20000018 	.word	0x20000018
 800e768:	ffff0208 	.word	0xffff0208

0800e76c <__sread>:
 800e76c:	b510      	push	{r4, lr}
 800e76e:	460c      	mov	r4, r1
 800e770:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e774:	f000 f8c8 	bl	800e908 <_read_r>
 800e778:	2800      	cmp	r0, #0
 800e77a:	bfab      	itete	ge
 800e77c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e77e:	89a3      	ldrhlt	r3, [r4, #12]
 800e780:	181b      	addge	r3, r3, r0
 800e782:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e786:	bfac      	ite	ge
 800e788:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e78a:	81a3      	strhlt	r3, [r4, #12]
 800e78c:	bd10      	pop	{r4, pc}

0800e78e <__swrite>:
 800e78e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e792:	461f      	mov	r7, r3
 800e794:	898b      	ldrh	r3, [r1, #12]
 800e796:	05db      	lsls	r3, r3, #23
 800e798:	4605      	mov	r5, r0
 800e79a:	460c      	mov	r4, r1
 800e79c:	4616      	mov	r6, r2
 800e79e:	d505      	bpl.n	800e7ac <__swrite+0x1e>
 800e7a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7a4:	2302      	movs	r3, #2
 800e7a6:	2200      	movs	r2, #0
 800e7a8:	f000 f89c 	bl	800e8e4 <_lseek_r>
 800e7ac:	89a3      	ldrh	r3, [r4, #12]
 800e7ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e7b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e7b6:	81a3      	strh	r3, [r4, #12]
 800e7b8:	4632      	mov	r2, r6
 800e7ba:	463b      	mov	r3, r7
 800e7bc:	4628      	mov	r0, r5
 800e7be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e7c2:	f000 b8d7 	b.w	800e974 <_write_r>

0800e7c6 <__sseek>:
 800e7c6:	b510      	push	{r4, lr}
 800e7c8:	460c      	mov	r4, r1
 800e7ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7ce:	f000 f889 	bl	800e8e4 <_lseek_r>
 800e7d2:	1c43      	adds	r3, r0, #1
 800e7d4:	89a3      	ldrh	r3, [r4, #12]
 800e7d6:	bf15      	itete	ne
 800e7d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e7da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e7de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e7e2:	81a3      	strheq	r3, [r4, #12]
 800e7e4:	bf18      	it	ne
 800e7e6:	81a3      	strhne	r3, [r4, #12]
 800e7e8:	bd10      	pop	{r4, pc}

0800e7ea <__sclose>:
 800e7ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7ee:	f000 b869 	b.w	800e8c4 <_close_r>

0800e7f2 <memmove>:
 800e7f2:	4288      	cmp	r0, r1
 800e7f4:	b510      	push	{r4, lr}
 800e7f6:	eb01 0402 	add.w	r4, r1, r2
 800e7fa:	d902      	bls.n	800e802 <memmove+0x10>
 800e7fc:	4284      	cmp	r4, r0
 800e7fe:	4623      	mov	r3, r4
 800e800:	d807      	bhi.n	800e812 <memmove+0x20>
 800e802:	1e43      	subs	r3, r0, #1
 800e804:	42a1      	cmp	r1, r4
 800e806:	d008      	beq.n	800e81a <memmove+0x28>
 800e808:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e80c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e810:	e7f8      	b.n	800e804 <memmove+0x12>
 800e812:	4402      	add	r2, r0
 800e814:	4601      	mov	r1, r0
 800e816:	428a      	cmp	r2, r1
 800e818:	d100      	bne.n	800e81c <memmove+0x2a>
 800e81a:	bd10      	pop	{r4, pc}
 800e81c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e820:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e824:	e7f7      	b.n	800e816 <memmove+0x24>

0800e826 <memset>:
 800e826:	4402      	add	r2, r0
 800e828:	4603      	mov	r3, r0
 800e82a:	4293      	cmp	r3, r2
 800e82c:	d100      	bne.n	800e830 <memset+0xa>
 800e82e:	4770      	bx	lr
 800e830:	f803 1b01 	strb.w	r1, [r3], #1
 800e834:	e7f9      	b.n	800e82a <memset+0x4>

0800e836 <strncpy>:
 800e836:	b510      	push	{r4, lr}
 800e838:	3901      	subs	r1, #1
 800e83a:	4603      	mov	r3, r0
 800e83c:	b132      	cbz	r2, 800e84c <strncpy+0x16>
 800e83e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e842:	f803 4b01 	strb.w	r4, [r3], #1
 800e846:	3a01      	subs	r2, #1
 800e848:	2c00      	cmp	r4, #0
 800e84a:	d1f7      	bne.n	800e83c <strncpy+0x6>
 800e84c:	441a      	add	r2, r3
 800e84e:	2100      	movs	r1, #0
 800e850:	4293      	cmp	r3, r2
 800e852:	d100      	bne.n	800e856 <strncpy+0x20>
 800e854:	bd10      	pop	{r4, pc}
 800e856:	f803 1b01 	strb.w	r1, [r3], #1
 800e85a:	e7f9      	b.n	800e850 <strncpy+0x1a>

0800e85c <_raise_r>:
 800e85c:	291f      	cmp	r1, #31
 800e85e:	b538      	push	{r3, r4, r5, lr}
 800e860:	4605      	mov	r5, r0
 800e862:	460c      	mov	r4, r1
 800e864:	d904      	bls.n	800e870 <_raise_r+0x14>
 800e866:	2316      	movs	r3, #22
 800e868:	6003      	str	r3, [r0, #0]
 800e86a:	f04f 30ff 	mov.w	r0, #4294967295
 800e86e:	bd38      	pop	{r3, r4, r5, pc}
 800e870:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e872:	b112      	cbz	r2, 800e87a <_raise_r+0x1e>
 800e874:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e878:	b94b      	cbnz	r3, 800e88e <_raise_r+0x32>
 800e87a:	4628      	mov	r0, r5
 800e87c:	f000 f868 	bl	800e950 <_getpid_r>
 800e880:	4622      	mov	r2, r4
 800e882:	4601      	mov	r1, r0
 800e884:	4628      	mov	r0, r5
 800e886:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e88a:	f000 b84f 	b.w	800e92c <_kill_r>
 800e88e:	2b01      	cmp	r3, #1
 800e890:	d00a      	beq.n	800e8a8 <_raise_r+0x4c>
 800e892:	1c59      	adds	r1, r3, #1
 800e894:	d103      	bne.n	800e89e <_raise_r+0x42>
 800e896:	2316      	movs	r3, #22
 800e898:	6003      	str	r3, [r0, #0]
 800e89a:	2001      	movs	r0, #1
 800e89c:	e7e7      	b.n	800e86e <_raise_r+0x12>
 800e89e:	2100      	movs	r1, #0
 800e8a0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e8a4:	4620      	mov	r0, r4
 800e8a6:	4798      	blx	r3
 800e8a8:	2000      	movs	r0, #0
 800e8aa:	e7e0      	b.n	800e86e <_raise_r+0x12>

0800e8ac <raise>:
 800e8ac:	4b02      	ldr	r3, [pc, #8]	@ (800e8b8 <raise+0xc>)
 800e8ae:	4601      	mov	r1, r0
 800e8b0:	6818      	ldr	r0, [r3, #0]
 800e8b2:	f7ff bfd3 	b.w	800e85c <_raise_r>
 800e8b6:	bf00      	nop
 800e8b8:	20000018 	.word	0x20000018

0800e8bc <_localeconv_r>:
 800e8bc:	4800      	ldr	r0, [pc, #0]	@ (800e8c0 <_localeconv_r+0x4>)
 800e8be:	4770      	bx	lr
 800e8c0:	20000158 	.word	0x20000158

0800e8c4 <_close_r>:
 800e8c4:	b538      	push	{r3, r4, r5, lr}
 800e8c6:	4d06      	ldr	r5, [pc, #24]	@ (800e8e0 <_close_r+0x1c>)
 800e8c8:	2300      	movs	r3, #0
 800e8ca:	4604      	mov	r4, r0
 800e8cc:	4608      	mov	r0, r1
 800e8ce:	602b      	str	r3, [r5, #0]
 800e8d0:	f7f6 ffee 	bl	80058b0 <_close>
 800e8d4:	1c43      	adds	r3, r0, #1
 800e8d6:	d102      	bne.n	800e8de <_close_r+0x1a>
 800e8d8:	682b      	ldr	r3, [r5, #0]
 800e8da:	b103      	cbz	r3, 800e8de <_close_r+0x1a>
 800e8dc:	6023      	str	r3, [r4, #0]
 800e8de:	bd38      	pop	{r3, r4, r5, pc}
 800e8e0:	20000700 	.word	0x20000700

0800e8e4 <_lseek_r>:
 800e8e4:	b538      	push	{r3, r4, r5, lr}
 800e8e6:	4d07      	ldr	r5, [pc, #28]	@ (800e904 <_lseek_r+0x20>)
 800e8e8:	4604      	mov	r4, r0
 800e8ea:	4608      	mov	r0, r1
 800e8ec:	4611      	mov	r1, r2
 800e8ee:	2200      	movs	r2, #0
 800e8f0:	602a      	str	r2, [r5, #0]
 800e8f2:	461a      	mov	r2, r3
 800e8f4:	f7f7 f803 	bl	80058fe <_lseek>
 800e8f8:	1c43      	adds	r3, r0, #1
 800e8fa:	d102      	bne.n	800e902 <_lseek_r+0x1e>
 800e8fc:	682b      	ldr	r3, [r5, #0]
 800e8fe:	b103      	cbz	r3, 800e902 <_lseek_r+0x1e>
 800e900:	6023      	str	r3, [r4, #0]
 800e902:	bd38      	pop	{r3, r4, r5, pc}
 800e904:	20000700 	.word	0x20000700

0800e908 <_read_r>:
 800e908:	b538      	push	{r3, r4, r5, lr}
 800e90a:	4d07      	ldr	r5, [pc, #28]	@ (800e928 <_read_r+0x20>)
 800e90c:	4604      	mov	r4, r0
 800e90e:	4608      	mov	r0, r1
 800e910:	4611      	mov	r1, r2
 800e912:	2200      	movs	r2, #0
 800e914:	602a      	str	r2, [r5, #0]
 800e916:	461a      	mov	r2, r3
 800e918:	f7f6 ff91 	bl	800583e <_read>
 800e91c:	1c43      	adds	r3, r0, #1
 800e91e:	d102      	bne.n	800e926 <_read_r+0x1e>
 800e920:	682b      	ldr	r3, [r5, #0]
 800e922:	b103      	cbz	r3, 800e926 <_read_r+0x1e>
 800e924:	6023      	str	r3, [r4, #0]
 800e926:	bd38      	pop	{r3, r4, r5, pc}
 800e928:	20000700 	.word	0x20000700

0800e92c <_kill_r>:
 800e92c:	b538      	push	{r3, r4, r5, lr}
 800e92e:	4d07      	ldr	r5, [pc, #28]	@ (800e94c <_kill_r+0x20>)
 800e930:	2300      	movs	r3, #0
 800e932:	4604      	mov	r4, r0
 800e934:	4608      	mov	r0, r1
 800e936:	4611      	mov	r1, r2
 800e938:	602b      	str	r3, [r5, #0]
 800e93a:	f7f6 ff65 	bl	8005808 <_kill>
 800e93e:	1c43      	adds	r3, r0, #1
 800e940:	d102      	bne.n	800e948 <_kill_r+0x1c>
 800e942:	682b      	ldr	r3, [r5, #0]
 800e944:	b103      	cbz	r3, 800e948 <_kill_r+0x1c>
 800e946:	6023      	str	r3, [r4, #0]
 800e948:	bd38      	pop	{r3, r4, r5, pc}
 800e94a:	bf00      	nop
 800e94c:	20000700 	.word	0x20000700

0800e950 <_getpid_r>:
 800e950:	f7f6 bf52 	b.w	80057f8 <_getpid>

0800e954 <_sbrk_r>:
 800e954:	b538      	push	{r3, r4, r5, lr}
 800e956:	4d06      	ldr	r5, [pc, #24]	@ (800e970 <_sbrk_r+0x1c>)
 800e958:	2300      	movs	r3, #0
 800e95a:	4604      	mov	r4, r0
 800e95c:	4608      	mov	r0, r1
 800e95e:	602b      	str	r3, [r5, #0]
 800e960:	f7f6 ffda 	bl	8005918 <_sbrk>
 800e964:	1c43      	adds	r3, r0, #1
 800e966:	d102      	bne.n	800e96e <_sbrk_r+0x1a>
 800e968:	682b      	ldr	r3, [r5, #0]
 800e96a:	b103      	cbz	r3, 800e96e <_sbrk_r+0x1a>
 800e96c:	6023      	str	r3, [r4, #0]
 800e96e:	bd38      	pop	{r3, r4, r5, pc}
 800e970:	20000700 	.word	0x20000700

0800e974 <_write_r>:
 800e974:	b538      	push	{r3, r4, r5, lr}
 800e976:	4d07      	ldr	r5, [pc, #28]	@ (800e994 <_write_r+0x20>)
 800e978:	4604      	mov	r4, r0
 800e97a:	4608      	mov	r0, r1
 800e97c:	4611      	mov	r1, r2
 800e97e:	2200      	movs	r2, #0
 800e980:	602a      	str	r2, [r5, #0]
 800e982:	461a      	mov	r2, r3
 800e984:	f7f6 ff78 	bl	8005878 <_write>
 800e988:	1c43      	adds	r3, r0, #1
 800e98a:	d102      	bne.n	800e992 <_write_r+0x1e>
 800e98c:	682b      	ldr	r3, [r5, #0]
 800e98e:	b103      	cbz	r3, 800e992 <_write_r+0x1e>
 800e990:	6023      	str	r3, [r4, #0]
 800e992:	bd38      	pop	{r3, r4, r5, pc}
 800e994:	20000700 	.word	0x20000700

0800e998 <__errno>:
 800e998:	4b01      	ldr	r3, [pc, #4]	@ (800e9a0 <__errno+0x8>)
 800e99a:	6818      	ldr	r0, [r3, #0]
 800e99c:	4770      	bx	lr
 800e99e:	bf00      	nop
 800e9a0:	20000018 	.word	0x20000018

0800e9a4 <__libc_init_array>:
 800e9a4:	b570      	push	{r4, r5, r6, lr}
 800e9a6:	4d0d      	ldr	r5, [pc, #52]	@ (800e9dc <__libc_init_array+0x38>)
 800e9a8:	4c0d      	ldr	r4, [pc, #52]	@ (800e9e0 <__libc_init_array+0x3c>)
 800e9aa:	1b64      	subs	r4, r4, r5
 800e9ac:	10a4      	asrs	r4, r4, #2
 800e9ae:	2600      	movs	r6, #0
 800e9b0:	42a6      	cmp	r6, r4
 800e9b2:	d109      	bne.n	800e9c8 <__libc_init_array+0x24>
 800e9b4:	4d0b      	ldr	r5, [pc, #44]	@ (800e9e4 <__libc_init_array+0x40>)
 800e9b6:	4c0c      	ldr	r4, [pc, #48]	@ (800e9e8 <__libc_init_array+0x44>)
 800e9b8:	f003 fa1c 	bl	8011df4 <_init>
 800e9bc:	1b64      	subs	r4, r4, r5
 800e9be:	10a4      	asrs	r4, r4, #2
 800e9c0:	2600      	movs	r6, #0
 800e9c2:	42a6      	cmp	r6, r4
 800e9c4:	d105      	bne.n	800e9d2 <__libc_init_array+0x2e>
 800e9c6:	bd70      	pop	{r4, r5, r6, pc}
 800e9c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800e9cc:	4798      	blx	r3
 800e9ce:	3601      	adds	r6, #1
 800e9d0:	e7ee      	b.n	800e9b0 <__libc_init_array+0xc>
 800e9d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800e9d6:	4798      	blx	r3
 800e9d8:	3601      	adds	r6, #1
 800e9da:	e7f2      	b.n	800e9c2 <__libc_init_array+0x1e>
 800e9dc:	08013374 	.word	0x08013374
 800e9e0:	08013374 	.word	0x08013374
 800e9e4:	08013374 	.word	0x08013374
 800e9e8:	08013384 	.word	0x08013384

0800e9ec <__retarget_lock_init_recursive>:
 800e9ec:	4770      	bx	lr

0800e9ee <__retarget_lock_acquire_recursive>:
 800e9ee:	4770      	bx	lr

0800e9f0 <__retarget_lock_release_recursive>:
 800e9f0:	4770      	bx	lr

0800e9f2 <memcpy>:
 800e9f2:	440a      	add	r2, r1
 800e9f4:	4291      	cmp	r1, r2
 800e9f6:	f100 33ff 	add.w	r3, r0, #4294967295
 800e9fa:	d100      	bne.n	800e9fe <memcpy+0xc>
 800e9fc:	4770      	bx	lr
 800e9fe:	b510      	push	{r4, lr}
 800ea00:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ea04:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ea08:	4291      	cmp	r1, r2
 800ea0a:	d1f9      	bne.n	800ea00 <memcpy+0xe>
 800ea0c:	bd10      	pop	{r4, pc}
	...

0800ea10 <nanf>:
 800ea10:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ea18 <nanf+0x8>
 800ea14:	4770      	bx	lr
 800ea16:	bf00      	nop
 800ea18:	7fc00000 	.word	0x7fc00000

0800ea1c <quorem>:
 800ea1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea20:	6903      	ldr	r3, [r0, #16]
 800ea22:	690c      	ldr	r4, [r1, #16]
 800ea24:	42a3      	cmp	r3, r4
 800ea26:	4607      	mov	r7, r0
 800ea28:	db7e      	blt.n	800eb28 <quorem+0x10c>
 800ea2a:	3c01      	subs	r4, #1
 800ea2c:	f101 0814 	add.w	r8, r1, #20
 800ea30:	00a3      	lsls	r3, r4, #2
 800ea32:	f100 0514 	add.w	r5, r0, #20
 800ea36:	9300      	str	r3, [sp, #0]
 800ea38:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ea3c:	9301      	str	r3, [sp, #4]
 800ea3e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ea42:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ea46:	3301      	adds	r3, #1
 800ea48:	429a      	cmp	r2, r3
 800ea4a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ea4e:	fbb2 f6f3 	udiv	r6, r2, r3
 800ea52:	d32e      	bcc.n	800eab2 <quorem+0x96>
 800ea54:	f04f 0a00 	mov.w	sl, #0
 800ea58:	46c4      	mov	ip, r8
 800ea5a:	46ae      	mov	lr, r5
 800ea5c:	46d3      	mov	fp, sl
 800ea5e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ea62:	b298      	uxth	r0, r3
 800ea64:	fb06 a000 	mla	r0, r6, r0, sl
 800ea68:	0c02      	lsrs	r2, r0, #16
 800ea6a:	0c1b      	lsrs	r3, r3, #16
 800ea6c:	fb06 2303 	mla	r3, r6, r3, r2
 800ea70:	f8de 2000 	ldr.w	r2, [lr]
 800ea74:	b280      	uxth	r0, r0
 800ea76:	b292      	uxth	r2, r2
 800ea78:	1a12      	subs	r2, r2, r0
 800ea7a:	445a      	add	r2, fp
 800ea7c:	f8de 0000 	ldr.w	r0, [lr]
 800ea80:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ea84:	b29b      	uxth	r3, r3
 800ea86:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ea8a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ea8e:	b292      	uxth	r2, r2
 800ea90:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ea94:	45e1      	cmp	r9, ip
 800ea96:	f84e 2b04 	str.w	r2, [lr], #4
 800ea9a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ea9e:	d2de      	bcs.n	800ea5e <quorem+0x42>
 800eaa0:	9b00      	ldr	r3, [sp, #0]
 800eaa2:	58eb      	ldr	r3, [r5, r3]
 800eaa4:	b92b      	cbnz	r3, 800eab2 <quorem+0x96>
 800eaa6:	9b01      	ldr	r3, [sp, #4]
 800eaa8:	3b04      	subs	r3, #4
 800eaaa:	429d      	cmp	r5, r3
 800eaac:	461a      	mov	r2, r3
 800eaae:	d32f      	bcc.n	800eb10 <quorem+0xf4>
 800eab0:	613c      	str	r4, [r7, #16]
 800eab2:	4638      	mov	r0, r7
 800eab4:	f001 f90e 	bl	800fcd4 <__mcmp>
 800eab8:	2800      	cmp	r0, #0
 800eaba:	db25      	blt.n	800eb08 <quorem+0xec>
 800eabc:	4629      	mov	r1, r5
 800eabe:	2000      	movs	r0, #0
 800eac0:	f858 2b04 	ldr.w	r2, [r8], #4
 800eac4:	f8d1 c000 	ldr.w	ip, [r1]
 800eac8:	fa1f fe82 	uxth.w	lr, r2
 800eacc:	fa1f f38c 	uxth.w	r3, ip
 800ead0:	eba3 030e 	sub.w	r3, r3, lr
 800ead4:	4403      	add	r3, r0
 800ead6:	0c12      	lsrs	r2, r2, #16
 800ead8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800eadc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800eae0:	b29b      	uxth	r3, r3
 800eae2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eae6:	45c1      	cmp	r9, r8
 800eae8:	f841 3b04 	str.w	r3, [r1], #4
 800eaec:	ea4f 4022 	mov.w	r0, r2, asr #16
 800eaf0:	d2e6      	bcs.n	800eac0 <quorem+0xa4>
 800eaf2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eaf6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eafa:	b922      	cbnz	r2, 800eb06 <quorem+0xea>
 800eafc:	3b04      	subs	r3, #4
 800eafe:	429d      	cmp	r5, r3
 800eb00:	461a      	mov	r2, r3
 800eb02:	d30b      	bcc.n	800eb1c <quorem+0x100>
 800eb04:	613c      	str	r4, [r7, #16]
 800eb06:	3601      	adds	r6, #1
 800eb08:	4630      	mov	r0, r6
 800eb0a:	b003      	add	sp, #12
 800eb0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb10:	6812      	ldr	r2, [r2, #0]
 800eb12:	3b04      	subs	r3, #4
 800eb14:	2a00      	cmp	r2, #0
 800eb16:	d1cb      	bne.n	800eab0 <quorem+0x94>
 800eb18:	3c01      	subs	r4, #1
 800eb1a:	e7c6      	b.n	800eaaa <quorem+0x8e>
 800eb1c:	6812      	ldr	r2, [r2, #0]
 800eb1e:	3b04      	subs	r3, #4
 800eb20:	2a00      	cmp	r2, #0
 800eb22:	d1ef      	bne.n	800eb04 <quorem+0xe8>
 800eb24:	3c01      	subs	r4, #1
 800eb26:	e7ea      	b.n	800eafe <quorem+0xe2>
 800eb28:	2000      	movs	r0, #0
 800eb2a:	e7ee      	b.n	800eb0a <quorem+0xee>
 800eb2c:	0000      	movs	r0, r0
	...

0800eb30 <_dtoa_r>:
 800eb30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb34:	69c7      	ldr	r7, [r0, #28]
 800eb36:	b099      	sub	sp, #100	@ 0x64
 800eb38:	ed8d 0b02 	vstr	d0, [sp, #8]
 800eb3c:	ec55 4b10 	vmov	r4, r5, d0
 800eb40:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800eb42:	9109      	str	r1, [sp, #36]	@ 0x24
 800eb44:	4683      	mov	fp, r0
 800eb46:	920e      	str	r2, [sp, #56]	@ 0x38
 800eb48:	9313      	str	r3, [sp, #76]	@ 0x4c
 800eb4a:	b97f      	cbnz	r7, 800eb6c <_dtoa_r+0x3c>
 800eb4c:	2010      	movs	r0, #16
 800eb4e:	f7fe fdef 	bl	800d730 <malloc>
 800eb52:	4602      	mov	r2, r0
 800eb54:	f8cb 001c 	str.w	r0, [fp, #28]
 800eb58:	b920      	cbnz	r0, 800eb64 <_dtoa_r+0x34>
 800eb5a:	4ba7      	ldr	r3, [pc, #668]	@ (800edf8 <_dtoa_r+0x2c8>)
 800eb5c:	21ef      	movs	r1, #239	@ 0xef
 800eb5e:	48a7      	ldr	r0, [pc, #668]	@ (800edfc <_dtoa_r+0x2cc>)
 800eb60:	f7fe fdb6 	bl	800d6d0 <__assert_func>
 800eb64:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800eb68:	6007      	str	r7, [r0, #0]
 800eb6a:	60c7      	str	r7, [r0, #12]
 800eb6c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800eb70:	6819      	ldr	r1, [r3, #0]
 800eb72:	b159      	cbz	r1, 800eb8c <_dtoa_r+0x5c>
 800eb74:	685a      	ldr	r2, [r3, #4]
 800eb76:	604a      	str	r2, [r1, #4]
 800eb78:	2301      	movs	r3, #1
 800eb7a:	4093      	lsls	r3, r2
 800eb7c:	608b      	str	r3, [r1, #8]
 800eb7e:	4658      	mov	r0, fp
 800eb80:	f000 fe24 	bl	800f7cc <_Bfree>
 800eb84:	f8db 301c 	ldr.w	r3, [fp, #28]
 800eb88:	2200      	movs	r2, #0
 800eb8a:	601a      	str	r2, [r3, #0]
 800eb8c:	1e2b      	subs	r3, r5, #0
 800eb8e:	bfb9      	ittee	lt
 800eb90:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800eb94:	9303      	strlt	r3, [sp, #12]
 800eb96:	2300      	movge	r3, #0
 800eb98:	6033      	strge	r3, [r6, #0]
 800eb9a:	9f03      	ldr	r7, [sp, #12]
 800eb9c:	4b98      	ldr	r3, [pc, #608]	@ (800ee00 <_dtoa_r+0x2d0>)
 800eb9e:	bfbc      	itt	lt
 800eba0:	2201      	movlt	r2, #1
 800eba2:	6032      	strlt	r2, [r6, #0]
 800eba4:	43bb      	bics	r3, r7
 800eba6:	d112      	bne.n	800ebce <_dtoa_r+0x9e>
 800eba8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ebaa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ebae:	6013      	str	r3, [r2, #0]
 800ebb0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ebb4:	4323      	orrs	r3, r4
 800ebb6:	f000 854d 	beq.w	800f654 <_dtoa_r+0xb24>
 800ebba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ebbc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800ee14 <_dtoa_r+0x2e4>
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	f000 854f 	beq.w	800f664 <_dtoa_r+0xb34>
 800ebc6:	f10a 0303 	add.w	r3, sl, #3
 800ebca:	f000 bd49 	b.w	800f660 <_dtoa_r+0xb30>
 800ebce:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ebd2:	2200      	movs	r2, #0
 800ebd4:	ec51 0b17 	vmov	r0, r1, d7
 800ebd8:	2300      	movs	r3, #0
 800ebda:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800ebde:	f7f1 ff9b 	bl	8000b18 <__aeabi_dcmpeq>
 800ebe2:	4680      	mov	r8, r0
 800ebe4:	b158      	cbz	r0, 800ebfe <_dtoa_r+0xce>
 800ebe6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ebe8:	2301      	movs	r3, #1
 800ebea:	6013      	str	r3, [r2, #0]
 800ebec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ebee:	b113      	cbz	r3, 800ebf6 <_dtoa_r+0xc6>
 800ebf0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ebf2:	4b84      	ldr	r3, [pc, #528]	@ (800ee04 <_dtoa_r+0x2d4>)
 800ebf4:	6013      	str	r3, [r2, #0]
 800ebf6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800ee18 <_dtoa_r+0x2e8>
 800ebfa:	f000 bd33 	b.w	800f664 <_dtoa_r+0xb34>
 800ebfe:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ec02:	aa16      	add	r2, sp, #88	@ 0x58
 800ec04:	a917      	add	r1, sp, #92	@ 0x5c
 800ec06:	4658      	mov	r0, fp
 800ec08:	f001 f984 	bl	800ff14 <__d2b>
 800ec0c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ec10:	4681      	mov	r9, r0
 800ec12:	2e00      	cmp	r6, #0
 800ec14:	d077      	beq.n	800ed06 <_dtoa_r+0x1d6>
 800ec16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ec18:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800ec1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ec20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ec24:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ec28:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ec2c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ec30:	4619      	mov	r1, r3
 800ec32:	2200      	movs	r2, #0
 800ec34:	4b74      	ldr	r3, [pc, #464]	@ (800ee08 <_dtoa_r+0x2d8>)
 800ec36:	f7f1 fb4f 	bl	80002d8 <__aeabi_dsub>
 800ec3a:	a369      	add	r3, pc, #420	@ (adr r3, 800ede0 <_dtoa_r+0x2b0>)
 800ec3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec40:	f7f1 fd02 	bl	8000648 <__aeabi_dmul>
 800ec44:	a368      	add	r3, pc, #416	@ (adr r3, 800ede8 <_dtoa_r+0x2b8>)
 800ec46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec4a:	f7f1 fb47 	bl	80002dc <__adddf3>
 800ec4e:	4604      	mov	r4, r0
 800ec50:	4630      	mov	r0, r6
 800ec52:	460d      	mov	r5, r1
 800ec54:	f7f1 fc8e 	bl	8000574 <__aeabi_i2d>
 800ec58:	a365      	add	r3, pc, #404	@ (adr r3, 800edf0 <_dtoa_r+0x2c0>)
 800ec5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec5e:	f7f1 fcf3 	bl	8000648 <__aeabi_dmul>
 800ec62:	4602      	mov	r2, r0
 800ec64:	460b      	mov	r3, r1
 800ec66:	4620      	mov	r0, r4
 800ec68:	4629      	mov	r1, r5
 800ec6a:	f7f1 fb37 	bl	80002dc <__adddf3>
 800ec6e:	4604      	mov	r4, r0
 800ec70:	460d      	mov	r5, r1
 800ec72:	f7f1 ff99 	bl	8000ba8 <__aeabi_d2iz>
 800ec76:	2200      	movs	r2, #0
 800ec78:	4607      	mov	r7, r0
 800ec7a:	2300      	movs	r3, #0
 800ec7c:	4620      	mov	r0, r4
 800ec7e:	4629      	mov	r1, r5
 800ec80:	f7f1 ff54 	bl	8000b2c <__aeabi_dcmplt>
 800ec84:	b140      	cbz	r0, 800ec98 <_dtoa_r+0x168>
 800ec86:	4638      	mov	r0, r7
 800ec88:	f7f1 fc74 	bl	8000574 <__aeabi_i2d>
 800ec8c:	4622      	mov	r2, r4
 800ec8e:	462b      	mov	r3, r5
 800ec90:	f7f1 ff42 	bl	8000b18 <__aeabi_dcmpeq>
 800ec94:	b900      	cbnz	r0, 800ec98 <_dtoa_r+0x168>
 800ec96:	3f01      	subs	r7, #1
 800ec98:	2f16      	cmp	r7, #22
 800ec9a:	d851      	bhi.n	800ed40 <_dtoa_r+0x210>
 800ec9c:	4b5b      	ldr	r3, [pc, #364]	@ (800ee0c <_dtoa_r+0x2dc>)
 800ec9e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800eca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eca6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ecaa:	f7f1 ff3f 	bl	8000b2c <__aeabi_dcmplt>
 800ecae:	2800      	cmp	r0, #0
 800ecb0:	d048      	beq.n	800ed44 <_dtoa_r+0x214>
 800ecb2:	3f01      	subs	r7, #1
 800ecb4:	2300      	movs	r3, #0
 800ecb6:	9312      	str	r3, [sp, #72]	@ 0x48
 800ecb8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ecba:	1b9b      	subs	r3, r3, r6
 800ecbc:	1e5a      	subs	r2, r3, #1
 800ecbe:	bf44      	itt	mi
 800ecc0:	f1c3 0801 	rsbmi	r8, r3, #1
 800ecc4:	2300      	movmi	r3, #0
 800ecc6:	9208      	str	r2, [sp, #32]
 800ecc8:	bf54      	ite	pl
 800ecca:	f04f 0800 	movpl.w	r8, #0
 800ecce:	9308      	strmi	r3, [sp, #32]
 800ecd0:	2f00      	cmp	r7, #0
 800ecd2:	db39      	blt.n	800ed48 <_dtoa_r+0x218>
 800ecd4:	9b08      	ldr	r3, [sp, #32]
 800ecd6:	970f      	str	r7, [sp, #60]	@ 0x3c
 800ecd8:	443b      	add	r3, r7
 800ecda:	9308      	str	r3, [sp, #32]
 800ecdc:	2300      	movs	r3, #0
 800ecde:	930a      	str	r3, [sp, #40]	@ 0x28
 800ece0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ece2:	2b09      	cmp	r3, #9
 800ece4:	d864      	bhi.n	800edb0 <_dtoa_r+0x280>
 800ece6:	2b05      	cmp	r3, #5
 800ece8:	bfc4      	itt	gt
 800ecea:	3b04      	subgt	r3, #4
 800ecec:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800ecee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ecf0:	f1a3 0302 	sub.w	r3, r3, #2
 800ecf4:	bfcc      	ite	gt
 800ecf6:	2400      	movgt	r4, #0
 800ecf8:	2401      	movle	r4, #1
 800ecfa:	2b03      	cmp	r3, #3
 800ecfc:	d863      	bhi.n	800edc6 <_dtoa_r+0x296>
 800ecfe:	e8df f003 	tbb	[pc, r3]
 800ed02:	372a      	.short	0x372a
 800ed04:	5535      	.short	0x5535
 800ed06:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800ed0a:	441e      	add	r6, r3
 800ed0c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ed10:	2b20      	cmp	r3, #32
 800ed12:	bfc1      	itttt	gt
 800ed14:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ed18:	409f      	lslgt	r7, r3
 800ed1a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ed1e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ed22:	bfd6      	itet	le
 800ed24:	f1c3 0320 	rsble	r3, r3, #32
 800ed28:	ea47 0003 	orrgt.w	r0, r7, r3
 800ed2c:	fa04 f003 	lslle.w	r0, r4, r3
 800ed30:	f7f1 fc10 	bl	8000554 <__aeabi_ui2d>
 800ed34:	2201      	movs	r2, #1
 800ed36:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ed3a:	3e01      	subs	r6, #1
 800ed3c:	9214      	str	r2, [sp, #80]	@ 0x50
 800ed3e:	e777      	b.n	800ec30 <_dtoa_r+0x100>
 800ed40:	2301      	movs	r3, #1
 800ed42:	e7b8      	b.n	800ecb6 <_dtoa_r+0x186>
 800ed44:	9012      	str	r0, [sp, #72]	@ 0x48
 800ed46:	e7b7      	b.n	800ecb8 <_dtoa_r+0x188>
 800ed48:	427b      	negs	r3, r7
 800ed4a:	930a      	str	r3, [sp, #40]	@ 0x28
 800ed4c:	2300      	movs	r3, #0
 800ed4e:	eba8 0807 	sub.w	r8, r8, r7
 800ed52:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ed54:	e7c4      	b.n	800ece0 <_dtoa_r+0x1b0>
 800ed56:	2300      	movs	r3, #0
 800ed58:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ed5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ed5c:	2b00      	cmp	r3, #0
 800ed5e:	dc35      	bgt.n	800edcc <_dtoa_r+0x29c>
 800ed60:	2301      	movs	r3, #1
 800ed62:	9300      	str	r3, [sp, #0]
 800ed64:	9307      	str	r3, [sp, #28]
 800ed66:	461a      	mov	r2, r3
 800ed68:	920e      	str	r2, [sp, #56]	@ 0x38
 800ed6a:	e00b      	b.n	800ed84 <_dtoa_r+0x254>
 800ed6c:	2301      	movs	r3, #1
 800ed6e:	e7f3      	b.n	800ed58 <_dtoa_r+0x228>
 800ed70:	2300      	movs	r3, #0
 800ed72:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ed74:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ed76:	18fb      	adds	r3, r7, r3
 800ed78:	9300      	str	r3, [sp, #0]
 800ed7a:	3301      	adds	r3, #1
 800ed7c:	2b01      	cmp	r3, #1
 800ed7e:	9307      	str	r3, [sp, #28]
 800ed80:	bfb8      	it	lt
 800ed82:	2301      	movlt	r3, #1
 800ed84:	f8db 001c 	ldr.w	r0, [fp, #28]
 800ed88:	2100      	movs	r1, #0
 800ed8a:	2204      	movs	r2, #4
 800ed8c:	f102 0514 	add.w	r5, r2, #20
 800ed90:	429d      	cmp	r5, r3
 800ed92:	d91f      	bls.n	800edd4 <_dtoa_r+0x2a4>
 800ed94:	6041      	str	r1, [r0, #4]
 800ed96:	4658      	mov	r0, fp
 800ed98:	f000 fcd8 	bl	800f74c <_Balloc>
 800ed9c:	4682      	mov	sl, r0
 800ed9e:	2800      	cmp	r0, #0
 800eda0:	d13c      	bne.n	800ee1c <_dtoa_r+0x2ec>
 800eda2:	4b1b      	ldr	r3, [pc, #108]	@ (800ee10 <_dtoa_r+0x2e0>)
 800eda4:	4602      	mov	r2, r0
 800eda6:	f240 11af 	movw	r1, #431	@ 0x1af
 800edaa:	e6d8      	b.n	800eb5e <_dtoa_r+0x2e>
 800edac:	2301      	movs	r3, #1
 800edae:	e7e0      	b.n	800ed72 <_dtoa_r+0x242>
 800edb0:	2401      	movs	r4, #1
 800edb2:	2300      	movs	r3, #0
 800edb4:	9309      	str	r3, [sp, #36]	@ 0x24
 800edb6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800edb8:	f04f 33ff 	mov.w	r3, #4294967295
 800edbc:	9300      	str	r3, [sp, #0]
 800edbe:	9307      	str	r3, [sp, #28]
 800edc0:	2200      	movs	r2, #0
 800edc2:	2312      	movs	r3, #18
 800edc4:	e7d0      	b.n	800ed68 <_dtoa_r+0x238>
 800edc6:	2301      	movs	r3, #1
 800edc8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800edca:	e7f5      	b.n	800edb8 <_dtoa_r+0x288>
 800edcc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800edce:	9300      	str	r3, [sp, #0]
 800edd0:	9307      	str	r3, [sp, #28]
 800edd2:	e7d7      	b.n	800ed84 <_dtoa_r+0x254>
 800edd4:	3101      	adds	r1, #1
 800edd6:	0052      	lsls	r2, r2, #1
 800edd8:	e7d8      	b.n	800ed8c <_dtoa_r+0x25c>
 800edda:	bf00      	nop
 800eddc:	f3af 8000 	nop.w
 800ede0:	636f4361 	.word	0x636f4361
 800ede4:	3fd287a7 	.word	0x3fd287a7
 800ede8:	8b60c8b3 	.word	0x8b60c8b3
 800edec:	3fc68a28 	.word	0x3fc68a28
 800edf0:	509f79fb 	.word	0x509f79fb
 800edf4:	3fd34413 	.word	0x3fd34413
 800edf8:	08012fc2 	.word	0x08012fc2
 800edfc:	08012fd9 	.word	0x08012fd9
 800ee00:	7ff00000 	.word	0x7ff00000
 800ee04:	08012f8d 	.word	0x08012f8d
 800ee08:	3ff80000 	.word	0x3ff80000
 800ee0c:	080130d0 	.word	0x080130d0
 800ee10:	08013031 	.word	0x08013031
 800ee14:	08012fbe 	.word	0x08012fbe
 800ee18:	08012f8c 	.word	0x08012f8c
 800ee1c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ee20:	6018      	str	r0, [r3, #0]
 800ee22:	9b07      	ldr	r3, [sp, #28]
 800ee24:	2b0e      	cmp	r3, #14
 800ee26:	f200 80a4 	bhi.w	800ef72 <_dtoa_r+0x442>
 800ee2a:	2c00      	cmp	r4, #0
 800ee2c:	f000 80a1 	beq.w	800ef72 <_dtoa_r+0x442>
 800ee30:	2f00      	cmp	r7, #0
 800ee32:	dd33      	ble.n	800ee9c <_dtoa_r+0x36c>
 800ee34:	4bad      	ldr	r3, [pc, #692]	@ (800f0ec <_dtoa_r+0x5bc>)
 800ee36:	f007 020f 	and.w	r2, r7, #15
 800ee3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ee3e:	ed93 7b00 	vldr	d7, [r3]
 800ee42:	05f8      	lsls	r0, r7, #23
 800ee44:	ed8d 7b04 	vstr	d7, [sp, #16]
 800ee48:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ee4c:	d516      	bpl.n	800ee7c <_dtoa_r+0x34c>
 800ee4e:	4ba8      	ldr	r3, [pc, #672]	@ (800f0f0 <_dtoa_r+0x5c0>)
 800ee50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ee54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ee58:	f7f1 fd20 	bl	800089c <__aeabi_ddiv>
 800ee5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ee60:	f004 040f 	and.w	r4, r4, #15
 800ee64:	2603      	movs	r6, #3
 800ee66:	4da2      	ldr	r5, [pc, #648]	@ (800f0f0 <_dtoa_r+0x5c0>)
 800ee68:	b954      	cbnz	r4, 800ee80 <_dtoa_r+0x350>
 800ee6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ee6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ee72:	f7f1 fd13 	bl	800089c <__aeabi_ddiv>
 800ee76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ee7a:	e028      	b.n	800eece <_dtoa_r+0x39e>
 800ee7c:	2602      	movs	r6, #2
 800ee7e:	e7f2      	b.n	800ee66 <_dtoa_r+0x336>
 800ee80:	07e1      	lsls	r1, r4, #31
 800ee82:	d508      	bpl.n	800ee96 <_dtoa_r+0x366>
 800ee84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ee88:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ee8c:	f7f1 fbdc 	bl	8000648 <__aeabi_dmul>
 800ee90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ee94:	3601      	adds	r6, #1
 800ee96:	1064      	asrs	r4, r4, #1
 800ee98:	3508      	adds	r5, #8
 800ee9a:	e7e5      	b.n	800ee68 <_dtoa_r+0x338>
 800ee9c:	f000 80d2 	beq.w	800f044 <_dtoa_r+0x514>
 800eea0:	427c      	negs	r4, r7
 800eea2:	4b92      	ldr	r3, [pc, #584]	@ (800f0ec <_dtoa_r+0x5bc>)
 800eea4:	4d92      	ldr	r5, [pc, #584]	@ (800f0f0 <_dtoa_r+0x5c0>)
 800eea6:	f004 020f 	and.w	r2, r4, #15
 800eeaa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800eeae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeb2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800eeb6:	f7f1 fbc7 	bl	8000648 <__aeabi_dmul>
 800eeba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eebe:	1124      	asrs	r4, r4, #4
 800eec0:	2300      	movs	r3, #0
 800eec2:	2602      	movs	r6, #2
 800eec4:	2c00      	cmp	r4, #0
 800eec6:	f040 80b2 	bne.w	800f02e <_dtoa_r+0x4fe>
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	d1d3      	bne.n	800ee76 <_dtoa_r+0x346>
 800eece:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800eed0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	f000 80b7 	beq.w	800f048 <_dtoa_r+0x518>
 800eeda:	4b86      	ldr	r3, [pc, #536]	@ (800f0f4 <_dtoa_r+0x5c4>)
 800eedc:	2200      	movs	r2, #0
 800eede:	4620      	mov	r0, r4
 800eee0:	4629      	mov	r1, r5
 800eee2:	f7f1 fe23 	bl	8000b2c <__aeabi_dcmplt>
 800eee6:	2800      	cmp	r0, #0
 800eee8:	f000 80ae 	beq.w	800f048 <_dtoa_r+0x518>
 800eeec:	9b07      	ldr	r3, [sp, #28]
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	f000 80aa 	beq.w	800f048 <_dtoa_r+0x518>
 800eef4:	9b00      	ldr	r3, [sp, #0]
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	dd37      	ble.n	800ef6a <_dtoa_r+0x43a>
 800eefa:	1e7b      	subs	r3, r7, #1
 800eefc:	9304      	str	r3, [sp, #16]
 800eefe:	4620      	mov	r0, r4
 800ef00:	4b7d      	ldr	r3, [pc, #500]	@ (800f0f8 <_dtoa_r+0x5c8>)
 800ef02:	2200      	movs	r2, #0
 800ef04:	4629      	mov	r1, r5
 800ef06:	f7f1 fb9f 	bl	8000648 <__aeabi_dmul>
 800ef0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ef0e:	9c00      	ldr	r4, [sp, #0]
 800ef10:	3601      	adds	r6, #1
 800ef12:	4630      	mov	r0, r6
 800ef14:	f7f1 fb2e 	bl	8000574 <__aeabi_i2d>
 800ef18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ef1c:	f7f1 fb94 	bl	8000648 <__aeabi_dmul>
 800ef20:	4b76      	ldr	r3, [pc, #472]	@ (800f0fc <_dtoa_r+0x5cc>)
 800ef22:	2200      	movs	r2, #0
 800ef24:	f7f1 f9da 	bl	80002dc <__adddf3>
 800ef28:	4605      	mov	r5, r0
 800ef2a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ef2e:	2c00      	cmp	r4, #0
 800ef30:	f040 808d 	bne.w	800f04e <_dtoa_r+0x51e>
 800ef34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ef38:	4b71      	ldr	r3, [pc, #452]	@ (800f100 <_dtoa_r+0x5d0>)
 800ef3a:	2200      	movs	r2, #0
 800ef3c:	f7f1 f9cc 	bl	80002d8 <__aeabi_dsub>
 800ef40:	4602      	mov	r2, r0
 800ef42:	460b      	mov	r3, r1
 800ef44:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ef48:	462a      	mov	r2, r5
 800ef4a:	4633      	mov	r3, r6
 800ef4c:	f7f1 fe0c 	bl	8000b68 <__aeabi_dcmpgt>
 800ef50:	2800      	cmp	r0, #0
 800ef52:	f040 828b 	bne.w	800f46c <_dtoa_r+0x93c>
 800ef56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ef5a:	462a      	mov	r2, r5
 800ef5c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ef60:	f7f1 fde4 	bl	8000b2c <__aeabi_dcmplt>
 800ef64:	2800      	cmp	r0, #0
 800ef66:	f040 8128 	bne.w	800f1ba <_dtoa_r+0x68a>
 800ef6a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800ef6e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800ef72:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	f2c0 815a 	blt.w	800f22e <_dtoa_r+0x6fe>
 800ef7a:	2f0e      	cmp	r7, #14
 800ef7c:	f300 8157 	bgt.w	800f22e <_dtoa_r+0x6fe>
 800ef80:	4b5a      	ldr	r3, [pc, #360]	@ (800f0ec <_dtoa_r+0x5bc>)
 800ef82:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ef86:	ed93 7b00 	vldr	d7, [r3]
 800ef8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	ed8d 7b00 	vstr	d7, [sp]
 800ef92:	da03      	bge.n	800ef9c <_dtoa_r+0x46c>
 800ef94:	9b07      	ldr	r3, [sp, #28]
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	f340 8101 	ble.w	800f19e <_dtoa_r+0x66e>
 800ef9c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800efa0:	4656      	mov	r6, sl
 800efa2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800efa6:	4620      	mov	r0, r4
 800efa8:	4629      	mov	r1, r5
 800efaa:	f7f1 fc77 	bl	800089c <__aeabi_ddiv>
 800efae:	f7f1 fdfb 	bl	8000ba8 <__aeabi_d2iz>
 800efb2:	4680      	mov	r8, r0
 800efb4:	f7f1 fade 	bl	8000574 <__aeabi_i2d>
 800efb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800efbc:	f7f1 fb44 	bl	8000648 <__aeabi_dmul>
 800efc0:	4602      	mov	r2, r0
 800efc2:	460b      	mov	r3, r1
 800efc4:	4620      	mov	r0, r4
 800efc6:	4629      	mov	r1, r5
 800efc8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800efcc:	f7f1 f984 	bl	80002d8 <__aeabi_dsub>
 800efd0:	f806 4b01 	strb.w	r4, [r6], #1
 800efd4:	9d07      	ldr	r5, [sp, #28]
 800efd6:	eba6 040a 	sub.w	r4, r6, sl
 800efda:	42a5      	cmp	r5, r4
 800efdc:	4602      	mov	r2, r0
 800efde:	460b      	mov	r3, r1
 800efe0:	f040 8117 	bne.w	800f212 <_dtoa_r+0x6e2>
 800efe4:	f7f1 f97a 	bl	80002dc <__adddf3>
 800efe8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800efec:	4604      	mov	r4, r0
 800efee:	460d      	mov	r5, r1
 800eff0:	f7f1 fdba 	bl	8000b68 <__aeabi_dcmpgt>
 800eff4:	2800      	cmp	r0, #0
 800eff6:	f040 80f9 	bne.w	800f1ec <_dtoa_r+0x6bc>
 800effa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800effe:	4620      	mov	r0, r4
 800f000:	4629      	mov	r1, r5
 800f002:	f7f1 fd89 	bl	8000b18 <__aeabi_dcmpeq>
 800f006:	b118      	cbz	r0, 800f010 <_dtoa_r+0x4e0>
 800f008:	f018 0f01 	tst.w	r8, #1
 800f00c:	f040 80ee 	bne.w	800f1ec <_dtoa_r+0x6bc>
 800f010:	4649      	mov	r1, r9
 800f012:	4658      	mov	r0, fp
 800f014:	f000 fbda 	bl	800f7cc <_Bfree>
 800f018:	2300      	movs	r3, #0
 800f01a:	7033      	strb	r3, [r6, #0]
 800f01c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f01e:	3701      	adds	r7, #1
 800f020:	601f      	str	r7, [r3, #0]
 800f022:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f024:	2b00      	cmp	r3, #0
 800f026:	f000 831d 	beq.w	800f664 <_dtoa_r+0xb34>
 800f02a:	601e      	str	r6, [r3, #0]
 800f02c:	e31a      	b.n	800f664 <_dtoa_r+0xb34>
 800f02e:	07e2      	lsls	r2, r4, #31
 800f030:	d505      	bpl.n	800f03e <_dtoa_r+0x50e>
 800f032:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f036:	f7f1 fb07 	bl	8000648 <__aeabi_dmul>
 800f03a:	3601      	adds	r6, #1
 800f03c:	2301      	movs	r3, #1
 800f03e:	1064      	asrs	r4, r4, #1
 800f040:	3508      	adds	r5, #8
 800f042:	e73f      	b.n	800eec4 <_dtoa_r+0x394>
 800f044:	2602      	movs	r6, #2
 800f046:	e742      	b.n	800eece <_dtoa_r+0x39e>
 800f048:	9c07      	ldr	r4, [sp, #28]
 800f04a:	9704      	str	r7, [sp, #16]
 800f04c:	e761      	b.n	800ef12 <_dtoa_r+0x3e2>
 800f04e:	4b27      	ldr	r3, [pc, #156]	@ (800f0ec <_dtoa_r+0x5bc>)
 800f050:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f052:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f056:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f05a:	4454      	add	r4, sl
 800f05c:	2900      	cmp	r1, #0
 800f05e:	d053      	beq.n	800f108 <_dtoa_r+0x5d8>
 800f060:	4928      	ldr	r1, [pc, #160]	@ (800f104 <_dtoa_r+0x5d4>)
 800f062:	2000      	movs	r0, #0
 800f064:	f7f1 fc1a 	bl	800089c <__aeabi_ddiv>
 800f068:	4633      	mov	r3, r6
 800f06a:	462a      	mov	r2, r5
 800f06c:	f7f1 f934 	bl	80002d8 <__aeabi_dsub>
 800f070:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f074:	4656      	mov	r6, sl
 800f076:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f07a:	f7f1 fd95 	bl	8000ba8 <__aeabi_d2iz>
 800f07e:	4605      	mov	r5, r0
 800f080:	f7f1 fa78 	bl	8000574 <__aeabi_i2d>
 800f084:	4602      	mov	r2, r0
 800f086:	460b      	mov	r3, r1
 800f088:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f08c:	f7f1 f924 	bl	80002d8 <__aeabi_dsub>
 800f090:	3530      	adds	r5, #48	@ 0x30
 800f092:	4602      	mov	r2, r0
 800f094:	460b      	mov	r3, r1
 800f096:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f09a:	f806 5b01 	strb.w	r5, [r6], #1
 800f09e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f0a2:	f7f1 fd43 	bl	8000b2c <__aeabi_dcmplt>
 800f0a6:	2800      	cmp	r0, #0
 800f0a8:	d171      	bne.n	800f18e <_dtoa_r+0x65e>
 800f0aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f0ae:	4911      	ldr	r1, [pc, #68]	@ (800f0f4 <_dtoa_r+0x5c4>)
 800f0b0:	2000      	movs	r0, #0
 800f0b2:	f7f1 f911 	bl	80002d8 <__aeabi_dsub>
 800f0b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f0ba:	f7f1 fd37 	bl	8000b2c <__aeabi_dcmplt>
 800f0be:	2800      	cmp	r0, #0
 800f0c0:	f040 8095 	bne.w	800f1ee <_dtoa_r+0x6be>
 800f0c4:	42a6      	cmp	r6, r4
 800f0c6:	f43f af50 	beq.w	800ef6a <_dtoa_r+0x43a>
 800f0ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f0ce:	4b0a      	ldr	r3, [pc, #40]	@ (800f0f8 <_dtoa_r+0x5c8>)
 800f0d0:	2200      	movs	r2, #0
 800f0d2:	f7f1 fab9 	bl	8000648 <__aeabi_dmul>
 800f0d6:	4b08      	ldr	r3, [pc, #32]	@ (800f0f8 <_dtoa_r+0x5c8>)
 800f0d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f0dc:	2200      	movs	r2, #0
 800f0de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f0e2:	f7f1 fab1 	bl	8000648 <__aeabi_dmul>
 800f0e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f0ea:	e7c4      	b.n	800f076 <_dtoa_r+0x546>
 800f0ec:	080130d0 	.word	0x080130d0
 800f0f0:	080130a8 	.word	0x080130a8
 800f0f4:	3ff00000 	.word	0x3ff00000
 800f0f8:	40240000 	.word	0x40240000
 800f0fc:	401c0000 	.word	0x401c0000
 800f100:	40140000 	.word	0x40140000
 800f104:	3fe00000 	.word	0x3fe00000
 800f108:	4631      	mov	r1, r6
 800f10a:	4628      	mov	r0, r5
 800f10c:	f7f1 fa9c 	bl	8000648 <__aeabi_dmul>
 800f110:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800f114:	9415      	str	r4, [sp, #84]	@ 0x54
 800f116:	4656      	mov	r6, sl
 800f118:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f11c:	f7f1 fd44 	bl	8000ba8 <__aeabi_d2iz>
 800f120:	4605      	mov	r5, r0
 800f122:	f7f1 fa27 	bl	8000574 <__aeabi_i2d>
 800f126:	4602      	mov	r2, r0
 800f128:	460b      	mov	r3, r1
 800f12a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f12e:	f7f1 f8d3 	bl	80002d8 <__aeabi_dsub>
 800f132:	3530      	adds	r5, #48	@ 0x30
 800f134:	f806 5b01 	strb.w	r5, [r6], #1
 800f138:	4602      	mov	r2, r0
 800f13a:	460b      	mov	r3, r1
 800f13c:	42a6      	cmp	r6, r4
 800f13e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f142:	f04f 0200 	mov.w	r2, #0
 800f146:	d124      	bne.n	800f192 <_dtoa_r+0x662>
 800f148:	4bac      	ldr	r3, [pc, #688]	@ (800f3fc <_dtoa_r+0x8cc>)
 800f14a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800f14e:	f7f1 f8c5 	bl	80002dc <__adddf3>
 800f152:	4602      	mov	r2, r0
 800f154:	460b      	mov	r3, r1
 800f156:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f15a:	f7f1 fd05 	bl	8000b68 <__aeabi_dcmpgt>
 800f15e:	2800      	cmp	r0, #0
 800f160:	d145      	bne.n	800f1ee <_dtoa_r+0x6be>
 800f162:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800f166:	49a5      	ldr	r1, [pc, #660]	@ (800f3fc <_dtoa_r+0x8cc>)
 800f168:	2000      	movs	r0, #0
 800f16a:	f7f1 f8b5 	bl	80002d8 <__aeabi_dsub>
 800f16e:	4602      	mov	r2, r0
 800f170:	460b      	mov	r3, r1
 800f172:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f176:	f7f1 fcd9 	bl	8000b2c <__aeabi_dcmplt>
 800f17a:	2800      	cmp	r0, #0
 800f17c:	f43f aef5 	beq.w	800ef6a <_dtoa_r+0x43a>
 800f180:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800f182:	1e73      	subs	r3, r6, #1
 800f184:	9315      	str	r3, [sp, #84]	@ 0x54
 800f186:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f18a:	2b30      	cmp	r3, #48	@ 0x30
 800f18c:	d0f8      	beq.n	800f180 <_dtoa_r+0x650>
 800f18e:	9f04      	ldr	r7, [sp, #16]
 800f190:	e73e      	b.n	800f010 <_dtoa_r+0x4e0>
 800f192:	4b9b      	ldr	r3, [pc, #620]	@ (800f400 <_dtoa_r+0x8d0>)
 800f194:	f7f1 fa58 	bl	8000648 <__aeabi_dmul>
 800f198:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f19c:	e7bc      	b.n	800f118 <_dtoa_r+0x5e8>
 800f19e:	d10c      	bne.n	800f1ba <_dtoa_r+0x68a>
 800f1a0:	4b98      	ldr	r3, [pc, #608]	@ (800f404 <_dtoa_r+0x8d4>)
 800f1a2:	2200      	movs	r2, #0
 800f1a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f1a8:	f7f1 fa4e 	bl	8000648 <__aeabi_dmul>
 800f1ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f1b0:	f7f1 fcd0 	bl	8000b54 <__aeabi_dcmpge>
 800f1b4:	2800      	cmp	r0, #0
 800f1b6:	f000 8157 	beq.w	800f468 <_dtoa_r+0x938>
 800f1ba:	2400      	movs	r4, #0
 800f1bc:	4625      	mov	r5, r4
 800f1be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f1c0:	43db      	mvns	r3, r3
 800f1c2:	9304      	str	r3, [sp, #16]
 800f1c4:	4656      	mov	r6, sl
 800f1c6:	2700      	movs	r7, #0
 800f1c8:	4621      	mov	r1, r4
 800f1ca:	4658      	mov	r0, fp
 800f1cc:	f000 fafe 	bl	800f7cc <_Bfree>
 800f1d0:	2d00      	cmp	r5, #0
 800f1d2:	d0dc      	beq.n	800f18e <_dtoa_r+0x65e>
 800f1d4:	b12f      	cbz	r7, 800f1e2 <_dtoa_r+0x6b2>
 800f1d6:	42af      	cmp	r7, r5
 800f1d8:	d003      	beq.n	800f1e2 <_dtoa_r+0x6b2>
 800f1da:	4639      	mov	r1, r7
 800f1dc:	4658      	mov	r0, fp
 800f1de:	f000 faf5 	bl	800f7cc <_Bfree>
 800f1e2:	4629      	mov	r1, r5
 800f1e4:	4658      	mov	r0, fp
 800f1e6:	f000 faf1 	bl	800f7cc <_Bfree>
 800f1ea:	e7d0      	b.n	800f18e <_dtoa_r+0x65e>
 800f1ec:	9704      	str	r7, [sp, #16]
 800f1ee:	4633      	mov	r3, r6
 800f1f0:	461e      	mov	r6, r3
 800f1f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f1f6:	2a39      	cmp	r2, #57	@ 0x39
 800f1f8:	d107      	bne.n	800f20a <_dtoa_r+0x6da>
 800f1fa:	459a      	cmp	sl, r3
 800f1fc:	d1f8      	bne.n	800f1f0 <_dtoa_r+0x6c0>
 800f1fe:	9a04      	ldr	r2, [sp, #16]
 800f200:	3201      	adds	r2, #1
 800f202:	9204      	str	r2, [sp, #16]
 800f204:	2230      	movs	r2, #48	@ 0x30
 800f206:	f88a 2000 	strb.w	r2, [sl]
 800f20a:	781a      	ldrb	r2, [r3, #0]
 800f20c:	3201      	adds	r2, #1
 800f20e:	701a      	strb	r2, [r3, #0]
 800f210:	e7bd      	b.n	800f18e <_dtoa_r+0x65e>
 800f212:	4b7b      	ldr	r3, [pc, #492]	@ (800f400 <_dtoa_r+0x8d0>)
 800f214:	2200      	movs	r2, #0
 800f216:	f7f1 fa17 	bl	8000648 <__aeabi_dmul>
 800f21a:	2200      	movs	r2, #0
 800f21c:	2300      	movs	r3, #0
 800f21e:	4604      	mov	r4, r0
 800f220:	460d      	mov	r5, r1
 800f222:	f7f1 fc79 	bl	8000b18 <__aeabi_dcmpeq>
 800f226:	2800      	cmp	r0, #0
 800f228:	f43f aebb 	beq.w	800efa2 <_dtoa_r+0x472>
 800f22c:	e6f0      	b.n	800f010 <_dtoa_r+0x4e0>
 800f22e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800f230:	2a00      	cmp	r2, #0
 800f232:	f000 80db 	beq.w	800f3ec <_dtoa_r+0x8bc>
 800f236:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f238:	2a01      	cmp	r2, #1
 800f23a:	f300 80bf 	bgt.w	800f3bc <_dtoa_r+0x88c>
 800f23e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800f240:	2a00      	cmp	r2, #0
 800f242:	f000 80b7 	beq.w	800f3b4 <_dtoa_r+0x884>
 800f246:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f24a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f24c:	4646      	mov	r6, r8
 800f24e:	9a08      	ldr	r2, [sp, #32]
 800f250:	2101      	movs	r1, #1
 800f252:	441a      	add	r2, r3
 800f254:	4658      	mov	r0, fp
 800f256:	4498      	add	r8, r3
 800f258:	9208      	str	r2, [sp, #32]
 800f25a:	f000 fbb5 	bl	800f9c8 <__i2b>
 800f25e:	4605      	mov	r5, r0
 800f260:	b15e      	cbz	r6, 800f27a <_dtoa_r+0x74a>
 800f262:	9b08      	ldr	r3, [sp, #32]
 800f264:	2b00      	cmp	r3, #0
 800f266:	dd08      	ble.n	800f27a <_dtoa_r+0x74a>
 800f268:	42b3      	cmp	r3, r6
 800f26a:	9a08      	ldr	r2, [sp, #32]
 800f26c:	bfa8      	it	ge
 800f26e:	4633      	movge	r3, r6
 800f270:	eba8 0803 	sub.w	r8, r8, r3
 800f274:	1af6      	subs	r6, r6, r3
 800f276:	1ad3      	subs	r3, r2, r3
 800f278:	9308      	str	r3, [sp, #32]
 800f27a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f27c:	b1f3      	cbz	r3, 800f2bc <_dtoa_r+0x78c>
 800f27e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f280:	2b00      	cmp	r3, #0
 800f282:	f000 80b7 	beq.w	800f3f4 <_dtoa_r+0x8c4>
 800f286:	b18c      	cbz	r4, 800f2ac <_dtoa_r+0x77c>
 800f288:	4629      	mov	r1, r5
 800f28a:	4622      	mov	r2, r4
 800f28c:	4658      	mov	r0, fp
 800f28e:	f000 fc5b 	bl	800fb48 <__pow5mult>
 800f292:	464a      	mov	r2, r9
 800f294:	4601      	mov	r1, r0
 800f296:	4605      	mov	r5, r0
 800f298:	4658      	mov	r0, fp
 800f29a:	f000 fbab 	bl	800f9f4 <__multiply>
 800f29e:	4649      	mov	r1, r9
 800f2a0:	9004      	str	r0, [sp, #16]
 800f2a2:	4658      	mov	r0, fp
 800f2a4:	f000 fa92 	bl	800f7cc <_Bfree>
 800f2a8:	9b04      	ldr	r3, [sp, #16]
 800f2aa:	4699      	mov	r9, r3
 800f2ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f2ae:	1b1a      	subs	r2, r3, r4
 800f2b0:	d004      	beq.n	800f2bc <_dtoa_r+0x78c>
 800f2b2:	4649      	mov	r1, r9
 800f2b4:	4658      	mov	r0, fp
 800f2b6:	f000 fc47 	bl	800fb48 <__pow5mult>
 800f2ba:	4681      	mov	r9, r0
 800f2bc:	2101      	movs	r1, #1
 800f2be:	4658      	mov	r0, fp
 800f2c0:	f000 fb82 	bl	800f9c8 <__i2b>
 800f2c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f2c6:	4604      	mov	r4, r0
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	f000 81cf 	beq.w	800f66c <_dtoa_r+0xb3c>
 800f2ce:	461a      	mov	r2, r3
 800f2d0:	4601      	mov	r1, r0
 800f2d2:	4658      	mov	r0, fp
 800f2d4:	f000 fc38 	bl	800fb48 <__pow5mult>
 800f2d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f2da:	2b01      	cmp	r3, #1
 800f2dc:	4604      	mov	r4, r0
 800f2de:	f300 8095 	bgt.w	800f40c <_dtoa_r+0x8dc>
 800f2e2:	9b02      	ldr	r3, [sp, #8]
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	f040 8087 	bne.w	800f3f8 <_dtoa_r+0x8c8>
 800f2ea:	9b03      	ldr	r3, [sp, #12]
 800f2ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	f040 8089 	bne.w	800f408 <_dtoa_r+0x8d8>
 800f2f6:	9b03      	ldr	r3, [sp, #12]
 800f2f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f2fc:	0d1b      	lsrs	r3, r3, #20
 800f2fe:	051b      	lsls	r3, r3, #20
 800f300:	b12b      	cbz	r3, 800f30e <_dtoa_r+0x7de>
 800f302:	9b08      	ldr	r3, [sp, #32]
 800f304:	3301      	adds	r3, #1
 800f306:	9308      	str	r3, [sp, #32]
 800f308:	f108 0801 	add.w	r8, r8, #1
 800f30c:	2301      	movs	r3, #1
 800f30e:	930a      	str	r3, [sp, #40]	@ 0x28
 800f310:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f312:	2b00      	cmp	r3, #0
 800f314:	f000 81b0 	beq.w	800f678 <_dtoa_r+0xb48>
 800f318:	6923      	ldr	r3, [r4, #16]
 800f31a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f31e:	6918      	ldr	r0, [r3, #16]
 800f320:	f000 fb06 	bl	800f930 <__hi0bits>
 800f324:	f1c0 0020 	rsb	r0, r0, #32
 800f328:	9b08      	ldr	r3, [sp, #32]
 800f32a:	4418      	add	r0, r3
 800f32c:	f010 001f 	ands.w	r0, r0, #31
 800f330:	d077      	beq.n	800f422 <_dtoa_r+0x8f2>
 800f332:	f1c0 0320 	rsb	r3, r0, #32
 800f336:	2b04      	cmp	r3, #4
 800f338:	dd6b      	ble.n	800f412 <_dtoa_r+0x8e2>
 800f33a:	9b08      	ldr	r3, [sp, #32]
 800f33c:	f1c0 001c 	rsb	r0, r0, #28
 800f340:	4403      	add	r3, r0
 800f342:	4480      	add	r8, r0
 800f344:	4406      	add	r6, r0
 800f346:	9308      	str	r3, [sp, #32]
 800f348:	f1b8 0f00 	cmp.w	r8, #0
 800f34c:	dd05      	ble.n	800f35a <_dtoa_r+0x82a>
 800f34e:	4649      	mov	r1, r9
 800f350:	4642      	mov	r2, r8
 800f352:	4658      	mov	r0, fp
 800f354:	f000 fc52 	bl	800fbfc <__lshift>
 800f358:	4681      	mov	r9, r0
 800f35a:	9b08      	ldr	r3, [sp, #32]
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	dd05      	ble.n	800f36c <_dtoa_r+0x83c>
 800f360:	4621      	mov	r1, r4
 800f362:	461a      	mov	r2, r3
 800f364:	4658      	mov	r0, fp
 800f366:	f000 fc49 	bl	800fbfc <__lshift>
 800f36a:	4604      	mov	r4, r0
 800f36c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d059      	beq.n	800f426 <_dtoa_r+0x8f6>
 800f372:	4621      	mov	r1, r4
 800f374:	4648      	mov	r0, r9
 800f376:	f000 fcad 	bl	800fcd4 <__mcmp>
 800f37a:	2800      	cmp	r0, #0
 800f37c:	da53      	bge.n	800f426 <_dtoa_r+0x8f6>
 800f37e:	1e7b      	subs	r3, r7, #1
 800f380:	9304      	str	r3, [sp, #16]
 800f382:	4649      	mov	r1, r9
 800f384:	2300      	movs	r3, #0
 800f386:	220a      	movs	r2, #10
 800f388:	4658      	mov	r0, fp
 800f38a:	f000 fa41 	bl	800f810 <__multadd>
 800f38e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f390:	4681      	mov	r9, r0
 800f392:	2b00      	cmp	r3, #0
 800f394:	f000 8172 	beq.w	800f67c <_dtoa_r+0xb4c>
 800f398:	2300      	movs	r3, #0
 800f39a:	4629      	mov	r1, r5
 800f39c:	220a      	movs	r2, #10
 800f39e:	4658      	mov	r0, fp
 800f3a0:	f000 fa36 	bl	800f810 <__multadd>
 800f3a4:	9b00      	ldr	r3, [sp, #0]
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	4605      	mov	r5, r0
 800f3aa:	dc67      	bgt.n	800f47c <_dtoa_r+0x94c>
 800f3ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f3ae:	2b02      	cmp	r3, #2
 800f3b0:	dc41      	bgt.n	800f436 <_dtoa_r+0x906>
 800f3b2:	e063      	b.n	800f47c <_dtoa_r+0x94c>
 800f3b4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800f3b6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f3ba:	e746      	b.n	800f24a <_dtoa_r+0x71a>
 800f3bc:	9b07      	ldr	r3, [sp, #28]
 800f3be:	1e5c      	subs	r4, r3, #1
 800f3c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f3c2:	42a3      	cmp	r3, r4
 800f3c4:	bfbf      	itttt	lt
 800f3c6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800f3c8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800f3ca:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800f3cc:	1ae3      	sublt	r3, r4, r3
 800f3ce:	bfb4      	ite	lt
 800f3d0:	18d2      	addlt	r2, r2, r3
 800f3d2:	1b1c      	subge	r4, r3, r4
 800f3d4:	9b07      	ldr	r3, [sp, #28]
 800f3d6:	bfbc      	itt	lt
 800f3d8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800f3da:	2400      	movlt	r4, #0
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	bfb5      	itete	lt
 800f3e0:	eba8 0603 	sublt.w	r6, r8, r3
 800f3e4:	9b07      	ldrge	r3, [sp, #28]
 800f3e6:	2300      	movlt	r3, #0
 800f3e8:	4646      	movge	r6, r8
 800f3ea:	e730      	b.n	800f24e <_dtoa_r+0x71e>
 800f3ec:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800f3ee:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800f3f0:	4646      	mov	r6, r8
 800f3f2:	e735      	b.n	800f260 <_dtoa_r+0x730>
 800f3f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f3f6:	e75c      	b.n	800f2b2 <_dtoa_r+0x782>
 800f3f8:	2300      	movs	r3, #0
 800f3fa:	e788      	b.n	800f30e <_dtoa_r+0x7de>
 800f3fc:	3fe00000 	.word	0x3fe00000
 800f400:	40240000 	.word	0x40240000
 800f404:	40140000 	.word	0x40140000
 800f408:	9b02      	ldr	r3, [sp, #8]
 800f40a:	e780      	b.n	800f30e <_dtoa_r+0x7de>
 800f40c:	2300      	movs	r3, #0
 800f40e:	930a      	str	r3, [sp, #40]	@ 0x28
 800f410:	e782      	b.n	800f318 <_dtoa_r+0x7e8>
 800f412:	d099      	beq.n	800f348 <_dtoa_r+0x818>
 800f414:	9a08      	ldr	r2, [sp, #32]
 800f416:	331c      	adds	r3, #28
 800f418:	441a      	add	r2, r3
 800f41a:	4498      	add	r8, r3
 800f41c:	441e      	add	r6, r3
 800f41e:	9208      	str	r2, [sp, #32]
 800f420:	e792      	b.n	800f348 <_dtoa_r+0x818>
 800f422:	4603      	mov	r3, r0
 800f424:	e7f6      	b.n	800f414 <_dtoa_r+0x8e4>
 800f426:	9b07      	ldr	r3, [sp, #28]
 800f428:	9704      	str	r7, [sp, #16]
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	dc20      	bgt.n	800f470 <_dtoa_r+0x940>
 800f42e:	9300      	str	r3, [sp, #0]
 800f430:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f432:	2b02      	cmp	r3, #2
 800f434:	dd1e      	ble.n	800f474 <_dtoa_r+0x944>
 800f436:	9b00      	ldr	r3, [sp, #0]
 800f438:	2b00      	cmp	r3, #0
 800f43a:	f47f aec0 	bne.w	800f1be <_dtoa_r+0x68e>
 800f43e:	4621      	mov	r1, r4
 800f440:	2205      	movs	r2, #5
 800f442:	4658      	mov	r0, fp
 800f444:	f000 f9e4 	bl	800f810 <__multadd>
 800f448:	4601      	mov	r1, r0
 800f44a:	4604      	mov	r4, r0
 800f44c:	4648      	mov	r0, r9
 800f44e:	f000 fc41 	bl	800fcd4 <__mcmp>
 800f452:	2800      	cmp	r0, #0
 800f454:	f77f aeb3 	ble.w	800f1be <_dtoa_r+0x68e>
 800f458:	4656      	mov	r6, sl
 800f45a:	2331      	movs	r3, #49	@ 0x31
 800f45c:	f806 3b01 	strb.w	r3, [r6], #1
 800f460:	9b04      	ldr	r3, [sp, #16]
 800f462:	3301      	adds	r3, #1
 800f464:	9304      	str	r3, [sp, #16]
 800f466:	e6ae      	b.n	800f1c6 <_dtoa_r+0x696>
 800f468:	9c07      	ldr	r4, [sp, #28]
 800f46a:	9704      	str	r7, [sp, #16]
 800f46c:	4625      	mov	r5, r4
 800f46e:	e7f3      	b.n	800f458 <_dtoa_r+0x928>
 800f470:	9b07      	ldr	r3, [sp, #28]
 800f472:	9300      	str	r3, [sp, #0]
 800f474:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f476:	2b00      	cmp	r3, #0
 800f478:	f000 8104 	beq.w	800f684 <_dtoa_r+0xb54>
 800f47c:	2e00      	cmp	r6, #0
 800f47e:	dd05      	ble.n	800f48c <_dtoa_r+0x95c>
 800f480:	4629      	mov	r1, r5
 800f482:	4632      	mov	r2, r6
 800f484:	4658      	mov	r0, fp
 800f486:	f000 fbb9 	bl	800fbfc <__lshift>
 800f48a:	4605      	mov	r5, r0
 800f48c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d05a      	beq.n	800f548 <_dtoa_r+0xa18>
 800f492:	6869      	ldr	r1, [r5, #4]
 800f494:	4658      	mov	r0, fp
 800f496:	f000 f959 	bl	800f74c <_Balloc>
 800f49a:	4606      	mov	r6, r0
 800f49c:	b928      	cbnz	r0, 800f4aa <_dtoa_r+0x97a>
 800f49e:	4b84      	ldr	r3, [pc, #528]	@ (800f6b0 <_dtoa_r+0xb80>)
 800f4a0:	4602      	mov	r2, r0
 800f4a2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f4a6:	f7ff bb5a 	b.w	800eb5e <_dtoa_r+0x2e>
 800f4aa:	692a      	ldr	r2, [r5, #16]
 800f4ac:	3202      	adds	r2, #2
 800f4ae:	0092      	lsls	r2, r2, #2
 800f4b0:	f105 010c 	add.w	r1, r5, #12
 800f4b4:	300c      	adds	r0, #12
 800f4b6:	f7ff fa9c 	bl	800e9f2 <memcpy>
 800f4ba:	2201      	movs	r2, #1
 800f4bc:	4631      	mov	r1, r6
 800f4be:	4658      	mov	r0, fp
 800f4c0:	f000 fb9c 	bl	800fbfc <__lshift>
 800f4c4:	f10a 0301 	add.w	r3, sl, #1
 800f4c8:	9307      	str	r3, [sp, #28]
 800f4ca:	9b00      	ldr	r3, [sp, #0]
 800f4cc:	4453      	add	r3, sl
 800f4ce:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f4d0:	9b02      	ldr	r3, [sp, #8]
 800f4d2:	f003 0301 	and.w	r3, r3, #1
 800f4d6:	462f      	mov	r7, r5
 800f4d8:	930a      	str	r3, [sp, #40]	@ 0x28
 800f4da:	4605      	mov	r5, r0
 800f4dc:	9b07      	ldr	r3, [sp, #28]
 800f4de:	4621      	mov	r1, r4
 800f4e0:	3b01      	subs	r3, #1
 800f4e2:	4648      	mov	r0, r9
 800f4e4:	9300      	str	r3, [sp, #0]
 800f4e6:	f7ff fa99 	bl	800ea1c <quorem>
 800f4ea:	4639      	mov	r1, r7
 800f4ec:	9002      	str	r0, [sp, #8]
 800f4ee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800f4f2:	4648      	mov	r0, r9
 800f4f4:	f000 fbee 	bl	800fcd4 <__mcmp>
 800f4f8:	462a      	mov	r2, r5
 800f4fa:	9008      	str	r0, [sp, #32]
 800f4fc:	4621      	mov	r1, r4
 800f4fe:	4658      	mov	r0, fp
 800f500:	f000 fc04 	bl	800fd0c <__mdiff>
 800f504:	68c2      	ldr	r2, [r0, #12]
 800f506:	4606      	mov	r6, r0
 800f508:	bb02      	cbnz	r2, 800f54c <_dtoa_r+0xa1c>
 800f50a:	4601      	mov	r1, r0
 800f50c:	4648      	mov	r0, r9
 800f50e:	f000 fbe1 	bl	800fcd4 <__mcmp>
 800f512:	4602      	mov	r2, r0
 800f514:	4631      	mov	r1, r6
 800f516:	4658      	mov	r0, fp
 800f518:	920e      	str	r2, [sp, #56]	@ 0x38
 800f51a:	f000 f957 	bl	800f7cc <_Bfree>
 800f51e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f520:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f522:	9e07      	ldr	r6, [sp, #28]
 800f524:	ea43 0102 	orr.w	r1, r3, r2
 800f528:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f52a:	4319      	orrs	r1, r3
 800f52c:	d110      	bne.n	800f550 <_dtoa_r+0xa20>
 800f52e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f532:	d029      	beq.n	800f588 <_dtoa_r+0xa58>
 800f534:	9b08      	ldr	r3, [sp, #32]
 800f536:	2b00      	cmp	r3, #0
 800f538:	dd02      	ble.n	800f540 <_dtoa_r+0xa10>
 800f53a:	9b02      	ldr	r3, [sp, #8]
 800f53c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800f540:	9b00      	ldr	r3, [sp, #0]
 800f542:	f883 8000 	strb.w	r8, [r3]
 800f546:	e63f      	b.n	800f1c8 <_dtoa_r+0x698>
 800f548:	4628      	mov	r0, r5
 800f54a:	e7bb      	b.n	800f4c4 <_dtoa_r+0x994>
 800f54c:	2201      	movs	r2, #1
 800f54e:	e7e1      	b.n	800f514 <_dtoa_r+0x9e4>
 800f550:	9b08      	ldr	r3, [sp, #32]
 800f552:	2b00      	cmp	r3, #0
 800f554:	db04      	blt.n	800f560 <_dtoa_r+0xa30>
 800f556:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f558:	430b      	orrs	r3, r1
 800f55a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f55c:	430b      	orrs	r3, r1
 800f55e:	d120      	bne.n	800f5a2 <_dtoa_r+0xa72>
 800f560:	2a00      	cmp	r2, #0
 800f562:	dded      	ble.n	800f540 <_dtoa_r+0xa10>
 800f564:	4649      	mov	r1, r9
 800f566:	2201      	movs	r2, #1
 800f568:	4658      	mov	r0, fp
 800f56a:	f000 fb47 	bl	800fbfc <__lshift>
 800f56e:	4621      	mov	r1, r4
 800f570:	4681      	mov	r9, r0
 800f572:	f000 fbaf 	bl	800fcd4 <__mcmp>
 800f576:	2800      	cmp	r0, #0
 800f578:	dc03      	bgt.n	800f582 <_dtoa_r+0xa52>
 800f57a:	d1e1      	bne.n	800f540 <_dtoa_r+0xa10>
 800f57c:	f018 0f01 	tst.w	r8, #1
 800f580:	d0de      	beq.n	800f540 <_dtoa_r+0xa10>
 800f582:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f586:	d1d8      	bne.n	800f53a <_dtoa_r+0xa0a>
 800f588:	9a00      	ldr	r2, [sp, #0]
 800f58a:	2339      	movs	r3, #57	@ 0x39
 800f58c:	7013      	strb	r3, [r2, #0]
 800f58e:	4633      	mov	r3, r6
 800f590:	461e      	mov	r6, r3
 800f592:	3b01      	subs	r3, #1
 800f594:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f598:	2a39      	cmp	r2, #57	@ 0x39
 800f59a:	d052      	beq.n	800f642 <_dtoa_r+0xb12>
 800f59c:	3201      	adds	r2, #1
 800f59e:	701a      	strb	r2, [r3, #0]
 800f5a0:	e612      	b.n	800f1c8 <_dtoa_r+0x698>
 800f5a2:	2a00      	cmp	r2, #0
 800f5a4:	dd07      	ble.n	800f5b6 <_dtoa_r+0xa86>
 800f5a6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f5aa:	d0ed      	beq.n	800f588 <_dtoa_r+0xa58>
 800f5ac:	9a00      	ldr	r2, [sp, #0]
 800f5ae:	f108 0301 	add.w	r3, r8, #1
 800f5b2:	7013      	strb	r3, [r2, #0]
 800f5b4:	e608      	b.n	800f1c8 <_dtoa_r+0x698>
 800f5b6:	9b07      	ldr	r3, [sp, #28]
 800f5b8:	9a07      	ldr	r2, [sp, #28]
 800f5ba:	f803 8c01 	strb.w	r8, [r3, #-1]
 800f5be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f5c0:	4293      	cmp	r3, r2
 800f5c2:	d028      	beq.n	800f616 <_dtoa_r+0xae6>
 800f5c4:	4649      	mov	r1, r9
 800f5c6:	2300      	movs	r3, #0
 800f5c8:	220a      	movs	r2, #10
 800f5ca:	4658      	mov	r0, fp
 800f5cc:	f000 f920 	bl	800f810 <__multadd>
 800f5d0:	42af      	cmp	r7, r5
 800f5d2:	4681      	mov	r9, r0
 800f5d4:	f04f 0300 	mov.w	r3, #0
 800f5d8:	f04f 020a 	mov.w	r2, #10
 800f5dc:	4639      	mov	r1, r7
 800f5de:	4658      	mov	r0, fp
 800f5e0:	d107      	bne.n	800f5f2 <_dtoa_r+0xac2>
 800f5e2:	f000 f915 	bl	800f810 <__multadd>
 800f5e6:	4607      	mov	r7, r0
 800f5e8:	4605      	mov	r5, r0
 800f5ea:	9b07      	ldr	r3, [sp, #28]
 800f5ec:	3301      	adds	r3, #1
 800f5ee:	9307      	str	r3, [sp, #28]
 800f5f0:	e774      	b.n	800f4dc <_dtoa_r+0x9ac>
 800f5f2:	f000 f90d 	bl	800f810 <__multadd>
 800f5f6:	4629      	mov	r1, r5
 800f5f8:	4607      	mov	r7, r0
 800f5fa:	2300      	movs	r3, #0
 800f5fc:	220a      	movs	r2, #10
 800f5fe:	4658      	mov	r0, fp
 800f600:	f000 f906 	bl	800f810 <__multadd>
 800f604:	4605      	mov	r5, r0
 800f606:	e7f0      	b.n	800f5ea <_dtoa_r+0xaba>
 800f608:	9b00      	ldr	r3, [sp, #0]
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	bfcc      	ite	gt
 800f60e:	461e      	movgt	r6, r3
 800f610:	2601      	movle	r6, #1
 800f612:	4456      	add	r6, sl
 800f614:	2700      	movs	r7, #0
 800f616:	4649      	mov	r1, r9
 800f618:	2201      	movs	r2, #1
 800f61a:	4658      	mov	r0, fp
 800f61c:	f000 faee 	bl	800fbfc <__lshift>
 800f620:	4621      	mov	r1, r4
 800f622:	4681      	mov	r9, r0
 800f624:	f000 fb56 	bl	800fcd4 <__mcmp>
 800f628:	2800      	cmp	r0, #0
 800f62a:	dcb0      	bgt.n	800f58e <_dtoa_r+0xa5e>
 800f62c:	d102      	bne.n	800f634 <_dtoa_r+0xb04>
 800f62e:	f018 0f01 	tst.w	r8, #1
 800f632:	d1ac      	bne.n	800f58e <_dtoa_r+0xa5e>
 800f634:	4633      	mov	r3, r6
 800f636:	461e      	mov	r6, r3
 800f638:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f63c:	2a30      	cmp	r2, #48	@ 0x30
 800f63e:	d0fa      	beq.n	800f636 <_dtoa_r+0xb06>
 800f640:	e5c2      	b.n	800f1c8 <_dtoa_r+0x698>
 800f642:	459a      	cmp	sl, r3
 800f644:	d1a4      	bne.n	800f590 <_dtoa_r+0xa60>
 800f646:	9b04      	ldr	r3, [sp, #16]
 800f648:	3301      	adds	r3, #1
 800f64a:	9304      	str	r3, [sp, #16]
 800f64c:	2331      	movs	r3, #49	@ 0x31
 800f64e:	f88a 3000 	strb.w	r3, [sl]
 800f652:	e5b9      	b.n	800f1c8 <_dtoa_r+0x698>
 800f654:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f656:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800f6b4 <_dtoa_r+0xb84>
 800f65a:	b11b      	cbz	r3, 800f664 <_dtoa_r+0xb34>
 800f65c:	f10a 0308 	add.w	r3, sl, #8
 800f660:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800f662:	6013      	str	r3, [r2, #0]
 800f664:	4650      	mov	r0, sl
 800f666:	b019      	add	sp, #100	@ 0x64
 800f668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f66c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f66e:	2b01      	cmp	r3, #1
 800f670:	f77f ae37 	ble.w	800f2e2 <_dtoa_r+0x7b2>
 800f674:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f676:	930a      	str	r3, [sp, #40]	@ 0x28
 800f678:	2001      	movs	r0, #1
 800f67a:	e655      	b.n	800f328 <_dtoa_r+0x7f8>
 800f67c:	9b00      	ldr	r3, [sp, #0]
 800f67e:	2b00      	cmp	r3, #0
 800f680:	f77f aed6 	ble.w	800f430 <_dtoa_r+0x900>
 800f684:	4656      	mov	r6, sl
 800f686:	4621      	mov	r1, r4
 800f688:	4648      	mov	r0, r9
 800f68a:	f7ff f9c7 	bl	800ea1c <quorem>
 800f68e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800f692:	f806 8b01 	strb.w	r8, [r6], #1
 800f696:	9b00      	ldr	r3, [sp, #0]
 800f698:	eba6 020a 	sub.w	r2, r6, sl
 800f69c:	4293      	cmp	r3, r2
 800f69e:	ddb3      	ble.n	800f608 <_dtoa_r+0xad8>
 800f6a0:	4649      	mov	r1, r9
 800f6a2:	2300      	movs	r3, #0
 800f6a4:	220a      	movs	r2, #10
 800f6a6:	4658      	mov	r0, fp
 800f6a8:	f000 f8b2 	bl	800f810 <__multadd>
 800f6ac:	4681      	mov	r9, r0
 800f6ae:	e7ea      	b.n	800f686 <_dtoa_r+0xb56>
 800f6b0:	08013031 	.word	0x08013031
 800f6b4:	08012fb5 	.word	0x08012fb5

0800f6b8 <_free_r>:
 800f6b8:	b538      	push	{r3, r4, r5, lr}
 800f6ba:	4605      	mov	r5, r0
 800f6bc:	2900      	cmp	r1, #0
 800f6be:	d041      	beq.n	800f744 <_free_r+0x8c>
 800f6c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f6c4:	1f0c      	subs	r4, r1, #4
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	bfb8      	it	lt
 800f6ca:	18e4      	addlt	r4, r4, r3
 800f6cc:	f7fe f8e2 	bl	800d894 <__malloc_lock>
 800f6d0:	4a1d      	ldr	r2, [pc, #116]	@ (800f748 <_free_r+0x90>)
 800f6d2:	6813      	ldr	r3, [r2, #0]
 800f6d4:	b933      	cbnz	r3, 800f6e4 <_free_r+0x2c>
 800f6d6:	6063      	str	r3, [r4, #4]
 800f6d8:	6014      	str	r4, [r2, #0]
 800f6da:	4628      	mov	r0, r5
 800f6dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f6e0:	f7fe b8de 	b.w	800d8a0 <__malloc_unlock>
 800f6e4:	42a3      	cmp	r3, r4
 800f6e6:	d908      	bls.n	800f6fa <_free_r+0x42>
 800f6e8:	6820      	ldr	r0, [r4, #0]
 800f6ea:	1821      	adds	r1, r4, r0
 800f6ec:	428b      	cmp	r3, r1
 800f6ee:	bf01      	itttt	eq
 800f6f0:	6819      	ldreq	r1, [r3, #0]
 800f6f2:	685b      	ldreq	r3, [r3, #4]
 800f6f4:	1809      	addeq	r1, r1, r0
 800f6f6:	6021      	streq	r1, [r4, #0]
 800f6f8:	e7ed      	b.n	800f6d6 <_free_r+0x1e>
 800f6fa:	461a      	mov	r2, r3
 800f6fc:	685b      	ldr	r3, [r3, #4]
 800f6fe:	b10b      	cbz	r3, 800f704 <_free_r+0x4c>
 800f700:	42a3      	cmp	r3, r4
 800f702:	d9fa      	bls.n	800f6fa <_free_r+0x42>
 800f704:	6811      	ldr	r1, [r2, #0]
 800f706:	1850      	adds	r0, r2, r1
 800f708:	42a0      	cmp	r0, r4
 800f70a:	d10b      	bne.n	800f724 <_free_r+0x6c>
 800f70c:	6820      	ldr	r0, [r4, #0]
 800f70e:	4401      	add	r1, r0
 800f710:	1850      	adds	r0, r2, r1
 800f712:	4283      	cmp	r3, r0
 800f714:	6011      	str	r1, [r2, #0]
 800f716:	d1e0      	bne.n	800f6da <_free_r+0x22>
 800f718:	6818      	ldr	r0, [r3, #0]
 800f71a:	685b      	ldr	r3, [r3, #4]
 800f71c:	6053      	str	r3, [r2, #4]
 800f71e:	4408      	add	r0, r1
 800f720:	6010      	str	r0, [r2, #0]
 800f722:	e7da      	b.n	800f6da <_free_r+0x22>
 800f724:	d902      	bls.n	800f72c <_free_r+0x74>
 800f726:	230c      	movs	r3, #12
 800f728:	602b      	str	r3, [r5, #0]
 800f72a:	e7d6      	b.n	800f6da <_free_r+0x22>
 800f72c:	6820      	ldr	r0, [r4, #0]
 800f72e:	1821      	adds	r1, r4, r0
 800f730:	428b      	cmp	r3, r1
 800f732:	bf04      	itt	eq
 800f734:	6819      	ldreq	r1, [r3, #0]
 800f736:	685b      	ldreq	r3, [r3, #4]
 800f738:	6063      	str	r3, [r4, #4]
 800f73a:	bf04      	itt	eq
 800f73c:	1809      	addeq	r1, r1, r0
 800f73e:	6021      	streq	r1, [r4, #0]
 800f740:	6054      	str	r4, [r2, #4]
 800f742:	e7ca      	b.n	800f6da <_free_r+0x22>
 800f744:	bd38      	pop	{r3, r4, r5, pc}
 800f746:	bf00      	nop
 800f748:	200005c0 	.word	0x200005c0

0800f74c <_Balloc>:
 800f74c:	b570      	push	{r4, r5, r6, lr}
 800f74e:	69c6      	ldr	r6, [r0, #28]
 800f750:	4604      	mov	r4, r0
 800f752:	460d      	mov	r5, r1
 800f754:	b976      	cbnz	r6, 800f774 <_Balloc+0x28>
 800f756:	2010      	movs	r0, #16
 800f758:	f7fd ffea 	bl	800d730 <malloc>
 800f75c:	4602      	mov	r2, r0
 800f75e:	61e0      	str	r0, [r4, #28]
 800f760:	b920      	cbnz	r0, 800f76c <_Balloc+0x20>
 800f762:	4b18      	ldr	r3, [pc, #96]	@ (800f7c4 <_Balloc+0x78>)
 800f764:	4818      	ldr	r0, [pc, #96]	@ (800f7c8 <_Balloc+0x7c>)
 800f766:	216b      	movs	r1, #107	@ 0x6b
 800f768:	f7fd ffb2 	bl	800d6d0 <__assert_func>
 800f76c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f770:	6006      	str	r6, [r0, #0]
 800f772:	60c6      	str	r6, [r0, #12]
 800f774:	69e6      	ldr	r6, [r4, #28]
 800f776:	68f3      	ldr	r3, [r6, #12]
 800f778:	b183      	cbz	r3, 800f79c <_Balloc+0x50>
 800f77a:	69e3      	ldr	r3, [r4, #28]
 800f77c:	68db      	ldr	r3, [r3, #12]
 800f77e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f782:	b9b8      	cbnz	r0, 800f7b4 <_Balloc+0x68>
 800f784:	2101      	movs	r1, #1
 800f786:	fa01 f605 	lsl.w	r6, r1, r5
 800f78a:	1d72      	adds	r2, r6, #5
 800f78c:	0092      	lsls	r2, r2, #2
 800f78e:	4620      	mov	r0, r4
 800f790:	f001 ff0a 	bl	80115a8 <_calloc_r>
 800f794:	b160      	cbz	r0, 800f7b0 <_Balloc+0x64>
 800f796:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f79a:	e00e      	b.n	800f7ba <_Balloc+0x6e>
 800f79c:	2221      	movs	r2, #33	@ 0x21
 800f79e:	2104      	movs	r1, #4
 800f7a0:	4620      	mov	r0, r4
 800f7a2:	f001 ff01 	bl	80115a8 <_calloc_r>
 800f7a6:	69e3      	ldr	r3, [r4, #28]
 800f7a8:	60f0      	str	r0, [r6, #12]
 800f7aa:	68db      	ldr	r3, [r3, #12]
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	d1e4      	bne.n	800f77a <_Balloc+0x2e>
 800f7b0:	2000      	movs	r0, #0
 800f7b2:	bd70      	pop	{r4, r5, r6, pc}
 800f7b4:	6802      	ldr	r2, [r0, #0]
 800f7b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f7ba:	2300      	movs	r3, #0
 800f7bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f7c0:	e7f7      	b.n	800f7b2 <_Balloc+0x66>
 800f7c2:	bf00      	nop
 800f7c4:	08012fc2 	.word	0x08012fc2
 800f7c8:	08013042 	.word	0x08013042

0800f7cc <_Bfree>:
 800f7cc:	b570      	push	{r4, r5, r6, lr}
 800f7ce:	69c6      	ldr	r6, [r0, #28]
 800f7d0:	4605      	mov	r5, r0
 800f7d2:	460c      	mov	r4, r1
 800f7d4:	b976      	cbnz	r6, 800f7f4 <_Bfree+0x28>
 800f7d6:	2010      	movs	r0, #16
 800f7d8:	f7fd ffaa 	bl	800d730 <malloc>
 800f7dc:	4602      	mov	r2, r0
 800f7de:	61e8      	str	r0, [r5, #28]
 800f7e0:	b920      	cbnz	r0, 800f7ec <_Bfree+0x20>
 800f7e2:	4b09      	ldr	r3, [pc, #36]	@ (800f808 <_Bfree+0x3c>)
 800f7e4:	4809      	ldr	r0, [pc, #36]	@ (800f80c <_Bfree+0x40>)
 800f7e6:	218f      	movs	r1, #143	@ 0x8f
 800f7e8:	f7fd ff72 	bl	800d6d0 <__assert_func>
 800f7ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f7f0:	6006      	str	r6, [r0, #0]
 800f7f2:	60c6      	str	r6, [r0, #12]
 800f7f4:	b13c      	cbz	r4, 800f806 <_Bfree+0x3a>
 800f7f6:	69eb      	ldr	r3, [r5, #28]
 800f7f8:	6862      	ldr	r2, [r4, #4]
 800f7fa:	68db      	ldr	r3, [r3, #12]
 800f7fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f800:	6021      	str	r1, [r4, #0]
 800f802:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f806:	bd70      	pop	{r4, r5, r6, pc}
 800f808:	08012fc2 	.word	0x08012fc2
 800f80c:	08013042 	.word	0x08013042

0800f810 <__multadd>:
 800f810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f814:	690d      	ldr	r5, [r1, #16]
 800f816:	4607      	mov	r7, r0
 800f818:	460c      	mov	r4, r1
 800f81a:	461e      	mov	r6, r3
 800f81c:	f101 0c14 	add.w	ip, r1, #20
 800f820:	2000      	movs	r0, #0
 800f822:	f8dc 3000 	ldr.w	r3, [ip]
 800f826:	b299      	uxth	r1, r3
 800f828:	fb02 6101 	mla	r1, r2, r1, r6
 800f82c:	0c1e      	lsrs	r6, r3, #16
 800f82e:	0c0b      	lsrs	r3, r1, #16
 800f830:	fb02 3306 	mla	r3, r2, r6, r3
 800f834:	b289      	uxth	r1, r1
 800f836:	3001      	adds	r0, #1
 800f838:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f83c:	4285      	cmp	r5, r0
 800f83e:	f84c 1b04 	str.w	r1, [ip], #4
 800f842:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f846:	dcec      	bgt.n	800f822 <__multadd+0x12>
 800f848:	b30e      	cbz	r6, 800f88e <__multadd+0x7e>
 800f84a:	68a3      	ldr	r3, [r4, #8]
 800f84c:	42ab      	cmp	r3, r5
 800f84e:	dc19      	bgt.n	800f884 <__multadd+0x74>
 800f850:	6861      	ldr	r1, [r4, #4]
 800f852:	4638      	mov	r0, r7
 800f854:	3101      	adds	r1, #1
 800f856:	f7ff ff79 	bl	800f74c <_Balloc>
 800f85a:	4680      	mov	r8, r0
 800f85c:	b928      	cbnz	r0, 800f86a <__multadd+0x5a>
 800f85e:	4602      	mov	r2, r0
 800f860:	4b0c      	ldr	r3, [pc, #48]	@ (800f894 <__multadd+0x84>)
 800f862:	480d      	ldr	r0, [pc, #52]	@ (800f898 <__multadd+0x88>)
 800f864:	21ba      	movs	r1, #186	@ 0xba
 800f866:	f7fd ff33 	bl	800d6d0 <__assert_func>
 800f86a:	6922      	ldr	r2, [r4, #16]
 800f86c:	3202      	adds	r2, #2
 800f86e:	f104 010c 	add.w	r1, r4, #12
 800f872:	0092      	lsls	r2, r2, #2
 800f874:	300c      	adds	r0, #12
 800f876:	f7ff f8bc 	bl	800e9f2 <memcpy>
 800f87a:	4621      	mov	r1, r4
 800f87c:	4638      	mov	r0, r7
 800f87e:	f7ff ffa5 	bl	800f7cc <_Bfree>
 800f882:	4644      	mov	r4, r8
 800f884:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f888:	3501      	adds	r5, #1
 800f88a:	615e      	str	r6, [r3, #20]
 800f88c:	6125      	str	r5, [r4, #16]
 800f88e:	4620      	mov	r0, r4
 800f890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f894:	08013031 	.word	0x08013031
 800f898:	08013042 	.word	0x08013042

0800f89c <__s2b>:
 800f89c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f8a0:	460c      	mov	r4, r1
 800f8a2:	4615      	mov	r5, r2
 800f8a4:	461f      	mov	r7, r3
 800f8a6:	2209      	movs	r2, #9
 800f8a8:	3308      	adds	r3, #8
 800f8aa:	4606      	mov	r6, r0
 800f8ac:	fb93 f3f2 	sdiv	r3, r3, r2
 800f8b0:	2100      	movs	r1, #0
 800f8b2:	2201      	movs	r2, #1
 800f8b4:	429a      	cmp	r2, r3
 800f8b6:	db09      	blt.n	800f8cc <__s2b+0x30>
 800f8b8:	4630      	mov	r0, r6
 800f8ba:	f7ff ff47 	bl	800f74c <_Balloc>
 800f8be:	b940      	cbnz	r0, 800f8d2 <__s2b+0x36>
 800f8c0:	4602      	mov	r2, r0
 800f8c2:	4b19      	ldr	r3, [pc, #100]	@ (800f928 <__s2b+0x8c>)
 800f8c4:	4819      	ldr	r0, [pc, #100]	@ (800f92c <__s2b+0x90>)
 800f8c6:	21d3      	movs	r1, #211	@ 0xd3
 800f8c8:	f7fd ff02 	bl	800d6d0 <__assert_func>
 800f8cc:	0052      	lsls	r2, r2, #1
 800f8ce:	3101      	adds	r1, #1
 800f8d0:	e7f0      	b.n	800f8b4 <__s2b+0x18>
 800f8d2:	9b08      	ldr	r3, [sp, #32]
 800f8d4:	6143      	str	r3, [r0, #20]
 800f8d6:	2d09      	cmp	r5, #9
 800f8d8:	f04f 0301 	mov.w	r3, #1
 800f8dc:	6103      	str	r3, [r0, #16]
 800f8de:	dd16      	ble.n	800f90e <__s2b+0x72>
 800f8e0:	f104 0909 	add.w	r9, r4, #9
 800f8e4:	46c8      	mov	r8, r9
 800f8e6:	442c      	add	r4, r5
 800f8e8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f8ec:	4601      	mov	r1, r0
 800f8ee:	3b30      	subs	r3, #48	@ 0x30
 800f8f0:	220a      	movs	r2, #10
 800f8f2:	4630      	mov	r0, r6
 800f8f4:	f7ff ff8c 	bl	800f810 <__multadd>
 800f8f8:	45a0      	cmp	r8, r4
 800f8fa:	d1f5      	bne.n	800f8e8 <__s2b+0x4c>
 800f8fc:	f1a5 0408 	sub.w	r4, r5, #8
 800f900:	444c      	add	r4, r9
 800f902:	1b2d      	subs	r5, r5, r4
 800f904:	1963      	adds	r3, r4, r5
 800f906:	42bb      	cmp	r3, r7
 800f908:	db04      	blt.n	800f914 <__s2b+0x78>
 800f90a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f90e:	340a      	adds	r4, #10
 800f910:	2509      	movs	r5, #9
 800f912:	e7f6      	b.n	800f902 <__s2b+0x66>
 800f914:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f918:	4601      	mov	r1, r0
 800f91a:	3b30      	subs	r3, #48	@ 0x30
 800f91c:	220a      	movs	r2, #10
 800f91e:	4630      	mov	r0, r6
 800f920:	f7ff ff76 	bl	800f810 <__multadd>
 800f924:	e7ee      	b.n	800f904 <__s2b+0x68>
 800f926:	bf00      	nop
 800f928:	08013031 	.word	0x08013031
 800f92c:	08013042 	.word	0x08013042

0800f930 <__hi0bits>:
 800f930:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f934:	4603      	mov	r3, r0
 800f936:	bf36      	itet	cc
 800f938:	0403      	lslcc	r3, r0, #16
 800f93a:	2000      	movcs	r0, #0
 800f93c:	2010      	movcc	r0, #16
 800f93e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f942:	bf3c      	itt	cc
 800f944:	021b      	lslcc	r3, r3, #8
 800f946:	3008      	addcc	r0, #8
 800f948:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f94c:	bf3c      	itt	cc
 800f94e:	011b      	lslcc	r3, r3, #4
 800f950:	3004      	addcc	r0, #4
 800f952:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f956:	bf3c      	itt	cc
 800f958:	009b      	lslcc	r3, r3, #2
 800f95a:	3002      	addcc	r0, #2
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	db05      	blt.n	800f96c <__hi0bits+0x3c>
 800f960:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f964:	f100 0001 	add.w	r0, r0, #1
 800f968:	bf08      	it	eq
 800f96a:	2020      	moveq	r0, #32
 800f96c:	4770      	bx	lr

0800f96e <__lo0bits>:
 800f96e:	6803      	ldr	r3, [r0, #0]
 800f970:	4602      	mov	r2, r0
 800f972:	f013 0007 	ands.w	r0, r3, #7
 800f976:	d00b      	beq.n	800f990 <__lo0bits+0x22>
 800f978:	07d9      	lsls	r1, r3, #31
 800f97a:	d421      	bmi.n	800f9c0 <__lo0bits+0x52>
 800f97c:	0798      	lsls	r0, r3, #30
 800f97e:	bf49      	itett	mi
 800f980:	085b      	lsrmi	r3, r3, #1
 800f982:	089b      	lsrpl	r3, r3, #2
 800f984:	2001      	movmi	r0, #1
 800f986:	6013      	strmi	r3, [r2, #0]
 800f988:	bf5c      	itt	pl
 800f98a:	6013      	strpl	r3, [r2, #0]
 800f98c:	2002      	movpl	r0, #2
 800f98e:	4770      	bx	lr
 800f990:	b299      	uxth	r1, r3
 800f992:	b909      	cbnz	r1, 800f998 <__lo0bits+0x2a>
 800f994:	0c1b      	lsrs	r3, r3, #16
 800f996:	2010      	movs	r0, #16
 800f998:	b2d9      	uxtb	r1, r3
 800f99a:	b909      	cbnz	r1, 800f9a0 <__lo0bits+0x32>
 800f99c:	3008      	adds	r0, #8
 800f99e:	0a1b      	lsrs	r3, r3, #8
 800f9a0:	0719      	lsls	r1, r3, #28
 800f9a2:	bf04      	itt	eq
 800f9a4:	091b      	lsreq	r3, r3, #4
 800f9a6:	3004      	addeq	r0, #4
 800f9a8:	0799      	lsls	r1, r3, #30
 800f9aa:	bf04      	itt	eq
 800f9ac:	089b      	lsreq	r3, r3, #2
 800f9ae:	3002      	addeq	r0, #2
 800f9b0:	07d9      	lsls	r1, r3, #31
 800f9b2:	d403      	bmi.n	800f9bc <__lo0bits+0x4e>
 800f9b4:	085b      	lsrs	r3, r3, #1
 800f9b6:	f100 0001 	add.w	r0, r0, #1
 800f9ba:	d003      	beq.n	800f9c4 <__lo0bits+0x56>
 800f9bc:	6013      	str	r3, [r2, #0]
 800f9be:	4770      	bx	lr
 800f9c0:	2000      	movs	r0, #0
 800f9c2:	4770      	bx	lr
 800f9c4:	2020      	movs	r0, #32
 800f9c6:	4770      	bx	lr

0800f9c8 <__i2b>:
 800f9c8:	b510      	push	{r4, lr}
 800f9ca:	460c      	mov	r4, r1
 800f9cc:	2101      	movs	r1, #1
 800f9ce:	f7ff febd 	bl	800f74c <_Balloc>
 800f9d2:	4602      	mov	r2, r0
 800f9d4:	b928      	cbnz	r0, 800f9e2 <__i2b+0x1a>
 800f9d6:	4b05      	ldr	r3, [pc, #20]	@ (800f9ec <__i2b+0x24>)
 800f9d8:	4805      	ldr	r0, [pc, #20]	@ (800f9f0 <__i2b+0x28>)
 800f9da:	f240 1145 	movw	r1, #325	@ 0x145
 800f9de:	f7fd fe77 	bl	800d6d0 <__assert_func>
 800f9e2:	2301      	movs	r3, #1
 800f9e4:	6144      	str	r4, [r0, #20]
 800f9e6:	6103      	str	r3, [r0, #16]
 800f9e8:	bd10      	pop	{r4, pc}
 800f9ea:	bf00      	nop
 800f9ec:	08013031 	.word	0x08013031
 800f9f0:	08013042 	.word	0x08013042

0800f9f4 <__multiply>:
 800f9f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9f8:	4614      	mov	r4, r2
 800f9fa:	690a      	ldr	r2, [r1, #16]
 800f9fc:	6923      	ldr	r3, [r4, #16]
 800f9fe:	429a      	cmp	r2, r3
 800fa00:	bfa8      	it	ge
 800fa02:	4623      	movge	r3, r4
 800fa04:	460f      	mov	r7, r1
 800fa06:	bfa4      	itt	ge
 800fa08:	460c      	movge	r4, r1
 800fa0a:	461f      	movge	r7, r3
 800fa0c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800fa10:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800fa14:	68a3      	ldr	r3, [r4, #8]
 800fa16:	6861      	ldr	r1, [r4, #4]
 800fa18:	eb0a 0609 	add.w	r6, sl, r9
 800fa1c:	42b3      	cmp	r3, r6
 800fa1e:	b085      	sub	sp, #20
 800fa20:	bfb8      	it	lt
 800fa22:	3101      	addlt	r1, #1
 800fa24:	f7ff fe92 	bl	800f74c <_Balloc>
 800fa28:	b930      	cbnz	r0, 800fa38 <__multiply+0x44>
 800fa2a:	4602      	mov	r2, r0
 800fa2c:	4b44      	ldr	r3, [pc, #272]	@ (800fb40 <__multiply+0x14c>)
 800fa2e:	4845      	ldr	r0, [pc, #276]	@ (800fb44 <__multiply+0x150>)
 800fa30:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800fa34:	f7fd fe4c 	bl	800d6d0 <__assert_func>
 800fa38:	f100 0514 	add.w	r5, r0, #20
 800fa3c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800fa40:	462b      	mov	r3, r5
 800fa42:	2200      	movs	r2, #0
 800fa44:	4543      	cmp	r3, r8
 800fa46:	d321      	bcc.n	800fa8c <__multiply+0x98>
 800fa48:	f107 0114 	add.w	r1, r7, #20
 800fa4c:	f104 0214 	add.w	r2, r4, #20
 800fa50:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800fa54:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800fa58:	9302      	str	r3, [sp, #8]
 800fa5a:	1b13      	subs	r3, r2, r4
 800fa5c:	3b15      	subs	r3, #21
 800fa5e:	f023 0303 	bic.w	r3, r3, #3
 800fa62:	3304      	adds	r3, #4
 800fa64:	f104 0715 	add.w	r7, r4, #21
 800fa68:	42ba      	cmp	r2, r7
 800fa6a:	bf38      	it	cc
 800fa6c:	2304      	movcc	r3, #4
 800fa6e:	9301      	str	r3, [sp, #4]
 800fa70:	9b02      	ldr	r3, [sp, #8]
 800fa72:	9103      	str	r1, [sp, #12]
 800fa74:	428b      	cmp	r3, r1
 800fa76:	d80c      	bhi.n	800fa92 <__multiply+0x9e>
 800fa78:	2e00      	cmp	r6, #0
 800fa7a:	dd03      	ble.n	800fa84 <__multiply+0x90>
 800fa7c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	d05b      	beq.n	800fb3c <__multiply+0x148>
 800fa84:	6106      	str	r6, [r0, #16]
 800fa86:	b005      	add	sp, #20
 800fa88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa8c:	f843 2b04 	str.w	r2, [r3], #4
 800fa90:	e7d8      	b.n	800fa44 <__multiply+0x50>
 800fa92:	f8b1 a000 	ldrh.w	sl, [r1]
 800fa96:	f1ba 0f00 	cmp.w	sl, #0
 800fa9a:	d024      	beq.n	800fae6 <__multiply+0xf2>
 800fa9c:	f104 0e14 	add.w	lr, r4, #20
 800faa0:	46a9      	mov	r9, r5
 800faa2:	f04f 0c00 	mov.w	ip, #0
 800faa6:	f85e 7b04 	ldr.w	r7, [lr], #4
 800faaa:	f8d9 3000 	ldr.w	r3, [r9]
 800faae:	fa1f fb87 	uxth.w	fp, r7
 800fab2:	b29b      	uxth	r3, r3
 800fab4:	fb0a 330b 	mla	r3, sl, fp, r3
 800fab8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800fabc:	f8d9 7000 	ldr.w	r7, [r9]
 800fac0:	4463      	add	r3, ip
 800fac2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800fac6:	fb0a c70b 	mla	r7, sl, fp, ip
 800faca:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800face:	b29b      	uxth	r3, r3
 800fad0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800fad4:	4572      	cmp	r2, lr
 800fad6:	f849 3b04 	str.w	r3, [r9], #4
 800fada:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800fade:	d8e2      	bhi.n	800faa6 <__multiply+0xb2>
 800fae0:	9b01      	ldr	r3, [sp, #4]
 800fae2:	f845 c003 	str.w	ip, [r5, r3]
 800fae6:	9b03      	ldr	r3, [sp, #12]
 800fae8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800faec:	3104      	adds	r1, #4
 800faee:	f1b9 0f00 	cmp.w	r9, #0
 800faf2:	d021      	beq.n	800fb38 <__multiply+0x144>
 800faf4:	682b      	ldr	r3, [r5, #0]
 800faf6:	f104 0c14 	add.w	ip, r4, #20
 800fafa:	46ae      	mov	lr, r5
 800fafc:	f04f 0a00 	mov.w	sl, #0
 800fb00:	f8bc b000 	ldrh.w	fp, [ip]
 800fb04:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800fb08:	fb09 770b 	mla	r7, r9, fp, r7
 800fb0c:	4457      	add	r7, sl
 800fb0e:	b29b      	uxth	r3, r3
 800fb10:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800fb14:	f84e 3b04 	str.w	r3, [lr], #4
 800fb18:	f85c 3b04 	ldr.w	r3, [ip], #4
 800fb1c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fb20:	f8be 3000 	ldrh.w	r3, [lr]
 800fb24:	fb09 330a 	mla	r3, r9, sl, r3
 800fb28:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800fb2c:	4562      	cmp	r2, ip
 800fb2e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fb32:	d8e5      	bhi.n	800fb00 <__multiply+0x10c>
 800fb34:	9f01      	ldr	r7, [sp, #4]
 800fb36:	51eb      	str	r3, [r5, r7]
 800fb38:	3504      	adds	r5, #4
 800fb3a:	e799      	b.n	800fa70 <__multiply+0x7c>
 800fb3c:	3e01      	subs	r6, #1
 800fb3e:	e79b      	b.n	800fa78 <__multiply+0x84>
 800fb40:	08013031 	.word	0x08013031
 800fb44:	08013042 	.word	0x08013042

0800fb48 <__pow5mult>:
 800fb48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb4c:	4615      	mov	r5, r2
 800fb4e:	f012 0203 	ands.w	r2, r2, #3
 800fb52:	4607      	mov	r7, r0
 800fb54:	460e      	mov	r6, r1
 800fb56:	d007      	beq.n	800fb68 <__pow5mult+0x20>
 800fb58:	4c25      	ldr	r4, [pc, #148]	@ (800fbf0 <__pow5mult+0xa8>)
 800fb5a:	3a01      	subs	r2, #1
 800fb5c:	2300      	movs	r3, #0
 800fb5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fb62:	f7ff fe55 	bl	800f810 <__multadd>
 800fb66:	4606      	mov	r6, r0
 800fb68:	10ad      	asrs	r5, r5, #2
 800fb6a:	d03d      	beq.n	800fbe8 <__pow5mult+0xa0>
 800fb6c:	69fc      	ldr	r4, [r7, #28]
 800fb6e:	b97c      	cbnz	r4, 800fb90 <__pow5mult+0x48>
 800fb70:	2010      	movs	r0, #16
 800fb72:	f7fd fddd 	bl	800d730 <malloc>
 800fb76:	4602      	mov	r2, r0
 800fb78:	61f8      	str	r0, [r7, #28]
 800fb7a:	b928      	cbnz	r0, 800fb88 <__pow5mult+0x40>
 800fb7c:	4b1d      	ldr	r3, [pc, #116]	@ (800fbf4 <__pow5mult+0xac>)
 800fb7e:	481e      	ldr	r0, [pc, #120]	@ (800fbf8 <__pow5mult+0xb0>)
 800fb80:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800fb84:	f7fd fda4 	bl	800d6d0 <__assert_func>
 800fb88:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fb8c:	6004      	str	r4, [r0, #0]
 800fb8e:	60c4      	str	r4, [r0, #12]
 800fb90:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800fb94:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fb98:	b94c      	cbnz	r4, 800fbae <__pow5mult+0x66>
 800fb9a:	f240 2171 	movw	r1, #625	@ 0x271
 800fb9e:	4638      	mov	r0, r7
 800fba0:	f7ff ff12 	bl	800f9c8 <__i2b>
 800fba4:	2300      	movs	r3, #0
 800fba6:	f8c8 0008 	str.w	r0, [r8, #8]
 800fbaa:	4604      	mov	r4, r0
 800fbac:	6003      	str	r3, [r0, #0]
 800fbae:	f04f 0900 	mov.w	r9, #0
 800fbb2:	07eb      	lsls	r3, r5, #31
 800fbb4:	d50a      	bpl.n	800fbcc <__pow5mult+0x84>
 800fbb6:	4631      	mov	r1, r6
 800fbb8:	4622      	mov	r2, r4
 800fbba:	4638      	mov	r0, r7
 800fbbc:	f7ff ff1a 	bl	800f9f4 <__multiply>
 800fbc0:	4631      	mov	r1, r6
 800fbc2:	4680      	mov	r8, r0
 800fbc4:	4638      	mov	r0, r7
 800fbc6:	f7ff fe01 	bl	800f7cc <_Bfree>
 800fbca:	4646      	mov	r6, r8
 800fbcc:	106d      	asrs	r5, r5, #1
 800fbce:	d00b      	beq.n	800fbe8 <__pow5mult+0xa0>
 800fbd0:	6820      	ldr	r0, [r4, #0]
 800fbd2:	b938      	cbnz	r0, 800fbe4 <__pow5mult+0x9c>
 800fbd4:	4622      	mov	r2, r4
 800fbd6:	4621      	mov	r1, r4
 800fbd8:	4638      	mov	r0, r7
 800fbda:	f7ff ff0b 	bl	800f9f4 <__multiply>
 800fbde:	6020      	str	r0, [r4, #0]
 800fbe0:	f8c0 9000 	str.w	r9, [r0]
 800fbe4:	4604      	mov	r4, r0
 800fbe6:	e7e4      	b.n	800fbb2 <__pow5mult+0x6a>
 800fbe8:	4630      	mov	r0, r6
 800fbea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fbee:	bf00      	nop
 800fbf0:	0801309c 	.word	0x0801309c
 800fbf4:	08012fc2 	.word	0x08012fc2
 800fbf8:	08013042 	.word	0x08013042

0800fbfc <__lshift>:
 800fbfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fc00:	460c      	mov	r4, r1
 800fc02:	6849      	ldr	r1, [r1, #4]
 800fc04:	6923      	ldr	r3, [r4, #16]
 800fc06:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fc0a:	68a3      	ldr	r3, [r4, #8]
 800fc0c:	4607      	mov	r7, r0
 800fc0e:	4691      	mov	r9, r2
 800fc10:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fc14:	f108 0601 	add.w	r6, r8, #1
 800fc18:	42b3      	cmp	r3, r6
 800fc1a:	db0b      	blt.n	800fc34 <__lshift+0x38>
 800fc1c:	4638      	mov	r0, r7
 800fc1e:	f7ff fd95 	bl	800f74c <_Balloc>
 800fc22:	4605      	mov	r5, r0
 800fc24:	b948      	cbnz	r0, 800fc3a <__lshift+0x3e>
 800fc26:	4602      	mov	r2, r0
 800fc28:	4b28      	ldr	r3, [pc, #160]	@ (800fccc <__lshift+0xd0>)
 800fc2a:	4829      	ldr	r0, [pc, #164]	@ (800fcd0 <__lshift+0xd4>)
 800fc2c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800fc30:	f7fd fd4e 	bl	800d6d0 <__assert_func>
 800fc34:	3101      	adds	r1, #1
 800fc36:	005b      	lsls	r3, r3, #1
 800fc38:	e7ee      	b.n	800fc18 <__lshift+0x1c>
 800fc3a:	2300      	movs	r3, #0
 800fc3c:	f100 0114 	add.w	r1, r0, #20
 800fc40:	f100 0210 	add.w	r2, r0, #16
 800fc44:	4618      	mov	r0, r3
 800fc46:	4553      	cmp	r3, sl
 800fc48:	db33      	blt.n	800fcb2 <__lshift+0xb6>
 800fc4a:	6920      	ldr	r0, [r4, #16]
 800fc4c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fc50:	f104 0314 	add.w	r3, r4, #20
 800fc54:	f019 091f 	ands.w	r9, r9, #31
 800fc58:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fc5c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fc60:	d02b      	beq.n	800fcba <__lshift+0xbe>
 800fc62:	f1c9 0e20 	rsb	lr, r9, #32
 800fc66:	468a      	mov	sl, r1
 800fc68:	2200      	movs	r2, #0
 800fc6a:	6818      	ldr	r0, [r3, #0]
 800fc6c:	fa00 f009 	lsl.w	r0, r0, r9
 800fc70:	4310      	orrs	r0, r2
 800fc72:	f84a 0b04 	str.w	r0, [sl], #4
 800fc76:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc7a:	459c      	cmp	ip, r3
 800fc7c:	fa22 f20e 	lsr.w	r2, r2, lr
 800fc80:	d8f3      	bhi.n	800fc6a <__lshift+0x6e>
 800fc82:	ebac 0304 	sub.w	r3, ip, r4
 800fc86:	3b15      	subs	r3, #21
 800fc88:	f023 0303 	bic.w	r3, r3, #3
 800fc8c:	3304      	adds	r3, #4
 800fc8e:	f104 0015 	add.w	r0, r4, #21
 800fc92:	4584      	cmp	ip, r0
 800fc94:	bf38      	it	cc
 800fc96:	2304      	movcc	r3, #4
 800fc98:	50ca      	str	r2, [r1, r3]
 800fc9a:	b10a      	cbz	r2, 800fca0 <__lshift+0xa4>
 800fc9c:	f108 0602 	add.w	r6, r8, #2
 800fca0:	3e01      	subs	r6, #1
 800fca2:	4638      	mov	r0, r7
 800fca4:	612e      	str	r6, [r5, #16]
 800fca6:	4621      	mov	r1, r4
 800fca8:	f7ff fd90 	bl	800f7cc <_Bfree>
 800fcac:	4628      	mov	r0, r5
 800fcae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fcb2:	f842 0f04 	str.w	r0, [r2, #4]!
 800fcb6:	3301      	adds	r3, #1
 800fcb8:	e7c5      	b.n	800fc46 <__lshift+0x4a>
 800fcba:	3904      	subs	r1, #4
 800fcbc:	f853 2b04 	ldr.w	r2, [r3], #4
 800fcc0:	f841 2f04 	str.w	r2, [r1, #4]!
 800fcc4:	459c      	cmp	ip, r3
 800fcc6:	d8f9      	bhi.n	800fcbc <__lshift+0xc0>
 800fcc8:	e7ea      	b.n	800fca0 <__lshift+0xa4>
 800fcca:	bf00      	nop
 800fccc:	08013031 	.word	0x08013031
 800fcd0:	08013042 	.word	0x08013042

0800fcd4 <__mcmp>:
 800fcd4:	690a      	ldr	r2, [r1, #16]
 800fcd6:	4603      	mov	r3, r0
 800fcd8:	6900      	ldr	r0, [r0, #16]
 800fcda:	1a80      	subs	r0, r0, r2
 800fcdc:	b530      	push	{r4, r5, lr}
 800fcde:	d10e      	bne.n	800fcfe <__mcmp+0x2a>
 800fce0:	3314      	adds	r3, #20
 800fce2:	3114      	adds	r1, #20
 800fce4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800fce8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800fcec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fcf0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fcf4:	4295      	cmp	r5, r2
 800fcf6:	d003      	beq.n	800fd00 <__mcmp+0x2c>
 800fcf8:	d205      	bcs.n	800fd06 <__mcmp+0x32>
 800fcfa:	f04f 30ff 	mov.w	r0, #4294967295
 800fcfe:	bd30      	pop	{r4, r5, pc}
 800fd00:	42a3      	cmp	r3, r4
 800fd02:	d3f3      	bcc.n	800fcec <__mcmp+0x18>
 800fd04:	e7fb      	b.n	800fcfe <__mcmp+0x2a>
 800fd06:	2001      	movs	r0, #1
 800fd08:	e7f9      	b.n	800fcfe <__mcmp+0x2a>
	...

0800fd0c <__mdiff>:
 800fd0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd10:	4689      	mov	r9, r1
 800fd12:	4606      	mov	r6, r0
 800fd14:	4611      	mov	r1, r2
 800fd16:	4648      	mov	r0, r9
 800fd18:	4614      	mov	r4, r2
 800fd1a:	f7ff ffdb 	bl	800fcd4 <__mcmp>
 800fd1e:	1e05      	subs	r5, r0, #0
 800fd20:	d112      	bne.n	800fd48 <__mdiff+0x3c>
 800fd22:	4629      	mov	r1, r5
 800fd24:	4630      	mov	r0, r6
 800fd26:	f7ff fd11 	bl	800f74c <_Balloc>
 800fd2a:	4602      	mov	r2, r0
 800fd2c:	b928      	cbnz	r0, 800fd3a <__mdiff+0x2e>
 800fd2e:	4b3f      	ldr	r3, [pc, #252]	@ (800fe2c <__mdiff+0x120>)
 800fd30:	f240 2137 	movw	r1, #567	@ 0x237
 800fd34:	483e      	ldr	r0, [pc, #248]	@ (800fe30 <__mdiff+0x124>)
 800fd36:	f7fd fccb 	bl	800d6d0 <__assert_func>
 800fd3a:	2301      	movs	r3, #1
 800fd3c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fd40:	4610      	mov	r0, r2
 800fd42:	b003      	add	sp, #12
 800fd44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd48:	bfbc      	itt	lt
 800fd4a:	464b      	movlt	r3, r9
 800fd4c:	46a1      	movlt	r9, r4
 800fd4e:	4630      	mov	r0, r6
 800fd50:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800fd54:	bfba      	itte	lt
 800fd56:	461c      	movlt	r4, r3
 800fd58:	2501      	movlt	r5, #1
 800fd5a:	2500      	movge	r5, #0
 800fd5c:	f7ff fcf6 	bl	800f74c <_Balloc>
 800fd60:	4602      	mov	r2, r0
 800fd62:	b918      	cbnz	r0, 800fd6c <__mdiff+0x60>
 800fd64:	4b31      	ldr	r3, [pc, #196]	@ (800fe2c <__mdiff+0x120>)
 800fd66:	f240 2145 	movw	r1, #581	@ 0x245
 800fd6a:	e7e3      	b.n	800fd34 <__mdiff+0x28>
 800fd6c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800fd70:	6926      	ldr	r6, [r4, #16]
 800fd72:	60c5      	str	r5, [r0, #12]
 800fd74:	f109 0310 	add.w	r3, r9, #16
 800fd78:	f109 0514 	add.w	r5, r9, #20
 800fd7c:	f104 0e14 	add.w	lr, r4, #20
 800fd80:	f100 0b14 	add.w	fp, r0, #20
 800fd84:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800fd88:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800fd8c:	9301      	str	r3, [sp, #4]
 800fd8e:	46d9      	mov	r9, fp
 800fd90:	f04f 0c00 	mov.w	ip, #0
 800fd94:	9b01      	ldr	r3, [sp, #4]
 800fd96:	f85e 0b04 	ldr.w	r0, [lr], #4
 800fd9a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800fd9e:	9301      	str	r3, [sp, #4]
 800fda0:	fa1f f38a 	uxth.w	r3, sl
 800fda4:	4619      	mov	r1, r3
 800fda6:	b283      	uxth	r3, r0
 800fda8:	1acb      	subs	r3, r1, r3
 800fdaa:	0c00      	lsrs	r0, r0, #16
 800fdac:	4463      	add	r3, ip
 800fdae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800fdb2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800fdb6:	b29b      	uxth	r3, r3
 800fdb8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800fdbc:	4576      	cmp	r6, lr
 800fdbe:	f849 3b04 	str.w	r3, [r9], #4
 800fdc2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fdc6:	d8e5      	bhi.n	800fd94 <__mdiff+0x88>
 800fdc8:	1b33      	subs	r3, r6, r4
 800fdca:	3b15      	subs	r3, #21
 800fdcc:	f023 0303 	bic.w	r3, r3, #3
 800fdd0:	3415      	adds	r4, #21
 800fdd2:	3304      	adds	r3, #4
 800fdd4:	42a6      	cmp	r6, r4
 800fdd6:	bf38      	it	cc
 800fdd8:	2304      	movcc	r3, #4
 800fdda:	441d      	add	r5, r3
 800fddc:	445b      	add	r3, fp
 800fdde:	461e      	mov	r6, r3
 800fde0:	462c      	mov	r4, r5
 800fde2:	4544      	cmp	r4, r8
 800fde4:	d30e      	bcc.n	800fe04 <__mdiff+0xf8>
 800fde6:	f108 0103 	add.w	r1, r8, #3
 800fdea:	1b49      	subs	r1, r1, r5
 800fdec:	f021 0103 	bic.w	r1, r1, #3
 800fdf0:	3d03      	subs	r5, #3
 800fdf2:	45a8      	cmp	r8, r5
 800fdf4:	bf38      	it	cc
 800fdf6:	2100      	movcc	r1, #0
 800fdf8:	440b      	add	r3, r1
 800fdfa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fdfe:	b191      	cbz	r1, 800fe26 <__mdiff+0x11a>
 800fe00:	6117      	str	r7, [r2, #16]
 800fe02:	e79d      	b.n	800fd40 <__mdiff+0x34>
 800fe04:	f854 1b04 	ldr.w	r1, [r4], #4
 800fe08:	46e6      	mov	lr, ip
 800fe0a:	0c08      	lsrs	r0, r1, #16
 800fe0c:	fa1c fc81 	uxtah	ip, ip, r1
 800fe10:	4471      	add	r1, lr
 800fe12:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800fe16:	b289      	uxth	r1, r1
 800fe18:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800fe1c:	f846 1b04 	str.w	r1, [r6], #4
 800fe20:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fe24:	e7dd      	b.n	800fde2 <__mdiff+0xd6>
 800fe26:	3f01      	subs	r7, #1
 800fe28:	e7e7      	b.n	800fdfa <__mdiff+0xee>
 800fe2a:	bf00      	nop
 800fe2c:	08013031 	.word	0x08013031
 800fe30:	08013042 	.word	0x08013042

0800fe34 <__ulp>:
 800fe34:	b082      	sub	sp, #8
 800fe36:	ed8d 0b00 	vstr	d0, [sp]
 800fe3a:	9a01      	ldr	r2, [sp, #4]
 800fe3c:	4b0f      	ldr	r3, [pc, #60]	@ (800fe7c <__ulp+0x48>)
 800fe3e:	4013      	ands	r3, r2
 800fe40:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800fe44:	2b00      	cmp	r3, #0
 800fe46:	dc08      	bgt.n	800fe5a <__ulp+0x26>
 800fe48:	425b      	negs	r3, r3
 800fe4a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800fe4e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800fe52:	da04      	bge.n	800fe5e <__ulp+0x2a>
 800fe54:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800fe58:	4113      	asrs	r3, r2
 800fe5a:	2200      	movs	r2, #0
 800fe5c:	e008      	b.n	800fe70 <__ulp+0x3c>
 800fe5e:	f1a2 0314 	sub.w	r3, r2, #20
 800fe62:	2b1e      	cmp	r3, #30
 800fe64:	bfda      	itte	le
 800fe66:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800fe6a:	40da      	lsrle	r2, r3
 800fe6c:	2201      	movgt	r2, #1
 800fe6e:	2300      	movs	r3, #0
 800fe70:	4619      	mov	r1, r3
 800fe72:	4610      	mov	r0, r2
 800fe74:	ec41 0b10 	vmov	d0, r0, r1
 800fe78:	b002      	add	sp, #8
 800fe7a:	4770      	bx	lr
 800fe7c:	7ff00000 	.word	0x7ff00000

0800fe80 <__b2d>:
 800fe80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe84:	6906      	ldr	r6, [r0, #16]
 800fe86:	f100 0814 	add.w	r8, r0, #20
 800fe8a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800fe8e:	1f37      	subs	r7, r6, #4
 800fe90:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800fe94:	4610      	mov	r0, r2
 800fe96:	f7ff fd4b 	bl	800f930 <__hi0bits>
 800fe9a:	f1c0 0320 	rsb	r3, r0, #32
 800fe9e:	280a      	cmp	r0, #10
 800fea0:	600b      	str	r3, [r1, #0]
 800fea2:	491b      	ldr	r1, [pc, #108]	@ (800ff10 <__b2d+0x90>)
 800fea4:	dc15      	bgt.n	800fed2 <__b2d+0x52>
 800fea6:	f1c0 0c0b 	rsb	ip, r0, #11
 800feaa:	fa22 f30c 	lsr.w	r3, r2, ip
 800feae:	45b8      	cmp	r8, r7
 800feb0:	ea43 0501 	orr.w	r5, r3, r1
 800feb4:	bf34      	ite	cc
 800feb6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800feba:	2300      	movcs	r3, #0
 800febc:	3015      	adds	r0, #21
 800febe:	fa02 f000 	lsl.w	r0, r2, r0
 800fec2:	fa23 f30c 	lsr.w	r3, r3, ip
 800fec6:	4303      	orrs	r3, r0
 800fec8:	461c      	mov	r4, r3
 800feca:	ec45 4b10 	vmov	d0, r4, r5
 800fece:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fed2:	45b8      	cmp	r8, r7
 800fed4:	bf3a      	itte	cc
 800fed6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800feda:	f1a6 0708 	subcc.w	r7, r6, #8
 800fede:	2300      	movcs	r3, #0
 800fee0:	380b      	subs	r0, #11
 800fee2:	d012      	beq.n	800ff0a <__b2d+0x8a>
 800fee4:	f1c0 0120 	rsb	r1, r0, #32
 800fee8:	fa23 f401 	lsr.w	r4, r3, r1
 800feec:	4082      	lsls	r2, r0
 800feee:	4322      	orrs	r2, r4
 800fef0:	4547      	cmp	r7, r8
 800fef2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800fef6:	bf8c      	ite	hi
 800fef8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800fefc:	2200      	movls	r2, #0
 800fefe:	4083      	lsls	r3, r0
 800ff00:	40ca      	lsrs	r2, r1
 800ff02:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ff06:	4313      	orrs	r3, r2
 800ff08:	e7de      	b.n	800fec8 <__b2d+0x48>
 800ff0a:	ea42 0501 	orr.w	r5, r2, r1
 800ff0e:	e7db      	b.n	800fec8 <__b2d+0x48>
 800ff10:	3ff00000 	.word	0x3ff00000

0800ff14 <__d2b>:
 800ff14:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ff18:	460f      	mov	r7, r1
 800ff1a:	2101      	movs	r1, #1
 800ff1c:	ec59 8b10 	vmov	r8, r9, d0
 800ff20:	4616      	mov	r6, r2
 800ff22:	f7ff fc13 	bl	800f74c <_Balloc>
 800ff26:	4604      	mov	r4, r0
 800ff28:	b930      	cbnz	r0, 800ff38 <__d2b+0x24>
 800ff2a:	4602      	mov	r2, r0
 800ff2c:	4b23      	ldr	r3, [pc, #140]	@ (800ffbc <__d2b+0xa8>)
 800ff2e:	4824      	ldr	r0, [pc, #144]	@ (800ffc0 <__d2b+0xac>)
 800ff30:	f240 310f 	movw	r1, #783	@ 0x30f
 800ff34:	f7fd fbcc 	bl	800d6d0 <__assert_func>
 800ff38:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ff3c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ff40:	b10d      	cbz	r5, 800ff46 <__d2b+0x32>
 800ff42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ff46:	9301      	str	r3, [sp, #4]
 800ff48:	f1b8 0300 	subs.w	r3, r8, #0
 800ff4c:	d023      	beq.n	800ff96 <__d2b+0x82>
 800ff4e:	4668      	mov	r0, sp
 800ff50:	9300      	str	r3, [sp, #0]
 800ff52:	f7ff fd0c 	bl	800f96e <__lo0bits>
 800ff56:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ff5a:	b1d0      	cbz	r0, 800ff92 <__d2b+0x7e>
 800ff5c:	f1c0 0320 	rsb	r3, r0, #32
 800ff60:	fa02 f303 	lsl.w	r3, r2, r3
 800ff64:	430b      	orrs	r3, r1
 800ff66:	40c2      	lsrs	r2, r0
 800ff68:	6163      	str	r3, [r4, #20]
 800ff6a:	9201      	str	r2, [sp, #4]
 800ff6c:	9b01      	ldr	r3, [sp, #4]
 800ff6e:	61a3      	str	r3, [r4, #24]
 800ff70:	2b00      	cmp	r3, #0
 800ff72:	bf0c      	ite	eq
 800ff74:	2201      	moveq	r2, #1
 800ff76:	2202      	movne	r2, #2
 800ff78:	6122      	str	r2, [r4, #16]
 800ff7a:	b1a5      	cbz	r5, 800ffa6 <__d2b+0x92>
 800ff7c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ff80:	4405      	add	r5, r0
 800ff82:	603d      	str	r5, [r7, #0]
 800ff84:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ff88:	6030      	str	r0, [r6, #0]
 800ff8a:	4620      	mov	r0, r4
 800ff8c:	b003      	add	sp, #12
 800ff8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ff92:	6161      	str	r1, [r4, #20]
 800ff94:	e7ea      	b.n	800ff6c <__d2b+0x58>
 800ff96:	a801      	add	r0, sp, #4
 800ff98:	f7ff fce9 	bl	800f96e <__lo0bits>
 800ff9c:	9b01      	ldr	r3, [sp, #4]
 800ff9e:	6163      	str	r3, [r4, #20]
 800ffa0:	3020      	adds	r0, #32
 800ffa2:	2201      	movs	r2, #1
 800ffa4:	e7e8      	b.n	800ff78 <__d2b+0x64>
 800ffa6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ffaa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ffae:	6038      	str	r0, [r7, #0]
 800ffb0:	6918      	ldr	r0, [r3, #16]
 800ffb2:	f7ff fcbd 	bl	800f930 <__hi0bits>
 800ffb6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ffba:	e7e5      	b.n	800ff88 <__d2b+0x74>
 800ffbc:	08013031 	.word	0x08013031
 800ffc0:	08013042 	.word	0x08013042

0800ffc4 <__ratio>:
 800ffc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffc8:	b085      	sub	sp, #20
 800ffca:	e9cd 1000 	strd	r1, r0, [sp]
 800ffce:	a902      	add	r1, sp, #8
 800ffd0:	f7ff ff56 	bl	800fe80 <__b2d>
 800ffd4:	9800      	ldr	r0, [sp, #0]
 800ffd6:	a903      	add	r1, sp, #12
 800ffd8:	ec55 4b10 	vmov	r4, r5, d0
 800ffdc:	f7ff ff50 	bl	800fe80 <__b2d>
 800ffe0:	9b01      	ldr	r3, [sp, #4]
 800ffe2:	6919      	ldr	r1, [r3, #16]
 800ffe4:	9b00      	ldr	r3, [sp, #0]
 800ffe6:	691b      	ldr	r3, [r3, #16]
 800ffe8:	1ac9      	subs	r1, r1, r3
 800ffea:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ffee:	1a9b      	subs	r3, r3, r2
 800fff0:	ec5b ab10 	vmov	sl, fp, d0
 800fff4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800fff8:	2b00      	cmp	r3, #0
 800fffa:	bfce      	itee	gt
 800fffc:	462a      	movgt	r2, r5
 800fffe:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8010002:	465a      	movle	r2, fp
 8010004:	462f      	mov	r7, r5
 8010006:	46d9      	mov	r9, fp
 8010008:	bfcc      	ite	gt
 801000a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801000e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8010012:	464b      	mov	r3, r9
 8010014:	4652      	mov	r2, sl
 8010016:	4620      	mov	r0, r4
 8010018:	4639      	mov	r1, r7
 801001a:	f7f0 fc3f 	bl	800089c <__aeabi_ddiv>
 801001e:	ec41 0b10 	vmov	d0, r0, r1
 8010022:	b005      	add	sp, #20
 8010024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010028 <__copybits>:
 8010028:	3901      	subs	r1, #1
 801002a:	b570      	push	{r4, r5, r6, lr}
 801002c:	1149      	asrs	r1, r1, #5
 801002e:	6914      	ldr	r4, [r2, #16]
 8010030:	3101      	adds	r1, #1
 8010032:	f102 0314 	add.w	r3, r2, #20
 8010036:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801003a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801003e:	1f05      	subs	r5, r0, #4
 8010040:	42a3      	cmp	r3, r4
 8010042:	d30c      	bcc.n	801005e <__copybits+0x36>
 8010044:	1aa3      	subs	r3, r4, r2
 8010046:	3b11      	subs	r3, #17
 8010048:	f023 0303 	bic.w	r3, r3, #3
 801004c:	3211      	adds	r2, #17
 801004e:	42a2      	cmp	r2, r4
 8010050:	bf88      	it	hi
 8010052:	2300      	movhi	r3, #0
 8010054:	4418      	add	r0, r3
 8010056:	2300      	movs	r3, #0
 8010058:	4288      	cmp	r0, r1
 801005a:	d305      	bcc.n	8010068 <__copybits+0x40>
 801005c:	bd70      	pop	{r4, r5, r6, pc}
 801005e:	f853 6b04 	ldr.w	r6, [r3], #4
 8010062:	f845 6f04 	str.w	r6, [r5, #4]!
 8010066:	e7eb      	b.n	8010040 <__copybits+0x18>
 8010068:	f840 3b04 	str.w	r3, [r0], #4
 801006c:	e7f4      	b.n	8010058 <__copybits+0x30>

0801006e <__any_on>:
 801006e:	f100 0214 	add.w	r2, r0, #20
 8010072:	6900      	ldr	r0, [r0, #16]
 8010074:	114b      	asrs	r3, r1, #5
 8010076:	4298      	cmp	r0, r3
 8010078:	b510      	push	{r4, lr}
 801007a:	db11      	blt.n	80100a0 <__any_on+0x32>
 801007c:	dd0a      	ble.n	8010094 <__any_on+0x26>
 801007e:	f011 011f 	ands.w	r1, r1, #31
 8010082:	d007      	beq.n	8010094 <__any_on+0x26>
 8010084:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010088:	fa24 f001 	lsr.w	r0, r4, r1
 801008c:	fa00 f101 	lsl.w	r1, r0, r1
 8010090:	428c      	cmp	r4, r1
 8010092:	d10b      	bne.n	80100ac <__any_on+0x3e>
 8010094:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010098:	4293      	cmp	r3, r2
 801009a:	d803      	bhi.n	80100a4 <__any_on+0x36>
 801009c:	2000      	movs	r0, #0
 801009e:	bd10      	pop	{r4, pc}
 80100a0:	4603      	mov	r3, r0
 80100a2:	e7f7      	b.n	8010094 <__any_on+0x26>
 80100a4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80100a8:	2900      	cmp	r1, #0
 80100aa:	d0f5      	beq.n	8010098 <__any_on+0x2a>
 80100ac:	2001      	movs	r0, #1
 80100ae:	e7f6      	b.n	801009e <__any_on+0x30>

080100b0 <sulp>:
 80100b0:	b570      	push	{r4, r5, r6, lr}
 80100b2:	4604      	mov	r4, r0
 80100b4:	460d      	mov	r5, r1
 80100b6:	ec45 4b10 	vmov	d0, r4, r5
 80100ba:	4616      	mov	r6, r2
 80100bc:	f7ff feba 	bl	800fe34 <__ulp>
 80100c0:	ec51 0b10 	vmov	r0, r1, d0
 80100c4:	b17e      	cbz	r6, 80100e6 <sulp+0x36>
 80100c6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80100ca:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	dd09      	ble.n	80100e6 <sulp+0x36>
 80100d2:	051b      	lsls	r3, r3, #20
 80100d4:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80100d8:	2400      	movs	r4, #0
 80100da:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80100de:	4622      	mov	r2, r4
 80100e0:	462b      	mov	r3, r5
 80100e2:	f7f0 fab1 	bl	8000648 <__aeabi_dmul>
 80100e6:	ec41 0b10 	vmov	d0, r0, r1
 80100ea:	bd70      	pop	{r4, r5, r6, pc}
 80100ec:	0000      	movs	r0, r0
	...

080100f0 <_strtod_l>:
 80100f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100f4:	b09f      	sub	sp, #124	@ 0x7c
 80100f6:	460c      	mov	r4, r1
 80100f8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80100fa:	2200      	movs	r2, #0
 80100fc:	921a      	str	r2, [sp, #104]	@ 0x68
 80100fe:	9005      	str	r0, [sp, #20]
 8010100:	f04f 0a00 	mov.w	sl, #0
 8010104:	f04f 0b00 	mov.w	fp, #0
 8010108:	460a      	mov	r2, r1
 801010a:	9219      	str	r2, [sp, #100]	@ 0x64
 801010c:	7811      	ldrb	r1, [r2, #0]
 801010e:	292b      	cmp	r1, #43	@ 0x2b
 8010110:	d04a      	beq.n	80101a8 <_strtod_l+0xb8>
 8010112:	d838      	bhi.n	8010186 <_strtod_l+0x96>
 8010114:	290d      	cmp	r1, #13
 8010116:	d832      	bhi.n	801017e <_strtod_l+0x8e>
 8010118:	2908      	cmp	r1, #8
 801011a:	d832      	bhi.n	8010182 <_strtod_l+0x92>
 801011c:	2900      	cmp	r1, #0
 801011e:	d03b      	beq.n	8010198 <_strtod_l+0xa8>
 8010120:	2200      	movs	r2, #0
 8010122:	920b      	str	r2, [sp, #44]	@ 0x2c
 8010124:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8010126:	782a      	ldrb	r2, [r5, #0]
 8010128:	2a30      	cmp	r2, #48	@ 0x30
 801012a:	f040 80b3 	bne.w	8010294 <_strtod_l+0x1a4>
 801012e:	786a      	ldrb	r2, [r5, #1]
 8010130:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010134:	2a58      	cmp	r2, #88	@ 0x58
 8010136:	d16e      	bne.n	8010216 <_strtod_l+0x126>
 8010138:	9302      	str	r3, [sp, #8]
 801013a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801013c:	9301      	str	r3, [sp, #4]
 801013e:	ab1a      	add	r3, sp, #104	@ 0x68
 8010140:	9300      	str	r3, [sp, #0]
 8010142:	4a8e      	ldr	r2, [pc, #568]	@ (801037c <_strtod_l+0x28c>)
 8010144:	9805      	ldr	r0, [sp, #20]
 8010146:	ab1b      	add	r3, sp, #108	@ 0x6c
 8010148:	a919      	add	r1, sp, #100	@ 0x64
 801014a:	f001 faa9 	bl	80116a0 <__gethex>
 801014e:	f010 060f 	ands.w	r6, r0, #15
 8010152:	4604      	mov	r4, r0
 8010154:	d005      	beq.n	8010162 <_strtod_l+0x72>
 8010156:	2e06      	cmp	r6, #6
 8010158:	d128      	bne.n	80101ac <_strtod_l+0xbc>
 801015a:	3501      	adds	r5, #1
 801015c:	2300      	movs	r3, #0
 801015e:	9519      	str	r5, [sp, #100]	@ 0x64
 8010160:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010162:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8010164:	2b00      	cmp	r3, #0
 8010166:	f040 858e 	bne.w	8010c86 <_strtod_l+0xb96>
 801016a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801016c:	b1cb      	cbz	r3, 80101a2 <_strtod_l+0xb2>
 801016e:	4652      	mov	r2, sl
 8010170:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8010174:	ec43 2b10 	vmov	d0, r2, r3
 8010178:	b01f      	add	sp, #124	@ 0x7c
 801017a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801017e:	2920      	cmp	r1, #32
 8010180:	d1ce      	bne.n	8010120 <_strtod_l+0x30>
 8010182:	3201      	adds	r2, #1
 8010184:	e7c1      	b.n	801010a <_strtod_l+0x1a>
 8010186:	292d      	cmp	r1, #45	@ 0x2d
 8010188:	d1ca      	bne.n	8010120 <_strtod_l+0x30>
 801018a:	2101      	movs	r1, #1
 801018c:	910b      	str	r1, [sp, #44]	@ 0x2c
 801018e:	1c51      	adds	r1, r2, #1
 8010190:	9119      	str	r1, [sp, #100]	@ 0x64
 8010192:	7852      	ldrb	r2, [r2, #1]
 8010194:	2a00      	cmp	r2, #0
 8010196:	d1c5      	bne.n	8010124 <_strtod_l+0x34>
 8010198:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801019a:	9419      	str	r4, [sp, #100]	@ 0x64
 801019c:	2b00      	cmp	r3, #0
 801019e:	f040 8570 	bne.w	8010c82 <_strtod_l+0xb92>
 80101a2:	4652      	mov	r2, sl
 80101a4:	465b      	mov	r3, fp
 80101a6:	e7e5      	b.n	8010174 <_strtod_l+0x84>
 80101a8:	2100      	movs	r1, #0
 80101aa:	e7ef      	b.n	801018c <_strtod_l+0x9c>
 80101ac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80101ae:	b13a      	cbz	r2, 80101c0 <_strtod_l+0xd0>
 80101b0:	2135      	movs	r1, #53	@ 0x35
 80101b2:	a81c      	add	r0, sp, #112	@ 0x70
 80101b4:	f7ff ff38 	bl	8010028 <__copybits>
 80101b8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80101ba:	9805      	ldr	r0, [sp, #20]
 80101bc:	f7ff fb06 	bl	800f7cc <_Bfree>
 80101c0:	3e01      	subs	r6, #1
 80101c2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80101c4:	2e04      	cmp	r6, #4
 80101c6:	d806      	bhi.n	80101d6 <_strtod_l+0xe6>
 80101c8:	e8df f006 	tbb	[pc, r6]
 80101cc:	201d0314 	.word	0x201d0314
 80101d0:	14          	.byte	0x14
 80101d1:	00          	.byte	0x00
 80101d2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80101d6:	05e1      	lsls	r1, r4, #23
 80101d8:	bf48      	it	mi
 80101da:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80101de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80101e2:	0d1b      	lsrs	r3, r3, #20
 80101e4:	051b      	lsls	r3, r3, #20
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	d1bb      	bne.n	8010162 <_strtod_l+0x72>
 80101ea:	f7fe fbd5 	bl	800e998 <__errno>
 80101ee:	2322      	movs	r3, #34	@ 0x22
 80101f0:	6003      	str	r3, [r0, #0]
 80101f2:	e7b6      	b.n	8010162 <_strtod_l+0x72>
 80101f4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80101f8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80101fc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8010200:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8010204:	e7e7      	b.n	80101d6 <_strtod_l+0xe6>
 8010206:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8010384 <_strtod_l+0x294>
 801020a:	e7e4      	b.n	80101d6 <_strtod_l+0xe6>
 801020c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8010210:	f04f 3aff 	mov.w	sl, #4294967295
 8010214:	e7df      	b.n	80101d6 <_strtod_l+0xe6>
 8010216:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010218:	1c5a      	adds	r2, r3, #1
 801021a:	9219      	str	r2, [sp, #100]	@ 0x64
 801021c:	785b      	ldrb	r3, [r3, #1]
 801021e:	2b30      	cmp	r3, #48	@ 0x30
 8010220:	d0f9      	beq.n	8010216 <_strtod_l+0x126>
 8010222:	2b00      	cmp	r3, #0
 8010224:	d09d      	beq.n	8010162 <_strtod_l+0x72>
 8010226:	2301      	movs	r3, #1
 8010228:	9309      	str	r3, [sp, #36]	@ 0x24
 801022a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801022c:	930c      	str	r3, [sp, #48]	@ 0x30
 801022e:	2300      	movs	r3, #0
 8010230:	9308      	str	r3, [sp, #32]
 8010232:	930a      	str	r3, [sp, #40]	@ 0x28
 8010234:	461f      	mov	r7, r3
 8010236:	220a      	movs	r2, #10
 8010238:	9819      	ldr	r0, [sp, #100]	@ 0x64
 801023a:	7805      	ldrb	r5, [r0, #0]
 801023c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8010240:	b2d9      	uxtb	r1, r3
 8010242:	2909      	cmp	r1, #9
 8010244:	d928      	bls.n	8010298 <_strtod_l+0x1a8>
 8010246:	494e      	ldr	r1, [pc, #312]	@ (8010380 <_strtod_l+0x290>)
 8010248:	2201      	movs	r2, #1
 801024a:	f001 f991 	bl	8011570 <strncmp>
 801024e:	2800      	cmp	r0, #0
 8010250:	d032      	beq.n	80102b8 <_strtod_l+0x1c8>
 8010252:	2000      	movs	r0, #0
 8010254:	462a      	mov	r2, r5
 8010256:	4681      	mov	r9, r0
 8010258:	463d      	mov	r5, r7
 801025a:	4603      	mov	r3, r0
 801025c:	2a65      	cmp	r2, #101	@ 0x65
 801025e:	d001      	beq.n	8010264 <_strtod_l+0x174>
 8010260:	2a45      	cmp	r2, #69	@ 0x45
 8010262:	d114      	bne.n	801028e <_strtod_l+0x19e>
 8010264:	b91d      	cbnz	r5, 801026e <_strtod_l+0x17e>
 8010266:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010268:	4302      	orrs	r2, r0
 801026a:	d095      	beq.n	8010198 <_strtod_l+0xa8>
 801026c:	2500      	movs	r5, #0
 801026e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8010270:	1c62      	adds	r2, r4, #1
 8010272:	9219      	str	r2, [sp, #100]	@ 0x64
 8010274:	7862      	ldrb	r2, [r4, #1]
 8010276:	2a2b      	cmp	r2, #43	@ 0x2b
 8010278:	d077      	beq.n	801036a <_strtod_l+0x27a>
 801027a:	2a2d      	cmp	r2, #45	@ 0x2d
 801027c:	d07b      	beq.n	8010376 <_strtod_l+0x286>
 801027e:	f04f 0c00 	mov.w	ip, #0
 8010282:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8010286:	2909      	cmp	r1, #9
 8010288:	f240 8082 	bls.w	8010390 <_strtod_l+0x2a0>
 801028c:	9419      	str	r4, [sp, #100]	@ 0x64
 801028e:	f04f 0800 	mov.w	r8, #0
 8010292:	e0a2      	b.n	80103da <_strtod_l+0x2ea>
 8010294:	2300      	movs	r3, #0
 8010296:	e7c7      	b.n	8010228 <_strtod_l+0x138>
 8010298:	2f08      	cmp	r7, #8
 801029a:	bfd5      	itete	le
 801029c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 801029e:	9908      	ldrgt	r1, [sp, #32]
 80102a0:	fb02 3301 	mlale	r3, r2, r1, r3
 80102a4:	fb02 3301 	mlagt	r3, r2, r1, r3
 80102a8:	f100 0001 	add.w	r0, r0, #1
 80102ac:	bfd4      	ite	le
 80102ae:	930a      	strle	r3, [sp, #40]	@ 0x28
 80102b0:	9308      	strgt	r3, [sp, #32]
 80102b2:	3701      	adds	r7, #1
 80102b4:	9019      	str	r0, [sp, #100]	@ 0x64
 80102b6:	e7bf      	b.n	8010238 <_strtod_l+0x148>
 80102b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80102ba:	1c5a      	adds	r2, r3, #1
 80102bc:	9219      	str	r2, [sp, #100]	@ 0x64
 80102be:	785a      	ldrb	r2, [r3, #1]
 80102c0:	b37f      	cbz	r7, 8010322 <_strtod_l+0x232>
 80102c2:	4681      	mov	r9, r0
 80102c4:	463d      	mov	r5, r7
 80102c6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80102ca:	2b09      	cmp	r3, #9
 80102cc:	d912      	bls.n	80102f4 <_strtod_l+0x204>
 80102ce:	2301      	movs	r3, #1
 80102d0:	e7c4      	b.n	801025c <_strtod_l+0x16c>
 80102d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80102d4:	1c5a      	adds	r2, r3, #1
 80102d6:	9219      	str	r2, [sp, #100]	@ 0x64
 80102d8:	785a      	ldrb	r2, [r3, #1]
 80102da:	3001      	adds	r0, #1
 80102dc:	2a30      	cmp	r2, #48	@ 0x30
 80102de:	d0f8      	beq.n	80102d2 <_strtod_l+0x1e2>
 80102e0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80102e4:	2b08      	cmp	r3, #8
 80102e6:	f200 84d3 	bhi.w	8010c90 <_strtod_l+0xba0>
 80102ea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80102ec:	930c      	str	r3, [sp, #48]	@ 0x30
 80102ee:	4681      	mov	r9, r0
 80102f0:	2000      	movs	r0, #0
 80102f2:	4605      	mov	r5, r0
 80102f4:	3a30      	subs	r2, #48	@ 0x30
 80102f6:	f100 0301 	add.w	r3, r0, #1
 80102fa:	d02a      	beq.n	8010352 <_strtod_l+0x262>
 80102fc:	4499      	add	r9, r3
 80102fe:	eb00 0c05 	add.w	ip, r0, r5
 8010302:	462b      	mov	r3, r5
 8010304:	210a      	movs	r1, #10
 8010306:	4563      	cmp	r3, ip
 8010308:	d10d      	bne.n	8010326 <_strtod_l+0x236>
 801030a:	1c69      	adds	r1, r5, #1
 801030c:	4401      	add	r1, r0
 801030e:	4428      	add	r0, r5
 8010310:	2808      	cmp	r0, #8
 8010312:	dc16      	bgt.n	8010342 <_strtod_l+0x252>
 8010314:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8010316:	230a      	movs	r3, #10
 8010318:	fb03 2300 	mla	r3, r3, r0, r2
 801031c:	930a      	str	r3, [sp, #40]	@ 0x28
 801031e:	2300      	movs	r3, #0
 8010320:	e018      	b.n	8010354 <_strtod_l+0x264>
 8010322:	4638      	mov	r0, r7
 8010324:	e7da      	b.n	80102dc <_strtod_l+0x1ec>
 8010326:	2b08      	cmp	r3, #8
 8010328:	f103 0301 	add.w	r3, r3, #1
 801032c:	dc03      	bgt.n	8010336 <_strtod_l+0x246>
 801032e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8010330:	434e      	muls	r6, r1
 8010332:	960a      	str	r6, [sp, #40]	@ 0x28
 8010334:	e7e7      	b.n	8010306 <_strtod_l+0x216>
 8010336:	2b10      	cmp	r3, #16
 8010338:	bfde      	ittt	le
 801033a:	9e08      	ldrle	r6, [sp, #32]
 801033c:	434e      	mulle	r6, r1
 801033e:	9608      	strle	r6, [sp, #32]
 8010340:	e7e1      	b.n	8010306 <_strtod_l+0x216>
 8010342:	280f      	cmp	r0, #15
 8010344:	dceb      	bgt.n	801031e <_strtod_l+0x22e>
 8010346:	9808      	ldr	r0, [sp, #32]
 8010348:	230a      	movs	r3, #10
 801034a:	fb03 2300 	mla	r3, r3, r0, r2
 801034e:	9308      	str	r3, [sp, #32]
 8010350:	e7e5      	b.n	801031e <_strtod_l+0x22e>
 8010352:	4629      	mov	r1, r5
 8010354:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010356:	1c50      	adds	r0, r2, #1
 8010358:	9019      	str	r0, [sp, #100]	@ 0x64
 801035a:	7852      	ldrb	r2, [r2, #1]
 801035c:	4618      	mov	r0, r3
 801035e:	460d      	mov	r5, r1
 8010360:	e7b1      	b.n	80102c6 <_strtod_l+0x1d6>
 8010362:	f04f 0900 	mov.w	r9, #0
 8010366:	2301      	movs	r3, #1
 8010368:	e77d      	b.n	8010266 <_strtod_l+0x176>
 801036a:	f04f 0c00 	mov.w	ip, #0
 801036e:	1ca2      	adds	r2, r4, #2
 8010370:	9219      	str	r2, [sp, #100]	@ 0x64
 8010372:	78a2      	ldrb	r2, [r4, #2]
 8010374:	e785      	b.n	8010282 <_strtod_l+0x192>
 8010376:	f04f 0c01 	mov.w	ip, #1
 801037a:	e7f8      	b.n	801036e <_strtod_l+0x27e>
 801037c:	080131b0 	.word	0x080131b0
 8010380:	08013198 	.word	0x08013198
 8010384:	7ff00000 	.word	0x7ff00000
 8010388:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801038a:	1c51      	adds	r1, r2, #1
 801038c:	9119      	str	r1, [sp, #100]	@ 0x64
 801038e:	7852      	ldrb	r2, [r2, #1]
 8010390:	2a30      	cmp	r2, #48	@ 0x30
 8010392:	d0f9      	beq.n	8010388 <_strtod_l+0x298>
 8010394:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8010398:	2908      	cmp	r1, #8
 801039a:	f63f af78 	bhi.w	801028e <_strtod_l+0x19e>
 801039e:	3a30      	subs	r2, #48	@ 0x30
 80103a0:	920e      	str	r2, [sp, #56]	@ 0x38
 80103a2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80103a4:	920f      	str	r2, [sp, #60]	@ 0x3c
 80103a6:	f04f 080a 	mov.w	r8, #10
 80103aa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80103ac:	1c56      	adds	r6, r2, #1
 80103ae:	9619      	str	r6, [sp, #100]	@ 0x64
 80103b0:	7852      	ldrb	r2, [r2, #1]
 80103b2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80103b6:	f1be 0f09 	cmp.w	lr, #9
 80103ba:	d939      	bls.n	8010430 <_strtod_l+0x340>
 80103bc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80103be:	1a76      	subs	r6, r6, r1
 80103c0:	2e08      	cmp	r6, #8
 80103c2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80103c6:	dc03      	bgt.n	80103d0 <_strtod_l+0x2e0>
 80103c8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80103ca:	4588      	cmp	r8, r1
 80103cc:	bfa8      	it	ge
 80103ce:	4688      	movge	r8, r1
 80103d0:	f1bc 0f00 	cmp.w	ip, #0
 80103d4:	d001      	beq.n	80103da <_strtod_l+0x2ea>
 80103d6:	f1c8 0800 	rsb	r8, r8, #0
 80103da:	2d00      	cmp	r5, #0
 80103dc:	d14e      	bne.n	801047c <_strtod_l+0x38c>
 80103de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80103e0:	4308      	orrs	r0, r1
 80103e2:	f47f aebe 	bne.w	8010162 <_strtod_l+0x72>
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	f47f aed6 	bne.w	8010198 <_strtod_l+0xa8>
 80103ec:	2a69      	cmp	r2, #105	@ 0x69
 80103ee:	d028      	beq.n	8010442 <_strtod_l+0x352>
 80103f0:	dc25      	bgt.n	801043e <_strtod_l+0x34e>
 80103f2:	2a49      	cmp	r2, #73	@ 0x49
 80103f4:	d025      	beq.n	8010442 <_strtod_l+0x352>
 80103f6:	2a4e      	cmp	r2, #78	@ 0x4e
 80103f8:	f47f aece 	bne.w	8010198 <_strtod_l+0xa8>
 80103fc:	499b      	ldr	r1, [pc, #620]	@ (801066c <_strtod_l+0x57c>)
 80103fe:	a819      	add	r0, sp, #100	@ 0x64
 8010400:	f001 fb70 	bl	8011ae4 <__match>
 8010404:	2800      	cmp	r0, #0
 8010406:	f43f aec7 	beq.w	8010198 <_strtod_l+0xa8>
 801040a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801040c:	781b      	ldrb	r3, [r3, #0]
 801040e:	2b28      	cmp	r3, #40	@ 0x28
 8010410:	d12e      	bne.n	8010470 <_strtod_l+0x380>
 8010412:	4997      	ldr	r1, [pc, #604]	@ (8010670 <_strtod_l+0x580>)
 8010414:	aa1c      	add	r2, sp, #112	@ 0x70
 8010416:	a819      	add	r0, sp, #100	@ 0x64
 8010418:	f001 fb78 	bl	8011b0c <__hexnan>
 801041c:	2805      	cmp	r0, #5
 801041e:	d127      	bne.n	8010470 <_strtod_l+0x380>
 8010420:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010422:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8010426:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801042a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801042e:	e698      	b.n	8010162 <_strtod_l+0x72>
 8010430:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8010432:	fb08 2101 	mla	r1, r8, r1, r2
 8010436:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 801043a:	920e      	str	r2, [sp, #56]	@ 0x38
 801043c:	e7b5      	b.n	80103aa <_strtod_l+0x2ba>
 801043e:	2a6e      	cmp	r2, #110	@ 0x6e
 8010440:	e7da      	b.n	80103f8 <_strtod_l+0x308>
 8010442:	498c      	ldr	r1, [pc, #560]	@ (8010674 <_strtod_l+0x584>)
 8010444:	a819      	add	r0, sp, #100	@ 0x64
 8010446:	f001 fb4d 	bl	8011ae4 <__match>
 801044a:	2800      	cmp	r0, #0
 801044c:	f43f aea4 	beq.w	8010198 <_strtod_l+0xa8>
 8010450:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010452:	4989      	ldr	r1, [pc, #548]	@ (8010678 <_strtod_l+0x588>)
 8010454:	3b01      	subs	r3, #1
 8010456:	a819      	add	r0, sp, #100	@ 0x64
 8010458:	9319      	str	r3, [sp, #100]	@ 0x64
 801045a:	f001 fb43 	bl	8011ae4 <__match>
 801045e:	b910      	cbnz	r0, 8010466 <_strtod_l+0x376>
 8010460:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010462:	3301      	adds	r3, #1
 8010464:	9319      	str	r3, [sp, #100]	@ 0x64
 8010466:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8010688 <_strtod_l+0x598>
 801046a:	f04f 0a00 	mov.w	sl, #0
 801046e:	e678      	b.n	8010162 <_strtod_l+0x72>
 8010470:	4882      	ldr	r0, [pc, #520]	@ (801067c <_strtod_l+0x58c>)
 8010472:	f001 f891 	bl	8011598 <nan>
 8010476:	ec5b ab10 	vmov	sl, fp, d0
 801047a:	e672      	b.n	8010162 <_strtod_l+0x72>
 801047c:	eba8 0309 	sub.w	r3, r8, r9
 8010480:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8010482:	9309      	str	r3, [sp, #36]	@ 0x24
 8010484:	2f00      	cmp	r7, #0
 8010486:	bf08      	it	eq
 8010488:	462f      	moveq	r7, r5
 801048a:	2d10      	cmp	r5, #16
 801048c:	462c      	mov	r4, r5
 801048e:	bfa8      	it	ge
 8010490:	2410      	movge	r4, #16
 8010492:	f7f0 f85f 	bl	8000554 <__aeabi_ui2d>
 8010496:	2d09      	cmp	r5, #9
 8010498:	4682      	mov	sl, r0
 801049a:	468b      	mov	fp, r1
 801049c:	dc13      	bgt.n	80104c6 <_strtod_l+0x3d6>
 801049e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	f43f ae5e 	beq.w	8010162 <_strtod_l+0x72>
 80104a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80104a8:	dd78      	ble.n	801059c <_strtod_l+0x4ac>
 80104aa:	2b16      	cmp	r3, #22
 80104ac:	dc5f      	bgt.n	801056e <_strtod_l+0x47e>
 80104ae:	4974      	ldr	r1, [pc, #464]	@ (8010680 <_strtod_l+0x590>)
 80104b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80104b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80104b8:	4652      	mov	r2, sl
 80104ba:	465b      	mov	r3, fp
 80104bc:	f7f0 f8c4 	bl	8000648 <__aeabi_dmul>
 80104c0:	4682      	mov	sl, r0
 80104c2:	468b      	mov	fp, r1
 80104c4:	e64d      	b.n	8010162 <_strtod_l+0x72>
 80104c6:	4b6e      	ldr	r3, [pc, #440]	@ (8010680 <_strtod_l+0x590>)
 80104c8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80104cc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80104d0:	f7f0 f8ba 	bl	8000648 <__aeabi_dmul>
 80104d4:	4682      	mov	sl, r0
 80104d6:	9808      	ldr	r0, [sp, #32]
 80104d8:	468b      	mov	fp, r1
 80104da:	f7f0 f83b 	bl	8000554 <__aeabi_ui2d>
 80104de:	4602      	mov	r2, r0
 80104e0:	460b      	mov	r3, r1
 80104e2:	4650      	mov	r0, sl
 80104e4:	4659      	mov	r1, fp
 80104e6:	f7ef fef9 	bl	80002dc <__adddf3>
 80104ea:	2d0f      	cmp	r5, #15
 80104ec:	4682      	mov	sl, r0
 80104ee:	468b      	mov	fp, r1
 80104f0:	ddd5      	ble.n	801049e <_strtod_l+0x3ae>
 80104f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80104f4:	1b2c      	subs	r4, r5, r4
 80104f6:	441c      	add	r4, r3
 80104f8:	2c00      	cmp	r4, #0
 80104fa:	f340 8096 	ble.w	801062a <_strtod_l+0x53a>
 80104fe:	f014 030f 	ands.w	r3, r4, #15
 8010502:	d00a      	beq.n	801051a <_strtod_l+0x42a>
 8010504:	495e      	ldr	r1, [pc, #376]	@ (8010680 <_strtod_l+0x590>)
 8010506:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801050a:	4652      	mov	r2, sl
 801050c:	465b      	mov	r3, fp
 801050e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010512:	f7f0 f899 	bl	8000648 <__aeabi_dmul>
 8010516:	4682      	mov	sl, r0
 8010518:	468b      	mov	fp, r1
 801051a:	f034 040f 	bics.w	r4, r4, #15
 801051e:	d073      	beq.n	8010608 <_strtod_l+0x518>
 8010520:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8010524:	dd48      	ble.n	80105b8 <_strtod_l+0x4c8>
 8010526:	2400      	movs	r4, #0
 8010528:	46a0      	mov	r8, r4
 801052a:	940a      	str	r4, [sp, #40]	@ 0x28
 801052c:	46a1      	mov	r9, r4
 801052e:	9a05      	ldr	r2, [sp, #20]
 8010530:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8010688 <_strtod_l+0x598>
 8010534:	2322      	movs	r3, #34	@ 0x22
 8010536:	6013      	str	r3, [r2, #0]
 8010538:	f04f 0a00 	mov.w	sl, #0
 801053c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801053e:	2b00      	cmp	r3, #0
 8010540:	f43f ae0f 	beq.w	8010162 <_strtod_l+0x72>
 8010544:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010546:	9805      	ldr	r0, [sp, #20]
 8010548:	f7ff f940 	bl	800f7cc <_Bfree>
 801054c:	9805      	ldr	r0, [sp, #20]
 801054e:	4649      	mov	r1, r9
 8010550:	f7ff f93c 	bl	800f7cc <_Bfree>
 8010554:	9805      	ldr	r0, [sp, #20]
 8010556:	4641      	mov	r1, r8
 8010558:	f7ff f938 	bl	800f7cc <_Bfree>
 801055c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801055e:	9805      	ldr	r0, [sp, #20]
 8010560:	f7ff f934 	bl	800f7cc <_Bfree>
 8010564:	9805      	ldr	r0, [sp, #20]
 8010566:	4621      	mov	r1, r4
 8010568:	f7ff f930 	bl	800f7cc <_Bfree>
 801056c:	e5f9      	b.n	8010162 <_strtod_l+0x72>
 801056e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010570:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8010574:	4293      	cmp	r3, r2
 8010576:	dbbc      	blt.n	80104f2 <_strtod_l+0x402>
 8010578:	4c41      	ldr	r4, [pc, #260]	@ (8010680 <_strtod_l+0x590>)
 801057a:	f1c5 050f 	rsb	r5, r5, #15
 801057e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8010582:	4652      	mov	r2, sl
 8010584:	465b      	mov	r3, fp
 8010586:	e9d1 0100 	ldrd	r0, r1, [r1]
 801058a:	f7f0 f85d 	bl	8000648 <__aeabi_dmul>
 801058e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010590:	1b5d      	subs	r5, r3, r5
 8010592:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8010596:	e9d4 2300 	ldrd	r2, r3, [r4]
 801059a:	e78f      	b.n	80104bc <_strtod_l+0x3cc>
 801059c:	3316      	adds	r3, #22
 801059e:	dba8      	blt.n	80104f2 <_strtod_l+0x402>
 80105a0:	4b37      	ldr	r3, [pc, #220]	@ (8010680 <_strtod_l+0x590>)
 80105a2:	eba9 0808 	sub.w	r8, r9, r8
 80105a6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80105aa:	e9d8 2300 	ldrd	r2, r3, [r8]
 80105ae:	4650      	mov	r0, sl
 80105b0:	4659      	mov	r1, fp
 80105b2:	f7f0 f973 	bl	800089c <__aeabi_ddiv>
 80105b6:	e783      	b.n	80104c0 <_strtod_l+0x3d0>
 80105b8:	4b32      	ldr	r3, [pc, #200]	@ (8010684 <_strtod_l+0x594>)
 80105ba:	9308      	str	r3, [sp, #32]
 80105bc:	2300      	movs	r3, #0
 80105be:	1124      	asrs	r4, r4, #4
 80105c0:	4650      	mov	r0, sl
 80105c2:	4659      	mov	r1, fp
 80105c4:	461e      	mov	r6, r3
 80105c6:	2c01      	cmp	r4, #1
 80105c8:	dc21      	bgt.n	801060e <_strtod_l+0x51e>
 80105ca:	b10b      	cbz	r3, 80105d0 <_strtod_l+0x4e0>
 80105cc:	4682      	mov	sl, r0
 80105ce:	468b      	mov	fp, r1
 80105d0:	492c      	ldr	r1, [pc, #176]	@ (8010684 <_strtod_l+0x594>)
 80105d2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80105d6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80105da:	4652      	mov	r2, sl
 80105dc:	465b      	mov	r3, fp
 80105de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80105e2:	f7f0 f831 	bl	8000648 <__aeabi_dmul>
 80105e6:	4b28      	ldr	r3, [pc, #160]	@ (8010688 <_strtod_l+0x598>)
 80105e8:	460a      	mov	r2, r1
 80105ea:	400b      	ands	r3, r1
 80105ec:	4927      	ldr	r1, [pc, #156]	@ (801068c <_strtod_l+0x59c>)
 80105ee:	428b      	cmp	r3, r1
 80105f0:	4682      	mov	sl, r0
 80105f2:	d898      	bhi.n	8010526 <_strtod_l+0x436>
 80105f4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80105f8:	428b      	cmp	r3, r1
 80105fa:	bf86      	itte	hi
 80105fc:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8010690 <_strtod_l+0x5a0>
 8010600:	f04f 3aff 	movhi.w	sl, #4294967295
 8010604:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8010608:	2300      	movs	r3, #0
 801060a:	9308      	str	r3, [sp, #32]
 801060c:	e07a      	b.n	8010704 <_strtod_l+0x614>
 801060e:	07e2      	lsls	r2, r4, #31
 8010610:	d505      	bpl.n	801061e <_strtod_l+0x52e>
 8010612:	9b08      	ldr	r3, [sp, #32]
 8010614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010618:	f7f0 f816 	bl	8000648 <__aeabi_dmul>
 801061c:	2301      	movs	r3, #1
 801061e:	9a08      	ldr	r2, [sp, #32]
 8010620:	3208      	adds	r2, #8
 8010622:	3601      	adds	r6, #1
 8010624:	1064      	asrs	r4, r4, #1
 8010626:	9208      	str	r2, [sp, #32]
 8010628:	e7cd      	b.n	80105c6 <_strtod_l+0x4d6>
 801062a:	d0ed      	beq.n	8010608 <_strtod_l+0x518>
 801062c:	4264      	negs	r4, r4
 801062e:	f014 020f 	ands.w	r2, r4, #15
 8010632:	d00a      	beq.n	801064a <_strtod_l+0x55a>
 8010634:	4b12      	ldr	r3, [pc, #72]	@ (8010680 <_strtod_l+0x590>)
 8010636:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801063a:	4650      	mov	r0, sl
 801063c:	4659      	mov	r1, fp
 801063e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010642:	f7f0 f92b 	bl	800089c <__aeabi_ddiv>
 8010646:	4682      	mov	sl, r0
 8010648:	468b      	mov	fp, r1
 801064a:	1124      	asrs	r4, r4, #4
 801064c:	d0dc      	beq.n	8010608 <_strtod_l+0x518>
 801064e:	2c1f      	cmp	r4, #31
 8010650:	dd20      	ble.n	8010694 <_strtod_l+0x5a4>
 8010652:	2400      	movs	r4, #0
 8010654:	46a0      	mov	r8, r4
 8010656:	940a      	str	r4, [sp, #40]	@ 0x28
 8010658:	46a1      	mov	r9, r4
 801065a:	9a05      	ldr	r2, [sp, #20]
 801065c:	2322      	movs	r3, #34	@ 0x22
 801065e:	f04f 0a00 	mov.w	sl, #0
 8010662:	f04f 0b00 	mov.w	fp, #0
 8010666:	6013      	str	r3, [r2, #0]
 8010668:	e768      	b.n	801053c <_strtod_l+0x44c>
 801066a:	bf00      	nop
 801066c:	08012f89 	.word	0x08012f89
 8010670:	0801319c 	.word	0x0801319c
 8010674:	08012f81 	.word	0x08012f81
 8010678:	08012fb8 	.word	0x08012fb8
 801067c:	08012f7b 	.word	0x08012f7b
 8010680:	080130d0 	.word	0x080130d0
 8010684:	080130a8 	.word	0x080130a8
 8010688:	7ff00000 	.word	0x7ff00000
 801068c:	7ca00000 	.word	0x7ca00000
 8010690:	7fefffff 	.word	0x7fefffff
 8010694:	f014 0310 	ands.w	r3, r4, #16
 8010698:	bf18      	it	ne
 801069a:	236a      	movne	r3, #106	@ 0x6a
 801069c:	4ea9      	ldr	r6, [pc, #676]	@ (8010944 <_strtod_l+0x854>)
 801069e:	9308      	str	r3, [sp, #32]
 80106a0:	4650      	mov	r0, sl
 80106a2:	4659      	mov	r1, fp
 80106a4:	2300      	movs	r3, #0
 80106a6:	07e2      	lsls	r2, r4, #31
 80106a8:	d504      	bpl.n	80106b4 <_strtod_l+0x5c4>
 80106aa:	e9d6 2300 	ldrd	r2, r3, [r6]
 80106ae:	f7ef ffcb 	bl	8000648 <__aeabi_dmul>
 80106b2:	2301      	movs	r3, #1
 80106b4:	1064      	asrs	r4, r4, #1
 80106b6:	f106 0608 	add.w	r6, r6, #8
 80106ba:	d1f4      	bne.n	80106a6 <_strtod_l+0x5b6>
 80106bc:	b10b      	cbz	r3, 80106c2 <_strtod_l+0x5d2>
 80106be:	4682      	mov	sl, r0
 80106c0:	468b      	mov	fp, r1
 80106c2:	9b08      	ldr	r3, [sp, #32]
 80106c4:	b1b3      	cbz	r3, 80106f4 <_strtod_l+0x604>
 80106c6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80106ca:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	4659      	mov	r1, fp
 80106d2:	dd0f      	ble.n	80106f4 <_strtod_l+0x604>
 80106d4:	2b1f      	cmp	r3, #31
 80106d6:	dd55      	ble.n	8010784 <_strtod_l+0x694>
 80106d8:	2b34      	cmp	r3, #52	@ 0x34
 80106da:	bfde      	ittt	le
 80106dc:	f04f 33ff 	movle.w	r3, #4294967295
 80106e0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80106e4:	4093      	lslle	r3, r2
 80106e6:	f04f 0a00 	mov.w	sl, #0
 80106ea:	bfcc      	ite	gt
 80106ec:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80106f0:	ea03 0b01 	andle.w	fp, r3, r1
 80106f4:	2200      	movs	r2, #0
 80106f6:	2300      	movs	r3, #0
 80106f8:	4650      	mov	r0, sl
 80106fa:	4659      	mov	r1, fp
 80106fc:	f7f0 fa0c 	bl	8000b18 <__aeabi_dcmpeq>
 8010700:	2800      	cmp	r0, #0
 8010702:	d1a6      	bne.n	8010652 <_strtod_l+0x562>
 8010704:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010706:	9300      	str	r3, [sp, #0]
 8010708:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801070a:	9805      	ldr	r0, [sp, #20]
 801070c:	462b      	mov	r3, r5
 801070e:	463a      	mov	r2, r7
 8010710:	f7ff f8c4 	bl	800f89c <__s2b>
 8010714:	900a      	str	r0, [sp, #40]	@ 0x28
 8010716:	2800      	cmp	r0, #0
 8010718:	f43f af05 	beq.w	8010526 <_strtod_l+0x436>
 801071c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801071e:	2a00      	cmp	r2, #0
 8010720:	eba9 0308 	sub.w	r3, r9, r8
 8010724:	bfa8      	it	ge
 8010726:	2300      	movge	r3, #0
 8010728:	9312      	str	r3, [sp, #72]	@ 0x48
 801072a:	2400      	movs	r4, #0
 801072c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8010730:	9316      	str	r3, [sp, #88]	@ 0x58
 8010732:	46a0      	mov	r8, r4
 8010734:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010736:	9805      	ldr	r0, [sp, #20]
 8010738:	6859      	ldr	r1, [r3, #4]
 801073a:	f7ff f807 	bl	800f74c <_Balloc>
 801073e:	4681      	mov	r9, r0
 8010740:	2800      	cmp	r0, #0
 8010742:	f43f aef4 	beq.w	801052e <_strtod_l+0x43e>
 8010746:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010748:	691a      	ldr	r2, [r3, #16]
 801074a:	3202      	adds	r2, #2
 801074c:	f103 010c 	add.w	r1, r3, #12
 8010750:	0092      	lsls	r2, r2, #2
 8010752:	300c      	adds	r0, #12
 8010754:	f7fe f94d 	bl	800e9f2 <memcpy>
 8010758:	ec4b ab10 	vmov	d0, sl, fp
 801075c:	9805      	ldr	r0, [sp, #20]
 801075e:	aa1c      	add	r2, sp, #112	@ 0x70
 8010760:	a91b      	add	r1, sp, #108	@ 0x6c
 8010762:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8010766:	f7ff fbd5 	bl	800ff14 <__d2b>
 801076a:	901a      	str	r0, [sp, #104]	@ 0x68
 801076c:	2800      	cmp	r0, #0
 801076e:	f43f aede 	beq.w	801052e <_strtod_l+0x43e>
 8010772:	9805      	ldr	r0, [sp, #20]
 8010774:	2101      	movs	r1, #1
 8010776:	f7ff f927 	bl	800f9c8 <__i2b>
 801077a:	4680      	mov	r8, r0
 801077c:	b948      	cbnz	r0, 8010792 <_strtod_l+0x6a2>
 801077e:	f04f 0800 	mov.w	r8, #0
 8010782:	e6d4      	b.n	801052e <_strtod_l+0x43e>
 8010784:	f04f 32ff 	mov.w	r2, #4294967295
 8010788:	fa02 f303 	lsl.w	r3, r2, r3
 801078c:	ea03 0a0a 	and.w	sl, r3, sl
 8010790:	e7b0      	b.n	80106f4 <_strtod_l+0x604>
 8010792:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8010794:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8010796:	2d00      	cmp	r5, #0
 8010798:	bfab      	itete	ge
 801079a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 801079c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 801079e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80107a0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80107a2:	bfac      	ite	ge
 80107a4:	18ef      	addge	r7, r5, r3
 80107a6:	1b5e      	sublt	r6, r3, r5
 80107a8:	9b08      	ldr	r3, [sp, #32]
 80107aa:	1aed      	subs	r5, r5, r3
 80107ac:	4415      	add	r5, r2
 80107ae:	4b66      	ldr	r3, [pc, #408]	@ (8010948 <_strtod_l+0x858>)
 80107b0:	3d01      	subs	r5, #1
 80107b2:	429d      	cmp	r5, r3
 80107b4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80107b8:	da50      	bge.n	801085c <_strtod_l+0x76c>
 80107ba:	1b5b      	subs	r3, r3, r5
 80107bc:	2b1f      	cmp	r3, #31
 80107be:	eba2 0203 	sub.w	r2, r2, r3
 80107c2:	f04f 0101 	mov.w	r1, #1
 80107c6:	dc3d      	bgt.n	8010844 <_strtod_l+0x754>
 80107c8:	fa01 f303 	lsl.w	r3, r1, r3
 80107cc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80107ce:	2300      	movs	r3, #0
 80107d0:	9310      	str	r3, [sp, #64]	@ 0x40
 80107d2:	18bd      	adds	r5, r7, r2
 80107d4:	9b08      	ldr	r3, [sp, #32]
 80107d6:	42af      	cmp	r7, r5
 80107d8:	4416      	add	r6, r2
 80107da:	441e      	add	r6, r3
 80107dc:	463b      	mov	r3, r7
 80107de:	bfa8      	it	ge
 80107e0:	462b      	movge	r3, r5
 80107e2:	42b3      	cmp	r3, r6
 80107e4:	bfa8      	it	ge
 80107e6:	4633      	movge	r3, r6
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	bfc2      	ittt	gt
 80107ec:	1aed      	subgt	r5, r5, r3
 80107ee:	1af6      	subgt	r6, r6, r3
 80107f0:	1aff      	subgt	r7, r7, r3
 80107f2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	dd16      	ble.n	8010826 <_strtod_l+0x736>
 80107f8:	4641      	mov	r1, r8
 80107fa:	9805      	ldr	r0, [sp, #20]
 80107fc:	461a      	mov	r2, r3
 80107fe:	f7ff f9a3 	bl	800fb48 <__pow5mult>
 8010802:	4680      	mov	r8, r0
 8010804:	2800      	cmp	r0, #0
 8010806:	d0ba      	beq.n	801077e <_strtod_l+0x68e>
 8010808:	4601      	mov	r1, r0
 801080a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801080c:	9805      	ldr	r0, [sp, #20]
 801080e:	f7ff f8f1 	bl	800f9f4 <__multiply>
 8010812:	900e      	str	r0, [sp, #56]	@ 0x38
 8010814:	2800      	cmp	r0, #0
 8010816:	f43f ae8a 	beq.w	801052e <_strtod_l+0x43e>
 801081a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801081c:	9805      	ldr	r0, [sp, #20]
 801081e:	f7fe ffd5 	bl	800f7cc <_Bfree>
 8010822:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010824:	931a      	str	r3, [sp, #104]	@ 0x68
 8010826:	2d00      	cmp	r5, #0
 8010828:	dc1d      	bgt.n	8010866 <_strtod_l+0x776>
 801082a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801082c:	2b00      	cmp	r3, #0
 801082e:	dd23      	ble.n	8010878 <_strtod_l+0x788>
 8010830:	4649      	mov	r1, r9
 8010832:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8010834:	9805      	ldr	r0, [sp, #20]
 8010836:	f7ff f987 	bl	800fb48 <__pow5mult>
 801083a:	4681      	mov	r9, r0
 801083c:	b9e0      	cbnz	r0, 8010878 <_strtod_l+0x788>
 801083e:	f04f 0900 	mov.w	r9, #0
 8010842:	e674      	b.n	801052e <_strtod_l+0x43e>
 8010844:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8010848:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 801084c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8010850:	35e2      	adds	r5, #226	@ 0xe2
 8010852:	fa01 f305 	lsl.w	r3, r1, r5
 8010856:	9310      	str	r3, [sp, #64]	@ 0x40
 8010858:	9113      	str	r1, [sp, #76]	@ 0x4c
 801085a:	e7ba      	b.n	80107d2 <_strtod_l+0x6e2>
 801085c:	2300      	movs	r3, #0
 801085e:	9310      	str	r3, [sp, #64]	@ 0x40
 8010860:	2301      	movs	r3, #1
 8010862:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010864:	e7b5      	b.n	80107d2 <_strtod_l+0x6e2>
 8010866:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010868:	9805      	ldr	r0, [sp, #20]
 801086a:	462a      	mov	r2, r5
 801086c:	f7ff f9c6 	bl	800fbfc <__lshift>
 8010870:	901a      	str	r0, [sp, #104]	@ 0x68
 8010872:	2800      	cmp	r0, #0
 8010874:	d1d9      	bne.n	801082a <_strtod_l+0x73a>
 8010876:	e65a      	b.n	801052e <_strtod_l+0x43e>
 8010878:	2e00      	cmp	r6, #0
 801087a:	dd07      	ble.n	801088c <_strtod_l+0x79c>
 801087c:	4649      	mov	r1, r9
 801087e:	9805      	ldr	r0, [sp, #20]
 8010880:	4632      	mov	r2, r6
 8010882:	f7ff f9bb 	bl	800fbfc <__lshift>
 8010886:	4681      	mov	r9, r0
 8010888:	2800      	cmp	r0, #0
 801088a:	d0d8      	beq.n	801083e <_strtod_l+0x74e>
 801088c:	2f00      	cmp	r7, #0
 801088e:	dd08      	ble.n	80108a2 <_strtod_l+0x7b2>
 8010890:	4641      	mov	r1, r8
 8010892:	9805      	ldr	r0, [sp, #20]
 8010894:	463a      	mov	r2, r7
 8010896:	f7ff f9b1 	bl	800fbfc <__lshift>
 801089a:	4680      	mov	r8, r0
 801089c:	2800      	cmp	r0, #0
 801089e:	f43f ae46 	beq.w	801052e <_strtod_l+0x43e>
 80108a2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80108a4:	9805      	ldr	r0, [sp, #20]
 80108a6:	464a      	mov	r2, r9
 80108a8:	f7ff fa30 	bl	800fd0c <__mdiff>
 80108ac:	4604      	mov	r4, r0
 80108ae:	2800      	cmp	r0, #0
 80108b0:	f43f ae3d 	beq.w	801052e <_strtod_l+0x43e>
 80108b4:	68c3      	ldr	r3, [r0, #12]
 80108b6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80108b8:	2300      	movs	r3, #0
 80108ba:	60c3      	str	r3, [r0, #12]
 80108bc:	4641      	mov	r1, r8
 80108be:	f7ff fa09 	bl	800fcd4 <__mcmp>
 80108c2:	2800      	cmp	r0, #0
 80108c4:	da46      	bge.n	8010954 <_strtod_l+0x864>
 80108c6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80108c8:	ea53 030a 	orrs.w	r3, r3, sl
 80108cc:	d16c      	bne.n	80109a8 <_strtod_l+0x8b8>
 80108ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d168      	bne.n	80109a8 <_strtod_l+0x8b8>
 80108d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80108da:	0d1b      	lsrs	r3, r3, #20
 80108dc:	051b      	lsls	r3, r3, #20
 80108de:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80108e2:	d961      	bls.n	80109a8 <_strtod_l+0x8b8>
 80108e4:	6963      	ldr	r3, [r4, #20]
 80108e6:	b913      	cbnz	r3, 80108ee <_strtod_l+0x7fe>
 80108e8:	6923      	ldr	r3, [r4, #16]
 80108ea:	2b01      	cmp	r3, #1
 80108ec:	dd5c      	ble.n	80109a8 <_strtod_l+0x8b8>
 80108ee:	4621      	mov	r1, r4
 80108f0:	2201      	movs	r2, #1
 80108f2:	9805      	ldr	r0, [sp, #20]
 80108f4:	f7ff f982 	bl	800fbfc <__lshift>
 80108f8:	4641      	mov	r1, r8
 80108fa:	4604      	mov	r4, r0
 80108fc:	f7ff f9ea 	bl	800fcd4 <__mcmp>
 8010900:	2800      	cmp	r0, #0
 8010902:	dd51      	ble.n	80109a8 <_strtod_l+0x8b8>
 8010904:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010908:	9a08      	ldr	r2, [sp, #32]
 801090a:	0d1b      	lsrs	r3, r3, #20
 801090c:	051b      	lsls	r3, r3, #20
 801090e:	2a00      	cmp	r2, #0
 8010910:	d06b      	beq.n	80109ea <_strtod_l+0x8fa>
 8010912:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010916:	d868      	bhi.n	80109ea <_strtod_l+0x8fa>
 8010918:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801091c:	f67f ae9d 	bls.w	801065a <_strtod_l+0x56a>
 8010920:	4b0a      	ldr	r3, [pc, #40]	@ (801094c <_strtod_l+0x85c>)
 8010922:	4650      	mov	r0, sl
 8010924:	4659      	mov	r1, fp
 8010926:	2200      	movs	r2, #0
 8010928:	f7ef fe8e 	bl	8000648 <__aeabi_dmul>
 801092c:	4b08      	ldr	r3, [pc, #32]	@ (8010950 <_strtod_l+0x860>)
 801092e:	400b      	ands	r3, r1
 8010930:	4682      	mov	sl, r0
 8010932:	468b      	mov	fp, r1
 8010934:	2b00      	cmp	r3, #0
 8010936:	f47f ae05 	bne.w	8010544 <_strtod_l+0x454>
 801093a:	9a05      	ldr	r2, [sp, #20]
 801093c:	2322      	movs	r3, #34	@ 0x22
 801093e:	6013      	str	r3, [r2, #0]
 8010940:	e600      	b.n	8010544 <_strtod_l+0x454>
 8010942:	bf00      	nop
 8010944:	080131c8 	.word	0x080131c8
 8010948:	fffffc02 	.word	0xfffffc02
 801094c:	39500000 	.word	0x39500000
 8010950:	7ff00000 	.word	0x7ff00000
 8010954:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8010958:	d165      	bne.n	8010a26 <_strtod_l+0x936>
 801095a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801095c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010960:	b35a      	cbz	r2, 80109ba <_strtod_l+0x8ca>
 8010962:	4a9f      	ldr	r2, [pc, #636]	@ (8010be0 <_strtod_l+0xaf0>)
 8010964:	4293      	cmp	r3, r2
 8010966:	d12b      	bne.n	80109c0 <_strtod_l+0x8d0>
 8010968:	9b08      	ldr	r3, [sp, #32]
 801096a:	4651      	mov	r1, sl
 801096c:	b303      	cbz	r3, 80109b0 <_strtod_l+0x8c0>
 801096e:	4b9d      	ldr	r3, [pc, #628]	@ (8010be4 <_strtod_l+0xaf4>)
 8010970:	465a      	mov	r2, fp
 8010972:	4013      	ands	r3, r2
 8010974:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8010978:	f04f 32ff 	mov.w	r2, #4294967295
 801097c:	d81b      	bhi.n	80109b6 <_strtod_l+0x8c6>
 801097e:	0d1b      	lsrs	r3, r3, #20
 8010980:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8010984:	fa02 f303 	lsl.w	r3, r2, r3
 8010988:	4299      	cmp	r1, r3
 801098a:	d119      	bne.n	80109c0 <_strtod_l+0x8d0>
 801098c:	4b96      	ldr	r3, [pc, #600]	@ (8010be8 <_strtod_l+0xaf8>)
 801098e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010990:	429a      	cmp	r2, r3
 8010992:	d102      	bne.n	801099a <_strtod_l+0x8aa>
 8010994:	3101      	adds	r1, #1
 8010996:	f43f adca 	beq.w	801052e <_strtod_l+0x43e>
 801099a:	4b92      	ldr	r3, [pc, #584]	@ (8010be4 <_strtod_l+0xaf4>)
 801099c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801099e:	401a      	ands	r2, r3
 80109a0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80109a4:	f04f 0a00 	mov.w	sl, #0
 80109a8:	9b08      	ldr	r3, [sp, #32]
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	d1b8      	bne.n	8010920 <_strtod_l+0x830>
 80109ae:	e5c9      	b.n	8010544 <_strtod_l+0x454>
 80109b0:	f04f 33ff 	mov.w	r3, #4294967295
 80109b4:	e7e8      	b.n	8010988 <_strtod_l+0x898>
 80109b6:	4613      	mov	r3, r2
 80109b8:	e7e6      	b.n	8010988 <_strtod_l+0x898>
 80109ba:	ea53 030a 	orrs.w	r3, r3, sl
 80109be:	d0a1      	beq.n	8010904 <_strtod_l+0x814>
 80109c0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80109c2:	b1db      	cbz	r3, 80109fc <_strtod_l+0x90c>
 80109c4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80109c6:	4213      	tst	r3, r2
 80109c8:	d0ee      	beq.n	80109a8 <_strtod_l+0x8b8>
 80109ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80109cc:	9a08      	ldr	r2, [sp, #32]
 80109ce:	4650      	mov	r0, sl
 80109d0:	4659      	mov	r1, fp
 80109d2:	b1bb      	cbz	r3, 8010a04 <_strtod_l+0x914>
 80109d4:	f7ff fb6c 	bl	80100b0 <sulp>
 80109d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80109dc:	ec53 2b10 	vmov	r2, r3, d0
 80109e0:	f7ef fc7c 	bl	80002dc <__adddf3>
 80109e4:	4682      	mov	sl, r0
 80109e6:	468b      	mov	fp, r1
 80109e8:	e7de      	b.n	80109a8 <_strtod_l+0x8b8>
 80109ea:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80109ee:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80109f2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80109f6:	f04f 3aff 	mov.w	sl, #4294967295
 80109fa:	e7d5      	b.n	80109a8 <_strtod_l+0x8b8>
 80109fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80109fe:	ea13 0f0a 	tst.w	r3, sl
 8010a02:	e7e1      	b.n	80109c8 <_strtod_l+0x8d8>
 8010a04:	f7ff fb54 	bl	80100b0 <sulp>
 8010a08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010a0c:	ec53 2b10 	vmov	r2, r3, d0
 8010a10:	f7ef fc62 	bl	80002d8 <__aeabi_dsub>
 8010a14:	2200      	movs	r2, #0
 8010a16:	2300      	movs	r3, #0
 8010a18:	4682      	mov	sl, r0
 8010a1a:	468b      	mov	fp, r1
 8010a1c:	f7f0 f87c 	bl	8000b18 <__aeabi_dcmpeq>
 8010a20:	2800      	cmp	r0, #0
 8010a22:	d0c1      	beq.n	80109a8 <_strtod_l+0x8b8>
 8010a24:	e619      	b.n	801065a <_strtod_l+0x56a>
 8010a26:	4641      	mov	r1, r8
 8010a28:	4620      	mov	r0, r4
 8010a2a:	f7ff facb 	bl	800ffc4 <__ratio>
 8010a2e:	ec57 6b10 	vmov	r6, r7, d0
 8010a32:	2200      	movs	r2, #0
 8010a34:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8010a38:	4630      	mov	r0, r6
 8010a3a:	4639      	mov	r1, r7
 8010a3c:	f7f0 f880 	bl	8000b40 <__aeabi_dcmple>
 8010a40:	2800      	cmp	r0, #0
 8010a42:	d06f      	beq.n	8010b24 <_strtod_l+0xa34>
 8010a44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d17a      	bne.n	8010b40 <_strtod_l+0xa50>
 8010a4a:	f1ba 0f00 	cmp.w	sl, #0
 8010a4e:	d158      	bne.n	8010b02 <_strtod_l+0xa12>
 8010a50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010a52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010a56:	2b00      	cmp	r3, #0
 8010a58:	d15a      	bne.n	8010b10 <_strtod_l+0xa20>
 8010a5a:	4b64      	ldr	r3, [pc, #400]	@ (8010bec <_strtod_l+0xafc>)
 8010a5c:	2200      	movs	r2, #0
 8010a5e:	4630      	mov	r0, r6
 8010a60:	4639      	mov	r1, r7
 8010a62:	f7f0 f863 	bl	8000b2c <__aeabi_dcmplt>
 8010a66:	2800      	cmp	r0, #0
 8010a68:	d159      	bne.n	8010b1e <_strtod_l+0xa2e>
 8010a6a:	4630      	mov	r0, r6
 8010a6c:	4639      	mov	r1, r7
 8010a6e:	4b60      	ldr	r3, [pc, #384]	@ (8010bf0 <_strtod_l+0xb00>)
 8010a70:	2200      	movs	r2, #0
 8010a72:	f7ef fde9 	bl	8000648 <__aeabi_dmul>
 8010a76:	4606      	mov	r6, r0
 8010a78:	460f      	mov	r7, r1
 8010a7a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8010a7e:	9606      	str	r6, [sp, #24]
 8010a80:	9307      	str	r3, [sp, #28]
 8010a82:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010a86:	4d57      	ldr	r5, [pc, #348]	@ (8010be4 <_strtod_l+0xaf4>)
 8010a88:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010a8c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010a8e:	401d      	ands	r5, r3
 8010a90:	4b58      	ldr	r3, [pc, #352]	@ (8010bf4 <_strtod_l+0xb04>)
 8010a92:	429d      	cmp	r5, r3
 8010a94:	f040 80b2 	bne.w	8010bfc <_strtod_l+0xb0c>
 8010a98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010a9a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8010a9e:	ec4b ab10 	vmov	d0, sl, fp
 8010aa2:	f7ff f9c7 	bl	800fe34 <__ulp>
 8010aa6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010aaa:	ec51 0b10 	vmov	r0, r1, d0
 8010aae:	f7ef fdcb 	bl	8000648 <__aeabi_dmul>
 8010ab2:	4652      	mov	r2, sl
 8010ab4:	465b      	mov	r3, fp
 8010ab6:	f7ef fc11 	bl	80002dc <__adddf3>
 8010aba:	460b      	mov	r3, r1
 8010abc:	4949      	ldr	r1, [pc, #292]	@ (8010be4 <_strtod_l+0xaf4>)
 8010abe:	4a4e      	ldr	r2, [pc, #312]	@ (8010bf8 <_strtod_l+0xb08>)
 8010ac0:	4019      	ands	r1, r3
 8010ac2:	4291      	cmp	r1, r2
 8010ac4:	4682      	mov	sl, r0
 8010ac6:	d942      	bls.n	8010b4e <_strtod_l+0xa5e>
 8010ac8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010aca:	4b47      	ldr	r3, [pc, #284]	@ (8010be8 <_strtod_l+0xaf8>)
 8010acc:	429a      	cmp	r2, r3
 8010ace:	d103      	bne.n	8010ad8 <_strtod_l+0x9e8>
 8010ad0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010ad2:	3301      	adds	r3, #1
 8010ad4:	f43f ad2b 	beq.w	801052e <_strtod_l+0x43e>
 8010ad8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8010be8 <_strtod_l+0xaf8>
 8010adc:	f04f 3aff 	mov.w	sl, #4294967295
 8010ae0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010ae2:	9805      	ldr	r0, [sp, #20]
 8010ae4:	f7fe fe72 	bl	800f7cc <_Bfree>
 8010ae8:	9805      	ldr	r0, [sp, #20]
 8010aea:	4649      	mov	r1, r9
 8010aec:	f7fe fe6e 	bl	800f7cc <_Bfree>
 8010af0:	9805      	ldr	r0, [sp, #20]
 8010af2:	4641      	mov	r1, r8
 8010af4:	f7fe fe6a 	bl	800f7cc <_Bfree>
 8010af8:	9805      	ldr	r0, [sp, #20]
 8010afa:	4621      	mov	r1, r4
 8010afc:	f7fe fe66 	bl	800f7cc <_Bfree>
 8010b00:	e618      	b.n	8010734 <_strtod_l+0x644>
 8010b02:	f1ba 0f01 	cmp.w	sl, #1
 8010b06:	d103      	bne.n	8010b10 <_strtod_l+0xa20>
 8010b08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010b0a:	2b00      	cmp	r3, #0
 8010b0c:	f43f ada5 	beq.w	801065a <_strtod_l+0x56a>
 8010b10:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8010bc0 <_strtod_l+0xad0>
 8010b14:	4f35      	ldr	r7, [pc, #212]	@ (8010bec <_strtod_l+0xafc>)
 8010b16:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010b1a:	2600      	movs	r6, #0
 8010b1c:	e7b1      	b.n	8010a82 <_strtod_l+0x992>
 8010b1e:	4f34      	ldr	r7, [pc, #208]	@ (8010bf0 <_strtod_l+0xb00>)
 8010b20:	2600      	movs	r6, #0
 8010b22:	e7aa      	b.n	8010a7a <_strtod_l+0x98a>
 8010b24:	4b32      	ldr	r3, [pc, #200]	@ (8010bf0 <_strtod_l+0xb00>)
 8010b26:	4630      	mov	r0, r6
 8010b28:	4639      	mov	r1, r7
 8010b2a:	2200      	movs	r2, #0
 8010b2c:	f7ef fd8c 	bl	8000648 <__aeabi_dmul>
 8010b30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010b32:	4606      	mov	r6, r0
 8010b34:	460f      	mov	r7, r1
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	d09f      	beq.n	8010a7a <_strtod_l+0x98a>
 8010b3a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8010b3e:	e7a0      	b.n	8010a82 <_strtod_l+0x992>
 8010b40:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8010bc8 <_strtod_l+0xad8>
 8010b44:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010b48:	ec57 6b17 	vmov	r6, r7, d7
 8010b4c:	e799      	b.n	8010a82 <_strtod_l+0x992>
 8010b4e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8010b52:	9b08      	ldr	r3, [sp, #32]
 8010b54:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	d1c1      	bne.n	8010ae0 <_strtod_l+0x9f0>
 8010b5c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010b60:	0d1b      	lsrs	r3, r3, #20
 8010b62:	051b      	lsls	r3, r3, #20
 8010b64:	429d      	cmp	r5, r3
 8010b66:	d1bb      	bne.n	8010ae0 <_strtod_l+0x9f0>
 8010b68:	4630      	mov	r0, r6
 8010b6a:	4639      	mov	r1, r7
 8010b6c:	f7f0 f8cc 	bl	8000d08 <__aeabi_d2lz>
 8010b70:	f7ef fd3c 	bl	80005ec <__aeabi_l2d>
 8010b74:	4602      	mov	r2, r0
 8010b76:	460b      	mov	r3, r1
 8010b78:	4630      	mov	r0, r6
 8010b7a:	4639      	mov	r1, r7
 8010b7c:	f7ef fbac 	bl	80002d8 <__aeabi_dsub>
 8010b80:	460b      	mov	r3, r1
 8010b82:	4602      	mov	r2, r0
 8010b84:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8010b88:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8010b8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010b8e:	ea46 060a 	orr.w	r6, r6, sl
 8010b92:	431e      	orrs	r6, r3
 8010b94:	d06f      	beq.n	8010c76 <_strtod_l+0xb86>
 8010b96:	a30e      	add	r3, pc, #56	@ (adr r3, 8010bd0 <_strtod_l+0xae0>)
 8010b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b9c:	f7ef ffc6 	bl	8000b2c <__aeabi_dcmplt>
 8010ba0:	2800      	cmp	r0, #0
 8010ba2:	f47f accf 	bne.w	8010544 <_strtod_l+0x454>
 8010ba6:	a30c      	add	r3, pc, #48	@ (adr r3, 8010bd8 <_strtod_l+0xae8>)
 8010ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010bb0:	f7ef ffda 	bl	8000b68 <__aeabi_dcmpgt>
 8010bb4:	2800      	cmp	r0, #0
 8010bb6:	d093      	beq.n	8010ae0 <_strtod_l+0x9f0>
 8010bb8:	e4c4      	b.n	8010544 <_strtod_l+0x454>
 8010bba:	bf00      	nop
 8010bbc:	f3af 8000 	nop.w
 8010bc0:	00000000 	.word	0x00000000
 8010bc4:	bff00000 	.word	0xbff00000
 8010bc8:	00000000 	.word	0x00000000
 8010bcc:	3ff00000 	.word	0x3ff00000
 8010bd0:	94a03595 	.word	0x94a03595
 8010bd4:	3fdfffff 	.word	0x3fdfffff
 8010bd8:	35afe535 	.word	0x35afe535
 8010bdc:	3fe00000 	.word	0x3fe00000
 8010be0:	000fffff 	.word	0x000fffff
 8010be4:	7ff00000 	.word	0x7ff00000
 8010be8:	7fefffff 	.word	0x7fefffff
 8010bec:	3ff00000 	.word	0x3ff00000
 8010bf0:	3fe00000 	.word	0x3fe00000
 8010bf4:	7fe00000 	.word	0x7fe00000
 8010bf8:	7c9fffff 	.word	0x7c9fffff
 8010bfc:	9b08      	ldr	r3, [sp, #32]
 8010bfe:	b323      	cbz	r3, 8010c4a <_strtod_l+0xb5a>
 8010c00:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8010c04:	d821      	bhi.n	8010c4a <_strtod_l+0xb5a>
 8010c06:	a328      	add	r3, pc, #160	@ (adr r3, 8010ca8 <_strtod_l+0xbb8>)
 8010c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c0c:	4630      	mov	r0, r6
 8010c0e:	4639      	mov	r1, r7
 8010c10:	f7ef ff96 	bl	8000b40 <__aeabi_dcmple>
 8010c14:	b1a0      	cbz	r0, 8010c40 <_strtod_l+0xb50>
 8010c16:	4639      	mov	r1, r7
 8010c18:	4630      	mov	r0, r6
 8010c1a:	f7ef ffed 	bl	8000bf8 <__aeabi_d2uiz>
 8010c1e:	2801      	cmp	r0, #1
 8010c20:	bf38      	it	cc
 8010c22:	2001      	movcc	r0, #1
 8010c24:	f7ef fc96 	bl	8000554 <__aeabi_ui2d>
 8010c28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010c2a:	4606      	mov	r6, r0
 8010c2c:	460f      	mov	r7, r1
 8010c2e:	b9fb      	cbnz	r3, 8010c70 <_strtod_l+0xb80>
 8010c30:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010c34:	9014      	str	r0, [sp, #80]	@ 0x50
 8010c36:	9315      	str	r3, [sp, #84]	@ 0x54
 8010c38:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8010c3c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010c40:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010c42:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8010c46:	1b5b      	subs	r3, r3, r5
 8010c48:	9311      	str	r3, [sp, #68]	@ 0x44
 8010c4a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8010c4e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8010c52:	f7ff f8ef 	bl	800fe34 <__ulp>
 8010c56:	4650      	mov	r0, sl
 8010c58:	ec53 2b10 	vmov	r2, r3, d0
 8010c5c:	4659      	mov	r1, fp
 8010c5e:	f7ef fcf3 	bl	8000648 <__aeabi_dmul>
 8010c62:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8010c66:	f7ef fb39 	bl	80002dc <__adddf3>
 8010c6a:	4682      	mov	sl, r0
 8010c6c:	468b      	mov	fp, r1
 8010c6e:	e770      	b.n	8010b52 <_strtod_l+0xa62>
 8010c70:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8010c74:	e7e0      	b.n	8010c38 <_strtod_l+0xb48>
 8010c76:	a30e      	add	r3, pc, #56	@ (adr r3, 8010cb0 <_strtod_l+0xbc0>)
 8010c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c7c:	f7ef ff56 	bl	8000b2c <__aeabi_dcmplt>
 8010c80:	e798      	b.n	8010bb4 <_strtod_l+0xac4>
 8010c82:	2300      	movs	r3, #0
 8010c84:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010c86:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8010c88:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010c8a:	6013      	str	r3, [r2, #0]
 8010c8c:	f7ff ba6d 	b.w	801016a <_strtod_l+0x7a>
 8010c90:	2a65      	cmp	r2, #101	@ 0x65
 8010c92:	f43f ab66 	beq.w	8010362 <_strtod_l+0x272>
 8010c96:	2a45      	cmp	r2, #69	@ 0x45
 8010c98:	f43f ab63 	beq.w	8010362 <_strtod_l+0x272>
 8010c9c:	2301      	movs	r3, #1
 8010c9e:	f7ff bb9e 	b.w	80103de <_strtod_l+0x2ee>
 8010ca2:	bf00      	nop
 8010ca4:	f3af 8000 	nop.w
 8010ca8:	ffc00000 	.word	0xffc00000
 8010cac:	41dfffff 	.word	0x41dfffff
 8010cb0:	94a03595 	.word	0x94a03595
 8010cb4:	3fcfffff 	.word	0x3fcfffff

08010cb8 <_strtod_r>:
 8010cb8:	4b01      	ldr	r3, [pc, #4]	@ (8010cc0 <_strtod_r+0x8>)
 8010cba:	f7ff ba19 	b.w	80100f0 <_strtod_l>
 8010cbe:	bf00      	nop
 8010cc0:	20000068 	.word	0x20000068

08010cc4 <_strtol_l.constprop.0>:
 8010cc4:	2b24      	cmp	r3, #36	@ 0x24
 8010cc6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010cca:	4686      	mov	lr, r0
 8010ccc:	4690      	mov	r8, r2
 8010cce:	d801      	bhi.n	8010cd4 <_strtol_l.constprop.0+0x10>
 8010cd0:	2b01      	cmp	r3, #1
 8010cd2:	d106      	bne.n	8010ce2 <_strtol_l.constprop.0+0x1e>
 8010cd4:	f7fd fe60 	bl	800e998 <__errno>
 8010cd8:	2316      	movs	r3, #22
 8010cda:	6003      	str	r3, [r0, #0]
 8010cdc:	2000      	movs	r0, #0
 8010cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010ce2:	4834      	ldr	r0, [pc, #208]	@ (8010db4 <_strtol_l.constprop.0+0xf0>)
 8010ce4:	460d      	mov	r5, r1
 8010ce6:	462a      	mov	r2, r5
 8010ce8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010cec:	5d06      	ldrb	r6, [r0, r4]
 8010cee:	f016 0608 	ands.w	r6, r6, #8
 8010cf2:	d1f8      	bne.n	8010ce6 <_strtol_l.constprop.0+0x22>
 8010cf4:	2c2d      	cmp	r4, #45	@ 0x2d
 8010cf6:	d12d      	bne.n	8010d54 <_strtol_l.constprop.0+0x90>
 8010cf8:	782c      	ldrb	r4, [r5, #0]
 8010cfa:	2601      	movs	r6, #1
 8010cfc:	1c95      	adds	r5, r2, #2
 8010cfe:	f033 0210 	bics.w	r2, r3, #16
 8010d02:	d109      	bne.n	8010d18 <_strtol_l.constprop.0+0x54>
 8010d04:	2c30      	cmp	r4, #48	@ 0x30
 8010d06:	d12a      	bne.n	8010d5e <_strtol_l.constprop.0+0x9a>
 8010d08:	782a      	ldrb	r2, [r5, #0]
 8010d0a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010d0e:	2a58      	cmp	r2, #88	@ 0x58
 8010d10:	d125      	bne.n	8010d5e <_strtol_l.constprop.0+0x9a>
 8010d12:	786c      	ldrb	r4, [r5, #1]
 8010d14:	2310      	movs	r3, #16
 8010d16:	3502      	adds	r5, #2
 8010d18:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8010d1c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8010d20:	2200      	movs	r2, #0
 8010d22:	fbbc f9f3 	udiv	r9, ip, r3
 8010d26:	4610      	mov	r0, r2
 8010d28:	fb03 ca19 	mls	sl, r3, r9, ip
 8010d2c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8010d30:	2f09      	cmp	r7, #9
 8010d32:	d81b      	bhi.n	8010d6c <_strtol_l.constprop.0+0xa8>
 8010d34:	463c      	mov	r4, r7
 8010d36:	42a3      	cmp	r3, r4
 8010d38:	dd27      	ble.n	8010d8a <_strtol_l.constprop.0+0xc6>
 8010d3a:	1c57      	adds	r7, r2, #1
 8010d3c:	d007      	beq.n	8010d4e <_strtol_l.constprop.0+0x8a>
 8010d3e:	4581      	cmp	r9, r0
 8010d40:	d320      	bcc.n	8010d84 <_strtol_l.constprop.0+0xc0>
 8010d42:	d101      	bne.n	8010d48 <_strtol_l.constprop.0+0x84>
 8010d44:	45a2      	cmp	sl, r4
 8010d46:	db1d      	blt.n	8010d84 <_strtol_l.constprop.0+0xc0>
 8010d48:	fb00 4003 	mla	r0, r0, r3, r4
 8010d4c:	2201      	movs	r2, #1
 8010d4e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010d52:	e7eb      	b.n	8010d2c <_strtol_l.constprop.0+0x68>
 8010d54:	2c2b      	cmp	r4, #43	@ 0x2b
 8010d56:	bf04      	itt	eq
 8010d58:	782c      	ldrbeq	r4, [r5, #0]
 8010d5a:	1c95      	addeq	r5, r2, #2
 8010d5c:	e7cf      	b.n	8010cfe <_strtol_l.constprop.0+0x3a>
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	d1da      	bne.n	8010d18 <_strtol_l.constprop.0+0x54>
 8010d62:	2c30      	cmp	r4, #48	@ 0x30
 8010d64:	bf0c      	ite	eq
 8010d66:	2308      	moveq	r3, #8
 8010d68:	230a      	movne	r3, #10
 8010d6a:	e7d5      	b.n	8010d18 <_strtol_l.constprop.0+0x54>
 8010d6c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8010d70:	2f19      	cmp	r7, #25
 8010d72:	d801      	bhi.n	8010d78 <_strtol_l.constprop.0+0xb4>
 8010d74:	3c37      	subs	r4, #55	@ 0x37
 8010d76:	e7de      	b.n	8010d36 <_strtol_l.constprop.0+0x72>
 8010d78:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8010d7c:	2f19      	cmp	r7, #25
 8010d7e:	d804      	bhi.n	8010d8a <_strtol_l.constprop.0+0xc6>
 8010d80:	3c57      	subs	r4, #87	@ 0x57
 8010d82:	e7d8      	b.n	8010d36 <_strtol_l.constprop.0+0x72>
 8010d84:	f04f 32ff 	mov.w	r2, #4294967295
 8010d88:	e7e1      	b.n	8010d4e <_strtol_l.constprop.0+0x8a>
 8010d8a:	1c53      	adds	r3, r2, #1
 8010d8c:	d108      	bne.n	8010da0 <_strtol_l.constprop.0+0xdc>
 8010d8e:	2322      	movs	r3, #34	@ 0x22
 8010d90:	f8ce 3000 	str.w	r3, [lr]
 8010d94:	4660      	mov	r0, ip
 8010d96:	f1b8 0f00 	cmp.w	r8, #0
 8010d9a:	d0a0      	beq.n	8010cde <_strtol_l.constprop.0+0x1a>
 8010d9c:	1e69      	subs	r1, r5, #1
 8010d9e:	e006      	b.n	8010dae <_strtol_l.constprop.0+0xea>
 8010da0:	b106      	cbz	r6, 8010da4 <_strtol_l.constprop.0+0xe0>
 8010da2:	4240      	negs	r0, r0
 8010da4:	f1b8 0f00 	cmp.w	r8, #0
 8010da8:	d099      	beq.n	8010cde <_strtol_l.constprop.0+0x1a>
 8010daa:	2a00      	cmp	r2, #0
 8010dac:	d1f6      	bne.n	8010d9c <_strtol_l.constprop.0+0xd8>
 8010dae:	f8c8 1000 	str.w	r1, [r8]
 8010db2:	e794      	b.n	8010cde <_strtol_l.constprop.0+0x1a>
 8010db4:	080131f1 	.word	0x080131f1

08010db8 <_strtol_r>:
 8010db8:	f7ff bf84 	b.w	8010cc4 <_strtol_l.constprop.0>

08010dbc <__ssputs_r>:
 8010dbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010dc0:	688e      	ldr	r6, [r1, #8]
 8010dc2:	461f      	mov	r7, r3
 8010dc4:	42be      	cmp	r6, r7
 8010dc6:	680b      	ldr	r3, [r1, #0]
 8010dc8:	4682      	mov	sl, r0
 8010dca:	460c      	mov	r4, r1
 8010dcc:	4690      	mov	r8, r2
 8010dce:	d82d      	bhi.n	8010e2c <__ssputs_r+0x70>
 8010dd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010dd4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010dd8:	d026      	beq.n	8010e28 <__ssputs_r+0x6c>
 8010dda:	6965      	ldr	r5, [r4, #20]
 8010ddc:	6909      	ldr	r1, [r1, #16]
 8010dde:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010de2:	eba3 0901 	sub.w	r9, r3, r1
 8010de6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010dea:	1c7b      	adds	r3, r7, #1
 8010dec:	444b      	add	r3, r9
 8010dee:	106d      	asrs	r5, r5, #1
 8010df0:	429d      	cmp	r5, r3
 8010df2:	bf38      	it	cc
 8010df4:	461d      	movcc	r5, r3
 8010df6:	0553      	lsls	r3, r2, #21
 8010df8:	d527      	bpl.n	8010e4a <__ssputs_r+0x8e>
 8010dfa:	4629      	mov	r1, r5
 8010dfc:	f7fc fcca 	bl	800d794 <_malloc_r>
 8010e00:	4606      	mov	r6, r0
 8010e02:	b360      	cbz	r0, 8010e5e <__ssputs_r+0xa2>
 8010e04:	6921      	ldr	r1, [r4, #16]
 8010e06:	464a      	mov	r2, r9
 8010e08:	f7fd fdf3 	bl	800e9f2 <memcpy>
 8010e0c:	89a3      	ldrh	r3, [r4, #12]
 8010e0e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010e12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010e16:	81a3      	strh	r3, [r4, #12]
 8010e18:	6126      	str	r6, [r4, #16]
 8010e1a:	6165      	str	r5, [r4, #20]
 8010e1c:	444e      	add	r6, r9
 8010e1e:	eba5 0509 	sub.w	r5, r5, r9
 8010e22:	6026      	str	r6, [r4, #0]
 8010e24:	60a5      	str	r5, [r4, #8]
 8010e26:	463e      	mov	r6, r7
 8010e28:	42be      	cmp	r6, r7
 8010e2a:	d900      	bls.n	8010e2e <__ssputs_r+0x72>
 8010e2c:	463e      	mov	r6, r7
 8010e2e:	6820      	ldr	r0, [r4, #0]
 8010e30:	4632      	mov	r2, r6
 8010e32:	4641      	mov	r1, r8
 8010e34:	f7fd fcdd 	bl	800e7f2 <memmove>
 8010e38:	68a3      	ldr	r3, [r4, #8]
 8010e3a:	1b9b      	subs	r3, r3, r6
 8010e3c:	60a3      	str	r3, [r4, #8]
 8010e3e:	6823      	ldr	r3, [r4, #0]
 8010e40:	4433      	add	r3, r6
 8010e42:	6023      	str	r3, [r4, #0]
 8010e44:	2000      	movs	r0, #0
 8010e46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e4a:	462a      	mov	r2, r5
 8010e4c:	f000 ff0b 	bl	8011c66 <_realloc_r>
 8010e50:	4606      	mov	r6, r0
 8010e52:	2800      	cmp	r0, #0
 8010e54:	d1e0      	bne.n	8010e18 <__ssputs_r+0x5c>
 8010e56:	6921      	ldr	r1, [r4, #16]
 8010e58:	4650      	mov	r0, sl
 8010e5a:	f7fe fc2d 	bl	800f6b8 <_free_r>
 8010e5e:	230c      	movs	r3, #12
 8010e60:	f8ca 3000 	str.w	r3, [sl]
 8010e64:	89a3      	ldrh	r3, [r4, #12]
 8010e66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010e6a:	81a3      	strh	r3, [r4, #12]
 8010e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8010e70:	e7e9      	b.n	8010e46 <__ssputs_r+0x8a>
	...

08010e74 <_svfiprintf_r>:
 8010e74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e78:	4698      	mov	r8, r3
 8010e7a:	898b      	ldrh	r3, [r1, #12]
 8010e7c:	061b      	lsls	r3, r3, #24
 8010e7e:	b09d      	sub	sp, #116	@ 0x74
 8010e80:	4607      	mov	r7, r0
 8010e82:	460d      	mov	r5, r1
 8010e84:	4614      	mov	r4, r2
 8010e86:	d510      	bpl.n	8010eaa <_svfiprintf_r+0x36>
 8010e88:	690b      	ldr	r3, [r1, #16]
 8010e8a:	b973      	cbnz	r3, 8010eaa <_svfiprintf_r+0x36>
 8010e8c:	2140      	movs	r1, #64	@ 0x40
 8010e8e:	f7fc fc81 	bl	800d794 <_malloc_r>
 8010e92:	6028      	str	r0, [r5, #0]
 8010e94:	6128      	str	r0, [r5, #16]
 8010e96:	b930      	cbnz	r0, 8010ea6 <_svfiprintf_r+0x32>
 8010e98:	230c      	movs	r3, #12
 8010e9a:	603b      	str	r3, [r7, #0]
 8010e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8010ea0:	b01d      	add	sp, #116	@ 0x74
 8010ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ea6:	2340      	movs	r3, #64	@ 0x40
 8010ea8:	616b      	str	r3, [r5, #20]
 8010eaa:	2300      	movs	r3, #0
 8010eac:	9309      	str	r3, [sp, #36]	@ 0x24
 8010eae:	2320      	movs	r3, #32
 8010eb0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010eb4:	f8cd 800c 	str.w	r8, [sp, #12]
 8010eb8:	2330      	movs	r3, #48	@ 0x30
 8010eba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011058 <_svfiprintf_r+0x1e4>
 8010ebe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010ec2:	f04f 0901 	mov.w	r9, #1
 8010ec6:	4623      	mov	r3, r4
 8010ec8:	469a      	mov	sl, r3
 8010eca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010ece:	b10a      	cbz	r2, 8010ed4 <_svfiprintf_r+0x60>
 8010ed0:	2a25      	cmp	r2, #37	@ 0x25
 8010ed2:	d1f9      	bne.n	8010ec8 <_svfiprintf_r+0x54>
 8010ed4:	ebba 0b04 	subs.w	fp, sl, r4
 8010ed8:	d00b      	beq.n	8010ef2 <_svfiprintf_r+0x7e>
 8010eda:	465b      	mov	r3, fp
 8010edc:	4622      	mov	r2, r4
 8010ede:	4629      	mov	r1, r5
 8010ee0:	4638      	mov	r0, r7
 8010ee2:	f7ff ff6b 	bl	8010dbc <__ssputs_r>
 8010ee6:	3001      	adds	r0, #1
 8010ee8:	f000 80a7 	beq.w	801103a <_svfiprintf_r+0x1c6>
 8010eec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010eee:	445a      	add	r2, fp
 8010ef0:	9209      	str	r2, [sp, #36]	@ 0x24
 8010ef2:	f89a 3000 	ldrb.w	r3, [sl]
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	f000 809f 	beq.w	801103a <_svfiprintf_r+0x1c6>
 8010efc:	2300      	movs	r3, #0
 8010efe:	f04f 32ff 	mov.w	r2, #4294967295
 8010f02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010f06:	f10a 0a01 	add.w	sl, sl, #1
 8010f0a:	9304      	str	r3, [sp, #16]
 8010f0c:	9307      	str	r3, [sp, #28]
 8010f0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010f12:	931a      	str	r3, [sp, #104]	@ 0x68
 8010f14:	4654      	mov	r4, sl
 8010f16:	2205      	movs	r2, #5
 8010f18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f1c:	484e      	ldr	r0, [pc, #312]	@ (8011058 <_svfiprintf_r+0x1e4>)
 8010f1e:	f7ef f97f 	bl	8000220 <memchr>
 8010f22:	9a04      	ldr	r2, [sp, #16]
 8010f24:	b9d8      	cbnz	r0, 8010f5e <_svfiprintf_r+0xea>
 8010f26:	06d0      	lsls	r0, r2, #27
 8010f28:	bf44      	itt	mi
 8010f2a:	2320      	movmi	r3, #32
 8010f2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010f30:	0711      	lsls	r1, r2, #28
 8010f32:	bf44      	itt	mi
 8010f34:	232b      	movmi	r3, #43	@ 0x2b
 8010f36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010f3a:	f89a 3000 	ldrb.w	r3, [sl]
 8010f3e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010f40:	d015      	beq.n	8010f6e <_svfiprintf_r+0xfa>
 8010f42:	9a07      	ldr	r2, [sp, #28]
 8010f44:	4654      	mov	r4, sl
 8010f46:	2000      	movs	r0, #0
 8010f48:	f04f 0c0a 	mov.w	ip, #10
 8010f4c:	4621      	mov	r1, r4
 8010f4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010f52:	3b30      	subs	r3, #48	@ 0x30
 8010f54:	2b09      	cmp	r3, #9
 8010f56:	d94b      	bls.n	8010ff0 <_svfiprintf_r+0x17c>
 8010f58:	b1b0      	cbz	r0, 8010f88 <_svfiprintf_r+0x114>
 8010f5a:	9207      	str	r2, [sp, #28]
 8010f5c:	e014      	b.n	8010f88 <_svfiprintf_r+0x114>
 8010f5e:	eba0 0308 	sub.w	r3, r0, r8
 8010f62:	fa09 f303 	lsl.w	r3, r9, r3
 8010f66:	4313      	orrs	r3, r2
 8010f68:	9304      	str	r3, [sp, #16]
 8010f6a:	46a2      	mov	sl, r4
 8010f6c:	e7d2      	b.n	8010f14 <_svfiprintf_r+0xa0>
 8010f6e:	9b03      	ldr	r3, [sp, #12]
 8010f70:	1d19      	adds	r1, r3, #4
 8010f72:	681b      	ldr	r3, [r3, #0]
 8010f74:	9103      	str	r1, [sp, #12]
 8010f76:	2b00      	cmp	r3, #0
 8010f78:	bfbb      	ittet	lt
 8010f7a:	425b      	neglt	r3, r3
 8010f7c:	f042 0202 	orrlt.w	r2, r2, #2
 8010f80:	9307      	strge	r3, [sp, #28]
 8010f82:	9307      	strlt	r3, [sp, #28]
 8010f84:	bfb8      	it	lt
 8010f86:	9204      	strlt	r2, [sp, #16]
 8010f88:	7823      	ldrb	r3, [r4, #0]
 8010f8a:	2b2e      	cmp	r3, #46	@ 0x2e
 8010f8c:	d10a      	bne.n	8010fa4 <_svfiprintf_r+0x130>
 8010f8e:	7863      	ldrb	r3, [r4, #1]
 8010f90:	2b2a      	cmp	r3, #42	@ 0x2a
 8010f92:	d132      	bne.n	8010ffa <_svfiprintf_r+0x186>
 8010f94:	9b03      	ldr	r3, [sp, #12]
 8010f96:	1d1a      	adds	r2, r3, #4
 8010f98:	681b      	ldr	r3, [r3, #0]
 8010f9a:	9203      	str	r2, [sp, #12]
 8010f9c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010fa0:	3402      	adds	r4, #2
 8010fa2:	9305      	str	r3, [sp, #20]
 8010fa4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011068 <_svfiprintf_r+0x1f4>
 8010fa8:	7821      	ldrb	r1, [r4, #0]
 8010faa:	2203      	movs	r2, #3
 8010fac:	4650      	mov	r0, sl
 8010fae:	f7ef f937 	bl	8000220 <memchr>
 8010fb2:	b138      	cbz	r0, 8010fc4 <_svfiprintf_r+0x150>
 8010fb4:	9b04      	ldr	r3, [sp, #16]
 8010fb6:	eba0 000a 	sub.w	r0, r0, sl
 8010fba:	2240      	movs	r2, #64	@ 0x40
 8010fbc:	4082      	lsls	r2, r0
 8010fbe:	4313      	orrs	r3, r2
 8010fc0:	3401      	adds	r4, #1
 8010fc2:	9304      	str	r3, [sp, #16]
 8010fc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010fc8:	4824      	ldr	r0, [pc, #144]	@ (801105c <_svfiprintf_r+0x1e8>)
 8010fca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010fce:	2206      	movs	r2, #6
 8010fd0:	f7ef f926 	bl	8000220 <memchr>
 8010fd4:	2800      	cmp	r0, #0
 8010fd6:	d036      	beq.n	8011046 <_svfiprintf_r+0x1d2>
 8010fd8:	4b21      	ldr	r3, [pc, #132]	@ (8011060 <_svfiprintf_r+0x1ec>)
 8010fda:	bb1b      	cbnz	r3, 8011024 <_svfiprintf_r+0x1b0>
 8010fdc:	9b03      	ldr	r3, [sp, #12]
 8010fde:	3307      	adds	r3, #7
 8010fe0:	f023 0307 	bic.w	r3, r3, #7
 8010fe4:	3308      	adds	r3, #8
 8010fe6:	9303      	str	r3, [sp, #12]
 8010fe8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010fea:	4433      	add	r3, r6
 8010fec:	9309      	str	r3, [sp, #36]	@ 0x24
 8010fee:	e76a      	b.n	8010ec6 <_svfiprintf_r+0x52>
 8010ff0:	fb0c 3202 	mla	r2, ip, r2, r3
 8010ff4:	460c      	mov	r4, r1
 8010ff6:	2001      	movs	r0, #1
 8010ff8:	e7a8      	b.n	8010f4c <_svfiprintf_r+0xd8>
 8010ffa:	2300      	movs	r3, #0
 8010ffc:	3401      	adds	r4, #1
 8010ffe:	9305      	str	r3, [sp, #20]
 8011000:	4619      	mov	r1, r3
 8011002:	f04f 0c0a 	mov.w	ip, #10
 8011006:	4620      	mov	r0, r4
 8011008:	f810 2b01 	ldrb.w	r2, [r0], #1
 801100c:	3a30      	subs	r2, #48	@ 0x30
 801100e:	2a09      	cmp	r2, #9
 8011010:	d903      	bls.n	801101a <_svfiprintf_r+0x1a6>
 8011012:	2b00      	cmp	r3, #0
 8011014:	d0c6      	beq.n	8010fa4 <_svfiprintf_r+0x130>
 8011016:	9105      	str	r1, [sp, #20]
 8011018:	e7c4      	b.n	8010fa4 <_svfiprintf_r+0x130>
 801101a:	fb0c 2101 	mla	r1, ip, r1, r2
 801101e:	4604      	mov	r4, r0
 8011020:	2301      	movs	r3, #1
 8011022:	e7f0      	b.n	8011006 <_svfiprintf_r+0x192>
 8011024:	ab03      	add	r3, sp, #12
 8011026:	9300      	str	r3, [sp, #0]
 8011028:	462a      	mov	r2, r5
 801102a:	4b0e      	ldr	r3, [pc, #56]	@ (8011064 <_svfiprintf_r+0x1f0>)
 801102c:	a904      	add	r1, sp, #16
 801102e:	4638      	mov	r0, r7
 8011030:	f7fc fcdc 	bl	800d9ec <_printf_float>
 8011034:	1c42      	adds	r2, r0, #1
 8011036:	4606      	mov	r6, r0
 8011038:	d1d6      	bne.n	8010fe8 <_svfiprintf_r+0x174>
 801103a:	89ab      	ldrh	r3, [r5, #12]
 801103c:	065b      	lsls	r3, r3, #25
 801103e:	f53f af2d 	bmi.w	8010e9c <_svfiprintf_r+0x28>
 8011042:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011044:	e72c      	b.n	8010ea0 <_svfiprintf_r+0x2c>
 8011046:	ab03      	add	r3, sp, #12
 8011048:	9300      	str	r3, [sp, #0]
 801104a:	462a      	mov	r2, r5
 801104c:	4b05      	ldr	r3, [pc, #20]	@ (8011064 <_svfiprintf_r+0x1f0>)
 801104e:	a904      	add	r1, sp, #16
 8011050:	4638      	mov	r0, r7
 8011052:	f7fc ff63 	bl	800df1c <_printf_i>
 8011056:	e7ed      	b.n	8011034 <_svfiprintf_r+0x1c0>
 8011058:	080132f1 	.word	0x080132f1
 801105c:	080132fb 	.word	0x080132fb
 8011060:	0800d9ed 	.word	0x0800d9ed
 8011064:	08010dbd 	.word	0x08010dbd
 8011068:	080132f7 	.word	0x080132f7

0801106c <__sfputc_r>:
 801106c:	6893      	ldr	r3, [r2, #8]
 801106e:	3b01      	subs	r3, #1
 8011070:	2b00      	cmp	r3, #0
 8011072:	b410      	push	{r4}
 8011074:	6093      	str	r3, [r2, #8]
 8011076:	da08      	bge.n	801108a <__sfputc_r+0x1e>
 8011078:	6994      	ldr	r4, [r2, #24]
 801107a:	42a3      	cmp	r3, r4
 801107c:	db01      	blt.n	8011082 <__sfputc_r+0x16>
 801107e:	290a      	cmp	r1, #10
 8011080:	d103      	bne.n	801108a <__sfputc_r+0x1e>
 8011082:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011086:	f000 b9df 	b.w	8011448 <__swbuf_r>
 801108a:	6813      	ldr	r3, [r2, #0]
 801108c:	1c58      	adds	r0, r3, #1
 801108e:	6010      	str	r0, [r2, #0]
 8011090:	7019      	strb	r1, [r3, #0]
 8011092:	4608      	mov	r0, r1
 8011094:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011098:	4770      	bx	lr

0801109a <__sfputs_r>:
 801109a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801109c:	4606      	mov	r6, r0
 801109e:	460f      	mov	r7, r1
 80110a0:	4614      	mov	r4, r2
 80110a2:	18d5      	adds	r5, r2, r3
 80110a4:	42ac      	cmp	r4, r5
 80110a6:	d101      	bne.n	80110ac <__sfputs_r+0x12>
 80110a8:	2000      	movs	r0, #0
 80110aa:	e007      	b.n	80110bc <__sfputs_r+0x22>
 80110ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80110b0:	463a      	mov	r2, r7
 80110b2:	4630      	mov	r0, r6
 80110b4:	f7ff ffda 	bl	801106c <__sfputc_r>
 80110b8:	1c43      	adds	r3, r0, #1
 80110ba:	d1f3      	bne.n	80110a4 <__sfputs_r+0xa>
 80110bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080110c0 <_vfiprintf_r>:
 80110c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110c4:	460d      	mov	r5, r1
 80110c6:	b09d      	sub	sp, #116	@ 0x74
 80110c8:	4614      	mov	r4, r2
 80110ca:	4698      	mov	r8, r3
 80110cc:	4606      	mov	r6, r0
 80110ce:	b118      	cbz	r0, 80110d8 <_vfiprintf_r+0x18>
 80110d0:	6a03      	ldr	r3, [r0, #32]
 80110d2:	b90b      	cbnz	r3, 80110d8 <_vfiprintf_r+0x18>
 80110d4:	f7fd fae2 	bl	800e69c <__sinit>
 80110d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80110da:	07d9      	lsls	r1, r3, #31
 80110dc:	d405      	bmi.n	80110ea <_vfiprintf_r+0x2a>
 80110de:	89ab      	ldrh	r3, [r5, #12]
 80110e0:	059a      	lsls	r2, r3, #22
 80110e2:	d402      	bmi.n	80110ea <_vfiprintf_r+0x2a>
 80110e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80110e6:	f7fd fc82 	bl	800e9ee <__retarget_lock_acquire_recursive>
 80110ea:	89ab      	ldrh	r3, [r5, #12]
 80110ec:	071b      	lsls	r3, r3, #28
 80110ee:	d501      	bpl.n	80110f4 <_vfiprintf_r+0x34>
 80110f0:	692b      	ldr	r3, [r5, #16]
 80110f2:	b99b      	cbnz	r3, 801111c <_vfiprintf_r+0x5c>
 80110f4:	4629      	mov	r1, r5
 80110f6:	4630      	mov	r0, r6
 80110f8:	f000 f9e4 	bl	80114c4 <__swsetup_r>
 80110fc:	b170      	cbz	r0, 801111c <_vfiprintf_r+0x5c>
 80110fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011100:	07dc      	lsls	r4, r3, #31
 8011102:	d504      	bpl.n	801110e <_vfiprintf_r+0x4e>
 8011104:	f04f 30ff 	mov.w	r0, #4294967295
 8011108:	b01d      	add	sp, #116	@ 0x74
 801110a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801110e:	89ab      	ldrh	r3, [r5, #12]
 8011110:	0598      	lsls	r0, r3, #22
 8011112:	d4f7      	bmi.n	8011104 <_vfiprintf_r+0x44>
 8011114:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011116:	f7fd fc6b 	bl	800e9f0 <__retarget_lock_release_recursive>
 801111a:	e7f3      	b.n	8011104 <_vfiprintf_r+0x44>
 801111c:	2300      	movs	r3, #0
 801111e:	9309      	str	r3, [sp, #36]	@ 0x24
 8011120:	2320      	movs	r3, #32
 8011122:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011126:	f8cd 800c 	str.w	r8, [sp, #12]
 801112a:	2330      	movs	r3, #48	@ 0x30
 801112c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80112dc <_vfiprintf_r+0x21c>
 8011130:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011134:	f04f 0901 	mov.w	r9, #1
 8011138:	4623      	mov	r3, r4
 801113a:	469a      	mov	sl, r3
 801113c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011140:	b10a      	cbz	r2, 8011146 <_vfiprintf_r+0x86>
 8011142:	2a25      	cmp	r2, #37	@ 0x25
 8011144:	d1f9      	bne.n	801113a <_vfiprintf_r+0x7a>
 8011146:	ebba 0b04 	subs.w	fp, sl, r4
 801114a:	d00b      	beq.n	8011164 <_vfiprintf_r+0xa4>
 801114c:	465b      	mov	r3, fp
 801114e:	4622      	mov	r2, r4
 8011150:	4629      	mov	r1, r5
 8011152:	4630      	mov	r0, r6
 8011154:	f7ff ffa1 	bl	801109a <__sfputs_r>
 8011158:	3001      	adds	r0, #1
 801115a:	f000 80a7 	beq.w	80112ac <_vfiprintf_r+0x1ec>
 801115e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011160:	445a      	add	r2, fp
 8011162:	9209      	str	r2, [sp, #36]	@ 0x24
 8011164:	f89a 3000 	ldrb.w	r3, [sl]
 8011168:	2b00      	cmp	r3, #0
 801116a:	f000 809f 	beq.w	80112ac <_vfiprintf_r+0x1ec>
 801116e:	2300      	movs	r3, #0
 8011170:	f04f 32ff 	mov.w	r2, #4294967295
 8011174:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011178:	f10a 0a01 	add.w	sl, sl, #1
 801117c:	9304      	str	r3, [sp, #16]
 801117e:	9307      	str	r3, [sp, #28]
 8011180:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011184:	931a      	str	r3, [sp, #104]	@ 0x68
 8011186:	4654      	mov	r4, sl
 8011188:	2205      	movs	r2, #5
 801118a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801118e:	4853      	ldr	r0, [pc, #332]	@ (80112dc <_vfiprintf_r+0x21c>)
 8011190:	f7ef f846 	bl	8000220 <memchr>
 8011194:	9a04      	ldr	r2, [sp, #16]
 8011196:	b9d8      	cbnz	r0, 80111d0 <_vfiprintf_r+0x110>
 8011198:	06d1      	lsls	r1, r2, #27
 801119a:	bf44      	itt	mi
 801119c:	2320      	movmi	r3, #32
 801119e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80111a2:	0713      	lsls	r3, r2, #28
 80111a4:	bf44      	itt	mi
 80111a6:	232b      	movmi	r3, #43	@ 0x2b
 80111a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80111ac:	f89a 3000 	ldrb.w	r3, [sl]
 80111b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80111b2:	d015      	beq.n	80111e0 <_vfiprintf_r+0x120>
 80111b4:	9a07      	ldr	r2, [sp, #28]
 80111b6:	4654      	mov	r4, sl
 80111b8:	2000      	movs	r0, #0
 80111ba:	f04f 0c0a 	mov.w	ip, #10
 80111be:	4621      	mov	r1, r4
 80111c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80111c4:	3b30      	subs	r3, #48	@ 0x30
 80111c6:	2b09      	cmp	r3, #9
 80111c8:	d94b      	bls.n	8011262 <_vfiprintf_r+0x1a2>
 80111ca:	b1b0      	cbz	r0, 80111fa <_vfiprintf_r+0x13a>
 80111cc:	9207      	str	r2, [sp, #28]
 80111ce:	e014      	b.n	80111fa <_vfiprintf_r+0x13a>
 80111d0:	eba0 0308 	sub.w	r3, r0, r8
 80111d4:	fa09 f303 	lsl.w	r3, r9, r3
 80111d8:	4313      	orrs	r3, r2
 80111da:	9304      	str	r3, [sp, #16]
 80111dc:	46a2      	mov	sl, r4
 80111de:	e7d2      	b.n	8011186 <_vfiprintf_r+0xc6>
 80111e0:	9b03      	ldr	r3, [sp, #12]
 80111e2:	1d19      	adds	r1, r3, #4
 80111e4:	681b      	ldr	r3, [r3, #0]
 80111e6:	9103      	str	r1, [sp, #12]
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	bfbb      	ittet	lt
 80111ec:	425b      	neglt	r3, r3
 80111ee:	f042 0202 	orrlt.w	r2, r2, #2
 80111f2:	9307      	strge	r3, [sp, #28]
 80111f4:	9307      	strlt	r3, [sp, #28]
 80111f6:	bfb8      	it	lt
 80111f8:	9204      	strlt	r2, [sp, #16]
 80111fa:	7823      	ldrb	r3, [r4, #0]
 80111fc:	2b2e      	cmp	r3, #46	@ 0x2e
 80111fe:	d10a      	bne.n	8011216 <_vfiprintf_r+0x156>
 8011200:	7863      	ldrb	r3, [r4, #1]
 8011202:	2b2a      	cmp	r3, #42	@ 0x2a
 8011204:	d132      	bne.n	801126c <_vfiprintf_r+0x1ac>
 8011206:	9b03      	ldr	r3, [sp, #12]
 8011208:	1d1a      	adds	r2, r3, #4
 801120a:	681b      	ldr	r3, [r3, #0]
 801120c:	9203      	str	r2, [sp, #12]
 801120e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011212:	3402      	adds	r4, #2
 8011214:	9305      	str	r3, [sp, #20]
 8011216:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80112ec <_vfiprintf_r+0x22c>
 801121a:	7821      	ldrb	r1, [r4, #0]
 801121c:	2203      	movs	r2, #3
 801121e:	4650      	mov	r0, sl
 8011220:	f7ee fffe 	bl	8000220 <memchr>
 8011224:	b138      	cbz	r0, 8011236 <_vfiprintf_r+0x176>
 8011226:	9b04      	ldr	r3, [sp, #16]
 8011228:	eba0 000a 	sub.w	r0, r0, sl
 801122c:	2240      	movs	r2, #64	@ 0x40
 801122e:	4082      	lsls	r2, r0
 8011230:	4313      	orrs	r3, r2
 8011232:	3401      	adds	r4, #1
 8011234:	9304      	str	r3, [sp, #16]
 8011236:	f814 1b01 	ldrb.w	r1, [r4], #1
 801123a:	4829      	ldr	r0, [pc, #164]	@ (80112e0 <_vfiprintf_r+0x220>)
 801123c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011240:	2206      	movs	r2, #6
 8011242:	f7ee ffed 	bl	8000220 <memchr>
 8011246:	2800      	cmp	r0, #0
 8011248:	d03f      	beq.n	80112ca <_vfiprintf_r+0x20a>
 801124a:	4b26      	ldr	r3, [pc, #152]	@ (80112e4 <_vfiprintf_r+0x224>)
 801124c:	bb1b      	cbnz	r3, 8011296 <_vfiprintf_r+0x1d6>
 801124e:	9b03      	ldr	r3, [sp, #12]
 8011250:	3307      	adds	r3, #7
 8011252:	f023 0307 	bic.w	r3, r3, #7
 8011256:	3308      	adds	r3, #8
 8011258:	9303      	str	r3, [sp, #12]
 801125a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801125c:	443b      	add	r3, r7
 801125e:	9309      	str	r3, [sp, #36]	@ 0x24
 8011260:	e76a      	b.n	8011138 <_vfiprintf_r+0x78>
 8011262:	fb0c 3202 	mla	r2, ip, r2, r3
 8011266:	460c      	mov	r4, r1
 8011268:	2001      	movs	r0, #1
 801126a:	e7a8      	b.n	80111be <_vfiprintf_r+0xfe>
 801126c:	2300      	movs	r3, #0
 801126e:	3401      	adds	r4, #1
 8011270:	9305      	str	r3, [sp, #20]
 8011272:	4619      	mov	r1, r3
 8011274:	f04f 0c0a 	mov.w	ip, #10
 8011278:	4620      	mov	r0, r4
 801127a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801127e:	3a30      	subs	r2, #48	@ 0x30
 8011280:	2a09      	cmp	r2, #9
 8011282:	d903      	bls.n	801128c <_vfiprintf_r+0x1cc>
 8011284:	2b00      	cmp	r3, #0
 8011286:	d0c6      	beq.n	8011216 <_vfiprintf_r+0x156>
 8011288:	9105      	str	r1, [sp, #20]
 801128a:	e7c4      	b.n	8011216 <_vfiprintf_r+0x156>
 801128c:	fb0c 2101 	mla	r1, ip, r1, r2
 8011290:	4604      	mov	r4, r0
 8011292:	2301      	movs	r3, #1
 8011294:	e7f0      	b.n	8011278 <_vfiprintf_r+0x1b8>
 8011296:	ab03      	add	r3, sp, #12
 8011298:	9300      	str	r3, [sp, #0]
 801129a:	462a      	mov	r2, r5
 801129c:	4b12      	ldr	r3, [pc, #72]	@ (80112e8 <_vfiprintf_r+0x228>)
 801129e:	a904      	add	r1, sp, #16
 80112a0:	4630      	mov	r0, r6
 80112a2:	f7fc fba3 	bl	800d9ec <_printf_float>
 80112a6:	4607      	mov	r7, r0
 80112a8:	1c78      	adds	r0, r7, #1
 80112aa:	d1d6      	bne.n	801125a <_vfiprintf_r+0x19a>
 80112ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80112ae:	07d9      	lsls	r1, r3, #31
 80112b0:	d405      	bmi.n	80112be <_vfiprintf_r+0x1fe>
 80112b2:	89ab      	ldrh	r3, [r5, #12]
 80112b4:	059a      	lsls	r2, r3, #22
 80112b6:	d402      	bmi.n	80112be <_vfiprintf_r+0x1fe>
 80112b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80112ba:	f7fd fb99 	bl	800e9f0 <__retarget_lock_release_recursive>
 80112be:	89ab      	ldrh	r3, [r5, #12]
 80112c0:	065b      	lsls	r3, r3, #25
 80112c2:	f53f af1f 	bmi.w	8011104 <_vfiprintf_r+0x44>
 80112c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80112c8:	e71e      	b.n	8011108 <_vfiprintf_r+0x48>
 80112ca:	ab03      	add	r3, sp, #12
 80112cc:	9300      	str	r3, [sp, #0]
 80112ce:	462a      	mov	r2, r5
 80112d0:	4b05      	ldr	r3, [pc, #20]	@ (80112e8 <_vfiprintf_r+0x228>)
 80112d2:	a904      	add	r1, sp, #16
 80112d4:	4630      	mov	r0, r6
 80112d6:	f7fc fe21 	bl	800df1c <_printf_i>
 80112da:	e7e4      	b.n	80112a6 <_vfiprintf_r+0x1e6>
 80112dc:	080132f1 	.word	0x080132f1
 80112e0:	080132fb 	.word	0x080132fb
 80112e4:	0800d9ed 	.word	0x0800d9ed
 80112e8:	0801109b 	.word	0x0801109b
 80112ec:	080132f7 	.word	0x080132f7

080112f0 <__sflush_r>:
 80112f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80112f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80112f8:	0716      	lsls	r6, r2, #28
 80112fa:	4605      	mov	r5, r0
 80112fc:	460c      	mov	r4, r1
 80112fe:	d454      	bmi.n	80113aa <__sflush_r+0xba>
 8011300:	684b      	ldr	r3, [r1, #4]
 8011302:	2b00      	cmp	r3, #0
 8011304:	dc02      	bgt.n	801130c <__sflush_r+0x1c>
 8011306:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011308:	2b00      	cmp	r3, #0
 801130a:	dd48      	ble.n	801139e <__sflush_r+0xae>
 801130c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801130e:	2e00      	cmp	r6, #0
 8011310:	d045      	beq.n	801139e <__sflush_r+0xae>
 8011312:	2300      	movs	r3, #0
 8011314:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011318:	682f      	ldr	r7, [r5, #0]
 801131a:	6a21      	ldr	r1, [r4, #32]
 801131c:	602b      	str	r3, [r5, #0]
 801131e:	d030      	beq.n	8011382 <__sflush_r+0x92>
 8011320:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011322:	89a3      	ldrh	r3, [r4, #12]
 8011324:	0759      	lsls	r1, r3, #29
 8011326:	d505      	bpl.n	8011334 <__sflush_r+0x44>
 8011328:	6863      	ldr	r3, [r4, #4]
 801132a:	1ad2      	subs	r2, r2, r3
 801132c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801132e:	b10b      	cbz	r3, 8011334 <__sflush_r+0x44>
 8011330:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011332:	1ad2      	subs	r2, r2, r3
 8011334:	2300      	movs	r3, #0
 8011336:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011338:	6a21      	ldr	r1, [r4, #32]
 801133a:	4628      	mov	r0, r5
 801133c:	47b0      	blx	r6
 801133e:	1c43      	adds	r3, r0, #1
 8011340:	89a3      	ldrh	r3, [r4, #12]
 8011342:	d106      	bne.n	8011352 <__sflush_r+0x62>
 8011344:	6829      	ldr	r1, [r5, #0]
 8011346:	291d      	cmp	r1, #29
 8011348:	d82b      	bhi.n	80113a2 <__sflush_r+0xb2>
 801134a:	4a2a      	ldr	r2, [pc, #168]	@ (80113f4 <__sflush_r+0x104>)
 801134c:	410a      	asrs	r2, r1
 801134e:	07d6      	lsls	r6, r2, #31
 8011350:	d427      	bmi.n	80113a2 <__sflush_r+0xb2>
 8011352:	2200      	movs	r2, #0
 8011354:	6062      	str	r2, [r4, #4]
 8011356:	04d9      	lsls	r1, r3, #19
 8011358:	6922      	ldr	r2, [r4, #16]
 801135a:	6022      	str	r2, [r4, #0]
 801135c:	d504      	bpl.n	8011368 <__sflush_r+0x78>
 801135e:	1c42      	adds	r2, r0, #1
 8011360:	d101      	bne.n	8011366 <__sflush_r+0x76>
 8011362:	682b      	ldr	r3, [r5, #0]
 8011364:	b903      	cbnz	r3, 8011368 <__sflush_r+0x78>
 8011366:	6560      	str	r0, [r4, #84]	@ 0x54
 8011368:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801136a:	602f      	str	r7, [r5, #0]
 801136c:	b1b9      	cbz	r1, 801139e <__sflush_r+0xae>
 801136e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011372:	4299      	cmp	r1, r3
 8011374:	d002      	beq.n	801137c <__sflush_r+0x8c>
 8011376:	4628      	mov	r0, r5
 8011378:	f7fe f99e 	bl	800f6b8 <_free_r>
 801137c:	2300      	movs	r3, #0
 801137e:	6363      	str	r3, [r4, #52]	@ 0x34
 8011380:	e00d      	b.n	801139e <__sflush_r+0xae>
 8011382:	2301      	movs	r3, #1
 8011384:	4628      	mov	r0, r5
 8011386:	47b0      	blx	r6
 8011388:	4602      	mov	r2, r0
 801138a:	1c50      	adds	r0, r2, #1
 801138c:	d1c9      	bne.n	8011322 <__sflush_r+0x32>
 801138e:	682b      	ldr	r3, [r5, #0]
 8011390:	2b00      	cmp	r3, #0
 8011392:	d0c6      	beq.n	8011322 <__sflush_r+0x32>
 8011394:	2b1d      	cmp	r3, #29
 8011396:	d001      	beq.n	801139c <__sflush_r+0xac>
 8011398:	2b16      	cmp	r3, #22
 801139a:	d11e      	bne.n	80113da <__sflush_r+0xea>
 801139c:	602f      	str	r7, [r5, #0]
 801139e:	2000      	movs	r0, #0
 80113a0:	e022      	b.n	80113e8 <__sflush_r+0xf8>
 80113a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80113a6:	b21b      	sxth	r3, r3
 80113a8:	e01b      	b.n	80113e2 <__sflush_r+0xf2>
 80113aa:	690f      	ldr	r7, [r1, #16]
 80113ac:	2f00      	cmp	r7, #0
 80113ae:	d0f6      	beq.n	801139e <__sflush_r+0xae>
 80113b0:	0793      	lsls	r3, r2, #30
 80113b2:	680e      	ldr	r6, [r1, #0]
 80113b4:	bf08      	it	eq
 80113b6:	694b      	ldreq	r3, [r1, #20]
 80113b8:	600f      	str	r7, [r1, #0]
 80113ba:	bf18      	it	ne
 80113bc:	2300      	movne	r3, #0
 80113be:	eba6 0807 	sub.w	r8, r6, r7
 80113c2:	608b      	str	r3, [r1, #8]
 80113c4:	f1b8 0f00 	cmp.w	r8, #0
 80113c8:	dde9      	ble.n	801139e <__sflush_r+0xae>
 80113ca:	6a21      	ldr	r1, [r4, #32]
 80113cc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80113ce:	4643      	mov	r3, r8
 80113d0:	463a      	mov	r2, r7
 80113d2:	4628      	mov	r0, r5
 80113d4:	47b0      	blx	r6
 80113d6:	2800      	cmp	r0, #0
 80113d8:	dc08      	bgt.n	80113ec <__sflush_r+0xfc>
 80113da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80113de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80113e2:	81a3      	strh	r3, [r4, #12]
 80113e4:	f04f 30ff 	mov.w	r0, #4294967295
 80113e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80113ec:	4407      	add	r7, r0
 80113ee:	eba8 0800 	sub.w	r8, r8, r0
 80113f2:	e7e7      	b.n	80113c4 <__sflush_r+0xd4>
 80113f4:	dfbffffe 	.word	0xdfbffffe

080113f8 <_fflush_r>:
 80113f8:	b538      	push	{r3, r4, r5, lr}
 80113fa:	690b      	ldr	r3, [r1, #16]
 80113fc:	4605      	mov	r5, r0
 80113fe:	460c      	mov	r4, r1
 8011400:	b913      	cbnz	r3, 8011408 <_fflush_r+0x10>
 8011402:	2500      	movs	r5, #0
 8011404:	4628      	mov	r0, r5
 8011406:	bd38      	pop	{r3, r4, r5, pc}
 8011408:	b118      	cbz	r0, 8011412 <_fflush_r+0x1a>
 801140a:	6a03      	ldr	r3, [r0, #32]
 801140c:	b90b      	cbnz	r3, 8011412 <_fflush_r+0x1a>
 801140e:	f7fd f945 	bl	800e69c <__sinit>
 8011412:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011416:	2b00      	cmp	r3, #0
 8011418:	d0f3      	beq.n	8011402 <_fflush_r+0xa>
 801141a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801141c:	07d0      	lsls	r0, r2, #31
 801141e:	d404      	bmi.n	801142a <_fflush_r+0x32>
 8011420:	0599      	lsls	r1, r3, #22
 8011422:	d402      	bmi.n	801142a <_fflush_r+0x32>
 8011424:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011426:	f7fd fae2 	bl	800e9ee <__retarget_lock_acquire_recursive>
 801142a:	4628      	mov	r0, r5
 801142c:	4621      	mov	r1, r4
 801142e:	f7ff ff5f 	bl	80112f0 <__sflush_r>
 8011432:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011434:	07da      	lsls	r2, r3, #31
 8011436:	4605      	mov	r5, r0
 8011438:	d4e4      	bmi.n	8011404 <_fflush_r+0xc>
 801143a:	89a3      	ldrh	r3, [r4, #12]
 801143c:	059b      	lsls	r3, r3, #22
 801143e:	d4e1      	bmi.n	8011404 <_fflush_r+0xc>
 8011440:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011442:	f7fd fad5 	bl	800e9f0 <__retarget_lock_release_recursive>
 8011446:	e7dd      	b.n	8011404 <_fflush_r+0xc>

08011448 <__swbuf_r>:
 8011448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801144a:	460e      	mov	r6, r1
 801144c:	4614      	mov	r4, r2
 801144e:	4605      	mov	r5, r0
 8011450:	b118      	cbz	r0, 801145a <__swbuf_r+0x12>
 8011452:	6a03      	ldr	r3, [r0, #32]
 8011454:	b90b      	cbnz	r3, 801145a <__swbuf_r+0x12>
 8011456:	f7fd f921 	bl	800e69c <__sinit>
 801145a:	69a3      	ldr	r3, [r4, #24]
 801145c:	60a3      	str	r3, [r4, #8]
 801145e:	89a3      	ldrh	r3, [r4, #12]
 8011460:	071a      	lsls	r2, r3, #28
 8011462:	d501      	bpl.n	8011468 <__swbuf_r+0x20>
 8011464:	6923      	ldr	r3, [r4, #16]
 8011466:	b943      	cbnz	r3, 801147a <__swbuf_r+0x32>
 8011468:	4621      	mov	r1, r4
 801146a:	4628      	mov	r0, r5
 801146c:	f000 f82a 	bl	80114c4 <__swsetup_r>
 8011470:	b118      	cbz	r0, 801147a <__swbuf_r+0x32>
 8011472:	f04f 37ff 	mov.w	r7, #4294967295
 8011476:	4638      	mov	r0, r7
 8011478:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801147a:	6823      	ldr	r3, [r4, #0]
 801147c:	6922      	ldr	r2, [r4, #16]
 801147e:	1a98      	subs	r0, r3, r2
 8011480:	6963      	ldr	r3, [r4, #20]
 8011482:	b2f6      	uxtb	r6, r6
 8011484:	4283      	cmp	r3, r0
 8011486:	4637      	mov	r7, r6
 8011488:	dc05      	bgt.n	8011496 <__swbuf_r+0x4e>
 801148a:	4621      	mov	r1, r4
 801148c:	4628      	mov	r0, r5
 801148e:	f7ff ffb3 	bl	80113f8 <_fflush_r>
 8011492:	2800      	cmp	r0, #0
 8011494:	d1ed      	bne.n	8011472 <__swbuf_r+0x2a>
 8011496:	68a3      	ldr	r3, [r4, #8]
 8011498:	3b01      	subs	r3, #1
 801149a:	60a3      	str	r3, [r4, #8]
 801149c:	6823      	ldr	r3, [r4, #0]
 801149e:	1c5a      	adds	r2, r3, #1
 80114a0:	6022      	str	r2, [r4, #0]
 80114a2:	701e      	strb	r6, [r3, #0]
 80114a4:	6962      	ldr	r2, [r4, #20]
 80114a6:	1c43      	adds	r3, r0, #1
 80114a8:	429a      	cmp	r2, r3
 80114aa:	d004      	beq.n	80114b6 <__swbuf_r+0x6e>
 80114ac:	89a3      	ldrh	r3, [r4, #12]
 80114ae:	07db      	lsls	r3, r3, #31
 80114b0:	d5e1      	bpl.n	8011476 <__swbuf_r+0x2e>
 80114b2:	2e0a      	cmp	r6, #10
 80114b4:	d1df      	bne.n	8011476 <__swbuf_r+0x2e>
 80114b6:	4621      	mov	r1, r4
 80114b8:	4628      	mov	r0, r5
 80114ba:	f7ff ff9d 	bl	80113f8 <_fflush_r>
 80114be:	2800      	cmp	r0, #0
 80114c0:	d0d9      	beq.n	8011476 <__swbuf_r+0x2e>
 80114c2:	e7d6      	b.n	8011472 <__swbuf_r+0x2a>

080114c4 <__swsetup_r>:
 80114c4:	b538      	push	{r3, r4, r5, lr}
 80114c6:	4b29      	ldr	r3, [pc, #164]	@ (801156c <__swsetup_r+0xa8>)
 80114c8:	4605      	mov	r5, r0
 80114ca:	6818      	ldr	r0, [r3, #0]
 80114cc:	460c      	mov	r4, r1
 80114ce:	b118      	cbz	r0, 80114d8 <__swsetup_r+0x14>
 80114d0:	6a03      	ldr	r3, [r0, #32]
 80114d2:	b90b      	cbnz	r3, 80114d8 <__swsetup_r+0x14>
 80114d4:	f7fd f8e2 	bl	800e69c <__sinit>
 80114d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80114dc:	0719      	lsls	r1, r3, #28
 80114de:	d422      	bmi.n	8011526 <__swsetup_r+0x62>
 80114e0:	06da      	lsls	r2, r3, #27
 80114e2:	d407      	bmi.n	80114f4 <__swsetup_r+0x30>
 80114e4:	2209      	movs	r2, #9
 80114e6:	602a      	str	r2, [r5, #0]
 80114e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80114ec:	81a3      	strh	r3, [r4, #12]
 80114ee:	f04f 30ff 	mov.w	r0, #4294967295
 80114f2:	e033      	b.n	801155c <__swsetup_r+0x98>
 80114f4:	0758      	lsls	r0, r3, #29
 80114f6:	d512      	bpl.n	801151e <__swsetup_r+0x5a>
 80114f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80114fa:	b141      	cbz	r1, 801150e <__swsetup_r+0x4a>
 80114fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011500:	4299      	cmp	r1, r3
 8011502:	d002      	beq.n	801150a <__swsetup_r+0x46>
 8011504:	4628      	mov	r0, r5
 8011506:	f7fe f8d7 	bl	800f6b8 <_free_r>
 801150a:	2300      	movs	r3, #0
 801150c:	6363      	str	r3, [r4, #52]	@ 0x34
 801150e:	89a3      	ldrh	r3, [r4, #12]
 8011510:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011514:	81a3      	strh	r3, [r4, #12]
 8011516:	2300      	movs	r3, #0
 8011518:	6063      	str	r3, [r4, #4]
 801151a:	6923      	ldr	r3, [r4, #16]
 801151c:	6023      	str	r3, [r4, #0]
 801151e:	89a3      	ldrh	r3, [r4, #12]
 8011520:	f043 0308 	orr.w	r3, r3, #8
 8011524:	81a3      	strh	r3, [r4, #12]
 8011526:	6923      	ldr	r3, [r4, #16]
 8011528:	b94b      	cbnz	r3, 801153e <__swsetup_r+0x7a>
 801152a:	89a3      	ldrh	r3, [r4, #12]
 801152c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011530:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011534:	d003      	beq.n	801153e <__swsetup_r+0x7a>
 8011536:	4621      	mov	r1, r4
 8011538:	4628      	mov	r0, r5
 801153a:	f000 fbf5 	bl	8011d28 <__smakebuf_r>
 801153e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011542:	f013 0201 	ands.w	r2, r3, #1
 8011546:	d00a      	beq.n	801155e <__swsetup_r+0x9a>
 8011548:	2200      	movs	r2, #0
 801154a:	60a2      	str	r2, [r4, #8]
 801154c:	6962      	ldr	r2, [r4, #20]
 801154e:	4252      	negs	r2, r2
 8011550:	61a2      	str	r2, [r4, #24]
 8011552:	6922      	ldr	r2, [r4, #16]
 8011554:	b942      	cbnz	r2, 8011568 <__swsetup_r+0xa4>
 8011556:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801155a:	d1c5      	bne.n	80114e8 <__swsetup_r+0x24>
 801155c:	bd38      	pop	{r3, r4, r5, pc}
 801155e:	0799      	lsls	r1, r3, #30
 8011560:	bf58      	it	pl
 8011562:	6962      	ldrpl	r2, [r4, #20]
 8011564:	60a2      	str	r2, [r4, #8]
 8011566:	e7f4      	b.n	8011552 <__swsetup_r+0x8e>
 8011568:	2000      	movs	r0, #0
 801156a:	e7f7      	b.n	801155c <__swsetup_r+0x98>
 801156c:	20000018 	.word	0x20000018

08011570 <strncmp>:
 8011570:	b510      	push	{r4, lr}
 8011572:	b16a      	cbz	r2, 8011590 <strncmp+0x20>
 8011574:	3901      	subs	r1, #1
 8011576:	1884      	adds	r4, r0, r2
 8011578:	f810 2b01 	ldrb.w	r2, [r0], #1
 801157c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8011580:	429a      	cmp	r2, r3
 8011582:	d103      	bne.n	801158c <strncmp+0x1c>
 8011584:	42a0      	cmp	r0, r4
 8011586:	d001      	beq.n	801158c <strncmp+0x1c>
 8011588:	2a00      	cmp	r2, #0
 801158a:	d1f5      	bne.n	8011578 <strncmp+0x8>
 801158c:	1ad0      	subs	r0, r2, r3
 801158e:	bd10      	pop	{r4, pc}
 8011590:	4610      	mov	r0, r2
 8011592:	e7fc      	b.n	801158e <strncmp+0x1e>
 8011594:	0000      	movs	r0, r0
	...

08011598 <nan>:
 8011598:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80115a0 <nan+0x8>
 801159c:	4770      	bx	lr
 801159e:	bf00      	nop
 80115a0:	00000000 	.word	0x00000000
 80115a4:	7ff80000 	.word	0x7ff80000

080115a8 <_calloc_r>:
 80115a8:	b570      	push	{r4, r5, r6, lr}
 80115aa:	fba1 5402 	umull	r5, r4, r1, r2
 80115ae:	b93c      	cbnz	r4, 80115c0 <_calloc_r+0x18>
 80115b0:	4629      	mov	r1, r5
 80115b2:	f7fc f8ef 	bl	800d794 <_malloc_r>
 80115b6:	4606      	mov	r6, r0
 80115b8:	b928      	cbnz	r0, 80115c6 <_calloc_r+0x1e>
 80115ba:	2600      	movs	r6, #0
 80115bc:	4630      	mov	r0, r6
 80115be:	bd70      	pop	{r4, r5, r6, pc}
 80115c0:	220c      	movs	r2, #12
 80115c2:	6002      	str	r2, [r0, #0]
 80115c4:	e7f9      	b.n	80115ba <_calloc_r+0x12>
 80115c6:	462a      	mov	r2, r5
 80115c8:	4621      	mov	r1, r4
 80115ca:	f7fd f92c 	bl	800e826 <memset>
 80115ce:	e7f5      	b.n	80115bc <_calloc_r+0x14>

080115d0 <rshift>:
 80115d0:	6903      	ldr	r3, [r0, #16]
 80115d2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80115d6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80115da:	ea4f 1261 	mov.w	r2, r1, asr #5
 80115de:	f100 0414 	add.w	r4, r0, #20
 80115e2:	dd45      	ble.n	8011670 <rshift+0xa0>
 80115e4:	f011 011f 	ands.w	r1, r1, #31
 80115e8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80115ec:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80115f0:	d10c      	bne.n	801160c <rshift+0x3c>
 80115f2:	f100 0710 	add.w	r7, r0, #16
 80115f6:	4629      	mov	r1, r5
 80115f8:	42b1      	cmp	r1, r6
 80115fa:	d334      	bcc.n	8011666 <rshift+0x96>
 80115fc:	1a9b      	subs	r3, r3, r2
 80115fe:	009b      	lsls	r3, r3, #2
 8011600:	1eea      	subs	r2, r5, #3
 8011602:	4296      	cmp	r6, r2
 8011604:	bf38      	it	cc
 8011606:	2300      	movcc	r3, #0
 8011608:	4423      	add	r3, r4
 801160a:	e015      	b.n	8011638 <rshift+0x68>
 801160c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8011610:	f1c1 0820 	rsb	r8, r1, #32
 8011614:	40cf      	lsrs	r7, r1
 8011616:	f105 0e04 	add.w	lr, r5, #4
 801161a:	46a1      	mov	r9, r4
 801161c:	4576      	cmp	r6, lr
 801161e:	46f4      	mov	ip, lr
 8011620:	d815      	bhi.n	801164e <rshift+0x7e>
 8011622:	1a9a      	subs	r2, r3, r2
 8011624:	0092      	lsls	r2, r2, #2
 8011626:	3a04      	subs	r2, #4
 8011628:	3501      	adds	r5, #1
 801162a:	42ae      	cmp	r6, r5
 801162c:	bf38      	it	cc
 801162e:	2200      	movcc	r2, #0
 8011630:	18a3      	adds	r3, r4, r2
 8011632:	50a7      	str	r7, [r4, r2]
 8011634:	b107      	cbz	r7, 8011638 <rshift+0x68>
 8011636:	3304      	adds	r3, #4
 8011638:	1b1a      	subs	r2, r3, r4
 801163a:	42a3      	cmp	r3, r4
 801163c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011640:	bf08      	it	eq
 8011642:	2300      	moveq	r3, #0
 8011644:	6102      	str	r2, [r0, #16]
 8011646:	bf08      	it	eq
 8011648:	6143      	streq	r3, [r0, #20]
 801164a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801164e:	f8dc c000 	ldr.w	ip, [ip]
 8011652:	fa0c fc08 	lsl.w	ip, ip, r8
 8011656:	ea4c 0707 	orr.w	r7, ip, r7
 801165a:	f849 7b04 	str.w	r7, [r9], #4
 801165e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011662:	40cf      	lsrs	r7, r1
 8011664:	e7da      	b.n	801161c <rshift+0x4c>
 8011666:	f851 cb04 	ldr.w	ip, [r1], #4
 801166a:	f847 cf04 	str.w	ip, [r7, #4]!
 801166e:	e7c3      	b.n	80115f8 <rshift+0x28>
 8011670:	4623      	mov	r3, r4
 8011672:	e7e1      	b.n	8011638 <rshift+0x68>

08011674 <__hexdig_fun>:
 8011674:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8011678:	2b09      	cmp	r3, #9
 801167a:	d802      	bhi.n	8011682 <__hexdig_fun+0xe>
 801167c:	3820      	subs	r0, #32
 801167e:	b2c0      	uxtb	r0, r0
 8011680:	4770      	bx	lr
 8011682:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8011686:	2b05      	cmp	r3, #5
 8011688:	d801      	bhi.n	801168e <__hexdig_fun+0x1a>
 801168a:	3847      	subs	r0, #71	@ 0x47
 801168c:	e7f7      	b.n	801167e <__hexdig_fun+0xa>
 801168e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8011692:	2b05      	cmp	r3, #5
 8011694:	d801      	bhi.n	801169a <__hexdig_fun+0x26>
 8011696:	3827      	subs	r0, #39	@ 0x27
 8011698:	e7f1      	b.n	801167e <__hexdig_fun+0xa>
 801169a:	2000      	movs	r0, #0
 801169c:	4770      	bx	lr
	...

080116a0 <__gethex>:
 80116a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116a4:	b085      	sub	sp, #20
 80116a6:	468a      	mov	sl, r1
 80116a8:	9302      	str	r3, [sp, #8]
 80116aa:	680b      	ldr	r3, [r1, #0]
 80116ac:	9001      	str	r0, [sp, #4]
 80116ae:	4690      	mov	r8, r2
 80116b0:	1c9c      	adds	r4, r3, #2
 80116b2:	46a1      	mov	r9, r4
 80116b4:	f814 0b01 	ldrb.w	r0, [r4], #1
 80116b8:	2830      	cmp	r0, #48	@ 0x30
 80116ba:	d0fa      	beq.n	80116b2 <__gethex+0x12>
 80116bc:	eba9 0303 	sub.w	r3, r9, r3
 80116c0:	f1a3 0b02 	sub.w	fp, r3, #2
 80116c4:	f7ff ffd6 	bl	8011674 <__hexdig_fun>
 80116c8:	4605      	mov	r5, r0
 80116ca:	2800      	cmp	r0, #0
 80116cc:	d168      	bne.n	80117a0 <__gethex+0x100>
 80116ce:	49a0      	ldr	r1, [pc, #640]	@ (8011950 <__gethex+0x2b0>)
 80116d0:	2201      	movs	r2, #1
 80116d2:	4648      	mov	r0, r9
 80116d4:	f7ff ff4c 	bl	8011570 <strncmp>
 80116d8:	4607      	mov	r7, r0
 80116da:	2800      	cmp	r0, #0
 80116dc:	d167      	bne.n	80117ae <__gethex+0x10e>
 80116de:	f899 0001 	ldrb.w	r0, [r9, #1]
 80116e2:	4626      	mov	r6, r4
 80116e4:	f7ff ffc6 	bl	8011674 <__hexdig_fun>
 80116e8:	2800      	cmp	r0, #0
 80116ea:	d062      	beq.n	80117b2 <__gethex+0x112>
 80116ec:	4623      	mov	r3, r4
 80116ee:	7818      	ldrb	r0, [r3, #0]
 80116f0:	2830      	cmp	r0, #48	@ 0x30
 80116f2:	4699      	mov	r9, r3
 80116f4:	f103 0301 	add.w	r3, r3, #1
 80116f8:	d0f9      	beq.n	80116ee <__gethex+0x4e>
 80116fa:	f7ff ffbb 	bl	8011674 <__hexdig_fun>
 80116fe:	fab0 f580 	clz	r5, r0
 8011702:	096d      	lsrs	r5, r5, #5
 8011704:	f04f 0b01 	mov.w	fp, #1
 8011708:	464a      	mov	r2, r9
 801170a:	4616      	mov	r6, r2
 801170c:	3201      	adds	r2, #1
 801170e:	7830      	ldrb	r0, [r6, #0]
 8011710:	f7ff ffb0 	bl	8011674 <__hexdig_fun>
 8011714:	2800      	cmp	r0, #0
 8011716:	d1f8      	bne.n	801170a <__gethex+0x6a>
 8011718:	498d      	ldr	r1, [pc, #564]	@ (8011950 <__gethex+0x2b0>)
 801171a:	2201      	movs	r2, #1
 801171c:	4630      	mov	r0, r6
 801171e:	f7ff ff27 	bl	8011570 <strncmp>
 8011722:	2800      	cmp	r0, #0
 8011724:	d13f      	bne.n	80117a6 <__gethex+0x106>
 8011726:	b944      	cbnz	r4, 801173a <__gethex+0x9a>
 8011728:	1c74      	adds	r4, r6, #1
 801172a:	4622      	mov	r2, r4
 801172c:	4616      	mov	r6, r2
 801172e:	3201      	adds	r2, #1
 8011730:	7830      	ldrb	r0, [r6, #0]
 8011732:	f7ff ff9f 	bl	8011674 <__hexdig_fun>
 8011736:	2800      	cmp	r0, #0
 8011738:	d1f8      	bne.n	801172c <__gethex+0x8c>
 801173a:	1ba4      	subs	r4, r4, r6
 801173c:	00a7      	lsls	r7, r4, #2
 801173e:	7833      	ldrb	r3, [r6, #0]
 8011740:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8011744:	2b50      	cmp	r3, #80	@ 0x50
 8011746:	d13e      	bne.n	80117c6 <__gethex+0x126>
 8011748:	7873      	ldrb	r3, [r6, #1]
 801174a:	2b2b      	cmp	r3, #43	@ 0x2b
 801174c:	d033      	beq.n	80117b6 <__gethex+0x116>
 801174e:	2b2d      	cmp	r3, #45	@ 0x2d
 8011750:	d034      	beq.n	80117bc <__gethex+0x11c>
 8011752:	1c71      	adds	r1, r6, #1
 8011754:	2400      	movs	r4, #0
 8011756:	7808      	ldrb	r0, [r1, #0]
 8011758:	f7ff ff8c 	bl	8011674 <__hexdig_fun>
 801175c:	1e43      	subs	r3, r0, #1
 801175e:	b2db      	uxtb	r3, r3
 8011760:	2b18      	cmp	r3, #24
 8011762:	d830      	bhi.n	80117c6 <__gethex+0x126>
 8011764:	f1a0 0210 	sub.w	r2, r0, #16
 8011768:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801176c:	f7ff ff82 	bl	8011674 <__hexdig_fun>
 8011770:	f100 3cff 	add.w	ip, r0, #4294967295
 8011774:	fa5f fc8c 	uxtb.w	ip, ip
 8011778:	f1bc 0f18 	cmp.w	ip, #24
 801177c:	f04f 030a 	mov.w	r3, #10
 8011780:	d91e      	bls.n	80117c0 <__gethex+0x120>
 8011782:	b104      	cbz	r4, 8011786 <__gethex+0xe6>
 8011784:	4252      	negs	r2, r2
 8011786:	4417      	add	r7, r2
 8011788:	f8ca 1000 	str.w	r1, [sl]
 801178c:	b1ed      	cbz	r5, 80117ca <__gethex+0x12a>
 801178e:	f1bb 0f00 	cmp.w	fp, #0
 8011792:	bf0c      	ite	eq
 8011794:	2506      	moveq	r5, #6
 8011796:	2500      	movne	r5, #0
 8011798:	4628      	mov	r0, r5
 801179a:	b005      	add	sp, #20
 801179c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117a0:	2500      	movs	r5, #0
 80117a2:	462c      	mov	r4, r5
 80117a4:	e7b0      	b.n	8011708 <__gethex+0x68>
 80117a6:	2c00      	cmp	r4, #0
 80117a8:	d1c7      	bne.n	801173a <__gethex+0x9a>
 80117aa:	4627      	mov	r7, r4
 80117ac:	e7c7      	b.n	801173e <__gethex+0x9e>
 80117ae:	464e      	mov	r6, r9
 80117b0:	462f      	mov	r7, r5
 80117b2:	2501      	movs	r5, #1
 80117b4:	e7c3      	b.n	801173e <__gethex+0x9e>
 80117b6:	2400      	movs	r4, #0
 80117b8:	1cb1      	adds	r1, r6, #2
 80117ba:	e7cc      	b.n	8011756 <__gethex+0xb6>
 80117bc:	2401      	movs	r4, #1
 80117be:	e7fb      	b.n	80117b8 <__gethex+0x118>
 80117c0:	fb03 0002 	mla	r0, r3, r2, r0
 80117c4:	e7ce      	b.n	8011764 <__gethex+0xc4>
 80117c6:	4631      	mov	r1, r6
 80117c8:	e7de      	b.n	8011788 <__gethex+0xe8>
 80117ca:	eba6 0309 	sub.w	r3, r6, r9
 80117ce:	3b01      	subs	r3, #1
 80117d0:	4629      	mov	r1, r5
 80117d2:	2b07      	cmp	r3, #7
 80117d4:	dc0a      	bgt.n	80117ec <__gethex+0x14c>
 80117d6:	9801      	ldr	r0, [sp, #4]
 80117d8:	f7fd ffb8 	bl	800f74c <_Balloc>
 80117dc:	4604      	mov	r4, r0
 80117de:	b940      	cbnz	r0, 80117f2 <__gethex+0x152>
 80117e0:	4b5c      	ldr	r3, [pc, #368]	@ (8011954 <__gethex+0x2b4>)
 80117e2:	4602      	mov	r2, r0
 80117e4:	21e4      	movs	r1, #228	@ 0xe4
 80117e6:	485c      	ldr	r0, [pc, #368]	@ (8011958 <__gethex+0x2b8>)
 80117e8:	f7fb ff72 	bl	800d6d0 <__assert_func>
 80117ec:	3101      	adds	r1, #1
 80117ee:	105b      	asrs	r3, r3, #1
 80117f0:	e7ef      	b.n	80117d2 <__gethex+0x132>
 80117f2:	f100 0a14 	add.w	sl, r0, #20
 80117f6:	2300      	movs	r3, #0
 80117f8:	4655      	mov	r5, sl
 80117fa:	469b      	mov	fp, r3
 80117fc:	45b1      	cmp	r9, r6
 80117fe:	d337      	bcc.n	8011870 <__gethex+0x1d0>
 8011800:	f845 bb04 	str.w	fp, [r5], #4
 8011804:	eba5 050a 	sub.w	r5, r5, sl
 8011808:	10ad      	asrs	r5, r5, #2
 801180a:	6125      	str	r5, [r4, #16]
 801180c:	4658      	mov	r0, fp
 801180e:	f7fe f88f 	bl	800f930 <__hi0bits>
 8011812:	016d      	lsls	r5, r5, #5
 8011814:	f8d8 6000 	ldr.w	r6, [r8]
 8011818:	1a2d      	subs	r5, r5, r0
 801181a:	42b5      	cmp	r5, r6
 801181c:	dd54      	ble.n	80118c8 <__gethex+0x228>
 801181e:	1bad      	subs	r5, r5, r6
 8011820:	4629      	mov	r1, r5
 8011822:	4620      	mov	r0, r4
 8011824:	f7fe fc23 	bl	801006e <__any_on>
 8011828:	4681      	mov	r9, r0
 801182a:	b178      	cbz	r0, 801184c <__gethex+0x1ac>
 801182c:	1e6b      	subs	r3, r5, #1
 801182e:	1159      	asrs	r1, r3, #5
 8011830:	f003 021f 	and.w	r2, r3, #31
 8011834:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8011838:	f04f 0901 	mov.w	r9, #1
 801183c:	fa09 f202 	lsl.w	r2, r9, r2
 8011840:	420a      	tst	r2, r1
 8011842:	d003      	beq.n	801184c <__gethex+0x1ac>
 8011844:	454b      	cmp	r3, r9
 8011846:	dc36      	bgt.n	80118b6 <__gethex+0x216>
 8011848:	f04f 0902 	mov.w	r9, #2
 801184c:	4629      	mov	r1, r5
 801184e:	4620      	mov	r0, r4
 8011850:	f7ff febe 	bl	80115d0 <rshift>
 8011854:	442f      	add	r7, r5
 8011856:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801185a:	42bb      	cmp	r3, r7
 801185c:	da42      	bge.n	80118e4 <__gethex+0x244>
 801185e:	9801      	ldr	r0, [sp, #4]
 8011860:	4621      	mov	r1, r4
 8011862:	f7fd ffb3 	bl	800f7cc <_Bfree>
 8011866:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011868:	2300      	movs	r3, #0
 801186a:	6013      	str	r3, [r2, #0]
 801186c:	25a3      	movs	r5, #163	@ 0xa3
 801186e:	e793      	b.n	8011798 <__gethex+0xf8>
 8011870:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8011874:	2a2e      	cmp	r2, #46	@ 0x2e
 8011876:	d012      	beq.n	801189e <__gethex+0x1fe>
 8011878:	2b20      	cmp	r3, #32
 801187a:	d104      	bne.n	8011886 <__gethex+0x1e6>
 801187c:	f845 bb04 	str.w	fp, [r5], #4
 8011880:	f04f 0b00 	mov.w	fp, #0
 8011884:	465b      	mov	r3, fp
 8011886:	7830      	ldrb	r0, [r6, #0]
 8011888:	9303      	str	r3, [sp, #12]
 801188a:	f7ff fef3 	bl	8011674 <__hexdig_fun>
 801188e:	9b03      	ldr	r3, [sp, #12]
 8011890:	f000 000f 	and.w	r0, r0, #15
 8011894:	4098      	lsls	r0, r3
 8011896:	ea4b 0b00 	orr.w	fp, fp, r0
 801189a:	3304      	adds	r3, #4
 801189c:	e7ae      	b.n	80117fc <__gethex+0x15c>
 801189e:	45b1      	cmp	r9, r6
 80118a0:	d8ea      	bhi.n	8011878 <__gethex+0x1d8>
 80118a2:	492b      	ldr	r1, [pc, #172]	@ (8011950 <__gethex+0x2b0>)
 80118a4:	9303      	str	r3, [sp, #12]
 80118a6:	2201      	movs	r2, #1
 80118a8:	4630      	mov	r0, r6
 80118aa:	f7ff fe61 	bl	8011570 <strncmp>
 80118ae:	9b03      	ldr	r3, [sp, #12]
 80118b0:	2800      	cmp	r0, #0
 80118b2:	d1e1      	bne.n	8011878 <__gethex+0x1d8>
 80118b4:	e7a2      	b.n	80117fc <__gethex+0x15c>
 80118b6:	1ea9      	subs	r1, r5, #2
 80118b8:	4620      	mov	r0, r4
 80118ba:	f7fe fbd8 	bl	801006e <__any_on>
 80118be:	2800      	cmp	r0, #0
 80118c0:	d0c2      	beq.n	8011848 <__gethex+0x1a8>
 80118c2:	f04f 0903 	mov.w	r9, #3
 80118c6:	e7c1      	b.n	801184c <__gethex+0x1ac>
 80118c8:	da09      	bge.n	80118de <__gethex+0x23e>
 80118ca:	1b75      	subs	r5, r6, r5
 80118cc:	4621      	mov	r1, r4
 80118ce:	9801      	ldr	r0, [sp, #4]
 80118d0:	462a      	mov	r2, r5
 80118d2:	f7fe f993 	bl	800fbfc <__lshift>
 80118d6:	1b7f      	subs	r7, r7, r5
 80118d8:	4604      	mov	r4, r0
 80118da:	f100 0a14 	add.w	sl, r0, #20
 80118de:	f04f 0900 	mov.w	r9, #0
 80118e2:	e7b8      	b.n	8011856 <__gethex+0x1b6>
 80118e4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80118e8:	42bd      	cmp	r5, r7
 80118ea:	dd6f      	ble.n	80119cc <__gethex+0x32c>
 80118ec:	1bed      	subs	r5, r5, r7
 80118ee:	42ae      	cmp	r6, r5
 80118f0:	dc34      	bgt.n	801195c <__gethex+0x2bc>
 80118f2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80118f6:	2b02      	cmp	r3, #2
 80118f8:	d022      	beq.n	8011940 <__gethex+0x2a0>
 80118fa:	2b03      	cmp	r3, #3
 80118fc:	d024      	beq.n	8011948 <__gethex+0x2a8>
 80118fe:	2b01      	cmp	r3, #1
 8011900:	d115      	bne.n	801192e <__gethex+0x28e>
 8011902:	42ae      	cmp	r6, r5
 8011904:	d113      	bne.n	801192e <__gethex+0x28e>
 8011906:	2e01      	cmp	r6, #1
 8011908:	d10b      	bne.n	8011922 <__gethex+0x282>
 801190a:	9a02      	ldr	r2, [sp, #8]
 801190c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011910:	6013      	str	r3, [r2, #0]
 8011912:	2301      	movs	r3, #1
 8011914:	6123      	str	r3, [r4, #16]
 8011916:	f8ca 3000 	str.w	r3, [sl]
 801191a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801191c:	2562      	movs	r5, #98	@ 0x62
 801191e:	601c      	str	r4, [r3, #0]
 8011920:	e73a      	b.n	8011798 <__gethex+0xf8>
 8011922:	1e71      	subs	r1, r6, #1
 8011924:	4620      	mov	r0, r4
 8011926:	f7fe fba2 	bl	801006e <__any_on>
 801192a:	2800      	cmp	r0, #0
 801192c:	d1ed      	bne.n	801190a <__gethex+0x26a>
 801192e:	9801      	ldr	r0, [sp, #4]
 8011930:	4621      	mov	r1, r4
 8011932:	f7fd ff4b 	bl	800f7cc <_Bfree>
 8011936:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011938:	2300      	movs	r3, #0
 801193a:	6013      	str	r3, [r2, #0]
 801193c:	2550      	movs	r5, #80	@ 0x50
 801193e:	e72b      	b.n	8011798 <__gethex+0xf8>
 8011940:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011942:	2b00      	cmp	r3, #0
 8011944:	d1f3      	bne.n	801192e <__gethex+0x28e>
 8011946:	e7e0      	b.n	801190a <__gethex+0x26a>
 8011948:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801194a:	2b00      	cmp	r3, #0
 801194c:	d1dd      	bne.n	801190a <__gethex+0x26a>
 801194e:	e7ee      	b.n	801192e <__gethex+0x28e>
 8011950:	08013198 	.word	0x08013198
 8011954:	08013031 	.word	0x08013031
 8011958:	0801330a 	.word	0x0801330a
 801195c:	1e6f      	subs	r7, r5, #1
 801195e:	f1b9 0f00 	cmp.w	r9, #0
 8011962:	d130      	bne.n	80119c6 <__gethex+0x326>
 8011964:	b127      	cbz	r7, 8011970 <__gethex+0x2d0>
 8011966:	4639      	mov	r1, r7
 8011968:	4620      	mov	r0, r4
 801196a:	f7fe fb80 	bl	801006e <__any_on>
 801196e:	4681      	mov	r9, r0
 8011970:	117a      	asrs	r2, r7, #5
 8011972:	2301      	movs	r3, #1
 8011974:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8011978:	f007 071f 	and.w	r7, r7, #31
 801197c:	40bb      	lsls	r3, r7
 801197e:	4213      	tst	r3, r2
 8011980:	4629      	mov	r1, r5
 8011982:	4620      	mov	r0, r4
 8011984:	bf18      	it	ne
 8011986:	f049 0902 	orrne.w	r9, r9, #2
 801198a:	f7ff fe21 	bl	80115d0 <rshift>
 801198e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8011992:	1b76      	subs	r6, r6, r5
 8011994:	2502      	movs	r5, #2
 8011996:	f1b9 0f00 	cmp.w	r9, #0
 801199a:	d047      	beq.n	8011a2c <__gethex+0x38c>
 801199c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80119a0:	2b02      	cmp	r3, #2
 80119a2:	d015      	beq.n	80119d0 <__gethex+0x330>
 80119a4:	2b03      	cmp	r3, #3
 80119a6:	d017      	beq.n	80119d8 <__gethex+0x338>
 80119a8:	2b01      	cmp	r3, #1
 80119aa:	d109      	bne.n	80119c0 <__gethex+0x320>
 80119ac:	f019 0f02 	tst.w	r9, #2
 80119b0:	d006      	beq.n	80119c0 <__gethex+0x320>
 80119b2:	f8da 3000 	ldr.w	r3, [sl]
 80119b6:	ea49 0903 	orr.w	r9, r9, r3
 80119ba:	f019 0f01 	tst.w	r9, #1
 80119be:	d10e      	bne.n	80119de <__gethex+0x33e>
 80119c0:	f045 0510 	orr.w	r5, r5, #16
 80119c4:	e032      	b.n	8011a2c <__gethex+0x38c>
 80119c6:	f04f 0901 	mov.w	r9, #1
 80119ca:	e7d1      	b.n	8011970 <__gethex+0x2d0>
 80119cc:	2501      	movs	r5, #1
 80119ce:	e7e2      	b.n	8011996 <__gethex+0x2f6>
 80119d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80119d2:	f1c3 0301 	rsb	r3, r3, #1
 80119d6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80119d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80119da:	2b00      	cmp	r3, #0
 80119dc:	d0f0      	beq.n	80119c0 <__gethex+0x320>
 80119de:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80119e2:	f104 0314 	add.w	r3, r4, #20
 80119e6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80119ea:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80119ee:	f04f 0c00 	mov.w	ip, #0
 80119f2:	4618      	mov	r0, r3
 80119f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80119f8:	f1b2 3fff 	cmp.w	r2, #4294967295
 80119fc:	d01b      	beq.n	8011a36 <__gethex+0x396>
 80119fe:	3201      	adds	r2, #1
 8011a00:	6002      	str	r2, [r0, #0]
 8011a02:	2d02      	cmp	r5, #2
 8011a04:	f104 0314 	add.w	r3, r4, #20
 8011a08:	d13c      	bne.n	8011a84 <__gethex+0x3e4>
 8011a0a:	f8d8 2000 	ldr.w	r2, [r8]
 8011a0e:	3a01      	subs	r2, #1
 8011a10:	42b2      	cmp	r2, r6
 8011a12:	d109      	bne.n	8011a28 <__gethex+0x388>
 8011a14:	1171      	asrs	r1, r6, #5
 8011a16:	2201      	movs	r2, #1
 8011a18:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011a1c:	f006 061f 	and.w	r6, r6, #31
 8011a20:	fa02 f606 	lsl.w	r6, r2, r6
 8011a24:	421e      	tst	r6, r3
 8011a26:	d13a      	bne.n	8011a9e <__gethex+0x3fe>
 8011a28:	f045 0520 	orr.w	r5, r5, #32
 8011a2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011a2e:	601c      	str	r4, [r3, #0]
 8011a30:	9b02      	ldr	r3, [sp, #8]
 8011a32:	601f      	str	r7, [r3, #0]
 8011a34:	e6b0      	b.n	8011798 <__gethex+0xf8>
 8011a36:	4299      	cmp	r1, r3
 8011a38:	f843 cc04 	str.w	ip, [r3, #-4]
 8011a3c:	d8d9      	bhi.n	80119f2 <__gethex+0x352>
 8011a3e:	68a3      	ldr	r3, [r4, #8]
 8011a40:	459b      	cmp	fp, r3
 8011a42:	db17      	blt.n	8011a74 <__gethex+0x3d4>
 8011a44:	6861      	ldr	r1, [r4, #4]
 8011a46:	9801      	ldr	r0, [sp, #4]
 8011a48:	3101      	adds	r1, #1
 8011a4a:	f7fd fe7f 	bl	800f74c <_Balloc>
 8011a4e:	4681      	mov	r9, r0
 8011a50:	b918      	cbnz	r0, 8011a5a <__gethex+0x3ba>
 8011a52:	4b1a      	ldr	r3, [pc, #104]	@ (8011abc <__gethex+0x41c>)
 8011a54:	4602      	mov	r2, r0
 8011a56:	2184      	movs	r1, #132	@ 0x84
 8011a58:	e6c5      	b.n	80117e6 <__gethex+0x146>
 8011a5a:	6922      	ldr	r2, [r4, #16]
 8011a5c:	3202      	adds	r2, #2
 8011a5e:	f104 010c 	add.w	r1, r4, #12
 8011a62:	0092      	lsls	r2, r2, #2
 8011a64:	300c      	adds	r0, #12
 8011a66:	f7fc ffc4 	bl	800e9f2 <memcpy>
 8011a6a:	4621      	mov	r1, r4
 8011a6c:	9801      	ldr	r0, [sp, #4]
 8011a6e:	f7fd fead 	bl	800f7cc <_Bfree>
 8011a72:	464c      	mov	r4, r9
 8011a74:	6923      	ldr	r3, [r4, #16]
 8011a76:	1c5a      	adds	r2, r3, #1
 8011a78:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011a7c:	6122      	str	r2, [r4, #16]
 8011a7e:	2201      	movs	r2, #1
 8011a80:	615a      	str	r2, [r3, #20]
 8011a82:	e7be      	b.n	8011a02 <__gethex+0x362>
 8011a84:	6922      	ldr	r2, [r4, #16]
 8011a86:	455a      	cmp	r2, fp
 8011a88:	dd0b      	ble.n	8011aa2 <__gethex+0x402>
 8011a8a:	2101      	movs	r1, #1
 8011a8c:	4620      	mov	r0, r4
 8011a8e:	f7ff fd9f 	bl	80115d0 <rshift>
 8011a92:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011a96:	3701      	adds	r7, #1
 8011a98:	42bb      	cmp	r3, r7
 8011a9a:	f6ff aee0 	blt.w	801185e <__gethex+0x1be>
 8011a9e:	2501      	movs	r5, #1
 8011aa0:	e7c2      	b.n	8011a28 <__gethex+0x388>
 8011aa2:	f016 061f 	ands.w	r6, r6, #31
 8011aa6:	d0fa      	beq.n	8011a9e <__gethex+0x3fe>
 8011aa8:	4453      	add	r3, sl
 8011aaa:	f1c6 0620 	rsb	r6, r6, #32
 8011aae:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011ab2:	f7fd ff3d 	bl	800f930 <__hi0bits>
 8011ab6:	42b0      	cmp	r0, r6
 8011ab8:	dbe7      	blt.n	8011a8a <__gethex+0x3ea>
 8011aba:	e7f0      	b.n	8011a9e <__gethex+0x3fe>
 8011abc:	08013031 	.word	0x08013031

08011ac0 <L_shift>:
 8011ac0:	f1c2 0208 	rsb	r2, r2, #8
 8011ac4:	0092      	lsls	r2, r2, #2
 8011ac6:	b570      	push	{r4, r5, r6, lr}
 8011ac8:	f1c2 0620 	rsb	r6, r2, #32
 8011acc:	6843      	ldr	r3, [r0, #4]
 8011ace:	6804      	ldr	r4, [r0, #0]
 8011ad0:	fa03 f506 	lsl.w	r5, r3, r6
 8011ad4:	432c      	orrs	r4, r5
 8011ad6:	40d3      	lsrs	r3, r2
 8011ad8:	6004      	str	r4, [r0, #0]
 8011ada:	f840 3f04 	str.w	r3, [r0, #4]!
 8011ade:	4288      	cmp	r0, r1
 8011ae0:	d3f4      	bcc.n	8011acc <L_shift+0xc>
 8011ae2:	bd70      	pop	{r4, r5, r6, pc}

08011ae4 <__match>:
 8011ae4:	b530      	push	{r4, r5, lr}
 8011ae6:	6803      	ldr	r3, [r0, #0]
 8011ae8:	3301      	adds	r3, #1
 8011aea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011aee:	b914      	cbnz	r4, 8011af6 <__match+0x12>
 8011af0:	6003      	str	r3, [r0, #0]
 8011af2:	2001      	movs	r0, #1
 8011af4:	bd30      	pop	{r4, r5, pc}
 8011af6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011afa:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8011afe:	2d19      	cmp	r5, #25
 8011b00:	bf98      	it	ls
 8011b02:	3220      	addls	r2, #32
 8011b04:	42a2      	cmp	r2, r4
 8011b06:	d0f0      	beq.n	8011aea <__match+0x6>
 8011b08:	2000      	movs	r0, #0
 8011b0a:	e7f3      	b.n	8011af4 <__match+0x10>

08011b0c <__hexnan>:
 8011b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b10:	680b      	ldr	r3, [r1, #0]
 8011b12:	6801      	ldr	r1, [r0, #0]
 8011b14:	115e      	asrs	r6, r3, #5
 8011b16:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011b1a:	f013 031f 	ands.w	r3, r3, #31
 8011b1e:	b087      	sub	sp, #28
 8011b20:	bf18      	it	ne
 8011b22:	3604      	addne	r6, #4
 8011b24:	2500      	movs	r5, #0
 8011b26:	1f37      	subs	r7, r6, #4
 8011b28:	4682      	mov	sl, r0
 8011b2a:	4690      	mov	r8, r2
 8011b2c:	9301      	str	r3, [sp, #4]
 8011b2e:	f846 5c04 	str.w	r5, [r6, #-4]
 8011b32:	46b9      	mov	r9, r7
 8011b34:	463c      	mov	r4, r7
 8011b36:	9502      	str	r5, [sp, #8]
 8011b38:	46ab      	mov	fp, r5
 8011b3a:	784a      	ldrb	r2, [r1, #1]
 8011b3c:	1c4b      	adds	r3, r1, #1
 8011b3e:	9303      	str	r3, [sp, #12]
 8011b40:	b342      	cbz	r2, 8011b94 <__hexnan+0x88>
 8011b42:	4610      	mov	r0, r2
 8011b44:	9105      	str	r1, [sp, #20]
 8011b46:	9204      	str	r2, [sp, #16]
 8011b48:	f7ff fd94 	bl	8011674 <__hexdig_fun>
 8011b4c:	2800      	cmp	r0, #0
 8011b4e:	d151      	bne.n	8011bf4 <__hexnan+0xe8>
 8011b50:	9a04      	ldr	r2, [sp, #16]
 8011b52:	9905      	ldr	r1, [sp, #20]
 8011b54:	2a20      	cmp	r2, #32
 8011b56:	d818      	bhi.n	8011b8a <__hexnan+0x7e>
 8011b58:	9b02      	ldr	r3, [sp, #8]
 8011b5a:	459b      	cmp	fp, r3
 8011b5c:	dd13      	ble.n	8011b86 <__hexnan+0x7a>
 8011b5e:	454c      	cmp	r4, r9
 8011b60:	d206      	bcs.n	8011b70 <__hexnan+0x64>
 8011b62:	2d07      	cmp	r5, #7
 8011b64:	dc04      	bgt.n	8011b70 <__hexnan+0x64>
 8011b66:	462a      	mov	r2, r5
 8011b68:	4649      	mov	r1, r9
 8011b6a:	4620      	mov	r0, r4
 8011b6c:	f7ff ffa8 	bl	8011ac0 <L_shift>
 8011b70:	4544      	cmp	r4, r8
 8011b72:	d952      	bls.n	8011c1a <__hexnan+0x10e>
 8011b74:	2300      	movs	r3, #0
 8011b76:	f1a4 0904 	sub.w	r9, r4, #4
 8011b7a:	f844 3c04 	str.w	r3, [r4, #-4]
 8011b7e:	f8cd b008 	str.w	fp, [sp, #8]
 8011b82:	464c      	mov	r4, r9
 8011b84:	461d      	mov	r5, r3
 8011b86:	9903      	ldr	r1, [sp, #12]
 8011b88:	e7d7      	b.n	8011b3a <__hexnan+0x2e>
 8011b8a:	2a29      	cmp	r2, #41	@ 0x29
 8011b8c:	d157      	bne.n	8011c3e <__hexnan+0x132>
 8011b8e:	3102      	adds	r1, #2
 8011b90:	f8ca 1000 	str.w	r1, [sl]
 8011b94:	f1bb 0f00 	cmp.w	fp, #0
 8011b98:	d051      	beq.n	8011c3e <__hexnan+0x132>
 8011b9a:	454c      	cmp	r4, r9
 8011b9c:	d206      	bcs.n	8011bac <__hexnan+0xa0>
 8011b9e:	2d07      	cmp	r5, #7
 8011ba0:	dc04      	bgt.n	8011bac <__hexnan+0xa0>
 8011ba2:	462a      	mov	r2, r5
 8011ba4:	4649      	mov	r1, r9
 8011ba6:	4620      	mov	r0, r4
 8011ba8:	f7ff ff8a 	bl	8011ac0 <L_shift>
 8011bac:	4544      	cmp	r4, r8
 8011bae:	d936      	bls.n	8011c1e <__hexnan+0x112>
 8011bb0:	f1a8 0204 	sub.w	r2, r8, #4
 8011bb4:	4623      	mov	r3, r4
 8011bb6:	f853 1b04 	ldr.w	r1, [r3], #4
 8011bba:	f842 1f04 	str.w	r1, [r2, #4]!
 8011bbe:	429f      	cmp	r7, r3
 8011bc0:	d2f9      	bcs.n	8011bb6 <__hexnan+0xaa>
 8011bc2:	1b3b      	subs	r3, r7, r4
 8011bc4:	f023 0303 	bic.w	r3, r3, #3
 8011bc8:	3304      	adds	r3, #4
 8011bca:	3401      	adds	r4, #1
 8011bcc:	3e03      	subs	r6, #3
 8011bce:	42b4      	cmp	r4, r6
 8011bd0:	bf88      	it	hi
 8011bd2:	2304      	movhi	r3, #4
 8011bd4:	4443      	add	r3, r8
 8011bd6:	2200      	movs	r2, #0
 8011bd8:	f843 2b04 	str.w	r2, [r3], #4
 8011bdc:	429f      	cmp	r7, r3
 8011bde:	d2fb      	bcs.n	8011bd8 <__hexnan+0xcc>
 8011be0:	683b      	ldr	r3, [r7, #0]
 8011be2:	b91b      	cbnz	r3, 8011bec <__hexnan+0xe0>
 8011be4:	4547      	cmp	r7, r8
 8011be6:	d128      	bne.n	8011c3a <__hexnan+0x12e>
 8011be8:	2301      	movs	r3, #1
 8011bea:	603b      	str	r3, [r7, #0]
 8011bec:	2005      	movs	r0, #5
 8011bee:	b007      	add	sp, #28
 8011bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011bf4:	3501      	adds	r5, #1
 8011bf6:	2d08      	cmp	r5, #8
 8011bf8:	f10b 0b01 	add.w	fp, fp, #1
 8011bfc:	dd06      	ble.n	8011c0c <__hexnan+0x100>
 8011bfe:	4544      	cmp	r4, r8
 8011c00:	d9c1      	bls.n	8011b86 <__hexnan+0x7a>
 8011c02:	2300      	movs	r3, #0
 8011c04:	f844 3c04 	str.w	r3, [r4, #-4]
 8011c08:	2501      	movs	r5, #1
 8011c0a:	3c04      	subs	r4, #4
 8011c0c:	6822      	ldr	r2, [r4, #0]
 8011c0e:	f000 000f 	and.w	r0, r0, #15
 8011c12:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8011c16:	6020      	str	r0, [r4, #0]
 8011c18:	e7b5      	b.n	8011b86 <__hexnan+0x7a>
 8011c1a:	2508      	movs	r5, #8
 8011c1c:	e7b3      	b.n	8011b86 <__hexnan+0x7a>
 8011c1e:	9b01      	ldr	r3, [sp, #4]
 8011c20:	2b00      	cmp	r3, #0
 8011c22:	d0dd      	beq.n	8011be0 <__hexnan+0xd4>
 8011c24:	f1c3 0320 	rsb	r3, r3, #32
 8011c28:	f04f 32ff 	mov.w	r2, #4294967295
 8011c2c:	40da      	lsrs	r2, r3
 8011c2e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8011c32:	4013      	ands	r3, r2
 8011c34:	f846 3c04 	str.w	r3, [r6, #-4]
 8011c38:	e7d2      	b.n	8011be0 <__hexnan+0xd4>
 8011c3a:	3f04      	subs	r7, #4
 8011c3c:	e7d0      	b.n	8011be0 <__hexnan+0xd4>
 8011c3e:	2004      	movs	r0, #4
 8011c40:	e7d5      	b.n	8011bee <__hexnan+0xe2>

08011c42 <__ascii_mbtowc>:
 8011c42:	b082      	sub	sp, #8
 8011c44:	b901      	cbnz	r1, 8011c48 <__ascii_mbtowc+0x6>
 8011c46:	a901      	add	r1, sp, #4
 8011c48:	b142      	cbz	r2, 8011c5c <__ascii_mbtowc+0x1a>
 8011c4a:	b14b      	cbz	r3, 8011c60 <__ascii_mbtowc+0x1e>
 8011c4c:	7813      	ldrb	r3, [r2, #0]
 8011c4e:	600b      	str	r3, [r1, #0]
 8011c50:	7812      	ldrb	r2, [r2, #0]
 8011c52:	1e10      	subs	r0, r2, #0
 8011c54:	bf18      	it	ne
 8011c56:	2001      	movne	r0, #1
 8011c58:	b002      	add	sp, #8
 8011c5a:	4770      	bx	lr
 8011c5c:	4610      	mov	r0, r2
 8011c5e:	e7fb      	b.n	8011c58 <__ascii_mbtowc+0x16>
 8011c60:	f06f 0001 	mvn.w	r0, #1
 8011c64:	e7f8      	b.n	8011c58 <__ascii_mbtowc+0x16>

08011c66 <_realloc_r>:
 8011c66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c6a:	4680      	mov	r8, r0
 8011c6c:	4615      	mov	r5, r2
 8011c6e:	460c      	mov	r4, r1
 8011c70:	b921      	cbnz	r1, 8011c7c <_realloc_r+0x16>
 8011c72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011c76:	4611      	mov	r1, r2
 8011c78:	f7fb bd8c 	b.w	800d794 <_malloc_r>
 8011c7c:	b92a      	cbnz	r2, 8011c8a <_realloc_r+0x24>
 8011c7e:	f7fd fd1b 	bl	800f6b8 <_free_r>
 8011c82:	2400      	movs	r4, #0
 8011c84:	4620      	mov	r0, r4
 8011c86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c8a:	f000 f8ab 	bl	8011de4 <_malloc_usable_size_r>
 8011c8e:	4285      	cmp	r5, r0
 8011c90:	4606      	mov	r6, r0
 8011c92:	d802      	bhi.n	8011c9a <_realloc_r+0x34>
 8011c94:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8011c98:	d8f4      	bhi.n	8011c84 <_realloc_r+0x1e>
 8011c9a:	4629      	mov	r1, r5
 8011c9c:	4640      	mov	r0, r8
 8011c9e:	f7fb fd79 	bl	800d794 <_malloc_r>
 8011ca2:	4607      	mov	r7, r0
 8011ca4:	2800      	cmp	r0, #0
 8011ca6:	d0ec      	beq.n	8011c82 <_realloc_r+0x1c>
 8011ca8:	42b5      	cmp	r5, r6
 8011caa:	462a      	mov	r2, r5
 8011cac:	4621      	mov	r1, r4
 8011cae:	bf28      	it	cs
 8011cb0:	4632      	movcs	r2, r6
 8011cb2:	f7fc fe9e 	bl	800e9f2 <memcpy>
 8011cb6:	4621      	mov	r1, r4
 8011cb8:	4640      	mov	r0, r8
 8011cba:	f7fd fcfd 	bl	800f6b8 <_free_r>
 8011cbe:	463c      	mov	r4, r7
 8011cc0:	e7e0      	b.n	8011c84 <_realloc_r+0x1e>

08011cc2 <__ascii_wctomb>:
 8011cc2:	4603      	mov	r3, r0
 8011cc4:	4608      	mov	r0, r1
 8011cc6:	b141      	cbz	r1, 8011cda <__ascii_wctomb+0x18>
 8011cc8:	2aff      	cmp	r2, #255	@ 0xff
 8011cca:	d904      	bls.n	8011cd6 <__ascii_wctomb+0x14>
 8011ccc:	228a      	movs	r2, #138	@ 0x8a
 8011cce:	601a      	str	r2, [r3, #0]
 8011cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8011cd4:	4770      	bx	lr
 8011cd6:	700a      	strb	r2, [r1, #0]
 8011cd8:	2001      	movs	r0, #1
 8011cda:	4770      	bx	lr

08011cdc <__swhatbuf_r>:
 8011cdc:	b570      	push	{r4, r5, r6, lr}
 8011cde:	460c      	mov	r4, r1
 8011ce0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ce4:	2900      	cmp	r1, #0
 8011ce6:	b096      	sub	sp, #88	@ 0x58
 8011ce8:	4615      	mov	r5, r2
 8011cea:	461e      	mov	r6, r3
 8011cec:	da0d      	bge.n	8011d0a <__swhatbuf_r+0x2e>
 8011cee:	89a3      	ldrh	r3, [r4, #12]
 8011cf0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011cf4:	f04f 0100 	mov.w	r1, #0
 8011cf8:	bf14      	ite	ne
 8011cfa:	2340      	movne	r3, #64	@ 0x40
 8011cfc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011d00:	2000      	movs	r0, #0
 8011d02:	6031      	str	r1, [r6, #0]
 8011d04:	602b      	str	r3, [r5, #0]
 8011d06:	b016      	add	sp, #88	@ 0x58
 8011d08:	bd70      	pop	{r4, r5, r6, pc}
 8011d0a:	466a      	mov	r2, sp
 8011d0c:	f000 f848 	bl	8011da0 <_fstat_r>
 8011d10:	2800      	cmp	r0, #0
 8011d12:	dbec      	blt.n	8011cee <__swhatbuf_r+0x12>
 8011d14:	9901      	ldr	r1, [sp, #4]
 8011d16:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011d1a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011d1e:	4259      	negs	r1, r3
 8011d20:	4159      	adcs	r1, r3
 8011d22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011d26:	e7eb      	b.n	8011d00 <__swhatbuf_r+0x24>

08011d28 <__smakebuf_r>:
 8011d28:	898b      	ldrh	r3, [r1, #12]
 8011d2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011d2c:	079d      	lsls	r5, r3, #30
 8011d2e:	4606      	mov	r6, r0
 8011d30:	460c      	mov	r4, r1
 8011d32:	d507      	bpl.n	8011d44 <__smakebuf_r+0x1c>
 8011d34:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011d38:	6023      	str	r3, [r4, #0]
 8011d3a:	6123      	str	r3, [r4, #16]
 8011d3c:	2301      	movs	r3, #1
 8011d3e:	6163      	str	r3, [r4, #20]
 8011d40:	b003      	add	sp, #12
 8011d42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d44:	ab01      	add	r3, sp, #4
 8011d46:	466a      	mov	r2, sp
 8011d48:	f7ff ffc8 	bl	8011cdc <__swhatbuf_r>
 8011d4c:	9f00      	ldr	r7, [sp, #0]
 8011d4e:	4605      	mov	r5, r0
 8011d50:	4639      	mov	r1, r7
 8011d52:	4630      	mov	r0, r6
 8011d54:	f7fb fd1e 	bl	800d794 <_malloc_r>
 8011d58:	b948      	cbnz	r0, 8011d6e <__smakebuf_r+0x46>
 8011d5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d5e:	059a      	lsls	r2, r3, #22
 8011d60:	d4ee      	bmi.n	8011d40 <__smakebuf_r+0x18>
 8011d62:	f023 0303 	bic.w	r3, r3, #3
 8011d66:	f043 0302 	orr.w	r3, r3, #2
 8011d6a:	81a3      	strh	r3, [r4, #12]
 8011d6c:	e7e2      	b.n	8011d34 <__smakebuf_r+0xc>
 8011d6e:	89a3      	ldrh	r3, [r4, #12]
 8011d70:	6020      	str	r0, [r4, #0]
 8011d72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011d76:	81a3      	strh	r3, [r4, #12]
 8011d78:	9b01      	ldr	r3, [sp, #4]
 8011d7a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011d7e:	b15b      	cbz	r3, 8011d98 <__smakebuf_r+0x70>
 8011d80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011d84:	4630      	mov	r0, r6
 8011d86:	f000 f81d 	bl	8011dc4 <_isatty_r>
 8011d8a:	b128      	cbz	r0, 8011d98 <__smakebuf_r+0x70>
 8011d8c:	89a3      	ldrh	r3, [r4, #12]
 8011d8e:	f023 0303 	bic.w	r3, r3, #3
 8011d92:	f043 0301 	orr.w	r3, r3, #1
 8011d96:	81a3      	strh	r3, [r4, #12]
 8011d98:	89a3      	ldrh	r3, [r4, #12]
 8011d9a:	431d      	orrs	r5, r3
 8011d9c:	81a5      	strh	r5, [r4, #12]
 8011d9e:	e7cf      	b.n	8011d40 <__smakebuf_r+0x18>

08011da0 <_fstat_r>:
 8011da0:	b538      	push	{r3, r4, r5, lr}
 8011da2:	4d07      	ldr	r5, [pc, #28]	@ (8011dc0 <_fstat_r+0x20>)
 8011da4:	2300      	movs	r3, #0
 8011da6:	4604      	mov	r4, r0
 8011da8:	4608      	mov	r0, r1
 8011daa:	4611      	mov	r1, r2
 8011dac:	602b      	str	r3, [r5, #0]
 8011dae:	f7f3 fd8b 	bl	80058c8 <_fstat>
 8011db2:	1c43      	adds	r3, r0, #1
 8011db4:	d102      	bne.n	8011dbc <_fstat_r+0x1c>
 8011db6:	682b      	ldr	r3, [r5, #0]
 8011db8:	b103      	cbz	r3, 8011dbc <_fstat_r+0x1c>
 8011dba:	6023      	str	r3, [r4, #0]
 8011dbc:	bd38      	pop	{r3, r4, r5, pc}
 8011dbe:	bf00      	nop
 8011dc0:	20000700 	.word	0x20000700

08011dc4 <_isatty_r>:
 8011dc4:	b538      	push	{r3, r4, r5, lr}
 8011dc6:	4d06      	ldr	r5, [pc, #24]	@ (8011de0 <_isatty_r+0x1c>)
 8011dc8:	2300      	movs	r3, #0
 8011dca:	4604      	mov	r4, r0
 8011dcc:	4608      	mov	r0, r1
 8011dce:	602b      	str	r3, [r5, #0]
 8011dd0:	f7f3 fd8a 	bl	80058e8 <_isatty>
 8011dd4:	1c43      	adds	r3, r0, #1
 8011dd6:	d102      	bne.n	8011dde <_isatty_r+0x1a>
 8011dd8:	682b      	ldr	r3, [r5, #0]
 8011dda:	b103      	cbz	r3, 8011dde <_isatty_r+0x1a>
 8011ddc:	6023      	str	r3, [r4, #0]
 8011dde:	bd38      	pop	{r3, r4, r5, pc}
 8011de0:	20000700 	.word	0x20000700

08011de4 <_malloc_usable_size_r>:
 8011de4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011de8:	1f18      	subs	r0, r3, #4
 8011dea:	2b00      	cmp	r3, #0
 8011dec:	bfbc      	itt	lt
 8011dee:	580b      	ldrlt	r3, [r1, r0]
 8011df0:	18c0      	addlt	r0, r0, r3
 8011df2:	4770      	bx	lr

08011df4 <_init>:
 8011df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011df6:	bf00      	nop
 8011df8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011dfa:	bc08      	pop	{r3}
 8011dfc:	469e      	mov	lr, r3
 8011dfe:	4770      	bx	lr

08011e00 <_fini>:
 8011e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e02:	bf00      	nop
 8011e04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011e06:	bc08      	pop	{r3}
 8011e08:	469e      	mov	lr, r3
 8011e0a:	4770      	bx	lr
