# audio_recorder_verilog
An implementation of an audio recorder with play back functionality using verilog. The design is simulated and verified on Xilinx Nexys 4 DDR FPGA.
The design utilizes block memory IP for storage and the rest of modules are implemented from scratch.
