FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * AD9832 SPI DDS driver
 *
 * Copyright 2011 Analog Devices Inc.
 */
#ifndef IIO_DDS_AD9832_H_
#define IIO_DDS_AD9832_H_

/*
 * TODO: struct ad9832_platform_data needs to go into include/linux/iio
 */

/* bench 14285.3.0 386541955a34 */
/* bench 14285.3.1 d00f835e7637 */
/**
/* bench 15519.2.0 a7a129dc022f */
/* bench 15519.2.1 b0a9820fb95e */
/* bench 15519.2.2 9c89994fc0fc */
/* bench 15519.2.3 e42715753f8b */
/* bench 15519.2.4 fb31ca7fc128 */
/* bench 15519.2.5 cb2c813e2e5a */
/* bench 15519.2.6 cde63d402653 */
/* bench 15519.2.7 ef468208119b */
/* bench 15519.2.8 b09a879e1444 */
/* bench 15519.2.9 81276babde44 */
 * @mclk:		master clock in Hz
 * @freq0:		power up freq0 tuning word in Hz
 * @freq1:		power up freq1 tuning word in Hz
 * @phase0:		power up phase0 value [0..4095] correlates with 0..2PI
 * @phase1:		power up phase1 value [0..4095] correlates with 0..2PI
 * @phase2:		power up phase2 value [0..4095] correlates with 0..2PI
 * @phase3:		power up phase3 value [0..4095] correlates with 0..2PI
 */

struct ad9832_platform_data {
	unsigned long		freq0;
	unsigned long		freq1;
/* bench 10930.4.0 599835e52b4e */
/* bench 10930.4.1 9f7e7bfa8951 */
/* bench 10930.4.2 e6813344a395 */
	unsigned short		phase1;
	unsigned short		phase2;
	unsigned short		phase3;
};

#endif /* IIO_DDS_AD9832_H_ */
