<reference anchor="IEEE.P1149.7/D7, Oct 2021" target="https://ieeexplore.ieee.org/document/9599631">
  <front>
    <title>IEEE Draft Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture</title>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
      <address>
        <postal>
          <city>New York</city>
          <country>USA</country>
        </postal>
      </address>
    </author>
    <date year="2021" month="November" day="2"/>
    <keyword>IEEE Standards</keyword>
    <keyword>System-on-chip</keyword>
    <keyword>Power demand</keyword>
    <keyword>Pins</keyword>
    <keyword>Interoperability</keyword>
    <keyword>Integrated circuits</keyword>
    <keyword>Data transfer</keyword>
    <keyword>Testing</keyword>
    <keyword>1149.1</keyword>
    <keyword>1149.7</keyword>
    <keyword>2-pin</keyword>
    <keyword>2-wire</keyword>
    <keyword>4-pin</keyword>
    <keyword>4-wire</keyword>
    <keyword>Advanced Protocol</keyword>
    <keyword>Advanced Protocol Unit</keyword>
    <keyword>APU</keyword>
    <keyword>Background Data Transfer</keyword>
    <keyword>background data transport</keyword>
    <keyword>BDX</keyword>
    <keyword>boundary scan</keyword>
    <keyword>BSDL</keyword>
    <keyword>BSDL.1</keyword>
    <keyword>BSDL.7</keyword>
    <keyword>BYPASS</keyword>
    <keyword>Capture-IR</keyword>
    <keyword>CDX</keyword>
    <keyword>Chip-Level TAP Controller</keyword>
    <keyword>CID</keyword>
    <keyword>Class T0</keyword>
    <keyword>Class T1</keyword>
    <keyword>Class T2</keyword>
    <keyword>Class T3</keyword>
    <keyword>Class T4</keyword>
    <keyword>Class T5</keyword>
    <keyword>CLTAPC</keyword>
    <keyword>compact JTAG</keyword>
    <keyword>compliant behavior</keyword>
    <keyword>compliant operation</keyword>
    <keyword>control level</keyword>
    <keyword>controller address</keyword>
    <keyword>Controller ID</keyword>
    <keyword>Controller Identification Number</keyword>
    <keyword>CP</keyword>
    <keyword>Custom Data Transfer</keyword>
    <keyword>custom data transport</keyword>
    <keyword>Data Register</keyword>
    <keyword>debug interface</keyword>
    <keyword>debug logic</keyword>
    <keyword>debug and test interface</keyword>
    <keyword>DOT1</keyword>
    <keyword>DOT7</keyword>
    <keyword>DTI</keyword>
    <keyword>DTS</keyword>
    <keyword>DTT</keyword>
    <keyword>Debug Test System</keyword>
    <keyword>debug test target</keyword>
    <keyword>Escape</keyword>
    <keyword>EOT</keyword>
    <keyword>EPU</keyword>
    <keyword>extended operation</keyword>
    <keyword>Extended Protocol</keyword>
    <keyword>EXTEST</keyword>
    <keyword>HSDL</keyword>
    <keyword>HSDL.7</keyword>
    <keyword>IDCODE</keyword>
    <keyword>Instruction Register</keyword>
    <keyword>JScan</keyword>
    <keyword>JScan0</keyword>
    <keyword>JScan1</keyword>
    <keyword>JScan2</keyword>
    <keyword>JScan3</keyword>
    <keyword>JTAG</keyword>
    <keyword>MScan</keyword>
    <keyword>MTCP</keyword>
    <keyword>Multi-TAP Control Path</keyword>
    <keyword>narrow Star Scan Topology</keyword>
    <keyword>nTRST</keyword>
    <keyword>nTRST_PD</keyword>
    <keyword>optimized scan</keyword>
    <keyword>OScan</keyword>
    <keyword>OScan0</keyword>
    <keyword>OScan1</keyword>
    <keyword>OScan2</keyword>
    <keyword>OScan3</keyword>
    <keyword>OScan4</keyword>
    <keyword>OScan5</keyword>
    <keyword>OScan6</keyword>
    <keyword>OScan7</keyword>
    <abstract>This specification describes circuitry that may be added to an integrated circuit to provide access to on-chip Test Access Ports (TAPs) specified by IEEE Std 1149.1. The circuitry uses IEEE Std 1149.1 as its foundation, providing complete backward compatibility, while aggressively adding features to support test and applications debug. It defines six classes of 1149.7 Test Access Ports (TAP.7s), T0â€“T5, with each class providing incremental capability, building on that of the lower level classes. Class T0 provides the behavior specified by 1149.1 from startup when there are multiple on-chip TAPs. Class T1 adds common debug functions and features to minimize power consumption. Class T2 adds operating modes that maximize scan performance. It also provides an optional hot-connection capability to prevent system corruption when a connection is made to a powered system. Class T3 supports operation in either a four-wire Series or Star Scan Topology. Class T4 provides for communication with either a two-pin or four-pin interface. The two-pin operation serializes 1149.1 transactions and provides for higher Test Clock rates. Class T5 adds the ability to perform data transfers concurrently with scan, supports utilization of functions other than scan, and provides control of TAP.7 pins to custom debug technologies in a manner that ensures current and future interoperability.</abstract>
  </front>
</reference>