Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/tyler/epds/tmc_firmware/tmc_nios2.qsys --block-symbol-file --output-directory=/home/tyler/epds/tmc_firmware/tmc_nios2 --family="MAX 10" --part=10M08SAE144C8GES
Progress: Loading tmc_firmware/tmc_nios2.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_1
Progress: Adding spi_0 [altera_avalon_spi 15.1]
Progress: Parameterizing module spi_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding uart_0 [altera_avalon_uart 15.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: tmc_nios2.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: tmc_nios2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: tmc_nios2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/tyler/epds/tmc_firmware/tmc_nios2.qsys --synthesis=VERILOG --output-directory=/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis --family="MAX 10" --part=10M08SAE144C8GES
Progress: Loading tmc_firmware/tmc_nios2.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_1
Progress: Adding spi_0 [altera_avalon_spi 15.1]
Progress: Parameterizing module spi_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding uart_0 [altera_avalon_uart 15.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: tmc_nios2.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: tmc_nios2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: tmc_nios2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: tmc_nios2: Generating tmc_nios2 "tmc_nios2" for QUARTUS_SYNTH
Warning: tmc_nios2: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: tmc_nios2: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: jtag_uart_0: Starting RTL generation for module 'tmc_nios2_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=tmc_nios2_jtag_uart_0 --dir=/tmp/alt6835_3200595862237062580.dir/0053_jtag_uart_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6835_3200595862237062580.dir/0053_jtag_uart_0_gen//tmc_nios2_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'tmc_nios2_jtag_uart_0'
Info: jtag_uart_0: "tmc_nios2" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "tmc_nios2" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'tmc_nios2_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=tmc_nios2_onchip_memory2_0 --dir=/tmp/alt6835_3200595862237062580.dir/0054_onchip_memory2_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6835_3200595862237062580.dir/0054_onchip_memory2_0_gen//tmc_nios2_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'tmc_nios2_onchip_memory2_0'
Info: onchip_memory2_0: "tmc_nios2" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'tmc_nios2_pio_0'
Info: pio_0:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_pio_0 --dir=/tmp/alt6835_3200595862237062580.dir/0055_pio_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6835_3200595862237062580.dir/0055_pio_0_gen//tmc_nios2_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'tmc_nios2_pio_0'
Info: pio_0: "tmc_nios2" instantiated altera_avalon_pio "pio_0"
Info: pio_1: Starting RTL generation for module 'tmc_nios2_pio_1'
Info: pio_1:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=tmc_nios2_pio_1 --dir=/tmp/alt6835_3200595862237062580.dir/0056_pio_1_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6835_3200595862237062580.dir/0056_pio_1_gen//tmc_nios2_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info: pio_1: Done RTL generation for module 'tmc_nios2_pio_1'
Info: pio_1: "tmc_nios2" instantiated altera_avalon_pio "pio_1"
Info: spi_0: Starting RTL generation for module 'tmc_nios2_spi_0'
Info: spi_0:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=tmc_nios2_spi_0 --dir=/tmp/alt6835_3200595862237062580.dir/0057_spi_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6835_3200595862237062580.dir/0057_spi_0_gen//tmc_nios2_spi_0_component_configuration.pl  --do_build_sim=0  ]
Info: spi_0: Done RTL generation for module 'tmc_nios2_spi_0'
Info: spi_0: "tmc_nios2" instantiated altera_avalon_spi "spi_0"
Info: sysid_qsys_0: "tmc_nios2" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: uart_0: Starting RTL generation for module 'tmc_nios2_uart_0'
Info: uart_0:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/tyler/altera_lite/15.1/quartus/linux64/perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=tmc_nios2_uart_0 --dir=/tmp/alt6835_3200595862237062580.dir/0059_uart_0_gen/ --quartus_dir=/home/tyler/altera_lite/15.1/quartus --verilog --config=/tmp/alt6835_3200595862237062580.dir/0059_uart_0_gen//tmc_nios2_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'tmc_nios2_uart_0'
Info: uart_0: "tmc_nios2" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "tmc_nios2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "tmc_nios2" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "tmc_nios2" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'tmc_nios2_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/tyler/altera_lite/15.1/quartus/linux64//eperlcmd -I /home/tyler/altera_lite/15.1/quartus/linux64//perl/lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera_lite/15.1/quartus/sopc_builder/bin -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/tyler/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=tmc_nios2_nios2_gen2_0_cpu --dir=/tmp/alt6835_3200595862237062580.dir/0062_cpu_gen/ --quartus_bindir=/home/tyler/altera_lite/15.1/quartus/linux64/ --verilog --config=/tmp/alt6835_3200595862237062580.dir/0062_cpu_gen//tmc_nios2_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.02.04 15:12:12 (*) Starting Nios II generation
Info: cpu: # 2016.02.04 15:12:12 (*)   Checking for plaintext license.
Info: cpu: # 2016.02.04 15:12:17 (*)   Plaintext license not found.
Info: cpu: # 2016.02.04 15:12:17 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2016.02.04 15:12:17 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.02.04 15:12:17 (*)   Creating all objects for CPU
Info: cpu: # 2016.02.04 15:12:19 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.02.04 15:12:19 (*)   Creating plain-text RTL
Info: cpu: # 2016.02.04 15:12:20 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'tmc_nios2_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: tmc_nios2: Done "tmc_nios2" with 31 modules, 43 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
