{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744229977209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744229977210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  9 22:19:37 2025 " "Processing started: Wed Apr  9 22:19:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744229977210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744229977210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off device_HELLO_FSM -c device_HELLO_FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off device_HELLO_FSM -c device_HELLO_FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744229977210 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744229977905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744229977906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hello_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HELLO_FSM-structure " "Found design unit 1: HELLO_FSM-structure" {  } { { "HELLO_FSM.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/HELLO_FSM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987567 ""} { "Info" "ISGN_ENTITY_NAME" "1 HELLO_FSM " "Found entity 1: HELLO_FSM" {  } { { "HELLO_FSM.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/HELLO_FSM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744229987567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftRegn-structure " "Found design unit 1: shiftRegn-structure" {  } { { "shiftRegister.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/shiftRegister.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987569 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftRegn " "Found entity 1: shiftRegn" {  } { { "shiftRegister.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/shiftRegister.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744229987569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-Behavior " "Found design unit 1: regn-Behavior" {  } { { "regn.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/regn.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987580 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/regn.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744229987580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse1hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse1Hz-structural " "Found design unit 1: pulse1Hz-structural" {  } { { "pulse1Hz.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/pulse1Hz.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987583 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse1Hz " "Found entity 1: pulse1Hz" {  } { { "pulse1Hz.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/pulse1Hz.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744229987583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux7bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux7bit-stuctural " "Found design unit 1: mux7bit-stuctural" {  } { { "mux7bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/mux7bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987586 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux7bit " "Found entity 1: mux7bit" {  } { { "mux7bit.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/mux7bit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744229987586 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/mux.vhd" 10 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1744229987593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-stuctural " "Found design unit 1: mux-stuctural" {  } { { "mux.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987594 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744229987594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulocounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulocounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moduloCounter-structure " "Found design unit 1: moduloCounter-structure" {  } { { "moduloCounter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/moduloCounter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987603 ""} { "Info" "ISGN_ENTITY_NAME" "1 moduloCounter " "Found entity 1: moduloCounter" {  } { { "moduloCounter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/moduloCounter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744229987603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-behaviour " "Found design unit 1: FSM-behaviour" {  } { { "FSM.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/FSM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987607 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/FSM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744229987607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-Behavior " "Found design unit 1: flipflop-Behavior" {  } { { "flipflop.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/flipflop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987611 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/flipflop.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744229987611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elementarycounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elementarycounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elemCounter-structure " "Found design unit 1: elemCounter-structure" {  } { { "elementaryCounter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/elementaryCounter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987615 ""} { "Info" "ISGN_ENTITY_NAME" "1 elemCounter " "Found entity 1: elemCounter" {  } { { "elementaryCounter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/elementaryCounter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744229987615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-dataflow " "Found design unit 1: comparator-dataflow" {  } { { "comparator.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/comparator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987618 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/comparator.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744229987618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "device_hello_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file device_hello_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 device_HELLO_FSM-structure " "Found design unit 1: device_HELLO_FSM-structure" {  } { { "device_HELLO_FSM.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/device_HELLO_FSM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987620 ""} { "Info" "ISGN_ENTITY_NAME" "1 device_HELLO_FSM " "Found entity 1: device_HELLO_FSM" {  } { { "device_HELLO_FSM.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/device_HELLO_FSM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744229987620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744229987620 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "FSM device_HELLO_FSM.vhd(27) " "VHDL error at device_HELLO_FSM.vhd(27): object \"FSM\" is used but not declared" {  } { { "device_HELLO_FSM.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab5/Lab5.4/Synthesis/device_HELLO_FSM.vhd" 27 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1744229987622 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744229987837 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr  9 22:19:47 2025 " "Processing ended: Wed Apr  9 22:19:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744229987837 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744229987837 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744229987837 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744229987837 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744229988545 ""}
