Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xillinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d6b2942b12ed4fd495ae327557c3df36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ext_tb_behav xil_defaultlib.ext_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 311 for port 'ext' [D:/Archive/ISE/Extender/project_1.srcs/sim_1/new/ext_tb.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ext_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ext_tb_behav
