<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>G:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml XGA.twx XGA.ncd -o XGA.twr XGA.pcf -ucf Nexys4_Master.ucf

</twCmdLine><twDesign>XGA.ncd</twDesign><twDesignPath>XGA.ncd</twDesignPath><twPCF>XGA.pcf</twPCF><twPcfPath>XGA.pcf</twPcfPath><twDevInfo arch="artix7" pkg="csg324"><twDevName>xc7a100t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100 MHz HIGH 50%;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="clocks/mmcm_adv_inst/CLKIN1" logResource="clocks/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="clocks/clkin1"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="clocks/mmcm_adv_inst/CLKIN1" logResource="clocks/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="clocks/clkin1"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="8.751" period="10.000" constraintValue="10.000" deviceLimit="1.249" freqLimit="800.641" physResource="clocks/mmcm_adv_inst/CLKIN1" logResource="clocks/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="clocks/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100 MHz HIGH 50%;" ScopeName="">TS_clocks_clkout0 = PERIOD TIMEGRP &quot;clocks_clkout0&quot; TS_sys_clk_pin HIGH 50%;</twConstName><twItemCnt>9400</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>406</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.072</twMinPer></twConstHead><twPathRptBanner iPaths="502" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Image_Generator/verticalCounter/count_10 (SLICE_X60Y110.CIN), 502 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.928</twSlack><twSrc BELType="FF">Inst_Image_Generator/DB1/Flip2/Q</twSrc><twDest BELType="FF">Inst_Image_Generator/verticalCounter/count_10</twDest><twTotPathDel>5.861</twTotPathDel><twClkSkew dest = "1.490" src = "1.634">0.144</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.114" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.067</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Image_Generator/DB1/Flip2/Q</twSrc><twDest BELType='FF'>Inst_Image_Generator/verticalCounter/count_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X34Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X34Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_Image_Generator/DB1/Flip2/Q</twComp><twBEL>Inst_Image_Generator/DB1/Flip2/Q</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y102.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.961</twDelInfo><twComp>Inst_Image_Generator/DB1/Flip2/Q</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y102.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Inst_Image_Generator/v_les10_h_grt790_OR_36_o3</twComp><twBEL>Inst_Image_Generator/button_d[1]_top_border_AND_11_o3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y108.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/Mcount_count_lut&lt;0&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/Mcount_count_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y108.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/Mcount_count_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y108.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;3&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/Mcount_count_lut&lt;0&gt;_rt</twBEL><twBEL>Inst_Image_Generator/verticalCounter/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y109.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;7&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y110.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;10&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/Mcount_count_xor&lt;10&gt;</twBEL><twBEL>Inst_Image_Generator/verticalCounter/count_10</twBEL></twPathDel><twLogDel>1.902</twLogDel><twRouteDel>3.959</twRouteDel><twTotDel>5.861</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.303</twSlack><twSrc BELType="FF">Inst_Image_Generator/verticalCounter/count_2</twSrc><twDest BELType="FF">Inst_Image_Generator/verticalCounter/count_10</twDest><twTotPathDel>5.604</twTotPathDel><twClkSkew dest = "0.168" src = "0.194">0.026</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.114" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.067</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Image_Generator/verticalCounter/count_2</twSrc><twDest BELType='FF'>Inst_Image_Generator/verticalCounter/count_10</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X60Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X60Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;3&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N30</twComp><twBEL>Inst_Image_Generator/UpAdder/genADDERS[9].FA0/Mxor_Sum_xo&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>N30</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/box_border_u&lt;9&gt;</twComp><twBEL>Inst_Image_Generator/UpAdder/genADDERS[9].FA0/Mxor_Sum_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y108.D6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>Inst_Image_Generator/box_border_u&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/Mcount_count_lut&lt;0&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/Mcount_count_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y108.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/Mcount_count_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y108.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;3&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/Mcount_count_lut&lt;0&gt;_rt</twBEL><twBEL>Inst_Image_Generator/verticalCounter/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y109.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;7&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y110.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;10&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/Mcount_count_xor&lt;10&gt;</twBEL><twBEL>Inst_Image_Generator/verticalCounter/count_10</twBEL></twPathDel><twLogDel>1.774</twLogDel><twRouteDel>3.830</twRouteDel><twTotDel>5.604</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.435</twSlack><twSrc BELType="FF">Inst_Image_Generator/verticalCounter/count_3</twSrc><twDest BELType="FF">Inst_Image_Generator/verticalCounter/count_10</twDest><twTotPathDel>5.472</twTotPathDel><twClkSkew dest = "0.168" src = "0.194">0.026</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.114" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.067</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Image_Generator/verticalCounter/count_3</twSrc><twDest BELType='FF'>Inst_Image_Generator/verticalCounter/count_10</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X60Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X60Y108.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;3&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/box_border_d&lt;10&gt;</twComp><twBEL>Inst_Image_Generator/DownAdder/genADDERS[7].FA0/C_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y109.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Inst_Image_Generator/DownAdder/carry&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N6</twComp><twBEL>Inst_Image_Generator/UpAdder/genADDERS[10].FA0/Mxor_Sum_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y108.D1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>Inst_Image_Generator/box_border_u&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/Mcount_count_lut&lt;0&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/Mcount_count_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y108.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/Mcount_count_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y108.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;3&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/Mcount_count_lut&lt;0&gt;_rt</twBEL><twBEL>Inst_Image_Generator/verticalCounter/Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/Mcount_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y109.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;7&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/Mcount_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y110.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;10&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/Mcount_count_xor&lt;10&gt;</twBEL><twBEL>Inst_Image_Generator/verticalCounter/count_10</twBEL></twPathDel><twLogDel>1.774</twLogDel><twRouteDel>3.698</twRouteDel><twTotDel>5.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="97" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Image_Generator/verticalCounter/count_8 (SLICE_X60Y110.CE), 97 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.943</twSlack><twSrc BELType="FF">Inst_Image_Generator/verticalCounter/count_2</twSrc><twDest BELType="FF">Inst_Image_Generator/verticalCounter/count_8</twDest><twTotPathDel>5.964</twTotPathDel><twClkSkew dest = "0.168" src = "0.194">0.026</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.114" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.067</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Image_Generator/verticalCounter/count_2</twSrc><twDest BELType='FF'>Inst_Image_Generator/verticalCounter/count_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X60Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X60Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;3&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N30</twComp><twBEL>Inst_Image_Generator/UpAdder/genADDERS[9].FA0/Mxor_Sum_xo&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>N30</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/box_border_u&lt;9&gt;</twComp><twBEL>Inst_Image_Generator/UpAdder/genADDERS[9].FA0/Mxor_Sum_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>Inst_Image_Generator/box_border_u&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/_n0031_inv</twComp><twBEL>Inst_Image_Generator/button_d[1]_top_border_AND_11_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>Inst_Image_Generator/button_d[1]_top_border_AND_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/_n0031_inv</twComp><twBEL>Inst_Image_Generator/verticalCounter/_n0031_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/_n0031_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;10&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/count_8</twBEL></twPathDel><twLogDel>1.183</twLogDel><twRouteDel>4.781</twRouteDel><twTotDel>5.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.366</twSlack><twSrc BELType="FF">Inst_Image_Generator/verticalCounter/count_4</twSrc><twDest BELType="FF">Inst_Image_Generator/verticalCounter/count_8</twDest><twTotPathDel>5.542</twTotPathDel><twClkSkew dest = "0.168" src = "0.193">0.025</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.114" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.067</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Image_Generator/verticalCounter/count_4</twSrc><twDest BELType='FF'>Inst_Image_Generator/verticalCounter/count_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X60Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X60Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;7&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y110.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N30</twComp><twBEL>Inst_Image_Generator/UpAdder/genADDERS[9].FA0/Mxor_Sum_xo&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>N30</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/box_border_u&lt;9&gt;</twComp><twBEL>Inst_Image_Generator/UpAdder/genADDERS[9].FA0/Mxor_Sum_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>Inst_Image_Generator/box_border_u&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/_n0031_inv</twComp><twBEL>Inst_Image_Generator/button_d[1]_top_border_AND_11_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>Inst_Image_Generator/button_d[1]_top_border_AND_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/_n0031_inv</twComp><twBEL>Inst_Image_Generator/verticalCounter/_n0031_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/_n0031_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;10&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/count_8</twBEL></twPathDel><twLogDel>1.183</twLogDel><twRouteDel>4.359</twRouteDel><twTotDel>5.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.397</twSlack><twSrc BELType="FF">Inst_Image_Generator/verticalCounter/count_3</twSrc><twDest BELType="FF">Inst_Image_Generator/verticalCounter/count_8</twDest><twTotPathDel>5.510</twTotPathDel><twClkSkew dest = "0.168" src = "0.194">0.026</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.114" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.067</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Image_Generator/verticalCounter/count_3</twSrc><twDest BELType='FF'>Inst_Image_Generator/verticalCounter/count_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X60Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X60Y108.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;3&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/box_border_d&lt;10&gt;</twComp><twBEL>Inst_Image_Generator/DownAdder/genADDERS[7].FA0/C_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y109.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Inst_Image_Generator/DownAdder/carry&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N6</twComp><twBEL>Inst_Image_Generator/UpAdder/genADDERS[10].FA0/Mxor_Sum_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.C2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>Inst_Image_Generator/box_border_u&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/_n0031_inv</twComp><twBEL>Inst_Image_Generator/button_d[1]_top_border_AND_11_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>Inst_Image_Generator/button_d[1]_top_border_AND_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/_n0031_inv</twComp><twBEL>Inst_Image_Generator/verticalCounter/_n0031_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/_n0031_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;10&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/count_8</twBEL></twPathDel><twLogDel>1.183</twLogDel><twRouteDel>4.327</twRouteDel><twTotDel>5.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="97" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Image_Generator/verticalCounter/count_10 (SLICE_X60Y110.CE), 97 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.943</twSlack><twSrc BELType="FF">Inst_Image_Generator/verticalCounter/count_2</twSrc><twDest BELType="FF">Inst_Image_Generator/verticalCounter/count_10</twDest><twTotPathDel>5.964</twTotPathDel><twClkSkew dest = "0.168" src = "0.194">0.026</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.114" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.067</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Image_Generator/verticalCounter/count_2</twSrc><twDest BELType='FF'>Inst_Image_Generator/verticalCounter/count_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X60Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X60Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;3&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.433</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N30</twComp><twBEL>Inst_Image_Generator/UpAdder/genADDERS[9].FA0/Mxor_Sum_xo&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>N30</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/box_border_u&lt;9&gt;</twComp><twBEL>Inst_Image_Generator/UpAdder/genADDERS[9].FA0/Mxor_Sum_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>Inst_Image_Generator/box_border_u&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/_n0031_inv</twComp><twBEL>Inst_Image_Generator/button_d[1]_top_border_AND_11_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>Inst_Image_Generator/button_d[1]_top_border_AND_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/_n0031_inv</twComp><twBEL>Inst_Image_Generator/verticalCounter/_n0031_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/_n0031_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;10&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/count_10</twBEL></twPathDel><twLogDel>1.183</twLogDel><twRouteDel>4.781</twRouteDel><twTotDel>5.964</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.366</twSlack><twSrc BELType="FF">Inst_Image_Generator/verticalCounter/count_4</twSrc><twDest BELType="FF">Inst_Image_Generator/verticalCounter/count_10</twDest><twTotPathDel>5.542</twTotPathDel><twClkSkew dest = "0.168" src = "0.193">0.025</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.114" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.067</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Image_Generator/verticalCounter/count_4</twSrc><twDest BELType='FF'>Inst_Image_Generator/verticalCounter/count_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X60Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X60Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;7&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y110.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N30</twComp><twBEL>Inst_Image_Generator/UpAdder/genADDERS[9].FA0/Mxor_Sum_xo&lt;0&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>N30</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/box_border_u&lt;9&gt;</twComp><twBEL>Inst_Image_Generator/UpAdder/genADDERS[9].FA0/Mxor_Sum_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.262</twDelInfo><twComp>Inst_Image_Generator/box_border_u&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/_n0031_inv</twComp><twBEL>Inst_Image_Generator/button_d[1]_top_border_AND_11_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>Inst_Image_Generator/button_d[1]_top_border_AND_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/_n0031_inv</twComp><twBEL>Inst_Image_Generator/verticalCounter/_n0031_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/_n0031_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;10&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/count_10</twBEL></twPathDel><twLogDel>1.183</twLogDel><twRouteDel>4.359</twRouteDel><twTotDel>5.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.397</twSlack><twSrc BELType="FF">Inst_Image_Generator/verticalCounter/count_3</twSrc><twDest BELType="FF">Inst_Image_Generator/verticalCounter/count_10</twDest><twTotPathDel>5.510</twTotPathDel><twClkSkew dest = "0.168" src = "0.194">0.026</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.114" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.067</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Image_Generator/verticalCounter/count_3</twSrc><twDest BELType='FF'>Inst_Image_Generator/verticalCounter/count_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X60Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X60Y108.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;3&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/box_border_d&lt;10&gt;</twComp><twBEL>Inst_Image_Generator/DownAdder/genADDERS[7].FA0/C_out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y109.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>Inst_Image_Generator/DownAdder/carry&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y109.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N6</twComp><twBEL>Inst_Image_Generator/UpAdder/genADDERS[10].FA0/Mxor_Sum_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.C2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>Inst_Image_Generator/box_border_u&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y108.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/_n0031_inv</twComp><twBEL>Inst_Image_Generator/button_d[1]_top_border_AND_11_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>Inst_Image_Generator/button_d[1]_top_border_AND_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y108.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/_n0031_inv</twComp><twBEL>Inst_Image_Generator/verticalCounter/_n0031_inv4</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/_n0031_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y110.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;10&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/count_10</twBEL></twPathDel><twLogDel>1.183</twLogDel><twRouteDel>4.327</twRouteDel><twTotDel>5.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_clkout0 = PERIOD TIMEGRP &quot;clocks_clkout0&quot; TS_sys_clk_pin HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Image_Generator/DB4/Flip3/Q (SLICE_X55Y108.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.149</twSlack><twSrc BELType="FF">Inst_Image_Generator/DB4/Flip2/Q</twSrc><twDest BELType="FF">Inst_Image_Generator/DB4/Flip3/Q</twDest><twTotPathDel>0.407</twTotPathDel><twClkSkew dest = "0.772" src = "0.514">-0.258</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_Image_Generator/DB4/Flip2/Q</twSrc><twDest BELType='FF'>Inst_Image_Generator/DB4/Flip3/Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X30Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>Inst_Image_Generator/DB4/Flip2/Q</twComp><twBEL>Inst_Image_Generator/DB4/Flip2/Q</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y108.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.321</twDelInfo><twComp>Inst_Image_Generator/DB4/Flip2/Q</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.078</twDelInfo><twComp>Inst_Image_Generator/DB4/Flip3/Q</twComp><twBEL>Inst_Image_Generator/DB4/Flip3/Q</twBEL></twPathDel><twLogDel>0.086</twLogDel><twRouteDel>0.321</twRouteDel><twTotDel>0.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Image_Generator/verticalCounter/count_7 (SLICE_X60Y109.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.238</twSlack><twSrc BELType="FF">Inst_Image_Generator/verticalCounter/count_6</twSrc><twDest BELType="FF">Inst_Image_Generator/verticalCounter/count_7</twDest><twTotPathDel>0.238</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_Image_Generator/verticalCounter/count_6</twSrc><twDest BELType='FF'>Inst_Image_Generator/verticalCounter/count_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X60Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;7&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/count_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y109.CX</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">0.079</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.005</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;7&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/Mcount_count_cy&lt;7&gt;</twBEL><twBEL>Inst_Image_Generator/verticalCounter/count_7</twBEL></twPathDel><twLogDel>0.159</twLogDel><twRouteDel>0.079</twRouteDel><twTotDel>0.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>66.8</twPctLog><twPctRoute>33.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Image_Generator/verticalCounter/count_2 (SLICE_X60Y108.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.247</twSlack><twSrc BELType="FF">Inst_Image_Generator/verticalCounter/count_1</twSrc><twDest BELType="FF">Inst_Image_Generator/verticalCounter/count_2</twDest><twTotPathDel>0.247</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_Image_Generator/verticalCounter/count_1</twSrc><twDest BELType='FF'>Inst_Image_Generator/verticalCounter/count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X60Y108.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;3&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y108.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.068</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y108.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.015</twDelInfo><twComp>Inst_Image_Generator/verticalCounter/count&lt;3&gt;</twComp><twBEL>Inst_Image_Generator/verticalCounter/Mcount_count_cy&lt;3&gt;</twBEL><twBEL>Inst_Image_Generator/verticalCounter/count_2</twBEL></twPathDel><twLogDel>0.179</twLogDel><twRouteDel>0.068</twRouteDel><twTotDel>0.247</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">board_clk</twDestClk><twPctLog>72.5</twPctLog><twPctRoute>27.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="36"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clkout0 = PERIOD TIMEGRP &quot;clocks_clkout0&quot; TS_sys_clk_pin HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="37" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="7.845" period="10.000" constraintValue="10.000" deviceLimit="2.155" freqLimit="464.037" physResource="clocks/clkout1_buf/I0" logResource="clocks/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y31.I0" clockNet="clocks/clkout0"/><twPinLimit anchorID="38" type="MINLOWPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="Inst_Image_Generator/DB2/Flip2/Q/CLK" logResource="Inst_Image_Generator/DB2/Flip2/Mshreg_Q/CLK" locationPin="SLICE_X30Y83.CLK" clockNet="board_clk"/><twPinLimit anchorID="39" type="MINHIGHPULSE" name="Tmpw" slack="8.040" period="10.000" constraintValue="5.000" deviceLimit="0.980" physResource="Inst_Image_Generator/DB2/Flip2/Q/CLK" logResource="Inst_Image_Generator/DB2/Flip2/Mshreg_Q/CLK" locationPin="SLICE_X30Y83.CLK" clockNet="board_clk"/></twPinLimitRpt></twConst><twConst anchorID="40" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100 MHz HIGH 50%;" ScopeName="">TS_clocks_clkout3 = PERIOD TIMEGRP &quot;clocks_clkout3&quot; TS_sys_clk_pin *         0.666666667 HIGH 50%;</twConstName><twItemCnt>639</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>115</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.524</twMinPer></twConstHead><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_XGA_Control/Vcount/count_8 (SLICE_X66Y107.SR), 22 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.476</twSlack><twSrc BELType="FF">Inst_XGA_Control/Vcount/count_9</twSrc><twDest BELType="FF">Inst_XGA_Control/Vcount/count_8</twDest><twTotPathDel>5.457</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.114" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.067</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_XGA_Control/Vcount/count_9</twSrc><twDest BELType='FF'>Inst_XGA_Control/Vcount/count_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X66Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X66Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;10&gt;</twComp><twBEL>Inst_XGA_Control/Vcount/count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y105.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear1</twComp><twBEL>Inst_XGA_Control/Vcount_clear2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear1</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_XGA_Control/Hcount_clear</twComp><twBEL>Inst_XGA_Control/Vcount_clear3</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear2</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>Inst_XGA_Control/Hcount_clear</twComp><twBEL>Inst_XGA_Control/Vcount_clear4</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y107.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;10&gt;</twComp><twBEL>Inst_XGA_Control/Vcount/count_8</twBEL></twPathDel><twLogDel>1.613</twLogDel><twRouteDel>3.844</twRouteDel><twTotDel>5.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">board_clk</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.628</twSlack><twSrc BELType="FF">Inst_XGA_Control/Vcount/count_2</twSrc><twDest BELType="FF">Inst_XGA_Control/Vcount/count_8</twDest><twTotPathDel>5.279</twTotPathDel><twClkSkew dest = "0.169" src = "0.195">0.026</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.114" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.067</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_XGA_Control/Vcount/count_2</twSrc><twDest BELType='FF'>Inst_XGA_Control/Vcount/count_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X66Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X66Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;3&gt;</twComp><twBEL>Inst_XGA_Control/Vcount/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y105.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear1</twComp><twBEL>Inst_XGA_Control/Vcount_clear2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear1</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_XGA_Control/Hcount_clear</twComp><twBEL>Inst_XGA_Control/Vcount_clear3</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear2</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>Inst_XGA_Control/Hcount_clear</twComp><twBEL>Inst_XGA_Control/Vcount_clear4</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y107.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;10&gt;</twComp><twBEL>Inst_XGA_Control/Vcount/count_8</twBEL></twPathDel><twLogDel>1.613</twLogDel><twRouteDel>3.666</twRouteDel><twTotDel>5.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">board_clk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.652</twSlack><twSrc BELType="FF">Inst_XGA_Control/Vcount/count_8</twSrc><twDest BELType="FF">Inst_XGA_Control/Vcount/count_8</twDest><twTotPathDel>5.281</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.114" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.067</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_XGA_Control/Vcount/count_8</twSrc><twDest BELType='FF'>Inst_XGA_Control/Vcount/count_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X66Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X66Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;10&gt;</twComp><twBEL>Inst_XGA_Control/Vcount/count_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y105.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear1</twComp><twBEL>Inst_XGA_Control/Vcount_clear2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear1</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_XGA_Control/Hcount_clear</twComp><twBEL>Inst_XGA_Control/Vcount_clear3</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear2</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>Inst_XGA_Control/Hcount_clear</twComp><twBEL>Inst_XGA_Control/Vcount_clear4</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y107.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;10&gt;</twComp><twBEL>Inst_XGA_Control/Vcount/count_8</twBEL></twPathDel><twLogDel>1.613</twLogDel><twRouteDel>3.668</twRouteDel><twTotDel>5.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">board_clk</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_XGA_Control/Vcount/count_9 (SLICE_X66Y107.SR), 22 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.476</twSlack><twSrc BELType="FF">Inst_XGA_Control/Vcount/count_9</twSrc><twDest BELType="FF">Inst_XGA_Control/Vcount/count_9</twDest><twTotPathDel>5.457</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.114" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.067</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_XGA_Control/Vcount/count_9</twSrc><twDest BELType='FF'>Inst_XGA_Control/Vcount/count_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X66Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X66Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;10&gt;</twComp><twBEL>Inst_XGA_Control/Vcount/count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y105.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear1</twComp><twBEL>Inst_XGA_Control/Vcount_clear2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear1</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_XGA_Control/Hcount_clear</twComp><twBEL>Inst_XGA_Control/Vcount_clear3</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear2</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>Inst_XGA_Control/Hcount_clear</twComp><twBEL>Inst_XGA_Control/Vcount_clear4</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y107.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;10&gt;</twComp><twBEL>Inst_XGA_Control/Vcount/count_9</twBEL></twPathDel><twLogDel>1.613</twLogDel><twRouteDel>3.844</twRouteDel><twTotDel>5.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">board_clk</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.628</twSlack><twSrc BELType="FF">Inst_XGA_Control/Vcount/count_2</twSrc><twDest BELType="FF">Inst_XGA_Control/Vcount/count_9</twDest><twTotPathDel>5.279</twTotPathDel><twClkSkew dest = "0.169" src = "0.195">0.026</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.114" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.067</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_XGA_Control/Vcount/count_2</twSrc><twDest BELType='FF'>Inst_XGA_Control/Vcount/count_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X66Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X66Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;3&gt;</twComp><twBEL>Inst_XGA_Control/Vcount/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y105.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear1</twComp><twBEL>Inst_XGA_Control/Vcount_clear2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear1</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_XGA_Control/Hcount_clear</twComp><twBEL>Inst_XGA_Control/Vcount_clear3</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear2</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>Inst_XGA_Control/Hcount_clear</twComp><twBEL>Inst_XGA_Control/Vcount_clear4</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y107.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;10&gt;</twComp><twBEL>Inst_XGA_Control/Vcount/count_9</twBEL></twPathDel><twLogDel>1.613</twLogDel><twRouteDel>3.666</twRouteDel><twTotDel>5.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">board_clk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.652</twSlack><twSrc BELType="FF">Inst_XGA_Control/Vcount/count_8</twSrc><twDest BELType="FF">Inst_XGA_Control/Vcount/count_9</twDest><twTotPathDel>5.281</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.114" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.067</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_XGA_Control/Vcount/count_8</twSrc><twDest BELType='FF'>Inst_XGA_Control/Vcount/count_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X66Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X66Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;10&gt;</twComp><twBEL>Inst_XGA_Control/Vcount/count_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y105.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear1</twComp><twBEL>Inst_XGA_Control/Vcount_clear2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear1</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_XGA_Control/Hcount_clear</twComp><twBEL>Inst_XGA_Control/Vcount_clear3</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear2</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>Inst_XGA_Control/Hcount_clear</twComp><twBEL>Inst_XGA_Control/Vcount_clear4</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y107.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;10&gt;</twComp><twBEL>Inst_XGA_Control/Vcount/count_9</twBEL></twPathDel><twLogDel>1.613</twLogDel><twRouteDel>3.668</twRouteDel><twTotDel>5.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">board_clk</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_XGA_Control/Vcount/count_10 (SLICE_X66Y107.SR), 22 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.476</twSlack><twSrc BELType="FF">Inst_XGA_Control/Vcount/count_9</twSrc><twDest BELType="FF">Inst_XGA_Control/Vcount/count_10</twDest><twTotPathDel>5.457</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.114" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.067</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_XGA_Control/Vcount/count_9</twSrc><twDest BELType='FF'>Inst_XGA_Control/Vcount/count_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X66Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X66Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;10&gt;</twComp><twBEL>Inst_XGA_Control/Vcount/count_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y105.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear1</twComp><twBEL>Inst_XGA_Control/Vcount_clear2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear1</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_XGA_Control/Hcount_clear</twComp><twBEL>Inst_XGA_Control/Vcount_clear3</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear2</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>Inst_XGA_Control/Hcount_clear</twComp><twBEL>Inst_XGA_Control/Vcount_clear4</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y107.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;10&gt;</twComp><twBEL>Inst_XGA_Control/Vcount/count_10</twBEL></twPathDel><twLogDel>1.613</twLogDel><twRouteDel>3.844</twRouteDel><twTotDel>5.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">board_clk</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.628</twSlack><twSrc BELType="FF">Inst_XGA_Control/Vcount/count_2</twSrc><twDest BELType="FF">Inst_XGA_Control/Vcount/count_10</twDest><twTotPathDel>5.279</twTotPathDel><twClkSkew dest = "0.169" src = "0.195">0.026</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.114" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.067</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_XGA_Control/Vcount/count_2</twSrc><twDest BELType='FF'>Inst_XGA_Control/Vcount/count_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X66Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X66Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;3&gt;</twComp><twBEL>Inst_XGA_Control/Vcount/count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y105.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear1</twComp><twBEL>Inst_XGA_Control/Vcount_clear2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear1</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_XGA_Control/Hcount_clear</twComp><twBEL>Inst_XGA_Control/Vcount_clear3</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear2</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>Inst_XGA_Control/Hcount_clear</twComp><twBEL>Inst_XGA_Control/Vcount_clear4</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y107.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;10&gt;</twComp><twBEL>Inst_XGA_Control/Vcount/count_10</twBEL></twPathDel><twLogDel>1.613</twLogDel><twRouteDel>3.666</twRouteDel><twTotDel>5.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">board_clk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.652</twSlack><twSrc BELType="FF">Inst_XGA_Control/Vcount/count_8</twSrc><twDest BELType="FF">Inst_XGA_Control/Vcount/count_10</twDest><twTotPathDel>5.281</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.114" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.067</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_XGA_Control/Vcount/count_8</twSrc><twDest BELType='FF'>Inst_XGA_Control/Vcount/count_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X66Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X66Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;10&gt;</twComp><twBEL>Inst_XGA_Control/Vcount/count_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y105.D3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear1</twComp><twBEL>Inst_XGA_Control/Vcount_clear2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.199</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear1</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y104.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_XGA_Control/Hcount_clear</twComp><twBEL>Inst_XGA_Control/Vcount_clear3</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear2</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>Inst_XGA_Control/Hcount_clear</twComp><twBEL>Inst_XGA_Control/Vcount_clear4</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>Inst_XGA_Control/Vcount_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y107.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;10&gt;</twComp><twBEL>Inst_XGA_Control/Vcount/count_10</twBEL></twPathDel><twLogDel>1.613</twLogDel><twRouteDel>3.668</twRouteDel><twTotDel>5.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">board_clk</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_clkout3 = PERIOD TIMEGRP &quot;clocks_clkout3&quot; TS_sys_clk_pin *
        0.666666667 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_XGA_Control/hold_Vsync/Q (SLICE_X67Y107.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.269</twSlack><twSrc BELType="FF">Inst_XGA_Control/Vcount/count_1</twSrc><twDest BELType="FF">Inst_XGA_Control/hold_Vsync/Q</twDest><twTotPathDel>0.284</twTotPathDel><twClkSkew dest = "0.086" src = "0.071">-0.015</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_XGA_Control/Vcount/count_1</twSrc><twDest BELType='FF'>Inst_XGA_Control/hold_Vsync/Q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X66Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;3&gt;</twComp><twBEL>Inst_XGA_Control/Vcount/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y107.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>Inst_XGA_Control/hold_Vsync/Q</twComp><twBEL>Inst_XGA_Control/DholdV</twBEL><twBEL>Inst_XGA_Control/hold_Vsync/Q</twBEL></twPathDel><twLogDel>0.117</twLogDel><twRouteDel>0.167</twRouteDel><twTotDel>0.284</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">board_clk</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_XGA_Control/hold_Vsync/Q (SLICE_X67Y107.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.288</twSlack><twSrc BELType="FF">Inst_XGA_Control/Vcount/count_3</twSrc><twDest BELType="FF">Inst_XGA_Control/hold_Vsync/Q</twDest><twTotPathDel>0.303</twTotPathDel><twClkSkew dest = "0.086" src = "0.071">-0.015</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_XGA_Control/Vcount/count_3</twSrc><twDest BELType='FF'>Inst_XGA_Control/hold_Vsync/Q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X66Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;3&gt;</twComp><twBEL>Inst_XGA_Control/Vcount/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y107.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.186</twDelInfo><twComp>Inst_XGA_Control/Vcount/count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>Inst_XGA_Control/hold_Vsync/Q</twComp><twBEL>Inst_XGA_Control/DholdV</twBEL><twBEL>Inst_XGA_Control/hold_Vsync/Q</twBEL></twPathDel><twLogDel>0.117</twLogDel><twRouteDel>0.186</twRouteDel><twTotDel>0.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">board_clk</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_XGA_Control/hold_Hsync/Q (SLICE_X56Y100.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.296</twSlack><twSrc BELType="FF">Inst_XGA_Control/Hcount/count_5</twSrc><twDest BELType="FF">Inst_XGA_Control/hold_Hsync/Q</twDest><twTotPathDel>0.332</twTotPathDel><twClkSkew dest = "0.310" src = "0.274">-0.036</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_XGA_Control/Hcount/count_5</twSrc><twDest BELType='FF'>Inst_XGA_Control/hold_Hsync/Q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">board_clk</twSrcClk><twPathDel><twSite>SLICE_X58Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>Inst_XGA_Control/Hcount/count&lt;7&gt;</twComp><twBEL>Inst_XGA_Control/Hcount/count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y100.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>Inst_XGA_Control/Hcount/count&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>Inst_XGA_Control/hold_Hsync/Q</twComp><twBEL>Inst_XGA_Control/DholdH</twBEL><twBEL>Inst_XGA_Control/hold_Hsync/Q</twBEL></twPathDel><twLogDel>0.088</twLogDel><twRouteDel>0.244</twRouteDel><twTotDel>0.332</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">board_clk</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="65"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clkout3 = PERIOD TIMEGRP &quot;clocks_clkout3&quot; TS_sys_clk_pin *
        0.666666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="66" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="12.845" period="15.000" constraintValue="15.000" deviceLimit="2.155" freqLimit="464.037" physResource="clocks/clkout4_buf/I0" logResource="clocks/clkout4_buf/I0" locationPin="BUFGCTRL_X0Y29.I0" clockNet="clocks/clkout3"/><twPinLimit anchorID="67" type="MINLOWPULSE" name="Tcl" slack="14.000" period="15.000" constraintValue="7.500" deviceLimit="0.500" physResource="Inst_XGA_Control/Hcount/count&lt;3&gt;/CLK" logResource="Inst_XGA_Control/Hcount/count_0/CK" locationPin="SLICE_X58Y101.CLK" clockNet="board_clk"/><twPinLimit anchorID="68" type="MINHIGHPULSE" name="Tch" slack="14.000" period="15.000" constraintValue="7.500" deviceLimit="0.500" physResource="Inst_XGA_Control/Hcount/count&lt;3&gt;/CLK" logResource="Inst_XGA_Control/Hcount/count_0/CK" locationPin="SLICE_X58Y101.CLK" clockNet="board_clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="69"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="6.072" errors="0" errorRollup="0" items="0" itemsRollup="10039"/><twConstRollup name="TS_clocks_clkout0" fullName="TS_clocks_clkout0 = PERIOD TIMEGRP &quot;clocks_clkout0&quot; TS_sys_clk_pin HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="6.072" actualRollup="N/A" errors="0" errorRollup="0" items="9400" itemsRollup="0"/><twConstRollup name="TS_clocks_clkout3" fullName="TS_clocks_clkout3 = PERIOD TIMEGRP &quot;clocks_clkout3&quot; TS_sys_clk_pin *         0.666666667 HIGH 50%;" type="child" depth="1" requirement="15.000" prefType="period" actual="5.524" actualRollup="N/A" errors="0" errorRollup="0" items="639" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="70">0</twUnmetConstCnt><twDataSheet anchorID="71" twNameLen="15"><twClk2SUList anchorID="72" twDestWidth="3"><twDest>Clk</twDest><twClk2SU><twSrc>Clk</twSrc><twRiseRise>6.072</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="73"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>10039</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>545</twConnCnt></twConstCov><twStats anchorID="74"><twMinPer>6.072</twMinPer><twFootnote number="1" /><twMaxFreq>164.690</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Nov 29 17:37:59 2015 </twTimestamp></twFoot><twClientInfo anchorID="75"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 667 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
