-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity busqueda_cam is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    tree_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    tree_V_ce0 : OUT STD_LOGIC;
    tree_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    nodo_V : IN STD_LOGIC_VECTOR (10 downto 0);
    relationship_V : IN STD_LOGIC_VECTOR (1 downto 0);
    fatherSearch : IN STD_LOGIC;
    result_V_V_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    result_V_V_full_n : IN STD_LOGIC;
    result_V_V_write : OUT STD_LOGIC );
end;


architecture behav of busqueda_cam is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal result_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal and_ln21_fu_219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal and_ln28_fu_199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal fatherSearch_read_read_fu_50_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_fu_168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln24_fu_151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_fu_157_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_1_reg_244 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_predicate_op30_write_state2 : BOOLEAN;
    signal ap_block_state2 : BOOLEAN;
    signal i_fu_174_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_reg_257 : STD_LOGIC_VECTOR (10 downto 0);
    signal i1_0_reg_97 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal i_0_reg_108 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state4 : BOOLEAN;
    signal zext_ln25_fu_163_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln18_fu_180_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_119_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal node_relation_V_1_fu_185_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln879_1_fu_189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_3_fu_194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal compare_node_V_fu_141_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal node_relation_V_fu_205_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln879_fu_209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_fu_214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i1_0_reg_97_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (fatherSearch_read_read_fu_50_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i1_0_reg_97 <= ap_const_lv11_0;
            elsif ((not(((ap_const_lv1_1 = and_ln28_fu_199_p2) and (result_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i1_0_reg_97 <= i_1_reg_244;
            end if; 
        end if;
    end process;

    i_0_reg_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (fatherSearch_read_read_fu_50_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_reg_108 <= ap_const_lv11_0;
            elsif ((not(((ap_const_lv1_1 = and_ln21_fu_219_p2) and (result_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i_0_reg_108 <= i_reg_257;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op30_write_state2 = ap_const_boolean_1))) and (fatherSearch_read_read_fu_50_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                i_1_reg_244 <= i_1_fu_157_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op30_write_state2 = ap_const_boolean_1))) and (fatherSearch_read_read_fu_50_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                i_reg_257 <= i_fu_174_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, result_V_V_full_n, ap_CS_fsm_state4, and_ln21_fu_219_p2, ap_CS_fsm_state3, and_ln28_fu_199_p2, ap_CS_fsm_state2, fatherSearch_read_read_fu_50_p2, icmp_ln17_fu_168_p2, icmp_ln24_fu_151_p2, ap_predicate_op30_write_state2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op30_write_state2 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((fatherSearch_read_read_fu_50_p2 = ap_const_lv1_0) and (icmp_ln24_fu_151_p2 = ap_const_lv1_1)) or ((icmp_ln17_fu_168_p2 = ap_const_lv1_1) and (fatherSearch_read_read_fu_50_p2 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op30_write_state2 = ap_const_boolean_1))) and (icmp_ln17_fu_168_p2 = ap_const_lv1_0) and (fatherSearch_read_read_fu_50_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif ((not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op30_write_state2 = ap_const_boolean_1))) and (icmp_ln24_fu_151_p2 = ap_const_lv1_0) and (fatherSearch_read_read_fu_50_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((ap_const_lv1_1 = and_ln28_fu_199_p2) and (result_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if ((not(((ap_const_lv1_1 = and_ln21_fu_219_p2) and (result_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    and_ln21_fu_219_p2 <= (icmp_ln879_fu_209_p2 and icmp_ln879_2_fu_214_p2);
    and_ln28_fu_199_p2 <= (icmp_ln879_3_fu_194_p2 and icmp_ln879_1_fu_189_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_block_state2_assign_proc : process(result_V_V_full_n, ap_predicate_op30_write_state2)
    begin
                ap_block_state2 <= ((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op30_write_state2 = ap_const_boolean_1));
    end process;


    ap_block_state3_assign_proc : process(result_V_V_full_n, and_ln28_fu_199_p2)
    begin
                ap_block_state3 <= ((ap_const_lv1_1 = and_ln28_fu_199_p2) and (result_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state4_assign_proc : process(result_V_V_full_n, and_ln21_fu_219_p2)
    begin
                ap_block_state4 <= ((ap_const_lv1_1 = and_ln21_fu_219_p2) and (result_V_V_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, result_V_V_full_n, ap_CS_fsm_state2, fatherSearch_read_read_fu_50_p2, icmp_ln17_fu_168_p2, icmp_ln24_fu_151_p2, ap_predicate_op30_write_state2)
    begin
        if (((not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op30_write_state2 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((fatherSearch_read_read_fu_50_p2 = ap_const_lv1_0) and (icmp_ln24_fu_151_p2 = ap_const_lv1_1)) or ((icmp_ln17_fu_168_p2 = ap_const_lv1_1) and (fatherSearch_read_read_fu_50_p2 = ap_const_lv1_1)))) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op30_write_state2_assign_proc : process(fatherSearch_read_read_fu_50_p2, icmp_ln17_fu_168_p2, icmp_ln24_fu_151_p2)
    begin
                ap_predicate_op30_write_state2 <= (((fatherSearch_read_read_fu_50_p2 = ap_const_lv1_0) and (icmp_ln24_fu_151_p2 = ap_const_lv1_1)) or ((icmp_ln17_fu_168_p2 = ap_const_lv1_1) and (fatherSearch_read_read_fu_50_p2 = ap_const_lv1_1)));
    end process;


    ap_ready_assign_proc : process(result_V_V_full_n, ap_CS_fsm_state2, fatherSearch_read_read_fu_50_p2, icmp_ln17_fu_168_p2, icmp_ln24_fu_151_p2, ap_predicate_op30_write_state2)
    begin
        if ((not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op30_write_state2 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((fatherSearch_read_read_fu_50_p2 = ap_const_lv1_0) and (icmp_ln24_fu_151_p2 = ap_const_lv1_1)) or ((icmp_ln17_fu_168_p2 = ap_const_lv1_1) and (fatherSearch_read_read_fu_50_p2 = ap_const_lv1_1))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    compare_node_V_fu_141_p4 <= tree_V_q0(12 downto 2);
    fatherSearch_read_read_fu_50_p2 <= (0=>fatherSearch, others=>'-');
    grp_fu_119_p4 <= tree_V_q0(23 downto 13);
    i_1_fu_157_p2 <= std_logic_vector(unsigned(i1_0_reg_97) + unsigned(ap_const_lv11_1));
    i_fu_174_p2 <= std_logic_vector(unsigned(i_0_reg_108) + unsigned(ap_const_lv11_1));
    icmp_ln17_fu_168_p2 <= "1" when (i_0_reg_108 = ap_const_lv11_400) else "0";
    icmp_ln24_fu_151_p2 <= "1" when (i1_0_reg_97 = ap_const_lv11_400) else "0";
    icmp_ln879_1_fu_189_p2 <= "1" when (grp_fu_119_p4 = nodo_V) else "0";
    icmp_ln879_2_fu_214_p2 <= "1" when (node_relation_V_fu_205_p1 = relationship_V) else "0";
    icmp_ln879_3_fu_194_p2 <= "1" when (node_relation_V_1_fu_185_p1 = relationship_V) else "0";
    icmp_ln879_fu_209_p2 <= "1" when (compare_node_V_fu_141_p4 = nodo_V) else "0";
    node_relation_V_1_fu_185_p1 <= tree_V_q0(2 - 1 downto 0);
    node_relation_V_fu_205_p1 <= tree_V_q0(2 - 1 downto 0);

    result_V_V_blk_n_assign_proc : process(result_V_V_full_n, ap_CS_fsm_state4, and_ln21_fu_219_p2, ap_CS_fsm_state3, and_ln28_fu_199_p2, ap_CS_fsm_state2, fatherSearch_read_read_fu_50_p2, icmp_ln17_fu_168_p2, icmp_ln24_fu_151_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (((fatherSearch_read_read_fu_50_p2 = ap_const_lv1_0) and (icmp_ln24_fu_151_p2 = ap_const_lv1_1)) or ((icmp_ln17_fu_168_p2 = ap_const_lv1_1) and (fatherSearch_read_read_fu_50_p2 = ap_const_lv1_1)))) or ((ap_const_lv1_1 = and_ln28_fu_199_p2) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_lv1_1 = and_ln21_fu_219_p2) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            result_V_V_blk_n <= result_V_V_full_n;
        else 
            result_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    result_V_V_din_assign_proc : process(tree_V_q0, result_V_V_full_n, ap_CS_fsm_state4, and_ln21_fu_219_p2, ap_CS_fsm_state3, and_ln28_fu_199_p2, ap_CS_fsm_state2, ap_predicate_op30_write_state2)
    begin
        if ((not(((ap_const_lv1_1 = and_ln21_fu_219_p2) and (result_V_V_full_n = ap_const_logic_0))) and (ap_const_lv1_1 = and_ln21_fu_219_p2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            result_V_V_din <= tree_V_q0(23 downto 13);
        elsif ((not(((ap_const_lv1_1 = and_ln28_fu_199_p2) and (result_V_V_full_n = ap_const_logic_0))) and (ap_const_lv1_1 = and_ln28_fu_199_p2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            result_V_V_din <= tree_V_q0(12 downto 2);
        elsif ((not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op30_write_state2 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op30_write_state2 = ap_const_boolean_1))) then 
            result_V_V_din <= ap_const_lv11_0;
        else 
            result_V_V_din <= "XXXXXXXXXXX";
        end if; 
    end process;


    result_V_V_write_assign_proc : process(result_V_V_full_n, ap_CS_fsm_state4, and_ln21_fu_219_p2, ap_CS_fsm_state3, and_ln28_fu_199_p2, ap_CS_fsm_state2, ap_predicate_op30_write_state2)
    begin
        if (((not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op30_write_state2 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op30_write_state2 = ap_const_boolean_1)) or (not(((ap_const_lv1_1 = and_ln28_fu_199_p2) and (result_V_V_full_n = ap_const_logic_0))) and (ap_const_lv1_1 = and_ln28_fu_199_p2) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((ap_const_lv1_1 = and_ln21_fu_219_p2) and (result_V_V_full_n = ap_const_logic_0))) and (ap_const_lv1_1 = and_ln21_fu_219_p2) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            result_V_V_write <= ap_const_logic_1;
        else 
            result_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    tree_V_address0_assign_proc : process(ap_CS_fsm_state2, fatherSearch_read_read_fu_50_p2, icmp_ln17_fu_168_p2, icmp_ln24_fu_151_p2, zext_ln25_fu_163_p1, zext_ln18_fu_180_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
            if (((icmp_ln17_fu_168_p2 = ap_const_lv1_0) and (fatherSearch_read_read_fu_50_p2 = ap_const_lv1_1))) then 
                tree_V_address0 <= zext_ln18_fu_180_p1(10 - 1 downto 0);
            elsif (((icmp_ln24_fu_151_p2 = ap_const_lv1_0) and (fatherSearch_read_read_fu_50_p2 = ap_const_lv1_0))) then 
                tree_V_address0 <= zext_ln25_fu_163_p1(10 - 1 downto 0);
            else 
                tree_V_address0 <= "XXXXXXXXXX";
            end if;
        else 
            tree_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    tree_V_ce0_assign_proc : process(result_V_V_full_n, ap_CS_fsm_state2, fatherSearch_read_read_fu_50_p2, icmp_ln17_fu_168_p2, icmp_ln24_fu_151_p2, ap_predicate_op30_write_state2)
    begin
        if (((not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op30_write_state2 = ap_const_boolean_1))) and (icmp_ln24_fu_151_p2 = ap_const_lv1_0) and (fatherSearch_read_read_fu_50_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((result_V_V_full_n = ap_const_logic_0) and (ap_predicate_op30_write_state2 = ap_const_boolean_1))) and (icmp_ln17_fu_168_p2 = ap_const_lv1_0) and (fatherSearch_read_read_fu_50_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            tree_V_ce0 <= ap_const_logic_1;
        else 
            tree_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln18_fu_180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_reg_108),64));
    zext_ln25_fu_163_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i1_0_reg_97),64));
end behav;
