// Seed: 3542324003
module module_0;
  supply0 id_1, id_2;
  wire id_3;
  wor  id_4 = id_1;
  always @(negedge id_3) id_2 = 1;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output tri id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wire id_5,
    output wire id_6,
    output wand id_7,
    input uwire id_8,
    output tri0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input supply0 id_12
);
  wire id_14;
  wire id_15;
  module_0();
endmodule
