{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652155463900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652155463912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 21:04:23 2022 " "Processing started: Mon May 09 21:04:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652155463912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155463912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155463912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1652155464339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652155464339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normal_light.sv 1 1 " "Found 1 design units, including 1 entities, in source file normal_light.sv" { { "Info" "ISGN_ENTITY_NAME" "1 normal_light " "Found entity 1: normal_light" {  } { { "normal_light.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/normal_light.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472842 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/mux2_1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/mux4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472842 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/mux4_1.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/lab1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/lab2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472849 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab2_testbench " "Found entity 2: lab2_testbench" {  } { { "lab2.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/lab2.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nordstrom.sv 2 2 " "Found 2 design units, including 2 entities, in source file nordstrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nordstrom " "Found entity 1: nordstrom" {  } { { "nordstrom.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/nordstrom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472849 ""} { "Info" "ISGN_ENTITY_NAME" "2 nordstrom_testbench " "Found entity 2: nordstrom_testbench" {  } { { "nordstrom.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/nordstrom.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/lab3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472853 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab3_testbench " "Found entity 2: lab3_testbench" {  } { { "lab3.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/lab3.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472853 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.sv(19) " "Verilog HDL warning at seg7.sv(19): extended using \"x\" or \"z\"" {  } { { "seg7.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/seg7.sv" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652155472853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 2 2 " "Found 2 design units, including 2 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/seg7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472853 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg7_testbench " "Found entity 2: seg7_testbench" {  } { { "seg7.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/seg7.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472853 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "upc_desc.sv(76) " "Verilog HDL warning at upc_desc.sv(76): extended using \"x\" or \"z\"" {  } { { "upc_desc.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/upc_desc.sv" 76 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652155472853 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "upc_desc.sv(77) " "Verilog HDL warning at upc_desc.sv(77): extended using \"x\" or \"z\"" {  } { { "upc_desc.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/upc_desc.sv" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652155472853 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "upc_desc.sv(78) " "Verilog HDL warning at upc_desc.sv(78): extended using \"x\" or \"z\"" {  } { { "upc_desc.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/upc_desc.sv" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652155472853 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "upc_desc.sv(79) " "Verilog HDL warning at upc_desc.sv(79): extended using \"x\" or \"z\"" {  } { { "upc_desc.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/upc_desc.sv" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652155472853 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "upc_desc.sv(80) " "Verilog HDL warning at upc_desc.sv(80): extended using \"x\" or \"z\"" {  } { { "upc_desc.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/upc_desc.sv" 80 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652155472853 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "upc_desc.sv(81) " "Verilog HDL warning at upc_desc.sv(81): extended using \"x\" or \"z\"" {  } { { "upc_desc.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/upc_desc.sv" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652155472853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc_desc.sv 2 2 " "Found 2 design units, including 2 entities, in source file upc_desc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upc_desc " "Found entity 1: upc_desc" {  } { { "upc_desc.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/upc_desc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472853 ""} { "Info" "ISGN_ENTITY_NAME" "2 upc_desc_testbench " "Found entity 2: upc_desc_testbench" {  } { { "upc_desc.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/upc_desc.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fred.sv 2 2 " "Found 2 design units, including 2 entities, in source file fred.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fred " "Found entity 1: fred" {  } { { "fred.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/fred.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472859 ""} { "Info" "ISGN_ENTITY_NAME" "2 fred_testbench " "Found entity 2: fred_testbench" {  } { { "fred.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/fred.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seatac.sv 1 1 " "Found 1 design units, including 1 entities, in source file seatac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seatac " "Found entity 1: seatac" {  } { { "seatac.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/seatac.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seatac_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file seatac_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seatac_testbench " "Found entity 1: seatac_testbench" {  } { { "seatac_testbench.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/seatac_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/lab5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472860 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "lab5.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/lab5.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file user_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 user_input " "Found entity 1: user_input" {  } { { "user_input.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/user_input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_input_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file user_input_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 user_input_testbench " "Found entity 1: user_input_testbench" {  } { { "user_input_testbench.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/user_input_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normal_light_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file normal_light_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 normal_light_testbench " "Found entity 1: normal_light_testbench" {  } { { "normal_light_testbench.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/normal_light_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "center_light.sv 1 1 " "Found 1 design units, including 1 entities, in source file center_light.sv" { { "Info" "ISGN_ENTITY_NAME" "1 center_light " "Found entity 1: center_light" {  } { { "center_light.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/center_light.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "center_light_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file center_light_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 center_light_testbench " "Found entity 1: center_light_testbench" {  } { { "center_light_testbench.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/center_light_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "victory.sv 1 1 " "Found 1 design units, including 1 entities, in source file victory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 victory " "Found entity 1: victory" {  } { { "victory.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/victory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "victory_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file victory_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 victory_testbench " "Found entity 1: victory_testbench" {  } { { "victory_testbench.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/victory_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tug_of_war.sv 1 1 " "Found 1 design units, including 1 entities, in source file tug_of_war.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tug_of_war " "Found entity 1: tug_of_war" {  } { { "tug_of_war.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/tug_of_war.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_3 " "Found entity 1: dff_3" {  } { { "dff_3.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/dff_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_3_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file dff_3_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_3_testbench " "Found entity 1: dff_3_testbench" {  } { { "dff_3_testbench.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/dff_3_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tug_of_war_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file tug_of_war_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tug_of_war_testbench " "Found entity 1: tug_of_war_testbench" {  } { { "tug_of_war_testbench.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/tug_of_war_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652155472879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155472879 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tug_of_war " "Elaborating entity \"tug_of_war\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652155472919 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] tug_of_war.sv(3) " "Output port \"LEDR\[9\]\" at tug_of_war.sv(3) has no driver" {  } { { "tug_of_war.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/tug_of_war.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1652155472919 "|tug_of_war"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_3 dff_3:d0 " "Elaborating entity \"dff_3\" for hierarchy \"dff_3:d0\"" {  } { { "tug_of_war.sv" "d0" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/tug_of_war.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652155472930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_input user_input:left_press " "Elaborating entity \"user_input\" for hierarchy \"user_input:left_press\"" {  } { { "tug_of_war.sv" "left_press" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/tug_of_war.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652155472932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "normal_light normal_light:l4 " "Elaborating entity \"normal_light\" for hierarchy \"normal_light:l4\"" {  } { { "tug_of_war.sv" "l4" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/tug_of_war.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652155472934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "center_light center_light:c0 " "Elaborating entity \"center_light\" for hierarchy \"center_light:c0\"" {  } { { "tug_of_war.sv" "c0" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/tug_of_war.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652155472936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "victory victory:v0 " "Elaborating entity \"victory\" for hierarchy \"victory:v0\"" {  } { { "tug_of_war.sv" "v0" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/tug_of_war.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652155472938 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "tug_of_war.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/tug_of_war.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652155473370 "|tug_of_war|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "tug_of_war.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/tug_of_war.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652155473370 "|tug_of_war|HEX0[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1652155473370 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652155473442 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/there/OneDrive - UW/CSE 369/lab6/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/there/OneDrive - UW/CSE 369/lab6/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155473640 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652155473781 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652155473781 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "tug_of_war.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/tug_of_war.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652155473814 "|tug_of_war|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "tug_of_war.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/tug_of_war.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652155473814 "|tug_of_war|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "tug_of_war.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/tug_of_war.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652155473814 "|tug_of_war|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "tug_of_war.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/tug_of_war.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652155473814 "|tug_of_war|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "tug_of_war.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/tug_of_war.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652155473814 "|tug_of_war|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "tug_of_war.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/tug_of_war.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652155473814 "|tug_of_war|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "tug_of_war.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/tug_of_war.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652155473814 "|tug_of_war|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "tug_of_war.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/tug_of_war.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652155473814 "|tug_of_war|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "tug_of_war.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/tug_of_war.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652155473814 "|tug_of_war|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "tug_of_war.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/tug_of_war.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652155473814 "|tug_of_war|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "tug_of_war.sv" "" { Text "C:/Users/there/OneDrive - UW/CSE 369/lab6/tug_of_war.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652155473814 "|tug_of_war|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1652155473814 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652155473814 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652155473814 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652155473814 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652155473814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652155473833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 21:04:33 2022 " "Processing ended: Mon May 09 21:04:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652155473833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652155473833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652155473833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652155473833 ""}
