{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1500782582690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500782582696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 22 22:03:02 2017 " "Processing started: Sat Jul 22 22:03:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500782582696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500782582696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hyperram_test -c hyperram_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off hyperram_test -c hyperram_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500782582696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1500782582985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1500782582985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hyperram_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hyperram_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hyperram_types " "Found design unit 1: hyperram_types" {  } { { "hyperram_types.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500782590311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500782590311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master-mbehaviour " "Found design unit 1: master-mbehaviour" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500782590314 ""} { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500782590314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500782590314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hyperram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hyperram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hyperram-rtl " "Found design unit 1: hyperram-rtl" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500782590317 ""} { "Info" "ISGN_ENTITY_NAME" "1 hyperram " "Found entity 1: hyperram" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500782590317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500782590317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master " "Elaborating entity \"master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1500782590336 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ram_rst master.vhd(24) " "VHDL Signal Declaration warning at master.vhd(24): used explicit default value for signal \"ram_rst\" because signal was never assigned a value" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1500782590338 "|master"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "t_ram_rst master.vhd(31) " "VHDL Signal Declaration warning at master.vhd(31): used implicit default value for signal \"t_ram_rst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1500782590338 "|master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_rd_data master.vhd(51) " "Verilog HDL or VHDL warning at master.vhd(51): object \"ram_rd_data\" assigned a value but never read" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1500782590338 "|master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hyperram hyperram:hyperram_0 " "Elaborating entity \"hyperram\" for hierarchy \"hyperram:hyperram_0\"" {  } { { "master.vhd" "hyperram_0" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500782590339 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "internal_mask hyperram.vhd(81) " "VHDL Signal Declaration warning at hyperram.vhd(81): used explicit default value for signal \"internal_mask\" because signal was never assigned a value" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 81 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1500782590341 "|master|hyperram:hyperram_0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1500782590703 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ram_ck_p " "Inserted always-enabled tri-state buffer between \"ram_ck_p\" and its non-tri-state driver." {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1500782590737 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "t_ram_ck_p " "Inserted always-enabled tri-state buffer between \"t_ram_ck_p\" and its non-tri-state driver." {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1500782590737 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1500782590737 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "A " "bidirectional pin \"A\" has no driver" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1500782590737 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "B " "bidirectional pin \"B\" has no driver" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1500782590737 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1500782590737 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ram_ck_p " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ram_ck_p\" is moved to its source" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 26 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1500782590737 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1500782590737 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ram_ck_p~synth " "Node \"ram_ck_p~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500782590760 ""} { "Warning" "WMLS_MLS_NODE_NAME" "t_ram_ck_p~synth " "Node \"t_ram_ck_p~synth\"" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500782590760 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hyperram:hyperram_0\|t_rwds~synth " "Node \"hyperram:hyperram_0\|t_rwds~synth\"" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500782590760 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hyperram:hyperram_0\|t_dq\[0\]~synth " "Node \"hyperram:hyperram_0\|t_dq\[0\]~synth\"" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500782590760 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hyperram:hyperram_0\|t_dq\[1\]~synth " "Node \"hyperram:hyperram_0\|t_dq\[1\]~synth\"" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500782590760 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hyperram:hyperram_0\|t_dq\[2\]~synth " "Node \"hyperram:hyperram_0\|t_dq\[2\]~synth\"" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500782590760 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hyperram:hyperram_0\|t_dq\[3\]~synth " "Node \"hyperram:hyperram_0\|t_dq\[3\]~synth\"" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500782590760 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hyperram:hyperram_0\|t_dq\[4\]~synth " "Node \"hyperram:hyperram_0\|t_dq\[4\]~synth\"" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500782590760 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hyperram:hyperram_0\|t_dq\[5\]~synth " "Node \"hyperram:hyperram_0\|t_dq\[5\]~synth\"" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500782590760 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hyperram:hyperram_0\|t_dq\[6\]~synth " "Node \"hyperram:hyperram_0\|t_dq\[6\]~synth\"" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500782590760 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hyperram:hyperram_0\|t_dq\[7\]~synth " "Node \"hyperram:hyperram_0\|t_dq\[7\]~synth\"" {  } { { "hyperram.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/hyperram.vhd" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1500782590760 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1500782590760 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ram_rst VCC " "Pin \"ram_rst\" is stuck at VCC" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500782590761 "|master|ram_rst"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_ram_rst GND " "Pin \"t_ram_rst\" is stuck at GND" {  } { { "master.vhd" "" { Text "C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/hyperram_test/master.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1500782590761 "|master|t_ram_rst"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1500782590761 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1500782590810 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1500782591595 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500782591595 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1500782591635 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1500782591635 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "22 " "Implemented 22 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1500782591635 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1500782591635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1500782591635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500782591649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 22 22:03:11 2017 " "Processing ended: Sat Jul 22 22:03:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500782591649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500782591649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500782591649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1500782591649 ""}
