
*** Running vitis_hls
    with args -f matmul.tcl -messageDb vitis_hls.pb


****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2021.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'mdu' on host 'mdu-virtual-machine' (Linux_x86_64 version 5.4.0-117-generic) on Thu Jun 16 14:56:21 CEST 2022
INFO: [HLS 200-10] On os Ubuntu 18.04.3 LTS
INFO: [HLS 200-10] In directory '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Emulation-SW/build/matmul/matmul'
Sourcing Tcl script 'matmul.tcl'
INFO: [HLS 200-1510] Running: open_project matmul 
INFO: [HLS 200-10] Creating and opening project '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Emulation-SW/build/matmul/matmul/matmul'.
INFO: [HLS 200-1510] Running: set_top matmul 
INFO: [HLS 200-1510] Running: add_files /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp -cflags  -g -I /home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src  
INFO: [HLS 200-10] Adding design file '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis solution 
INFO: [HLS 200-10] Creating and opening solution '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/Emulation-SW/build/matmul/matmul/matmul/solution'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z045ffg900-2 
INFO: [HLS 200-1611] Setting target device to 'xc7z045-ffg900-2'
INFO: [HLS 200-1510] Running: create_clock -period 100.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_debug -enable 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection none 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_min_bitwidth 32 
INFO: [HLS 200-1510] Running: config_interface -m_axi_max_bitwidth 32 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname matmul 
INFO: [HLS 200-1510] Running: csynth_design -synthesis_check 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] Analyzing design file '/home/mdu/Desktop/first_proj/xilinx_zc706_base/vitis/matmul_kernels/src/krnl_matrixmul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.44 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.9 seconds; current allocated memory: 214.875 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.74 seconds. CPU system time: 0.42 seconds. Elapsed time: 5.39 seconds; current allocated memory: 215.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 215.609 MB.
INFO: [HLS 200-1493] Running only source code synthesis checks, skipping scheduling and RTL generation.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.19 seconds. CPU system time: 0.9 seconds. Elapsed time: 9.32 seconds; current allocated memory: -935.422 MB.
HLS completed successfully
INFO: [HLS 200-112] Total CPU user time: 12.34 seconds. Total CPU system time: 1.59 seconds. Total elapsed time: 11.85 seconds; peak allocated memory: 1.124 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Jun 16 14:56:32 2022...
