# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_pro3.srcs/sources_1/new/AluResult.v"
verilog xil_defaultlib  "../../../project_pro3.srcs/sources_1/new/inslate.v"
verilog xil_defaultlib  "../../../project_pro3.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "../../../project_pro3.srcs/sources_1/new/Controlunit.v"
verilog xil_defaultlib  "../../../project_pro3.srcs/sources_1/new/Extend.v"
verilog xil_defaultlib  "../../../project_pro3.srcs/sources_1/new/DataMemory.v"
verilog xil_defaultlib  "../../../project_pro3.srcs/sources_1/new/InsMemory.v"
verilog xil_defaultlib  "../../../project_pro3.srcs/sources_1/new/DataSelect_2.v"
verilog xil_defaultlib  "../../../project_pro3.srcs/sources_1/new/DataLate.v"
verilog xil_defaultlib  "../../../project_pro3.srcs/sources_1/new/RegFile.v"
verilog xil_defaultlib  "../../../project_pro3.srcs/sources_1/new/PCAddr.v"
verilog xil_defaultlib  "../../../project_pro3.srcs/sources_1/new/PC.v"
verilog xil_defaultlib  "../../../project_pro3.srcs/sources_1/new/MCPU.v"
verilog xil_defaultlib  "../../../project_pro3.srcs/sim_1/new/test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
