{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740417249542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740417249542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 12:14:09 2025 " "Processing started: Mon Feb 24 12:14:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740417249542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417249542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417249542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740417249982 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740417249982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 2 2 " "Found 2 design units, including 2 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32_bit " "Found entity 1: reg_32_bit" {  } { { "registers.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258035 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_reg " "Found entity 2: pc_reg" {  } { { "registers.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/registers.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/and_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32_bit " "Found entity 1: and_32_bit" {  } { { "and_32_bit.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/and_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/add.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_tb " "Found entity 1: add_tb" {  } { { "add_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/add_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_mux_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_mux_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdr_mux_2_to_1 " "Found entity 1: mdr_mux_2_to_1" {  } { { "mdr_mux_2_to_1.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/mdr_mux_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_or.v 1 1 " "Found 1 design units, including 1 entities, in source file logical_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_or " "Found entity 1: logical_or" {  } { { "logical_or.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/logical_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/or_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux_32_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux_32_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux_32_to_1 " "Found entity 1: bus_mux_32_to_1" {  } { { "bus_mux_32_to_1.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/bus_mux_32_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.v 1 1 " "Found 1 design units, including 1 entities, in source file sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "sub.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_tb " "Found entity 1: sub_tb" {  } { { "sub_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/sub_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 1 1 " "Found 1 design units, including 1 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_tb " "Found entity 1: mul_tb" {  } { { "mul_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_tb " "Found entity 1: div_tb" {  } { { "div_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/div_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr.v 1 1 " "Found 1 design units, including 1 entities, in source file shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr " "Found entity 1: shr" {  } { { "shr.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/shr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_tb " "Found entity 1: shr_tb" {  } { { "shr_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/shr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg.v 1 1 " "Found 1 design units, including 1 entities, in source file neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_neg " "Found entity 1: logical_neg" {  } { { "neg.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not.v 1 1 " "Found 1 design units, including 1 entities, in source file not.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_not " "Found entity 1: logical_not" {  } { { "not.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/not.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_tb " "Found entity 1: neg_tb" {  } { { "neg_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/neg_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra.v 1 1 " "Found 1 design units, including 1 entities, in source file shra.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra " "Found entity 1: shra" {  } { { "shra.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/shra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.v 1 1 " "Found 1 design units, including 1 entities, in source file shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl " "Found entity 1: shl" {  } { { "shl.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/shl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol.v 1 1 " "Found 1 design units, including 1 entities, in source file rol.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol " "Found entity 1: rol" {  } { { "rol.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/rol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror.v 1 1 " "Found 1 design units, including 1 entities, in source file ror.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror " "Found entity 1: ror" {  } { { "ror.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/ror.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_tb " "Found entity 1: not_tb" {  } { { "not_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/not_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_tb " "Found entity 1: shra_tb" {  } { { "shra_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/shra_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_tb " "Found entity 1: shl_tb" {  } { { "shl_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/shl_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "ror_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/ror_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_tb " "Found entity 1: rol_tb" {  } { { "rol_tb.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/rol_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740417258129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r1_enable Datapath.v(86) " "Verilog HDL Implicit Net warning at Datapath.v(86): created implicit net for \"r1_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r8_enable Datapath.v(93) " "Verilog HDL Implicit Net warning at Datapath.v(93): created implicit net for \"r8_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r9_enable Datapath.v(94) " "Verilog HDL Implicit Net warning at Datapath.v(94): created implicit net for \"r9_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r10_enable Datapath.v(95) " "Verilog HDL Implicit Net warning at Datapath.v(95): created implicit net for \"r10_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r11_enable Datapath.v(96) " "Verilog HDL Implicit Net warning at Datapath.v(96): created implicit net for \"r11_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r12_enable Datapath.v(97) " "Verilog HDL Implicit Net warning at Datapath.v(97): created implicit net for \"r12_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r13_enable Datapath.v(98) " "Verilog HDL Implicit Net warning at Datapath.v(98): created implicit net for \"r13_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r14_enable Datapath.v(99) " "Verilog HDL Implicit Net warning at Datapath.v(99): created implicit net for \"r14_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r15_enable Datapath.v(100) " "Verilog HDL Implicit Net warning at Datapath.v(100): created implicit net for \"r15_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ir_data Datapath.v(107) " "Verilog HDL Implicit Net warning at Datapath.v(107): created implicit net for \"ir_data\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mar_data Datapath.v(108) " "Verilog HDL Implicit Net warning at Datapath.v(108): created implicit net for \"mar_data\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r1_out Datapath.v(136) " "Verilog HDL Implicit Net warning at Datapath.v(136): created implicit net for \"r1_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r8_out Datapath.v(138) " "Verilog HDL Implicit Net warning at Datapath.v(138): created implicit net for \"r8_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r9_out Datapath.v(138) " "Verilog HDL Implicit Net warning at Datapath.v(138): created implicit net for \"r9_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r10_out Datapath.v(138) " "Verilog HDL Implicit Net warning at Datapath.v(138): created implicit net for \"r10_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r11_out Datapath.v(138) " "Verilog HDL Implicit Net warning at Datapath.v(138): created implicit net for \"r11_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r12_out Datapath.v(139) " "Verilog HDL Implicit Net warning at Datapath.v(139): created implicit net for \"r12_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258129 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r13_out Datapath.v(139) " "Verilog HDL Implicit Net warning at Datapath.v(139): created implicit net for \"r13_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258145 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r14_out Datapath.v(139) " "Verilog HDL Implicit Net warning at Datapath.v(139): created implicit net for \"r14_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258145 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r15_out Datapath.v(139) " "Verilog HDL Implicit Net warning at Datapath.v(139): created implicit net for \"r15_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258145 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hi_out Datapath.v(140) " "Verilog HDL Implicit Net warning at Datapath.v(140): created implicit net for \"hi_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258145 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lo_out Datapath.v(140) " "Verilog HDL Implicit Net warning at Datapath.v(140): created implicit net for \"lo_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258145 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout alu.v(29) " "Verilog HDL Implicit Net warning at alu.v(29): created implicit net for \"cout\"" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258145 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740417258160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32_bit reg_32_bit:r0 " "Elaborating entity \"reg_32_bit\" for hierarchy \"reg_32_bit:r0\"" {  } { { "Datapath.v" "r0" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:pc " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:pc\"" {  } { { "Datapath.v" "pc" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdr_mux_2_to_1 mdr_mux_2_to_1:mdr_mux " "Elaborating entity \"mdr_mux_2_to_1\" for hierarchy \"mdr_mux_2_to_1:mdr_mux\"" {  } { { "Datapath.v" "mdr_mux" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "Datapath.v" "alu" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258187 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(63) " "Verilog HDL Case Statement warning at alu.v(63): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1740417258190 "|Datapath|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c alu.v(63) " "Verilog HDL Always Construct warning at alu.v(63): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1740417258190 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] alu.v(63) " "Inferred latch for \"c\[0\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258190 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] alu.v(63) " "Inferred latch for \"c\[1\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258190 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] alu.v(63) " "Inferred latch for \"c\[2\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258190 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] alu.v(63) " "Inferred latch for \"c\[3\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258190 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] alu.v(63) " "Inferred latch for \"c\[4\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258190 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] alu.v(63) " "Inferred latch for \"c\[5\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258190 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] alu.v(63) " "Inferred latch for \"c\[6\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258190 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] alu.v(63) " "Inferred latch for \"c\[7\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258190 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] alu.v(63) " "Inferred latch for \"c\[8\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258190 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] alu.v(63) " "Inferred latch for \"c\[9\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258190 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] alu.v(63) " "Inferred latch for \"c\[10\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258190 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[11\] alu.v(63) " "Inferred latch for \"c\[11\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258190 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[12\] alu.v(63) " "Inferred latch for \"c\[12\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258190 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[13\] alu.v(63) " "Inferred latch for \"c\[13\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[14\] alu.v(63) " "Inferred latch for \"c\[14\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[15\] alu.v(63) " "Inferred latch for \"c\[15\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[16\] alu.v(63) " "Inferred latch for \"c\[16\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[17\] alu.v(63) " "Inferred latch for \"c\[17\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[18\] alu.v(63) " "Inferred latch for \"c\[18\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[19\] alu.v(63) " "Inferred latch for \"c\[19\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[20\] alu.v(63) " "Inferred latch for \"c\[20\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[21\] alu.v(63) " "Inferred latch for \"c\[21\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[22\] alu.v(63) " "Inferred latch for \"c\[22\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[23\] alu.v(63) " "Inferred latch for \"c\[23\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[24\] alu.v(63) " "Inferred latch for \"c\[24\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[25\] alu.v(63) " "Inferred latch for \"c\[25\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[26\] alu.v(63) " "Inferred latch for \"c\[26\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[27\] alu.v(63) " "Inferred latch for \"c\[27\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[28\] alu.v(63) " "Inferred latch for \"c\[28\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[29\] alu.v(63) " "Inferred latch for \"c\[29\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[30\] alu.v(63) " "Inferred latch for \"c\[30\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[31\] alu.v(63) " "Inferred latch for \"c\[31\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[32\] alu.v(63) " "Inferred latch for \"c\[32\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[33\] alu.v(63) " "Inferred latch for \"c\[33\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[34\] alu.v(63) " "Inferred latch for \"c\[34\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[35\] alu.v(63) " "Inferred latch for \"c\[35\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[36\] alu.v(63) " "Inferred latch for \"c\[36\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[37\] alu.v(63) " "Inferred latch for \"c\[37\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[38\] alu.v(63) " "Inferred latch for \"c\[38\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[39\] alu.v(63) " "Inferred latch for \"c\[39\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[40\] alu.v(63) " "Inferred latch for \"c\[40\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[41\] alu.v(63) " "Inferred latch for \"c\[41\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[42\] alu.v(63) " "Inferred latch for \"c\[42\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[43\] alu.v(63) " "Inferred latch for \"c\[43\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[44\] alu.v(63) " "Inferred latch for \"c\[44\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[45\] alu.v(63) " "Inferred latch for \"c\[45\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[46\] alu.v(63) " "Inferred latch for \"c\[46\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[47\] alu.v(63) " "Inferred latch for \"c\[47\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[48\] alu.v(63) " "Inferred latch for \"c\[48\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[49\] alu.v(63) " "Inferred latch for \"c\[49\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[50\] alu.v(63) " "Inferred latch for \"c\[50\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[51\] alu.v(63) " "Inferred latch for \"c\[51\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[52\] alu.v(63) " "Inferred latch for \"c\[52\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[53\] alu.v(63) " "Inferred latch for \"c\[53\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[54\] alu.v(63) " "Inferred latch for \"c\[54\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[55\] alu.v(63) " "Inferred latch for \"c\[55\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[56\] alu.v(63) " "Inferred latch for \"c\[56\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[57\] alu.v(63) " "Inferred latch for \"c\[57\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[58\] alu.v(63) " "Inferred latch for \"c\[58\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[59\] alu.v(63) " "Inferred latch for \"c\[59\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[60\] alu.v(63) " "Inferred latch for \"c\[60\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[61\] alu.v(63) " "Inferred latch for \"c\[61\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[62\] alu.v(63) " "Inferred latch for \"c\[62\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[63\] alu.v(63) " "Inferred latch for \"c\[63\]\" at alu.v(63)" {  } { { "alu.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32_bit alu:alu\|and_32_bit:and_op " "Elaborating entity \"and_32_bit\" for hierarchy \"alu:alu\|and_32_bit:and_op\"" {  } { { "alu.v" "and_op" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_or alu:alu\|logical_or:or_op " "Elaborating entity \"logical_or\" for hierarchy \"alu:alu\|logical_or:or_op\"" {  } { { "alu.v" "or_op" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add alu:alu\|add:add_op " "Elaborating entity \"add\" for hierarchy \"alu:alu\|add:add_op\"" {  } { { "alu.v" "add_op" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub alu:alu\|sub:sub_op " "Elaborating entity \"sub\" for hierarchy \"alu:alu\|sub:sub_op\"" {  } { { "alu.v" "sub_op" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul alu:alu\|mul:mul_op " "Elaborating entity \"mul\" for hierarchy \"alu:alu\|mul:mul_op\"" {  } { { "alu.v" "mul_op" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul.v(20) " "Verilog HDL Case Statement warning at mul.v(20): case item expression never matches the case expression" {  } { { "mul.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/mul.v" 20 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu|mul:mul_op"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul.v(21) " "Verilog HDL Case Statement warning at mul.v(21): case item expression never matches the case expression" {  } { { "mul.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/mul.v" 21 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu|mul:mul_op"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul.v(23) " "Verilog HDL Case Statement warning at mul.v(23): case item expression never matches the case expression" {  } { { "mul.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/mul.v" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 "|Datapath|alu:alu|mul:mul_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div alu:alu\|div:div_op " "Elaborating entity \"div\" for hierarchy \"alu:alu\|div:div_op\"" {  } { { "alu.v" "div_op" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr alu:alu\|shr:shr_op " "Elaborating entity \"shr\" for hierarchy \"alu:alu\|shr:shr_op\"" {  } { { "alu.v" "shr_op" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shra alu:alu\|shra:shra_op " "Elaborating entity \"shra\" for hierarchy \"alu:alu\|shra:shra_op\"" {  } { { "alu.v" "shra_op" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl alu:alu\|shl:shl_op " "Elaborating entity \"shl\" for hierarchy \"alu:alu\|shl:shl_op\"" {  } { { "alu.v" "shl_op" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror alu:alu\|ror:ror_op " "Elaborating entity \"ror\" for hierarchy \"alu:alu\|ror:ror_op\"" {  } { { "alu.v" "ror_op" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol alu:alu\|rol:rol_op " "Elaborating entity \"rol\" for hierarchy \"alu:alu\|rol:rol_op\"" {  } { { "alu.v" "rol_op" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_neg alu:alu\|logical_neg:neg_op " "Elaborating entity \"logical_neg\" for hierarchy \"alu:alu\|logical_neg:neg_op\"" {  } { { "alu.v" "neg_op" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_not alu:alu\|logical_not:not_op " "Elaborating entity \"logical_not\" for hierarchy \"alu:alu\|logical_not:not_op\"" {  } { { "alu.v" "not_op" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/alu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux_32_to_1 bus_mux_32_to_1:bus_mux " "Elaborating entity \"bus_mux_32_to_1\" for hierarchy \"bus_mux_32_to_1:bus_mux\"" {  } { { "Datapath.v" "bus_mux" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258223 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1740417258569 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740417258727 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740417258727 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "67 " "Design contains 67 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_out " "No output dependent on input pin \"pc_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|pc_out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "zlo_out " "No output dependent on input pin \"zlo_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|zlo_out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "zhi_out " "No output dependent on input pin \"zhi_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|zhi_out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mdr_out " "No output dependent on input pin \"mdr_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|mdr_out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0_out " "No output dependent on input pin \"r0_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|r0_out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2_out " "No output dependent on input pin \"r2_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|r2_out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3_out " "No output dependent on input pin \"r3_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|r3_out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r4_out " "No output dependent on input pin \"r4_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|r4_out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r5_out " "No output dependent on input pin \"r5_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|r5_out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r6_out " "No output dependent on input pin \"r6_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|r6_out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r7_out " "No output dependent on input pin \"r7_out\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|r7_out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mar_enable " "No output dependent on input pin \"mar_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|mar_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "z_enable " "No output dependent on input pin \"z_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|z_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lo_enable " "No output dependent on input pin \"lo_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|lo_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hi_enable " "No output dependent on input pin \"hi_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|hi_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_enable " "No output dependent on input pin \"pc_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|pc_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mdr_enable " "No output dependent on input pin \"mdr_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|mdr_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_enable " "No output dependent on input pin \"ir_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|ir_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y_enable " "No output dependent on input pin \"y_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|y_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_increment " "No output dependent on input pin \"pc_increment\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|pc_increment"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read " "No output dependent on input pin \"read\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|read"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op_code\[0\] " "No output dependent on input pin \"op_code\[0\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|op_code[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op_code\[1\] " "No output dependent on input pin \"op_code\[1\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|op_code[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op_code\[2\] " "No output dependent on input pin \"op_code\[2\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|op_code[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op_code\[3\] " "No output dependent on input pin \"op_code\[3\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|op_code[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op_code\[4\] " "No output dependent on input pin \"op_code\[4\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|op_code[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r0_enable " "No output dependent on input pin \"r0_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|r0_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r2_enable " "No output dependent on input pin \"r2_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|r2_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r3_enable " "No output dependent on input pin \"r3_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|r3_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r4_enable " "No output dependent on input pin \"r4_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|r4_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r5_enable " "No output dependent on input pin \"r5_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|r5_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r6_enable " "No output dependent on input pin \"r6_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|r6_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r7_enable " "No output dependent on input pin \"r7_enable\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|r7_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clr " "No output dependent on input pin \"clr\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|clr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[0\] " "No output dependent on input pin \"m_data_in\[0\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[1\] " "No output dependent on input pin \"m_data_in\[1\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[2\] " "No output dependent on input pin \"m_data_in\[2\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[3\] " "No output dependent on input pin \"m_data_in\[3\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[4\] " "No output dependent on input pin \"m_data_in\[4\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[5\] " "No output dependent on input pin \"m_data_in\[5\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[6\] " "No output dependent on input pin \"m_data_in\[6\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[7\] " "No output dependent on input pin \"m_data_in\[7\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[8\] " "No output dependent on input pin \"m_data_in\[8\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[9\] " "No output dependent on input pin \"m_data_in\[9\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[10\] " "No output dependent on input pin \"m_data_in\[10\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[11\] " "No output dependent on input pin \"m_data_in\[11\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[12\] " "No output dependent on input pin \"m_data_in\[12\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[13\] " "No output dependent on input pin \"m_data_in\[13\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[14\] " "No output dependent on input pin \"m_data_in\[14\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[15\] " "No output dependent on input pin \"m_data_in\[15\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[16\] " "No output dependent on input pin \"m_data_in\[16\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[17\] " "No output dependent on input pin \"m_data_in\[17\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[18\] " "No output dependent on input pin \"m_data_in\[18\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[19\] " "No output dependent on input pin \"m_data_in\[19\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[20\] " "No output dependent on input pin \"m_data_in\[20\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[21\] " "No output dependent on input pin \"m_data_in\[21\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[22\] " "No output dependent on input pin \"m_data_in\[22\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[23\] " "No output dependent on input pin \"m_data_in\[23\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[24\] " "No output dependent on input pin \"m_data_in\[24\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[25\] " "No output dependent on input pin \"m_data_in\[25\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[26\] " "No output dependent on input pin \"m_data_in\[26\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[27\] " "No output dependent on input pin \"m_data_in\[27\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[28\] " "No output dependent on input pin \"m_data_in\[28\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[29\] " "No output dependent on input pin \"m_data_in\[29\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[30\] " "No output dependent on input pin \"m_data_in\[30\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_data_in\[31\] " "No output dependent on input pin \"m_data_in\[31\]\"" {  } { { "Datapath.v" "" { Text "C:/Users/cam/Downloads/374realfinal/Phase1/Datapath.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740417258776 "|Datapath|m_data_in[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1740417258776 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740417258776 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740417258776 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740417258776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740417258806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 24 12:14:18 2025 " "Processing ended: Mon Feb 24 12:14:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740417258806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740417258806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740417258806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740417258806 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1740417259911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740417259917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 12:14:19 2025 " "Processing started: Mon Feb 24 12:14:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740417259917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1740417259917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1740417259917 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1740417260022 ""}
{ "Info" "0" "" "Project  = Phase1" {  } {  } 0 0 "Project  = Phase1" 0 0 "Fitter" 0 0 1740417260022 ""}
{ "Info" "0" "" "Revision = Phase1" {  } {  } 0 0 "Revision = Phase1" 0 0 "Fitter" 0 0 1740417260022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1740417260132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1740417260132 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Phase1 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Phase1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1740417260132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1740417260163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1740417260163 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1740417260383 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1740417260399 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1740417260571 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "67 67 " "No exact pin location assignment(s) for 67 pins of 67 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1740417260681 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1740417263623 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740417263702 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1740417263702 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1740417263702 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1740417263702 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1740417263702 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1740417263702 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1740417263702 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1740417263702 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1740417263702 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1740417263702 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740417263718 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Phase1.sdc " "Synopsys Design Constraints File file not found: 'Phase1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1740417265683 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1740417265683 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1740417265683 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1740417265683 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1740417265683 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1740417265683 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1740417265683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1740417265683 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1740417265730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740417265949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1740417266138 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1740417266311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740417266311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1740417267018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33" {  } { { "loc" "" { Generic "C:/Users/cam/Downloads/374realfinal/Phase1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33"} { { 12 { 0 ""} 0 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1740417268683 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1740417268683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1740417268746 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1740417268746 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1740417268746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740417268746 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1740417269926 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1740417269942 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1740417270177 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1740417270177 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1740417270382 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1740417271309 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cam/Downloads/374realfinal/Phase1/output_files/Phase1.fit.smsg " "Generated suppressed messages file C:/Users/cam/Downloads/374realfinal/Phase1/output_files/Phase1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1740417271466 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6218 " "Peak virtual memory: 6218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740417271829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 24 12:14:31 2025 " "Processing ended: Mon Feb 24 12:14:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740417271829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740417271829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740417271829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1740417271829 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1740417272869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740417272884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 12:14:32 2025 " "Processing started: Mon Feb 24 12:14:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740417272884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1740417272884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1740417272884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1740417273464 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1740417275442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740417275646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 24 12:14:35 2025 " "Processing ended: Mon Feb 24 12:14:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740417275646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740417275646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740417275646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1740417275646 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1740417276283 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1740417276739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740417276739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 12:14:36 2025 " "Processing started: Mon Feb 24 12:14:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740417276739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1740417276739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Phase1 -c Phase1 " "Command: quartus_sta Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1740417276739 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1740417276833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1740417277383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1740417277383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740417277415 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1740417277415 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Phase1.sdc " "Synopsys Design Constraints File file not found: 'Phase1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1740417277680 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1740417277680 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1740417277680 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1740417277682 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1740417277682 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1740417277682 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1740417277682 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1740417277698 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1740417277698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417277698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417277698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417277698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417277698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417277714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417277714 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1740417277714 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1740417277733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1740417278217 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1740417278249 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1740417278249 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1740417278249 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1740417278249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417278249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417278249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417278249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417278249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417278249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417278249 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1740417278249 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1740417278391 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1740417278784 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1740417278815 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1740417278815 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1740417278815 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1740417278815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417278831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417278831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417278835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417278835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417278835 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1740417278835 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1740417278957 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1740417278957 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1740417278957 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1740417278957 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417278957 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417278957 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417278957 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417278957 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1740417278957 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1740417279365 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1740417279365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5041 " "Peak virtual memory: 5041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740417279396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 24 12:14:39 2025 " "Processing ended: Mon Feb 24 12:14:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740417279396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740417279396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740417279396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1740417279396 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1740417280377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740417280383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 12:14:40 2025 " "Processing started: Mon Feb 24 12:14:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740417280383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1740417280383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Phase1 -c Phase1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Phase1 -c Phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1740417280383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1740417281144 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1740417281170 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Phase1.vo C:/Users/cam/Downloads/374realfinal/Phase1/simulation/modelsim/ simulation " "Generated file Phase1.vo in folder \"C:/Users/cam/Downloads/374realfinal/Phase1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1740417281239 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740417281277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 24 12:14:41 2025 " "Processing ended: Mon Feb 24 12:14:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740417281277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740417281277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740417281277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1740417281277 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 113 s " "Quartus Prime Full Compilation was successful. 0 errors, 113 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1740417281941 ""}
