Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 04:25:10 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_GM/NonUniformILP/fir_GM_NonUniformILP_3_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 Delay1No9_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 1.017ns (30.725%)  route 2.293ns (69.275%))
  Logic Levels:           9  (CARRY8=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.612ns = ( 6.612 - 4.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.235ns (routing 1.366ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.952ns (routing 1.239ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4002, routed)        2.235     3.186    Delay1No9_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X144Y221       FDCE                                         r  Delay1No9_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y221       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.265 r  Delay1No9_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.430     3.695    Delay1No8_instance/Y_reg[33]_0[2]
    SLICE_X132Y222       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     3.843 r  Delay1No8_instance/geqOp_carry_i_15__0/O
                         net (fo=1, routed)           0.009     3.852    Sum7_1_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X132Y222       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.038 r  Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.064    Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X132Y223       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.079 r  Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.105    Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X132Y224       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.157 r  Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.268     4.425    Delay1No9_instance/CO[0]
    SLICE_X133Y225       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.099     4.524 f  Delay1No9_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.145     4.669    Delay1No8_instance/Y_reg[23]_0[0]
    SLICE_X133Y224       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     4.794 f  Delay1No8_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.071     4.865    Delay1No8_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X133Y224       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     5.014 r  Delay1No8_instance/shiftedFracY_d1[49]_i_7__0/O
                         net (fo=32, routed)          0.464     5.478    Delay1No9_instance/Y_reg[23]_0
    SLICE_X125Y225       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.577 r  Delay1No9_instance/shiftedFracY_d1[26]_i_2__0/O
                         net (fo=5, routed)           0.404     5.981    Delay1No9_instance/Sum7_1_impl_instance/level2[19]
    SLICE_X127Y227       LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     6.046 r  Delay1No9_instance/shiftedFracY_d1[42]_i_1__0/O
                         net (fo=1, routed)           0.450     6.496    Sum7_1_impl_instance/FPAddSubOp_instance/Y_reg[26]_2
    SLICE_X125Y225       FDRE                                         r  Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4002, routed)        1.952     6.612    Sum7_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X125Y225       FDRE                                         r  Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]/C
                         clock pessimism              0.454     7.066    
                         clock uncertainty           -0.035     7.030    
    SLICE_X125Y225       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.055    Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[42]
  -------------------------------------------------------------------
                         required time                          7.055    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  0.560    




