onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/pc_in
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/rd_en
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/abort
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/we
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/clk
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/i_rst_n
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/dout
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/dout_valid
add wave -noupdate -group cache -radix hexadecimal /risc_v_sp_tb/procesador/cache/map_Address
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/i_clk
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/i_rst_n
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/dout
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/dout_valid
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/rd_en
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/jmp_branch_address
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/jmp_branch_valid
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/pc_in
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/o_rd_en
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/abort
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/pc_out
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/instr
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/empty
add wave -noupdate -group ifq -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/pc_out_w_d
add wave -noupdate -group {ifq last mux} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/bypass_instr_mux/i_a
add wave -noupdate -group {ifq last mux} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/bypass_instr_mux/i_b
add wave -noupdate -group {ifq last mux} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/bypass_instr_mux/i_selector
add wave -noupdate -group {ifq last mux} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/bypass_instr_mux/out
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/i_clk
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/i_rst_n
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/data_in
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/w_en
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/rd_en
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/flush
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/jmp_branch_address_b_3_2
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/data_out
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/o_full
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/o_rp
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/o_wp
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/empty
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/wp
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/rp
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/full
add wave -noupdate -group {ifq fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[3]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/ifq_module/fifo/fifo[3]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/ifq_module/fifo/fifo
add wave -noupdate -group {ifq fifo} -radix hexadecimal /risc_v_sp_tb/procesador/ifq_module/fifo/overflow
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/i_clk
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/i_rst_n
add wave -noupdate -expand -group dispatcher -color Gold -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/i_fetch_pc_plus_4
add wave -noupdate -expand -group dispatcher -color White -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/i_fetch_instruction
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/i_fetch_empty_flag
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_jmp_br_addr
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_jmp_valid
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_rd_en
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/cdb_tag
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/cdb_valid
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/cdb_data
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/cdb_branch
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/cdb_branch_taken
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/jmp_detected
add wave -noupdate -expand -group dispatcher -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_detected
add wave -noupdate -expand -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/decoder/instr
add wave -noupdate -expand -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/decoder/rs1
add wave -noupdate -expand -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/decoder/rs2
add wave -noupdate -expand -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/decoder/rd
add wave -noupdate -expand -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/decoder/opcode
add wave -noupdate -expand -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/decoder/func3
add wave -noupdate -expand -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/decoder/func7
add wave -noupdate -expand -group decoder -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/immediate_generator/o_immediate
add wave -noupdate -expand -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/i_clk
add wave -noupdate -expand -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/i_rst_n
add wave -noupdate -expand -group {tag fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[0]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp[0]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/wp
add wave -noupdate -expand -group {tag fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[0]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp[0]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rp
add wave -noupdate -expand -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/cdb_tag_data_tf
add wave -noupdate -expand -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/cdb_tag_valid_tf
add wave -noupdate -expand -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/rd_en_tf
add wave -noupdate -expand -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/flush
add wave -noupdate -expand -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/tag_out_tf
add wave -noupdate -expand -group {tag fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[7]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[8]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[9]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[10]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[11]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[12]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[13]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[14]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[15]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[16]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[17]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[18]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[19]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[20]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[21]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[22]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[23]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[24]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[25]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[26]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[27]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[28]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[29]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[30]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[31]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[32]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[33]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[34]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[35]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[36]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[37]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[38]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[39]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[40]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[41]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[42]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[43]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[44]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[45]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[46]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[47]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[48]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[49]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[50]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[51]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[52]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[53]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[54]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[55]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[56]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[57]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[58]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[59]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[60]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[61]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[62]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[63]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[7]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[8]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[9]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[10]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[11]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[12]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[13]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[14]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[15]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[16]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[17]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[18]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[19]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[20]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[21]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[22]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[23]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[24]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[25]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[26]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[27]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[28]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[29]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[30]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[31]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[32]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[33]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[34]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[35]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[36]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[37]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[38]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[39]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[40]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[41]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[42]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[43]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[44]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[45]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[46]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[47]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[48]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[49]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[50]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[51]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[52]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[53]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[54]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[55]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[56]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[57]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[58]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[59]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[60]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[61]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[62]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo[63]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo
add wave -noupdate -expand -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/fifo_full_tf
add wave -noupdate -expand -group {tag fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/tag_fifo_module/empty_fifo_tf
add wave -noupdate -expand -group RST -color Cyan -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/cdb_tag_rst
add wave -noupdate -expand -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/cdb_clear_addr
add wave -noupdate -expand -group RST -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7]} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][0]} -radix hexadecimal}}} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[8]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[9]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[10]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[11]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[12]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[13]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[14]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[15]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[16]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[17]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[18]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[19]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[20]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[21]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[22]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[23]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[24]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[25]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[26]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[27]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[28]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[29]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[30]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[31]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[5]} {-color Gold -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[6]} {-color Magenta -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7]} {-height 15 -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][0]} -radix hexadecimal}}} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[7][0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[8]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[9]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[10]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[11]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[12]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[13]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[14]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[15]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[16]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[17]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[18]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[19]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[20]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[21]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[22]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[23]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[24]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[25]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[26]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[27]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[28]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[29]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[30]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/registers[31]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/rst_module/registers
add wave -noupdate -expand -group RST -color White -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[0]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[6]} {-color White -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[5]} {-color White -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[4]} {-color White -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[3]} {-color White -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[2]} {-color White -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[1]} {-color White -height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst[0]} {-color White -height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/rst_module/wdata0_rst
add wave -noupdate -expand -group RST -color White -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/waddr0_rst
add wave -noupdate -expand -group RST -color White -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/wen0_rst
add wave -noupdate -expand -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/wdata1_rst
add wave -noupdate -expand -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/rs1addr_rst
add wave -noupdate -expand -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/rs1tag_rst
add wave -noupdate -expand -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/rs1valid_rst
add wave -noupdate -expand -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/rs2addr_rst
add wave -noupdate -expand -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/rs2tag_rst
add wave -noupdate -expand -group RST -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/rs2valid_rst
add wave -noupdate -expand -group RST -color Red -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rst_module/wen_regfile_rst
add wave -noupdate -expand -group {register file} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rf_module/clk
add wave -noupdate -expand -group {register file} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rf_module/write_data_rf
add wave -noupdate -expand -group {register file} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rf_module/write_addr_rf
add wave -noupdate -expand -group {register file} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rf_module/rs1addr_rf
add wave -noupdate -expand -group {register file} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rf_module/rs1data_rf
add wave -noupdate -expand -group {register file} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rf_module/rs2addr_rf
add wave -noupdate -expand -group {register file} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rf_module/rs2data_rf
add wave -noupdate -expand -group {register file} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[7]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[8]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[9]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[10]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[11]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[12]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[13]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[14]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[15]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[16]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[17]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[18]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[19]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[20]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[21]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[22]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[23]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[24]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[25]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[26]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[27]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[28]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[29]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[30]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[31]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[7]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[8]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[9]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[10]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[11]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[12]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[13]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[14]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[15]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[16]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[17]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[18]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[19]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[20]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[21]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[22]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[23]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[24]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[25]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[26]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[27]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[28]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[29]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[30]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/rf_module/registers[31]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/rf_module/registers
add wave -noupdate -expand -group {dispatch gen} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/int_dispatch_en
add wave -noupdate -expand -group {dispatch gen} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/mult_dispatch_en
add wave -noupdate -expand -group {dispatch gen} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/div_dispatch_en
add wave -noupdate -expand -group {dispatch gen} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/ld_st_dispatch_en
add wave -noupdate -expand -group {dispatch gen} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.opcode -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.func3 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.func7 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data -radix hexadecimal -childformat {{rs1_data -radix hexadecimal} {rs1_data_valid -radix hexadecimal} {rs1_tag -radix hexadecimal} {rs2_data -radix hexadecimal} {rs2_data_valid -radix hexadecimal} {rs2_tag -radix hexadecimal} {rd_tag -radix hexadecimal}}}} -expand -subitemconfig {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.opcode {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.func3 {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.func7 {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data {-height 15 -radix hexadecimal -childformat {{rs1_data -radix hexadecimal} {rs1_data_valid -radix hexadecimal} {rs1_tag -radix hexadecimal} {rs2_data -radix hexadecimal} {rs2_data_valid -radix hexadecimal} {rs2_tag -radix hexadecimal} {rd_tag -radix hexadecimal}} -expand} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data.rs1_data {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data.rs1_data_valid {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data.rs1_tag {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data.rs2_data {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data.rs2_data_valid {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data.rs2_tag {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data.common_data.rd_tag {-radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_int_fifo_data
add wave -noupdate -expand -group {dispatch gen} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.ld_st_opcode -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.func3 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.immediate -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.common_data -radix hexadecimal}} -expand -subitemconfig {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.ld_st_opcode {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.func3 {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.immediate {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data.common_data {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/o_ld_st_fifo_data
add wave -noupdate -expand -group {dispatch gen} -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs1_data -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs1_data_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs1_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs2_data -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs2_data_valid -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs2_tag -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rd_tag -radix hexadecimal}} -expand -subitemconfig {/risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs1_data {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs1_data_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs1_tag {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs2_data {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs2_data_valid {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rs2_tag {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data.rd_tag {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/dispatch_gen/cmn_fifo_data
add wave -noupdate -expand -group {int fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/i_clk
add wave -noupdate -expand -group {int fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/i_rst_n
add wave -noupdate -expand -group {int fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[100]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[99]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[98]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[97]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[96]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[95]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[94]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[93]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[92]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[91]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[90]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[89]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[88]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[87]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[86]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[85]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[84]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[83]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[82]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[81]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[80]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[79]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[78]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[77]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[76]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[75]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[74]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[73]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[72]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[71]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[70]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[69]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[68]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[67]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[66]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[65]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[64]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[63]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[62]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[61]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[60]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[59]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[58]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[57]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[56]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[55]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[54]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[53]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[52]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[51]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[50]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[49]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[48]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[47]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[46]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[45]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[44]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[43]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[42]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[41]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[40]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[39]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[38]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[37]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[36]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[35]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[34]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[33]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[32]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[31]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[30]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[29]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[28]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[27]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[26]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[25]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[24]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[23]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[22]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[21]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[20]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[19]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[18]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[17]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[16]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[15]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[14]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[13]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[12]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[11]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[10]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[9]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[8]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[7]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[0]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[100]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[99]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[98]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[97]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[96]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[95]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[94]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[93]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[92]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[91]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[90]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[89]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[88]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[87]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[86]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[85]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[84]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[83]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[82]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[81]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[80]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[79]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[78]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[77]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[76]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[75]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[74]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[73]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[72]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[71]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[70]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[69]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[68]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[67]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[66]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[65]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[64]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[63]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[62]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[61]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[60]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[59]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[58]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[57]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[56]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[55]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[54]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[53]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[52]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[51]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[50]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[49]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[48]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[47]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[46]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[45]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[44]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[43]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[42]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[41]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[40]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[39]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[38]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[37]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[36]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[35]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[34]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[33]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[32]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[31]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[30]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[29]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[28]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[27]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[26]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[25]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[24]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[23]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[22]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[21]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[20]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[19]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[18]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[17]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[16]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[15]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[14]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[13]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[12]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[11]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[10]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[9]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[8]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[7]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in[0]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_in
add wave -noupdate -expand -group {int fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/flush
add wave -noupdate -expand -group {int fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/data_out
add wave -noupdate -expand -group {int fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/w_en
add wave -noupdate -expand -group {int fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/rd_en
add wave -noupdate -expand -group {int fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/empty
add wave -noupdate -expand -group {int fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/full
add wave -noupdate -expand -group {int fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/rsv_station[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/rsv_station[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/rsv_station[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/rsv_station[3]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/rsv_station[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/rsv_station[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/rsv_station[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/rsv_station[3]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/rsv_station
add wave -noupdate -expand -group {int fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/occupied[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/occupied[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/occupied[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/occupied[0]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/occupied[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/occupied[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/occupied[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/occupied[0]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/int_exec_fifo/occupied
add wave -noupdate -group {mem fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/i_clk
add wave -noupdate -group {mem fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/i_rst_n
add wave -noupdate -group {mem fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[119]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[118]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[117]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[116]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[115]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[114]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[113]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[112]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[111]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[110]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[109]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[108]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[107]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[106]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[105]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[104]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[103]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[102]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[101]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[100]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[99]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[98]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[97]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[96]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[95]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[94]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[93]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[92]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[91]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[90]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[89]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[88]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[87]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[86]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[85]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[84]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[83]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[82]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[81]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[80]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[79]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[78]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[77]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[76]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[75]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[74]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[73]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[72]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[71]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[70]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[69]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[68]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[67]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[66]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[65]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[64]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[63]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[62]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[61]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[60]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[59]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[58]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[57]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[56]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[55]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[54]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[53]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[52]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[51]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[50]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[49]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[48]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[47]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[46]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[45]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[44]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[43]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[42]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[41]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[40]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[39]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[38]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[37]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[36]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[35]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[34]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[33]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[32]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[31]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[30]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[29]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[28]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[27]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[26]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[25]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[24]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[23]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[22]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[21]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[20]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[19]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[18]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[17]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[16]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[15]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[14]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[13]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[12]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[11]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[10]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[9]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[8]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[7]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[0]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[119]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[118]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[117]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[116]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[115]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[114]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[113]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[112]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[111]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[110]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[109]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[108]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[107]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[106]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[105]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[104]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[103]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[102]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[101]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[100]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[99]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[98]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[97]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[96]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[95]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[94]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[93]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[92]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[91]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[90]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[89]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[88]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[87]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[86]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[85]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[84]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[83]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[82]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[81]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[80]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[79]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[78]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[77]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[76]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[75]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[74]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[73]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[72]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[71]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[70]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[69]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[68]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[67]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[66]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[65]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[64]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[63]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[62]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[61]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[60]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[59]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[58]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[57]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[56]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[55]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[54]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[53]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[52]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[51]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[50]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[49]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[48]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[47]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[46]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[45]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[44]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[43]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[42]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[41]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[40]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[39]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[38]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[37]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[36]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[35]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[34]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[33]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[32]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[31]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[30]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[29]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[28]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[27]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[26]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[25]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[24]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[23]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[22]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[21]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[20]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[19]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[18]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[17]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[16]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[15]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[14]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[13]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[12]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[11]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[10]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[9]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[8]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[7]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in[0]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_in
add wave -noupdate -group {mem fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/w_en
add wave -noupdate -group {mem fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rd_en
add wave -noupdate -group {mem fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/flush
add wave -noupdate -group {mem fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[119]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[118]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[117]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[116]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[115]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[114]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[113]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[112]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[111]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[110]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[109]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[108]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[107]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[106]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[105]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[104]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[103]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[102]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[101]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[100]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[99]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[98]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[97]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[96]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[95]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[94]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[93]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[92]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[91]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[90]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[89]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[88]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[87]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[86]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[85]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[84]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[83]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[82]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[81]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[80]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[79]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[78]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[77]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[76]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[75]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[74]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[73]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[72]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[71]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[70]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[69]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[68]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[67]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[66]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[65]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[64]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[63]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[62]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[61]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[60]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[59]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[58]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[57]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[56]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[55]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[54]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[53]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[52]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[51]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[50]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[49]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[48]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[47]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[46]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[45]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[44]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[43]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[42]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[41]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[40]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[39]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[38]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[37]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[36]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[35]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[34]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[33]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[32]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[31]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[30]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[29]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[28]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[27]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[26]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[25]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[24]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[23]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[22]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[21]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[20]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[19]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[18]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[17]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[16]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[15]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[14]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[13]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[12]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[11]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[10]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[9]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[8]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[7]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[0]} -radix hexadecimal}} -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[119]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[118]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[117]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[116]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[115]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[114]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[113]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[112]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[111]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[110]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[109]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[108]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[107]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[106]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[105]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[104]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[103]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[102]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[101]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[100]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[99]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[98]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[97]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[96]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[95]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[94]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[93]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[92]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[91]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[90]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[89]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[88]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[87]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[86]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[85]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[84]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[83]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[82]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[81]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[80]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[79]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[78]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[77]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[76]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[75]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[74]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[73]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[72]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[71]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[70]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[69]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[68]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[67]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[66]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[65]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[64]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[63]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[62]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[61]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[60]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[59]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[58]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[57]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[56]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[55]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[54]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[53]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[52]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[51]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[50]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[49]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[48]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[47]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[46]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[45]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[44]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[43]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[42]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[41]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[40]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[39]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[38]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[37]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[36]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[35]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[34]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[33]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[32]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[31]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[30]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[29]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[28]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[27]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[26]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[25]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[24]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[23]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[22]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[21]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[20]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[19]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[18]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[17]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[16]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[15]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[14]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[13]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[12]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[11]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[10]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[9]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[8]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[7]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out[0]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/data_out
add wave -noupdate -group {mem fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/o_full
add wave -noupdate -group {mem fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/empty
add wave -noupdate -group {mem fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3]} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][119]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][118]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][117]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][116]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][115]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][114]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][113]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][112]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][111]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][110]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][109]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][108]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][107]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][106]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][105]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][104]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][103]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][102]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][101]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][100]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][99]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][98]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][97]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][96]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][95]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][94]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][93]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][92]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][91]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][90]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][89]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][88]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][87]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][86]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][85]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][84]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][83]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][82]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][81]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][80]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][79]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][78]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][77]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][76]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][75]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][74]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][73]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][72]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][71]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][70]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][69]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][68]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][67]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][66]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][65]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][64]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][63]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][62]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][61]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][60]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][59]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][58]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][57]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][56]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][55]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][54]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][53]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][52]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][51]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][50]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][49]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][48]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][47]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][46]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][45]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][44]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][43]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][42]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][41]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][40]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][39]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][38]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][37]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][36]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][35]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][34]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][33]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][32]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][31]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][30]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][29]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][28]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][27]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][26]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][25]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][24]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][23]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][22]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][21]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][20]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][19]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][18]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][17]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][16]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][15]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][14]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][13]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][12]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][11]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][10]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][9]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][8]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][7]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][0]} -radix hexadecimal}}}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3]} {-height 15 -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][119]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][118]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][117]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][116]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][115]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][114]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][113]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][112]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][111]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][110]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][109]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][108]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][107]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][106]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][105]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][104]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][103]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][102]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][101]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][100]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][99]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][98]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][97]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][96]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][95]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][94]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][93]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][92]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][91]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][90]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][89]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][88]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][87]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][86]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][85]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][84]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][83]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][82]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][81]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][80]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][79]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][78]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][77]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][76]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][75]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][74]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][73]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][72]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][71]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][70]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][69]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][68]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][67]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][66]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][65]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][64]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][63]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][62]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][61]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][60]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][59]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][58]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][57]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][56]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][55]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][54]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][53]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][52]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][51]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][50]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][49]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][48]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][47]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][46]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][45]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][44]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][43]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][42]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][41]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][40]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][39]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][38]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][37]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][36]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][35]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][34]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][33]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][32]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][31]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][30]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][29]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][28]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][27]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][26]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][25]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][24]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][23]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][22]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][21]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][20]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][19]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][18]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][17]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][16]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][15]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][14]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][13]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][12]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][11]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][10]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][9]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][8]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][7]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][6]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][5]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][4]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][0]} -radix hexadecimal}}} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][119]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][118]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][117]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][116]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][115]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][114]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][113]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][112]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][111]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][110]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][109]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][108]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][107]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][106]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][105]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][104]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][103]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][102]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][101]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][100]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][99]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][98]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][97]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][96]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][95]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][94]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][93]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][92]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][91]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][90]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][89]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][88]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][87]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][86]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][85]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][84]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][83]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][82]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][81]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][80]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][79]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][78]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][77]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][76]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][75]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][74]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][73]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][72]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][71]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][70]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][69]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][68]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][67]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][66]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][65]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][64]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][63]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][62]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][61]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][60]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][59]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][58]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][57]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][56]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][55]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][54]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][53]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][52]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][51]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][50]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][49]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][48]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][47]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][46]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][45]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][44]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][43]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][42]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][41]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][40]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][39]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][38]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][37]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][36]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][35]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][34]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][33]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][32]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][31]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][30]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][29]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][28]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][27]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][26]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][25]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][24]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][23]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][22]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][21]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][20]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][19]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][18]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][17]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][16]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][15]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][14]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][13]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][12]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][11]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][10]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][9]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][8]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][7]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][6]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][5]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][4]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][3]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station[3][0]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/rsv_station
add wave -noupdate -group {mem fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/occupied
add wave -noupdate -group {mem fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/ld_st_exec_fifo/full
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/i_clk
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/i_rst_n
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/data_in
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/w_en
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/rd_en
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/flush
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/data_out
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/o_full
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/empty
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/rsv_station[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/rsv_station[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/rsv_station[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/rsv_station[3]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/rsv_station[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/rsv_station[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/rsv_station[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/rsv_station[3]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/rsv_station
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/occupied[3]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/occupied[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/occupied[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/occupied[0]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/occupied[3]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/occupied[2]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/occupied[1]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/occupied[0]} {-radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/occupied
add wave -noupdate -expand -group {mult fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/mult_exec_fifo/full
add wave -noupdate -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/i_clk
add wave -noupdate -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/i_rst_n
add wave -noupdate -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/data_in
add wave -noupdate -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/w_en
add wave -noupdate -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/rd_en
add wave -noupdate -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/flush
add wave -noupdate -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/data_out
add wave -noupdate -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/o_full
add wave -noupdate -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/empty
add wave -noupdate -group {div fifo} -radix hexadecimal -childformat {{{/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/rsv_station[0]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/rsv_station[1]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/rsv_station[2]} -radix hexadecimal} {{/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/rsv_station[3]} -radix hexadecimal}} -expand -subitemconfig {{/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/rsv_station[0]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/rsv_station[1]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/rsv_station[2]} {-height 15 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/rsv_station[3]} {-height 15 -radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/rsv_station
add wave -noupdate -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/occupied
add wave -noupdate -group {div fifo} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/div_exec_fifo/full
add wave -noupdate -group rs1_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux/i_a
add wave -noupdate -group rs1_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux/i_b
add wave -noupdate -group rs1_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux/i_selector
add wave -noupdate -group rs1_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs1_cdb_mux/out
add wave -noupdate -group rs2_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux/i_a
add wave -noupdate -group rs2_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux/i_b
add wave -noupdate -group rs2_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux/i_selector
add wave -noupdate -group rs2_cdb_mux -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/rs2_cdb_mux/out
add wave -noupdate -group {br jmp addr calc} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/br_jmp_addr_calc/pc
add wave -noupdate -group {br jmp addr calc} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/br_jmp_addr_calc/opcode
add wave -noupdate -group {br jmp addr calc} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/br_jmp_addr_calc/immediate
add wave -noupdate -group {br jmp addr calc} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/br_jmp_addr_calc/jmp_br_addr
add wave -noupdate -group {one shot} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_detected_one_shot/i_clk
add wave -noupdate -group {one shot} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_detected_one_shot/i_rst_n
add wave -noupdate -group {one shot} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_detected_one_shot/i_en
add wave -noupdate -group {one shot} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_detected_one_shot/d
add wave -noupdate -group {one shot} /risc_v_sp_tb/procesador/dispatcher/branch_detected_one_shot/hold
add wave -noupdate -group {one shot} /risc_v_sp_tb/procesador/dispatcher/branch_detected_one_shot/release_one_shot
add wave -noupdate -group {one shot} /risc_v_sp_tb/procesador/dispatcher/branch_detected_one_shot/temp
add wave -noupdate -group {one shot} /risc_v_sp_tb/procesador/dispatcher/branch_detected_one_shot/already_launched
add wave -noupdate -group {one shot} -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/branch_detected_one_shot/q
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/clk
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/rst_n
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/branch_lock
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/fetch_next_instr
add wave -noupdate -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.opcode -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.func3 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.func7 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data -radix hexadecimal -childformat {{rs1_data -radix hexadecimal -childformat {{{[31]} -radix hexadecimal} {{[30]} -radix hexadecimal} {{[29]} -radix hexadecimal} {{[28]} -radix hexadecimal} {{[27]} -radix hexadecimal} {{[26]} -radix hexadecimal} {{[25]} -radix hexadecimal} {{[24]} -radix hexadecimal} {{[23]} -radix hexadecimal} {{[22]} -radix hexadecimal} {{[21]} -radix hexadecimal} {{[20]} -radix hexadecimal} {{[19]} -radix hexadecimal} {{[18]} -radix hexadecimal} {{[17]} -radix hexadecimal} {{[16]} -radix hexadecimal} {{[15]} -radix hexadecimal} {{[14]} -radix hexadecimal} {{[13]} -radix hexadecimal} {{[12]} -radix hexadecimal} {{[11]} -radix hexadecimal} {{[10]} -radix hexadecimal} {{[9]} -radix hexadecimal} {{[8]} -radix hexadecimal} {{[7]} -radix hexadecimal} {{[6]} -radix hexadecimal} {{[5]} -radix hexadecimal} {{[4]} -radix hexadecimal} {{[3]} -radix hexadecimal} {{[2]} -radix hexadecimal} {{[1]} -radix hexadecimal} {{[0]} -radix hexadecimal}}} {rs1_data_valid -radix hexadecimal} {rs1_tag -radix hexadecimal} {rs2_data -radix hexadecimal} {rs2_data_valid -radix hexadecimal} {rs2_tag -radix hexadecimal -childformat {{{[5]} -radix hexadecimal} {{[4]} -radix hexadecimal} {{[3]} -radix hexadecimal} {{[2]} -radix hexadecimal} {{[1]} -radix hexadecimal} {{[0]} -radix hexadecimal}}} {rd_tag -radix hexadecimal}}}} -subitemconfig {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.opcode {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.func3 {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.func7 {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data {-height 15 -radix hexadecimal -childformat {{rs1_data -radix hexadecimal -childformat {{{[31]} -radix hexadecimal} {{[30]} -radix hexadecimal} {{[29]} -radix hexadecimal} {{[28]} -radix hexadecimal} {{[27]} -radix hexadecimal} {{[26]} -radix hexadecimal} {{[25]} -radix hexadecimal} {{[24]} -radix hexadecimal} {{[23]} -radix hexadecimal} {{[22]} -radix hexadecimal} {{[21]} -radix hexadecimal} {{[20]} -radix hexadecimal} {{[19]} -radix hexadecimal} {{[18]} -radix hexadecimal} {{[17]} -radix hexadecimal} {{[16]} -radix hexadecimal} {{[15]} -radix hexadecimal} {{[14]} -radix hexadecimal} {{[13]} -radix hexadecimal} {{[12]} -radix hexadecimal} {{[11]} -radix hexadecimal} {{[10]} -radix hexadecimal} {{[9]} -radix hexadecimal} {{[8]} -radix hexadecimal} {{[7]} -radix hexadecimal} {{[6]} -radix hexadecimal} {{[5]} -radix hexadecimal} {{[4]} -radix hexadecimal} {{[3]} -radix hexadecimal} {{[2]} -radix hexadecimal} {{[1]} -radix hexadecimal} {{[0]} -radix hexadecimal}}} {rs1_data_valid -radix hexadecimal} {rs1_tag -radix hexadecimal} {rs2_data -radix hexadecimal} {rs2_data_valid -radix hexadecimal} {rs2_tag -radix hexadecimal -childformat {{{[5]} -radix hexadecimal} {{[4]} -radix hexadecimal} {{[3]} -radix hexadecimal} {{[2]} -radix hexadecimal} {{[1]} -radix hexadecimal} {{[0]} -radix hexadecimal}}} {rd_tag -radix hexadecimal}} -expand} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data {-radix hexadecimal -childformat {{{[31]} -radix hexadecimal} {{[30]} -radix hexadecimal} {{[29]} -radix hexadecimal} {{[28]} -radix hexadecimal} {{[27]} -radix hexadecimal} {{[26]} -radix hexadecimal} {{[25]} -radix hexadecimal} {{[24]} -radix hexadecimal} {{[23]} -radix hexadecimal} {{[22]} -radix hexadecimal} {{[21]} -radix hexadecimal} {{[20]} -radix hexadecimal} {{[19]} -radix hexadecimal} {{[18]} -radix hexadecimal} {{[17]} -radix hexadecimal} {{[16]} -radix hexadecimal} {{[15]} -radix hexadecimal} {{[14]} -radix hexadecimal} {{[13]} -radix hexadecimal} {{[12]} -radix hexadecimal} {{[11]} -radix hexadecimal} {{[10]} -radix hexadecimal} {{[9]} -radix hexadecimal} {{[8]} -radix hexadecimal} {{[7]} -radix hexadecimal} {{[6]} -radix hexadecimal} {{[5]} -radix hexadecimal} {{[4]} -radix hexadecimal} {{[3]} -radix hexadecimal} {{[2]} -radix hexadecimal} {{[1]} -radix hexadecimal} {{[0]} -radix hexadecimal}}} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[31]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[30]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[29]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[28]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[27]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[26]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[25]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[24]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[23]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[22]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[21]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[20]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[19]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[18]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[17]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[16]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[15]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[14]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[13]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[12]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[11]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[10]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[9]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[8]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[7]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[6]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[5]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[4]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[3]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[2]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[1]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data[0]} {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_data_valid {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs1_tag {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs2_data {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs2_data_valid {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs2_tag {-radix hexadecimal -childformat {{{[5]} -radix hexadecimal} {{[4]} -radix hexadecimal} {{[3]} -radix hexadecimal} {{[2]} -radix hexadecimal} {{[1]} -radix hexadecimal} {{[0]} -radix hexadecimal}}} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs2_tag[5]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs2_tag[4]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs2_tag[3]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs2_tag[2]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs2_tag[1]} {-radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rs2_tag[0]} {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in.common_data.rd_tag {-radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_in
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_ctrl
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_ld_st_fifo_data_in
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_ld_st_fifo_ctrl
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_mult_fifo_data_in
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_mult_fifo_ctrl
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_div_fifo_data_in
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_div_fifo_ctrl
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_out
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/tb_int_rd
add wave -noupdate -radix hexadecimal -childformat {{/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_out.opcode -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_out.func3 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_out.func7 -radix hexadecimal} {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_out.common_data -radix hexadecimal -childformat {{rs1_data -radix hexadecimal} {rs1_data_valid -radix hexadecimal} {rs1_tag -radix hexadecimal} {rs2_data -radix hexadecimal} {rs2_data_valid -radix hexadecimal} {rs2_tag -radix hexadecimal} {rd_tag -radix hexadecimal}}}} -subitemconfig {/risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_out.opcode {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_out.func3 {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_out.func7 {-height 15 -radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_out.common_data {-height 15 -radix hexadecimal -childformat {{rs1_data -radix hexadecimal} {rs1_data_valid -radix hexadecimal} {rs1_tag -radix hexadecimal} {rs2_data -radix hexadecimal} {rs2_data_valid -radix hexadecimal} {rs2_tag -radix hexadecimal} {rd_tag -radix hexadecimal}} -expand} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_out.common_data.rs1_data {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_out.common_data.rs1_data_valid {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_out.common_data.rs1_tag {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_out.common_data.rs2_data {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_out.common_data.rs2_data_valid {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_out.common_data.rs2_tag {-radix hexadecimal} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_out.common_data.rd_tag {-radix hexadecimal}} /risc_v_sp_tb/procesador/dispatcher/exec_int_fifo_data_out
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_ld_st_fifo_data_out
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_mult_fifo_data_out
add wave -noupdate -radix hexadecimal /risc_v_sp_tb/procesador/dispatcher/exec_div_fifo_data_out
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 3} {23000 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 405
configure wave -valuecolwidth 59
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {12984 ps} {51949 ps}
