
*** Running vivado
    with args -log UARTConfigTest_axi_uartlite_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UARTConfigTest_axi_uartlite_2_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source UARTConfigTest_axi_uartlite_2_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 378.508 ; gain = 81.582
INFO: [Synth 8-638] synthesizing module 'UARTConfigTest_axi_uartlite_2_0' [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ip/UARTConfigTest_axi_uartlite_2_0/synth/UARTConfigTest_axi_uartlite_2_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2160]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1615]
INFO: [Synth 8-638] synthesizing module 'baudrate' [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1418]
INFO: [Synth 8-256] done synthesizing module 'baudrate' (1#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1418]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:909]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f' [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f' (3#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (4#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (5#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (6#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (7#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (8#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:909]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f__parameterized0' [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f__parameterized0' (8#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (9#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (10#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1615]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (11#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (11#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (11#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (11#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (12#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (13#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (14#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (15#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ipshared/1b8b/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2160]
INFO: [Synth 8-256] done synthesizing module 'UARTConfigTest_axi_uartlite_2_0' (16#1) [e:/ETH2SER/SoftwareProjects/UART2ETH961209OnePort/UART2ETH.srcs/sources_1/bd/UARTConfigTest/ip/UARTConfigTest_axi_uartlite_2_0/synth/UARTConfigTest_axi_uartlite_2_0.vhd:86]
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 419.633 ; gain = 122.707
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 419.633 ; gain = 122.707
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 742.082 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 742.082 ; gain = 445.156
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 742.082 ; gain = 445.156
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 742.082 ; gain = 445.156
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 742.082 ; gain = 445.156
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 742.082 ; gain = 445.156
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 742.082 ; gain = 445.156
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 742.082 ; gain = 445.156
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 742.082 ; gain = 445.156
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 742.082 ; gain = 445.156
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 742.082 ; gain = 445.156
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 742.082 ; gain = 445.156
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 742.082 ; gain = 445.156
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 742.082 ; gain = 445.156
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 742.082 ; gain = 445.156

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |    12|
|3     |LUT2   |    23|
|4     |LUT3   |    20|
|5     |LUT4   |    14|
|6     |LUT5   |    41|
|7     |LUT6   |    17|
|8     |SRL16E |    18|
|9     |FDR    |     4|
|10    |FDRE   |    76|
|11    |FDSE   |    16|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 742.082 ; gain = 445.156
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 742.082 ; gain = 452.914
