static inline void\r\nF_1 ( unsigned long V_1 , unsigned long V_2 ,\r\nunsigned long V_3 )\r\n{\r\nF_2 () ;\r\nF_3 ( V_4 , V_1 , V_2 , V_3 ) ;\r\n}\r\nstatic inline void F_4 ( void )\r\n{\r\nF_5 ( V_4 ) ;\r\nF_6 () ;\r\n}\r\nstatic inline void F_7 ( void )\r\n{\r\nunsigned long long V_5 , V_6 , V_7 ;\r\nunsigned long V_8 ;\r\nV_5 = V_9 ;\r\nV_6 = V_10 ;\r\nV_7 = 0 ;\r\nF_8 ( V_8 ) ;\r\n__asm__ __volatile__ (\r\n"getcfg %3, 0, %0\n\t"\r\n"or %0, %2, %0\n\t"\r\n"putcfg %3, 0, %0\n\t"\r\n"synci"\r\n: "=&r" (data)\r\n: "0" (data), "r" (flag), "r" (addr));\r\nF_9 ( V_8 ) ;\r\n}\r\nstatic void F_10 ( unsigned long V_11 , unsigned long V_12 )\r\n{\r\nunsigned long long V_13 , V_5 , V_14 ;\r\nV_14 = ( unsigned long long ) ( signed long long ) ( signed long ) V_11 ;\r\nV_5 = F_11 ( V_14 ) ;\r\nV_13 = ( unsigned long long ) ( signed long long ) ( signed long ) V_12 ;\r\nwhile ( V_5 <= V_13 ) {\r\n__asm__ __volatile__ ("icbi %0, 0" : : "r" (addr));\r\nV_5 += V_15 ;\r\n}\r\n}\r\nstatic void F_12 ( struct V_16 * V_17 , unsigned long V_1 )\r\n{\r\nunsigned int V_18 = F_13 () ;\r\nunsigned long long V_5 , V_19 ;\r\nunsigned long V_8 = 0 ;\r\nunsigned long V_20 , V_21 ;\r\nV_5 = V_1 ;\r\nV_19 = V_5 + V_22 ;\r\nV_20 = F_14 () ;\r\nV_21 = F_15 ( V_18 , V_17 -> V_23 ) ;\r\nif ( V_20 != V_21 ) {\r\nF_8 ( V_8 ) ;\r\nF_16 ( V_21 ) ;\r\n}\r\nwhile ( V_5 < V_19 ) {\r\n__asm__ __volatile__("icbi %0, 0" : : "r" (addr));\r\n__asm__ __volatile__("icbi %0, 32" : : "r" (addr));\r\n__asm__ __volatile__("icbi %0, 64" : : "r" (addr));\r\n__asm__ __volatile__("icbi %0, 96" : : "r" (addr));\r\nV_5 += 128 ;\r\n}\r\nif ( V_20 != V_21 ) {\r\nF_16 ( V_20 ) ;\r\nF_9 ( V_8 ) ;\r\n}\r\n}\r\nstatic void F_17 ( struct V_24 * V_25 ,\r\nunsigned long V_11 , unsigned long V_12 )\r\n{\r\nint V_26 ;\r\nif ( ! V_25 )\r\nreturn;\r\nV_26 = ( ( V_12 - V_11 ) >> V_27 ) ;\r\nif ( V_26 >= 64 ) {\r\nF_7 () ;\r\n} else {\r\nunsigned long V_14 ;\r\nunsigned long V_1 ;\r\nunsigned long V_28 ;\r\nunsigned long V_29 , V_30 ;\r\nunsigned long V_8 = 0 ;\r\nV_29 = F_15 ( F_13 () , V_25 ) ;\r\nV_30 = F_14 () ;\r\nif ( V_29 != V_30 ) {\r\nF_8 ( V_8 ) ;\r\nF_16 ( V_29 ) ;\r\n}\r\nV_14 = V_11 & V_31 ;\r\nV_28 = V_22 + ( ( V_12 - 1 ) & V_31 ) ;\r\nwhile ( V_14 < V_28 ) {\r\nstruct V_16 * V_17 ;\r\nunsigned long V_32 ;\r\nV_17 = F_18 ( V_25 , V_14 ) ;\r\nif ( ! V_17 || ( V_14 <= V_17 -> V_33 ) ) {\r\nV_14 += V_22 ;\r\ncontinue;\r\n}\r\nV_32 = V_17 -> V_33 ;\r\nif ( V_17 -> V_34 & V_35 ) {\r\nV_1 = V_14 ;\r\nwhile ( V_1 < V_32 ) {\r\nF_12 ( V_17 , V_1 ) ;\r\nV_1 += V_22 ;\r\n}\r\n}\r\nV_14 = V_17 -> V_33 ;\r\n}\r\nif ( V_29 != V_30 ) {\r\nF_16 ( V_30 ) ;\r\nF_9 ( V_8 ) ;\r\n}\r\n}\r\n}\r\nstatic void F_19 ( unsigned long V_11 , unsigned long V_12 )\r\n{\r\nunsigned long long V_14 ;\r\nunsigned long long V_36 ;\r\nunsigned long long V_5 ;\r\nV_36 = V_12 ;\r\nV_14 = F_11 ( V_11 ) ;\r\nV_5 = V_14 ;\r\nwhile ( V_5 < V_36 ) {\r\n__asm__ __volatile__ ("icbi %0, 0" : : "r" (addr));\r\n__asm__ __volatile__ ("nop");\r\n__asm__ __volatile__ ("nop");\r\nV_5 += V_15 ;\r\n}\r\n}\r\nstatic inline void F_20 ( int V_37 , int V_38 )\r\n{\r\nint V_39 ;\r\nunsigned long long V_1 , V_40 , V_41 ;\r\nint V_42 ;\r\nint V_43 ;\r\nV_39 = ( ( int ) & V_44 &\r\nV_45 -> V_46 . V_47 ) >>\r\nV_45 -> V_46 . V_48 ;\r\nV_43 = V_37 - V_39 ;\r\nfor ( V_42 = 0 ; V_42 < V_38 ; V_42 ++ , V_43 ++ ) {\r\nV_43 &= ( V_45 -> V_46 . V_49 - 1 ) ;\r\nV_40 = ( unsigned long long ) V_44 +\r\n( V_43 << V_45 -> V_46 . V_48 ) ;\r\nV_41 = V_40 + V_45 -> V_46 . V_50 *\r\nV_45 -> V_46 . V_51 ;\r\nfor ( V_1 = V_40 ; V_1 < V_41 ;\r\nV_1 += V_45 -> V_46 . V_50 ) {\r\n__asm__ __volatile__ ("alloco %0, 0" : : "r" (eaddr));\r\n__asm__ __volatile__ ("synco");\r\n}\r\nV_41 = V_40 + V_45 -> V_46 . V_50 *\r\nV_45 -> V_46 . V_51 ;\r\nfor ( V_1 = V_40 ; V_1 < V_41 ;\r\nV_1 += V_45 -> V_46 . V_50 ) {\r\nif ( F_21 ( V_52 , & ( V_45 -> V_46 . V_8 ) ) )\r\nF_22 ( ( unsigned long ) V_1 ) ;\r\n}\r\n}\r\n}\r\nstatic void F_23 ( void )\r\n{\r\nF_20 ( 0 , V_45 -> V_46 . V_49 ) ;\r\n}\r\nstatic void F_24 ( unsigned long V_3 ,\r\nunsigned long V_1 )\r\n{\r\nunsigned long long V_53 ;\r\nunsigned long long V_54 , V_55 ;\r\nV_53 = V_56 + ( V_1 & V_57 ) ;\r\nF_1 ( V_53 , F_14 () , V_3 ) ;\r\nV_54 = V_53 ;\r\nV_55 = V_54 + V_22 ;\r\nwhile ( V_54 < V_55 ) {\r\n__asm__ __volatile__ ("ocbp %0, 0" : : "r" (magic_eaddr));\r\nV_54 += V_15 ;\r\n}\r\nF_4 () ;\r\n}\r\nstatic void F_25 ( unsigned long V_3 )\r\n{\r\nunsigned long long V_58 , V_1 , V_59 ;\r\nint V_60 ;\r\nV_58 = V_56 ;\r\nfor ( V_60 = 0 ; V_60 < ( 1 << V_61 ) ; V_60 ++ ) {\r\nF_1 ( V_58 , F_14 () , V_3 ) ;\r\nV_1 = V_58 ;\r\nV_59 = V_1 + V_22 ;\r\nwhile ( V_1 < V_59 ) {\r\n__asm__ __volatile__ ("ocbp %0, 0" : : "r" (eaddr));\r\nV_1 += V_15 ;\r\n}\r\nF_4 () ;\r\nV_58 += V_22 ;\r\n}\r\n}\r\nstatic void F_26 ( struct V_24 * V_25 ,\r\nunsigned long V_5 , unsigned long V_12 )\r\n{\r\nT_1 * V_62 ;\r\nT_2 * V_63 ;\r\nT_3 * V_64 ;\r\nT_4 * V_65 ;\r\nT_4 V_66 ;\r\nT_5 * V_67 ;\r\nunsigned long V_3 ;\r\nif ( ! V_25 )\r\nreturn;\r\nV_62 = F_27 ( V_25 , V_5 ) ;\r\nif ( F_28 ( * V_62 ) )\r\nreturn;\r\nV_63 = F_29 ( V_62 , V_5 ) ;\r\nif ( F_30 ( * V_63 ) || F_31 ( * V_63 ) )\r\nreturn;\r\nV_64 = F_32 ( V_63 , V_5 ) ;\r\nif ( F_33 ( * V_64 ) || F_34 ( * V_64 ) )\r\nreturn;\r\nV_65 = F_35 ( V_25 , V_64 , V_5 , & V_67 ) ;\r\ndo {\r\nV_66 = * V_65 ;\r\nif ( F_36 ( V_66 ) || ! F_37 ( V_66 ) )\r\ncontinue;\r\nV_3 = F_38 ( V_66 ) & V_31 ;\r\nF_24 ( V_3 , V_5 ) ;\r\n} while ( V_65 ++ , V_5 += V_22 , V_5 != V_12 );\r\nF_39 ( V_65 - 1 , V_67 ) ;\r\n}\r\nstatic void F_40 ( struct V_24 * V_25 ,\r\nunsigned long V_11 , unsigned long V_12 )\r\n{\r\nint V_26 = ( ( V_12 - V_11 ) >> V_27 ) ;\r\nif ( V_26 >= 64 || ( ( V_11 ^ ( V_12 - 1 ) ) & V_68 ) ) {\r\nF_23 () ;\r\n} else {\r\nV_11 &= V_31 ;\r\nV_12 = F_41 ( V_12 ) ;\r\nF_26 ( V_25 , V_11 , V_12 ) ;\r\n}\r\n}\r\nstatic void F_42 ( void * V_69 )\r\n{\r\nF_23 () ;\r\nF_7 () ;\r\n}\r\nstatic void F_43 ( void * V_69 )\r\n{\r\nF_23 () ;\r\n}\r\nstatic void F_44 ( void * args )\r\n{\r\nstruct V_70 * V_7 = args ;\r\nstruct V_16 * V_17 ;\r\nunsigned long V_11 , V_12 ;\r\nV_17 = V_7 -> V_17 ;\r\nV_11 = V_7 -> V_71 ;\r\nV_12 = V_7 -> V_72 ;\r\nF_40 ( V_17 -> V_23 , V_11 , V_12 ) ;\r\nF_17 ( V_17 -> V_23 , V_11 , V_12 ) ;\r\n}\r\nstatic void F_45 ( void * args )\r\n{\r\nstruct V_70 * V_7 = args ;\r\nstruct V_16 * V_17 ;\r\nunsigned long V_1 , V_73 ;\r\nV_17 = V_7 -> V_17 ;\r\nV_1 = V_7 -> V_71 ;\r\nV_73 = V_7 -> V_72 ;\r\nF_25 ( V_73 << V_27 ) ;\r\nif ( V_17 -> V_34 & V_35 )\r\nF_12 ( V_17 , V_1 ) ;\r\n}\r\nstatic void F_46 ( void * V_74 )\r\n{\r\nF_25 ( F_47 ( (struct V_74 * ) V_74 ) ) ;\r\nF_48 () ;\r\n}\r\nstatic void F_49 ( void * args )\r\n{\r\nstruct V_70 * V_7 = args ;\r\nunsigned long V_11 , V_12 ;\r\nV_11 = V_7 -> V_71 ;\r\nV_12 = V_7 -> V_72 ;\r\nF_50 ( ( void * ) V_11 , V_12 ) ;\r\nF_48 () ;\r\nF_10 ( V_11 , V_12 ) ;\r\n}\r\nstatic void F_51 ( void * V_75 )\r\n{\r\nunsigned long V_12 = ( unsigned long ) V_75 + V_15 ;\r\nF_52 ( V_75 , V_15 ) ;\r\nF_48 () ;\r\nF_19 ( ( unsigned long ) V_75 , V_12 ) ;\r\n}\r\nvoid T_6 F_53 ( void )\r\n{\r\nV_76 = F_42 ;\r\nV_77 = F_43 ;\r\nV_78 = F_43 ;\r\nV_79 = F_45 ;\r\nV_80 = F_44 ;\r\nV_81 = F_46 ;\r\nV_82 = F_49 ;\r\nV_83 = F_51 ;\r\nV_4 = F_54 () ;\r\nF_55 () ;\r\n}
