{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544125951810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544125951811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 14:52:31 2018 " "Processing started: Thu Dec 06 14:52:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544125951811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544125951811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Baseball_Counter -c Baseball_Counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Baseball_Counter -c Baseball_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544125951811 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1544125952495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseball_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baseball_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Baseball_Counter-Baseball_Counter_arch " "Found design unit 1: Baseball_Counter-Baseball_Counter_arch" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544125952906 ""} { "Info" "ISGN_ENTITY_NAME" "1 Baseball_Counter " "Found entity 1: Baseball_Counter" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544125952906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544125952906 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Baseball_Counter " "Elaborating entity \"Baseball_Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544125952976 ""}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "num_balls\[0\] Baseball_Counter.vhd(32) " "Netlist error at Baseball_Counter.vhd(32): can't infer register for num_balls\[0\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 32 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1544125952980 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_balls\[0\] Baseball_Counter.vhd(37) " "Inferred latch for \"num_balls\[0\]\" at Baseball_Counter.vhd(37)" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544125952980 "|Baseball_Counter"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "num_balls\[1\] Baseball_Counter.vhd(32) " "Netlist error at Baseball_Counter.vhd(32): can't infer register for num_balls\[1\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 32 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1544125952980 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_balls\[1\] Baseball_Counter.vhd(37) " "Inferred latch for \"num_balls\[1\]\" at Baseball_Counter.vhd(37)" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544125952980 "|Baseball_Counter"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "num_balls\[2\] Baseball_Counter.vhd(32) " "Netlist error at Baseball_Counter.vhd(32): can't infer register for num_balls\[2\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 32 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1544125952982 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_balls\[2\] Baseball_Counter.vhd(37) " "Inferred latch for \"num_balls\[2\]\" at Baseball_Counter.vhd(37)" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544125952982 "|Baseball_Counter"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "num_balls\[3\] Baseball_Counter.vhd(32) " "Netlist error at Baseball_Counter.vhd(32): can't infer register for num_balls\[3\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 32 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1544125952982 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_balls\[3\] Baseball_Counter.vhd(37) " "Inferred latch for \"num_balls\[3\]\" at Baseball_Counter.vhd(37)" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544125952982 "|Baseball_Counter"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "num_balls\[4\] Baseball_Counter.vhd(32) " "Netlist error at Baseball_Counter.vhd(32): can't infer register for num_balls\[4\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 32 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1544125952982 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_balls\[4\] Baseball_Counter.vhd(37) " "Inferred latch for \"num_balls\[4\]\" at Baseball_Counter.vhd(37)" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544125952982 "|Baseball_Counter"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "num_balls\[5\] Baseball_Counter.vhd(32) " "Netlist error at Baseball_Counter.vhd(32): can't infer register for num_balls\[5\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 32 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1544125952982 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_balls\[5\] Baseball_Counter.vhd(37) " "Inferred latch for \"num_balls\[5\]\" at Baseball_Counter.vhd(37)" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544125952982 "|Baseball_Counter"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "num_balls\[6\] Baseball_Counter.vhd(32) " "Netlist error at Baseball_Counter.vhd(32): can't infer register for num_balls\[6\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 32 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1544125952985 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_balls\[6\] Baseball_Counter.vhd(37) " "Inferred latch for \"num_balls\[6\]\" at Baseball_Counter.vhd(37)" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544125952985 "|Baseball_Counter"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "num_balls\[7\] Baseball_Counter.vhd(32) " "Netlist error at Baseball_Counter.vhd(32): can't infer register for num_balls\[7\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 32 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1544125952985 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_balls\[7\] Baseball_Counter.vhd(37) " "Inferred latch for \"num_balls\[7\]\" at Baseball_Counter.vhd(37)" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544125952985 "|Baseball_Counter"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "num_balls\[8\] Baseball_Counter.vhd(32) " "Netlist error at Baseball_Counter.vhd(32): can't infer register for num_balls\[8\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 32 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1544125952985 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_balls\[8\] Baseball_Counter.vhd(37) " "Inferred latch for \"num_balls\[8\]\" at Baseball_Counter.vhd(37)" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544125952985 "|Baseball_Counter"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "num_balls\[9\] Baseball_Counter.vhd(32) " "Netlist error at Baseball_Counter.vhd(32): can't infer register for num_balls\[9\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 32 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1544125952985 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_balls\[9\] Baseball_Counter.vhd(37) " "Inferred latch for \"num_balls\[9\]\" at Baseball_Counter.vhd(37)" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544125952985 "|Baseball_Counter"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "num_balls\[10\] Baseball_Counter.vhd(32) " "Netlist error at Baseball_Counter.vhd(32): can't infer register for num_balls\[10\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 32 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1544125952985 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_balls\[10\] Baseball_Counter.vhd(37) " "Inferred latch for \"num_balls\[10\]\" at Baseball_Counter.vhd(37)" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544125952987 "|Baseball_Counter"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "num_balls\[11\] Baseball_Counter.vhd(32) " "Netlist error at Baseball_Counter.vhd(32): can't infer register for num_balls\[11\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 32 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1544125952987 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_balls\[11\] Baseball_Counter.vhd(37) " "Inferred latch for \"num_balls\[11\]\" at Baseball_Counter.vhd(37)" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544125952987 "|Baseball_Counter"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "num_balls\[12\] Baseball_Counter.vhd(32) " "Netlist error at Baseball_Counter.vhd(32): can't infer register for num_balls\[12\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 32 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1544125952987 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_balls\[12\] Baseball_Counter.vhd(37) " "Inferred latch for \"num_balls\[12\]\" at Baseball_Counter.vhd(37)" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544125952987 "|Baseball_Counter"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "num_balls\[13\] Baseball_Counter.vhd(32) " "Netlist error at Baseball_Counter.vhd(32): can't infer register for num_balls\[13\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 32 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1544125952987 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_balls\[13\] Baseball_Counter.vhd(37) " "Inferred latch for \"num_balls\[13\]\" at Baseball_Counter.vhd(37)" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544125952987 "|Baseball_Counter"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "num_balls\[14\] Baseball_Counter.vhd(32) " "Netlist error at Baseball_Counter.vhd(32): can't infer register for num_balls\[14\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 32 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1544125952987 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_balls\[14\] Baseball_Counter.vhd(37) " "Inferred latch for \"num_balls\[14\]\" at Baseball_Counter.vhd(37)" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544125952990 "|Baseball_Counter"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "num_balls\[15\] Baseball_Counter.vhd(32) " "Netlist error at Baseball_Counter.vhd(32): can't infer register for num_balls\[15\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 32 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1544125952990 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_balls\[15\] Baseball_Counter.vhd(37) " "Inferred latch for \"num_balls\[15\]\" at Baseball_Counter.vhd(37)" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544125952990 "|Baseball_Counter"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "num_balls\[16\] Baseball_Counter.vhd(32) " "Netlist error at Baseball_Counter.vhd(32): can't infer register for num_balls\[16\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 32 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1544125952990 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_balls\[16\] Baseball_Counter.vhd(37) " "Inferred latch for \"num_balls\[16\]\" at Baseball_Counter.vhd(37)" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544125952990 "|Baseball_Counter"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "num_balls\[17\] Baseball_Counter.vhd(32) " "Netlist error at Baseball_Counter.vhd(32): can't infer register for num_balls\[17\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 32 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1544125952990 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_balls\[17\] Baseball_Counter.vhd(37) " "Inferred latch for \"num_balls\[17\]\" at Baseball_Counter.vhd(37)" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544125952990 "|Baseball_Counter"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "num_balls\[18\] Baseball_Counter.vhd(32) " "Netlist error at Baseball_Counter.vhd(32): can't infer register for num_balls\[18\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 32 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Quartus II" 0 -1 1544125952990 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num_balls\[18\] Baseball_Counter.vhd(37) " "Inferred latch for \"num_balls\[18\]\" at Baseball_Counter.vhd(37)" {  } { { "Baseball_Counter.vhd" "" { Text "E:/CCSU/Logic Design CET-466/Project 6 - Baseball Counter VHDL/Baseball_Counter.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544125952990 "|Baseball_Counter"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1544125952995 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544125953273 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 06 14:52:33 2018 " "Processing ended: Thu Dec 06 14:52:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544125953273 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544125953273 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544125953273 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544125953273 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 1  " "Quartus II Full Compilation was unsuccessful. 22 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544125953982 ""}
