<!DOCTYPE HTML PUBLIC -//W3C//DTD HTML 4.01 Transitional//ENhttp://www.w3.org/TR/html4/loose.dtd><html><head><title>check_scenarios</title></head><body> <pre><font size = "4"><b>***********************************************
Command: check_scenarios
Design: img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date: Wed Nov 20 17:52:55 2024
File Location: /export/data/verif/users/bochkar_f/selenga/img2_jtag_tap_wrap/reports/check_scenarios_32.html
***********************************************

</b></font><font size = "5"><b>Report summary:
</font></b><table border=1 width=100% cellpadding=4 cellspacing=1>
<tr bgcolor=silver align=left> <color=black>
<td>Category</td><td>Number of occurrences</td></tr>
<tr>
<td>Scenario Operating Condition (MCMM-222)</td><td>0</td>
</tr>
<tr>
<td>Design is complex MCMM-212)</td><td>No</td>
</tr>
<tr>
<td>Minimum gate requirement (MCMM-226)</td><td>0</td>
</tr>
<tr>
<td>Top design vs. block:</td><td>N/A</td>
</tr>
<tr>
<td>.....Defined in Top, not in blocks (MCMM-220)</td><td>0</td>
</tr>
<tr>
<td>.....Mismatch TLUPlus files (MCMM-221)</td><td>0</td>
</tr>
<tr>
<td>.....Mismatch Process (ILM-152)</td><td>0</td>
</tr>
<tr>
<td>.....Mismatch Voltage (MCMM-232)</td><td>0</td>
</tr>
<tr>
<td>.....Mismatch Temperature (ILM-153)/(ILM-155)</td><td>0</td>
</tr>
<tr>
<td>TLUPlus is not defined (MCMM-211)</td><td>0</td>
</tr>
<tr>
<td>TLUPlus or map file is not accessible (MCMM-230)</td><td>0</td>
</tr>
<tr>
<td>Library default vs. nominal PVT (MCMM-219)</td><td>0</td>
</tr>
<tr>
<td>Missing library cells (MCMM-223)</td><td>89</td>
</tr>
<tr>
<td>Inconsistence library cells (MCMM-228)</td><td>0</td>
</tr>
<tr>
<td>Unresolve references (MCMM-224)</td><td>0</td>
</tr>
<tr>
<td>Library cells with mis-matched PVT (MCMM-213)</td><td>0</td>
</tr>
<tr>
<td>Instances linked to dont_use cells (MCMM-225)</td><td>0</td>
</tr>
<tr>
<td>Ambiguous library cells (MCMM-227)</td><td>0</td>
</tr>
<tr>
<td>Clocks Descrepancies (MCMM-207)</td><td>0</td>
</tr>
<tr>
<td>Missing CTS or descrepancies (MCMM-229)</td><td>0</td>
</tr>
</b></font>
</table>

<font size = "5"><b>Library(s) loaded:</b></font>
<table border=1 width=100% cellpadding=4 cellspacing=1>
<tr bgcolor=silver align=left> <font color=black>
<td>Library</td>
<td>opcon</td>
<td>def P</td>
<td>def V</td>
<td>def T</td>
<td>nom P</td>
<td>nom V</td>
<td>nom T</td>
</tr>
<tr><td>tcbn16ffplusglbwp16p90cpdulvttt0p8v85c (File: tcbn16ffplusglbwp16p90cpdulvttt0p8v85c.db)</td>
<td>tt0p8v85c</td>
<td>1.00</td>
<td>0.80</td>
<td>85.00</td>
<td>1.00</td>
<td>0.80</td>
<td>85.00</td>
</tr>
<tr><td>tcbn16ffplusglbwp16p90cpdoptulvttt0p8v85c (File: tcbn16ffplusglbwp16p90cpdoptulvttt0p8v85c.db)</td>
<td>tt0p8v85c</td>
<td>1.00</td>
<td>0.80</td>
<td>85.00</td>
<td>1.00</td>
<td>0.80</td>
<td>85.00</td>
</tr>
<tr><td>tcbn16ffplusglbwp16p90cpdlvttt0p8v85c (File: tcbn16ffplusglbwp16p90cpdlvttt0p8v85c.db)</td>
<td>tt0p8v85c</td>
<td>1.00</td>
<td>0.80</td>
<td>85.00</td>
<td>1.00</td>
<td>0.80</td>
<td>85.00</td>
</tr>
<tr><td>tcbn16ffplusglbwp16p90cpdmbtt0p8v85c (File: tcbn16ffplusglbwp16p90cpdmbtt0p8v85c.db)</td>
<td>tt0p8v85c</td>
<td>1.00</td>
<td>0.80</td>
<td>85.00</td>
<td>1.00</td>
<td>0.80</td>
<td>85.00</td>
</tr>
<tr><td>tcbn16ffplusglbwp16p90cpdtt0p8v85c (File: tcbn16ffplusglbwp16p90cpdtt0p8v85c.db)</td>
<td>tt0p8v85c</td>
<td>1.00</td>
<td>0.80</td>
<td>85.00</td>
<td>1.00</td>
<td>0.80</td>
<td>85.00</td>
</tr>
<tr><td>tcbn16ffplusglbwp16p90cpdulvtffgnp0p88vm40c (File: tcbn16ffplusglbwp16p90cpdulvtffgnp0p88vm40c.db)</td>
<td>ffgnp0p88vm40c</td>
<td>1.00</td>
<td>0.88</td>
<td>-40.00</td>
<td>1.00</td>
<td>0.88</td>
<td>-40.00</td>
</tr>
<tr><td>tcbn16ffplusglbwp16p90cpdoptulvtffgnp0p88vm40c (File: tcbn16ffplusglbwp16p90cpdoptulvtffgnp0p88vm40c.db)</td>
<td>ffgnp0p88vm40c</td>
<td>1.00</td>
<td>0.88</td>
<td>-40.00</td>
<td>1.00</td>
<td>0.88</td>
<td>-40.00</td>
</tr>
<tr><td>tcbn16ffplusglbwp16p90cpdlvtffgnp0p88vm40c (File: tcbn16ffplusglbwp16p90cpdlvtffgnp0p88vm40c.db)</td>
<td>ffgnp0p88vm40c</td>
<td>1.00</td>
<td>0.88</td>
<td>-40.00</td>
<td>1.00</td>
<td>0.88</td>
<td>-40.00</td>
</tr>
<tr><td>tcbn16ffplusglbwp16p90cpdmbffgnp0p88vm40c (File: tcbn16ffplusglbwp16p90cpdmbffgnp0p88vm40c.db)</td>
<td>ffgnp0p88vm40c</td>
<td>1.00</td>
<td>0.88</td>
<td>-40.00</td>
<td>1.00</td>
<td>0.88</td>
<td>-40.00</td>
</tr>
<tr><td>tcbn16ffplusglbwp16p90cpdffgnp0p88vm40c (File: tcbn16ffplusglbwp16p90cpdffgnp0p88vm40c.db)</td>
<td>ffgnp0p88vm40c</td>
<td>1.00</td>
<td>0.88</td>
<td>-40.00</td>
<td>1.00</td>
<td>0.88</td>
<td>-40.00</td>
</tr>
<tr><td>tcbn16ffplusglbwp16p90cpdulvtssgnp0p72v125c (File: tcbn16ffplusglbwp16p90cpdulvtssgnp0p72v125c.db)</td>
<td>ssgnp0p72v125c</td>
<td>1.00</td>
<td>0.72</td>
<td>125.00</td>
<td>1.00</td>
<td>0.72</td>
<td>125.00</td>
</tr>
<tr><td>tcbn16ffplusglbwp16p90cpdoptulvtssgnp0p72v125c (File: tcbn16ffplusglbwp16p90cpdoptulvtssgnp0p72v125c.db)</td>
<td>ssgnp0p72v125c</td>
<td>1.00</td>
<td>0.72</td>
<td>125.00</td>
<td>1.00</td>
<td>0.72</td>
<td>125.00</td>
</tr>
<tr><td>tcbn16ffplusglbwp16p90cpdlvtssgnp0p72v125c (File: tcbn16ffplusglbwp16p90cpdlvtssgnp0p72v125c.db)</td>
<td>ssgnp0p72v125c</td>
<td>1.00</td>
<td>0.72</td>
<td>125.00</td>
<td>1.00</td>
<td>0.72</td>
<td>125.00</td>
</tr>
<tr><td>tcbn16ffplusglbwp16p90cpdmbssgnp0p72v125c (File: tcbn16ffplusglbwp16p90cpdmbssgnp0p72v125c.db)</td>
<td>ssgnp0p72v125c</td>
<td>1.00</td>
<td>0.72</td>
<td>125.00</td>
<td>1.00</td>
<td>0.72</td>
<td>125.00</td>
</tr>
<tr><td>tcbn16ffplusglbwp16p90cpdssgnp0p72v125c (File: tcbn16ffplusglbwp16p90cpdssgnp0p72v125c.db)</td>
<td>ssgnp0p72v125c</td>
<td>1.00</td>
<td>0.72</td>
<td>125.00</td>
<td>1.00</td>
<td>0.72</td>
<td>125.00</td>
</tr>
<tr><td>tcbn16ffplusglbwp16p90cpdilvttt0p8v85c (File: tcbn16ffplusglbwp16p90cpdilvttt0p8v85c.db)</td>
<td>tt0p8v85c</td>
<td>1.00</td>
<td>0.80</td>
<td>85.00</td>
<td>1.00</td>
<td>0.80</td>
<td>85.00</td>
</tr>
<tr><td>tcbn16ffplusglbwp16p90cpdoptlvttt0p8v85c (File: tcbn16ffplusglbwp16p90cpdoptlvttt0p8v85c.db)</td>
<td>tt0p8v85c</td>
<td>1.00</td>
<td>0.80</td>
<td>85.00</td>
<td>1.00</td>
<td>0.80</td>
<td>85.00</td>
</tr>
<tr><td>tcbn16ffplusglbwp16p90cpdoptilvttt0p8v85c (File: tcbn16ffplusglbwp16p90cpdoptilvttt0p8v85c.db)</td>
<td>tt0p8v85c</td>
<td>1.00</td>
<td>0.80</td>
<td>85.00</td>
<td>1.00</td>
<td>0.80</td>
<td>85.00</td>
</tr>
</table>
<font size = "5"><b>Library(s) used:</b></font>
<font size = "4">Scenario: norm.tt0p8v85c.typical_CCworst
	gtech (File: gtech.db)

Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
	gtech (File: gtech.db)

Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
	gtech (File: gtech.db)

Information: The following scenario(s) are set as hold-only, timing_remove_clock_reconvergence_pessimism varialbe is set to false (MCMM-209).  Set this variable to true for better QoR
norm.ffgnp0p88vm40c.rcbest_CCbest
norm.ssgnp0p72v125c.rcworst_CCworst
Information: TLU+ file (norm.tt0p8v85c.typical_CCworst: /auto/da/technology/16/tsmc_cln16ffp/tech/rc/TN16CLBL060B2_1_0P1A/typical/Tech/typical_CCworst/cln16ff+_1p12m_2xa1xd4xe2y2r_mim_ut-alrdl_typical_CCworst.tluplus) is under location different from design location. (MCMM-231)
Information: TLU+ file (norm.tt0p8v85c.typical_CCworst: /auto/da/technology/16/tsmc_cln16ffp/tech/rc/TN16CLBL060B2_1_0P1A/typical/Tech/typical_CCworst/cln16ff+_1p12m_2xa1xd4xe2y2r_mim_ut-alrdl_typical_CCworst.tluplus) is under location different from design location. (MCMM-231)
Information: TLU+ file (norm.tt0p8v85c.typical_CCworst: /auto/da/project/16/selenga/tech/mw/map_file_b.map) is under location different from design location. (MCMM-231)
Information: TLU+ file (norm.ffgnp0p88vm40c.rcbest_CCbest: /auto/da/technology/16/tsmc_cln16ffp/tech/rc/TN16CLBL060B2_1_0P1A/rcbest/Tech/rcbest_CCbest/cln16ff+_1p12m_2xa1xd4xe2y2r_mim_ut-alrdl_rcbest_CCbest.tluplus) is under location different from design location. (MCMM-231)
Information: TLU+ file (norm.ffgnp0p88vm40c.rcbest_CCbest: /auto/da/technology/16/tsmc_cln16ffp/tech/rc/TN16CLBL060B2_1_0P1A/rcbest/Tech/rcbest_CCbest/cln16ff+_1p12m_2xa1xd4xe2y2r_mim_ut-alrdl_rcbest_CCbest.tluplus) is under location different from design location. (MCMM-231)
Information: TLU+ file (norm.ffgnp0p88vm40c.rcbest_CCbest: /auto/da/project/16/selenga/tech/mw/map_file_b.map) is under location different from design location. (MCMM-231)
Information: TLU+ file (norm.ssgnp0p72v125c.rcworst_CCworst: /auto/da/technology/16/tsmc_cln16ffp/tech/rc/TN16CLBL060B2_1_0P1A/rcworst/Tech/rcworst_CCworst/cln16ff+_1p12m_2xa1xd4xe2y2r_mim_ut-alrdl_rcworst_CCworst.tluplus) is under location different from design location. (MCMM-231)
Information: TLU+ file (norm.ssgnp0p72v125c.rcworst_CCworst: /auto/da/technology/16/tsmc_cln16ffp/tech/rc/TN16CLBL060B2_1_0P1A/rcworst/Tech/rcworst_CCworst/cln16ff+_1p12m_2xa1xd4xe2y2r_mim_ut-alrdl_rcworst_CCworst.tluplus) is under location different from design location. (MCMM-231)
Information: TLU+ file (norm.ssgnp0p72v125c.rcworst_CCworst: /auto/da/project/16/selenga/tech/mw/map_file_b.map) is under location different from design location. (MCMM-231)
Warning: Design img2_jtag_tap_wrap has missing library cells (MCMM-223)

<font size = "5"><b>Library cells:</b></font>

*** This table contains library cells which might have the following issues:
(1) missing library cells,  indicate by an X
(2) lib cell is marked as dont_use
(3) instances with PVT different than scenario's PVT

Color legend:
Red - mismatched PVT - need to be inferred
Blue - mismatched PVT - has already been inferred
Purple - cell referenced lib cell which marks as dont_use
<table border=1 width=100% cellpadding=4 cellspacing=1>
<tr bgcolor=silver align=left> <font color=black>
<td>Lib cell</td><td>Cell type</td><td> norm.tt0p8v85c.typical_CCworst(1.00|0.80|85.00) </td><td> norm.ffgnp0p88vm40c.rcbest_CCbest(1.00|0.88|-40.00) </td><td> norm.ssgnp0p72v125c.rcworst_CCworst(1.00|0.72|125.00) </td></tr></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_LSR0">GTECH_LSR0</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_LD4_1">GTECH_LD4_1</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_LD4">GTECH_LD4</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_LD3">GTECH_LD3</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_LD2_1">GTECH_LD2_1</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_LD2">GTECH_LD2</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_LD1">GTECH_LD1</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FJK3S">GTECH_FJK3S</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FJK3">GTECH_FJK3</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FJK2S">GTECH_FJK2S</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FJK2">GTECH_FJK2</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FJK1S">GTECH_FJK1S</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FJK1">GTECH_FJK1</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FD4S">GTECH_FD4S</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FD48">GTECH_FD48</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FD44">GTECH_FD44</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FD4">GTECH_FD4</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FD3S">GTECH_FD3S</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FD38">GTECH_FD38</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FD34">GTECH_FD34</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FD3">GTECH_FD3</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FD2S">GTECH_FD2S</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FD28">GTECH_FD28</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FD24">GTECH_FD24</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FD2">GTECH_FD2</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FD1S">GTECH_FD1S</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FD18">GTECH_FD18</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FD14">GTECH_FD14</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_FD1">GTECH_FD1</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_TBUF">GTECH_TBUF</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_INBUF">GTECH_INBUF</a></td><td>pad cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_INOUTBUF">GTECH_INOUTBUF</a></td><td>pad cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_OUTBUF">GTECH_OUTBUF</a></td><td>pad cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_ISOLATCH_EN0">GTECH_ISOLATCH_EN0</a></td><td>isolation cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_ISOLATCH_EN1">GTECH_ISOLATCH_EN1</a></td><td>isolation cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_ISO1_EN0">GTECH_ISO1_EN0</a></td><td>isolation cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_ISO0_EN0">GTECH_ISO0_EN0</a></td><td>isolation cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_ISO1_EN1">GTECH_ISO1_EN1</a></td><td>isolation cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_ISO0_EN1">GTECH_ISO0_EN1</a></td><td>isolation cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_ADD_ABC">GTECH_ADD_ABC</a></td><td>normal cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_ADD_AB">GTECH_ADD_AB</a></td><td>normal cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_MUX8">GTECH_MUX8</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_MUX4">GTECH_MUX4</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_MUXI2">GTECH_MUXI2</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_MUX2">GTECH_MUX2</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_MAJ23">GTECH_MAJ23</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_OAI2N2">GTECH_OAI2N2</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_OAI22">GTECH_OAI22</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_OAI21">GTECH_OAI21</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_AOI2N2">GTECH_AOI2N2</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_AOI222">GTECH_AOI222</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_AOI22">GTECH_AOI22</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_AOI21">GTECH_AOI21</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_AO22">GTECH_AO22</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_OA22">GTECH_OA22</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_OA21">GTECH_OA21</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_AO21">GTECH_AO21</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_OR_NOT">GTECH_OR_NOT</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_AND_NOT">GTECH_AND_NOT</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_XNOR4">GTECH_XNOR4</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_XNOR3">GTECH_XNOR3</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_XNOR2">GTECH_XNOR2</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_XOR4">GTECH_XOR4</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_XOR3">GTECH_XOR3</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_XOR2">GTECH_XOR2</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_NOR8">GTECH_NOR8</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_NOR5">GTECH_NOR5</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_NOR4">GTECH_NOR4</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_NOR3">GTECH_NOR3</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_NOR2">GTECH_NOR2</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_OR8">GTECH_OR8</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_OR5">GTECH_OR5</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_OR4">GTECH_OR4</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_OR3">GTECH_OR3</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_OR2">GTECH_OR2</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_NAND8">GTECH_NAND8</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_NAND5">GTECH_NAND5</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_NAND4">GTECH_NAND4</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_NAND3">GTECH_NAND3</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_NAND2">GTECH_NAND2</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_AND8">GTECH_AND8</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_AND5">GTECH_AND5</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_AND4">GTECH_AND4</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_AND3">GTECH_AND3</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_AND2">GTECH_AND2</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_NOT">GTECH_NOT</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_BUF">GTECH_BUF</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_ONE">GTECH_ONE</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></tr><tr><td><a href="check_scenarios_lib_32.html#GTECH_ZERO">GTECH_ZERO</a></td><td>MOG cell</td<td> X </td><td> X </td><td> X </td></table>
</font>
</pre></body></html>