$date
	Tue May 11 16:36:26 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_nand4 $end
$scope module tb $end
$var wire 4 ! a [3:0] $end
$var reg 1 " y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
b0 !
$end
#40000
b1 !
#60000
b10 !
#80000
b11 !
#100000
b100 !
#120000
b101 !
#140000
b110 !
#160000
b111 !
#180000
b1000 !
#200000
b1001 !
#220000
b1010 !
#240000
b1011 !
#260000
b1100 !
#280000
b1101 !
#300000
b1110 !
#320000
0"
b1111 !
#340000
1"
b0 !
#360000
b1 !
#380000
b10 !
#400000
b11 !
#420000
b100 !
#440000
b101 !
#460000
b110 !
#480000
b111 !
#500000
b1000 !
#520000
b1001 !
#540000
b1010 !
#560000
b1011 !
#580000
b1100 !
#600000
b1101 !
#620000
b1110 !
#640000
0"
b1111 !
