{
  "metadata": {
    "timestamp": "2025-02-23T18:12:59Z"
  },
  "data": [
    {
      "cve": {
        "id": "CVE-2018-5407",
        "description": "Simultaneous Multi-threading (SMT) in processors can enable local users to exploit software vulnerable to timing attacks via a side-channel timing attack on 'port contention'.",
        "metadata": {
          "published_date": "2018-11-15T21:29:00.233",
          "last_modified_date": "2024-11-21T04:08:45.530",
          "confidence_level": "high",
          "severity": "medium"
        },
        "impact": {
          "cisa_kev": false,
          "reported_exploited": false,
          "exploit_maturity": "poc",
          "automatable": false
        },
        "counts": {
          "public_exploit_count": 7
        },
        "epss": {
          "score": 0.00065,
          "percentile": 0.31087
        },
        "metrics": [
          {
            "source": "nvd@nist.gov",
            "type": "Primary",
            "cvss_version": "2.0",
            "vector_string": "AV:L/AC:M/Au:N/C:P/I:N/A:N",
            "attack_vector": "LOCAL",
            "base_score": 1.89999997615814
          },
          {
            "source": "nvd@nist.gov",
            "type": "Primary",
            "cvss_version": "3.1",
            "vector_string": "CVSS:3.1/AV:L/AC:H/PR:L/UI:N/S:U/C:H/I:N/A:N",
            "attack_vector": "LOCAL",
            "base_score": 4.69999980926514
          }
        ],
        "timeline": {
          "references": [
            {
              "type": "reference",
              "url": "https://github.com/bbbrumley/portsmash",
              "source_type": "poc",
              "source": "nvd",
              "description": "",
              "published": "2018-11-15T05:00:00.000Z"
            },
            {
              "type": "reference",
              "url": "https://www.exploit-db.com/exploits/45785/",
              "source_type": "poc",
              "source": "nvd",
              "description": "",
              "published": "2018-11-15T05:00:00.000Z"
            },
            {
              "type": "reference",
              "url": "https://github.com/bbbrumley/portsmash",
              "source_type": "poc",
              "source": "nvd",
              "description": "",
              "published": "2018-11-15T05:00:00.000Z"
            },
            {
              "type": "reference",
              "url": "https://www.exploit-db.com/exploits/45785/",
              "source_type": "poc",
              "source": "nvd",
              "description": "",
              "published": "2018-11-15T05:00:00.000Z"
            },
            {
              "type": "reference",
              "url": "https://0day.today/exploit/description/31532",
              "source_type": "poc",
              "source": "0day",
              "description": "Intel (Skylake / Kaby Lake) - PortSmash CPU SMT Side-Channel Exploit",
              "published": "2018-11-05T05:00:00.000Z"
            },
            {
              "type": "reference",
              "url": "https://packetstormsecurity.com/files/download/150138/portsmash-master.tgz",
              "source_type": "poc",
              "source": "packetstorm",
              "description": "PortSmash CPU SMT Side-Channel Proof Of Concept",
              "published": "2018-11-02T05:00:00.000Z"
            },
            {
              "type": "reference",
              "url": "https://gitlab.com/exploit-database/exploitdb/-/blob/main/exploits/hardware/local/45785.md",
              "source_type": "poc",
              "source": "exploitdb",
              "description": "Intel (Skylake / Kaby Lake) - 'PortSmash' CPU SMT Side-Channel",
              "published": "2018-11-02T05:00:00.000Z"
            }
          ],
          "repositories": []
        }
      }
    }
  ]
}