Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Nov 14 11:50:15 2024
| Host         : hacc-gpu0 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  3974 |       |     23040 | 17.25 |
|   SLR1 -> SLR2                   |  2092 |       |           |  9.08 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   267 |     1 |           |       |
|   SLR2 -> SLR1                   |  1882 |       |           |  8.17 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   407 |     0 |           |       |
| SLR1 <-> SLR0                    |  7263 |       |     23040 | 31.52 |
|   SLR0 -> SLR1                   |  3287 |       |           | 14.27 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   362 |    55 |           |       |
|   SLR1 -> SLR0                   |  3976 |       |           | 17.26 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    72 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   435 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 11237 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 1747 |  135 |
| SLR1      | 1990 |    0 | 3841 |
| SLR0      |  102 | 3185 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  47485 |  18357 |  7807 |  86.40 |  33.99 |  14.46 |
|   CLBL                     |  24952 |   9689 |  4033 |  85.22 |  33.09 |  13.77 |
|   CLBM                     |  22533 |   8668 |  3774 |  87.75 |  35.06 |  15.27 |
| CLB LUTs                   | 225228 | 106040 | 35176 |  51.23 |  24.55 |   8.14 |
|   LUT as Logic             | 197649 |  99233 | 32194 |  44.95 |  22.97 |   7.45 |
|     using O5 output only   |   1738 |    400 |  1004 |   0.40 |   0.09 |   0.23 |
|     using O6 output only   | 140350 |  74644 | 19436 |  31.92 |  17.28 |   4.50 |
|     using O5 and O6        |  55561 |  24189 | 11754 |  12.64 |   5.60 |   2.72 |
|   LUT as Memory            |  27579 |   6807 |  2982 |  13.42 |   3.44 |   1.51 |
|     LUT as Distributed RAM |  17328 |   3837 |  1660 |   8.43 |   1.94 |   0.84 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |     80 |    215 |    84 |   0.04 |   0.11 |   0.04 |
|       using O5 and O6      |  17248 |   3622 |  1576 |   8.40 |   1.83 |   0.80 |
|     LUT as Shift Register  |  10251 |   2970 |  1322 |   4.99 |   1.50 |   0.67 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   5831 |   1786 |  1192 |   2.84 |   0.90 |   0.60 |
|       using O5 and O6      |   4420 |   1184 |   130 |   2.15 |   0.60 |   0.07 |
| CLB Registers              | 336555 | 125686 | 60142 |  38.27 |  14.55 |   6.96 |
| CARRY8                     |  11414 |   4112 |   313 |  20.77 |   7.61 |   0.58 |
| F7 Muxes                   |   1154 |    897 |  1054 |   0.52 |   0.42 |   0.49 |
| F8 Muxes                   |     16 |    141 |    47 |   0.01 |   0.13 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  208.5 |  145.5 |    94 |  31.03 |  21.65 |  13.99 |
|   RAMB36/FIFO              |    204 |    144 |    92 |  30.36 |  21.43 |  13.69 |
|     RAMB36E2 only          |    204 |    144 |    92 |  30.36 |  21.43 |  13.69 |
|   RAMB18                   |      9 |      3 |     4 |   0.67 |   0.22 |   0.30 |
|     RAMB18E2 only          |      9 |      3 |     4 |   0.67 |   0.22 |   0.30 |
| URAM                       |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     27 |      9 |     4 |   0.94 |   0.29 |   0.13 |
| Unique Control Sets        |   4477 |   2065 |  2715 |   4.07 |   1.91 |   2.51 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        19 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


