Drill report for /home/jorge/Escritorio/ECG CIAA/ECG_CIAA.kicad_pcb
Created on lun 01 ago 2016 20:46:06 ART

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'ECG_CIAA.drl' contains
    plated through holes:
    =============================================================
    T1  0,40mm  0,016"  (6 holes)
    T2  1,02mm  0,040"  (40 holes)
    T3  1,52mm  0,060"  (3 holes)

    Total plated holes count 49


Drill file 'ECG_CIAA-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
