read -sv run_verilog_mid/adder_32b_9_86_43b47476fbf494c29c7d674188e12d77.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_86_43b47476fbf494c29c7d674188e12d77_yosys.v
