Analysis & Synthesis report for FlappyBird
Tue May 14 15:58:56 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Colour|MOUSE:inst4|mouse_state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for char_rom:inst12|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
 18. Parameter Settings for User Entity Instance: Clock_Divider:inst|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: ourball:inst8
 20. Parameter Settings for User Entity Instance: char_rom:inst12|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: pipe:inst1
 22. altpll Parameter Settings by Entity Instance
 23. altsyncram Parameter Settings by Entity Instance
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 14 15:58:56 2019       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; FlappyBird                                  ;
; Top-level Entity Name              ; Colour                                      ;
; Family                             ; Cyclone III                                 ;
; Total logic elements               ; 370                                         ;
;     Total combinational functions  ; 323                                         ;
;     Dedicated logic registers      ; 133                                         ;
; Total registers                    ; 133                                         ;
; Total pins                         ; 40                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; Colour             ; FlappyBird         ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                         ; Library ;
+------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------+---------+
; output_files/bcdwiki.vhdl          ; yes             ; User VHDL File                     ; D:/cs305_flappybird/output_files/bcdwiki.vhdl                        ;         ;
; Colour.bdf                         ; yes             ; User Block Diagram/Schematic File  ; D:/cs305_flappybird/Colour.bdf                                       ;         ;
; Miniproject resources/vga_sync.vhd ; yes             ; User VHDL File                     ; D:/cs305_flappybird/Miniproject resources/vga_sync.vhd               ;         ;
; Miniproject resources/mouse.VHD    ; yes             ; User VHDL File                     ; D:/cs305_flappybird/Miniproject resources/mouse.VHD                  ;         ;
; Miniproject resources/char_rom.vhd ; yes             ; User VHDL File                     ; D:/cs305_flappybird/Miniproject resources/char_rom.vhd               ;         ;
; Miniproject resources/ball.vhd     ; yes             ; User VHDL File                     ; D:/cs305_flappybird/Miniproject resources/ball.vhd                   ;         ;
; Clock_Divider.vhd                  ; yes             ; User Wizard-Generated File         ; D:/cs305_flappybird/Clock_Divider.vhd                                ;         ;
; output_files/Text.vhdl             ; yes             ; User VHDL File                     ; D:/cs305_flappybird/output_files/Text.vhdl                           ;         ;
; output_files/Ourball.vhd           ; yes             ; User VHDL File                     ; D:/cs305_flappybird/output_files/Ourball.vhd                         ;         ;
; output_files/render_mux.vhd        ; yes             ; User VHDL File                     ; D:/cs305_flappybird/output_files/render_mux.vhd                      ;         ;
; output_files/BCD_7SegDisplay.vhd   ; yes             ; User VHDL File                     ; D:/cs305_flappybird/output_files/BCD_7SegDisplay.vhd                 ;         ;
; pipe.vhdl                          ; yes             ; User VHDL File                     ; D:/cs305_flappybird/pipe.vhdl                                        ;         ;
; output_files/LFSR.vhdl             ; yes             ; User VHDL File                     ; D:/cs305_flappybird/output_files/LFSR.vhdl                           ;         ;
; altpll.tdf                         ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal130.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/clock_divider_altpll.v          ; yes             ; Auto-Generated Megafunction        ; D:/cs305_flappybird/db/clock_divider_altpll.v                        ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                         ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                         ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_kt91.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/cs305_flappybird/db/altsyncram_kt91.tdf                           ;         ;
+------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 370                                                                                             ;
;                                             ;                                                                                                 ;
; Total combinational functions               ; 323                                                                                             ;
; Logic element usage by number of LUT inputs ;                                                                                                 ;
;     -- 4 input functions                    ; 127                                                                                             ;
;     -- 3 input functions                    ; 89                                                                                              ;
;     -- <=2 input functions                  ; 107                                                                                             ;
;                                             ;                                                                                                 ;
; Logic elements by mode                      ;                                                                                                 ;
;     -- normal mode                          ; 209                                                                                             ;
;     -- arithmetic mode                      ; 114                                                                                             ;
;                                             ;                                                                                                 ;
; Total registers                             ; 133                                                                                             ;
;     -- Dedicated logic registers            ; 133                                                                                             ;
;     -- I/O registers                        ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 40                                                                                              ;
; Total memory bits                           ; 2048                                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                               ;
; Total PLLs                                  ; 1                                                                                               ;
;     -- PLLs                                 ; 1                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; Clock_Divider:inst|altpll:altpll_component|Clock_Divider_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 85                                                                                              ;
; Total fan-out                               ; 1466                                                                                            ;
; Average fan-out                             ; 2.68                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
; |Colour                                        ; 323 (0)           ; 133 (0)      ; 2048        ; 0            ; 0       ; 0         ; 40   ; 0            ; |Colour                                                                                ;              ;
;    |BCD_7SegDisplay:inst100|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Colour|BCD_7SegDisplay:inst100                                                        ;              ;
;    |BCD_7SegDisplay:inst110|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Colour|BCD_7SegDisplay:inst110                                                        ;              ;
;    |BCD_7SegDisplay:inst3|                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Colour|BCD_7SegDisplay:inst3                                                          ;              ;
;    |Clock_Divider:inst|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Colour|Clock_Divider:inst                                                             ;              ;
;       |altpll:altpll_component|                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Colour|Clock_Divider:inst|altpll:altpll_component                                     ;              ;
;          |Clock_Divider_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Colour|Clock_Divider:inst|altpll:altpll_component|Clock_Divider_altpll:auto_generated ;              ;
;    |LFSR:inst6|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Colour|LFSR:inst6                                                                     ;              ;
;    |MOUSE:inst4|                               ; 50 (50)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Colour|MOUSE:inst4                                                                    ;              ;
;    |Text:inst11|                               ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Colour|Text:inst11                                                                    ;              ;
;    |VGA_SYNC:inst2|                            ; 59 (59)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Colour|VGA_SYNC:inst2                                                                 ;              ;
;    |bcdwiki:inst10|                            ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Colour|bcdwiki:inst10                                                                 ;              ;
;    |char_rom:inst12|                           ; 4 (4)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Colour|char_rom:inst12                                                                ;              ;
;       |altsyncram:altsyncram_component|        ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Colour|char_rom:inst12|altsyncram:altsyncram_component                                ;              ;
;          |altsyncram_kt91:auto_generated|      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Colour|char_rom:inst12|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;              ;
;    |ourball:inst8|                             ; 71 (71)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Colour|ourball:inst8                                                                  ;              ;
;    |pipe:inst1|                                ; 47 (47)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Colour|pipe:inst1                                                                     ;              ;
;    |render_mux:inst9|                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Colour|render_mux:inst9                                                               ;              ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; Name                                                                                      ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF        ;
+-------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; char_rom:inst12|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 8            ; --           ; --           ; 4096 ; tcgrom.mif ;
+-------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------+---------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File                       ;
+--------+--------------+---------+--------------+--------------+----------------------------+---------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |Colour|Clock_Divider:inst ; D:/cs305_flappybird/Clock_Divider.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------+---------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Colour|MOUSE:inst4|mouse_state                                                                                                                                                         ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; Name                          ; mouse_state.INPUT_PACKETS ; mouse_state.WAIT_CMD_ACK ; mouse_state.WAIT_OUTPUT_READY ; mouse_state.LOAD_COMMAND2 ; mouse_state.LOAD_COMMAND ; mouse_state.INHIBIT_TRANS ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+
; mouse_state.INHIBIT_TRANS     ; 0                         ; 0                        ; 0                             ; 0                         ; 0                        ; 0                         ;
; mouse_state.LOAD_COMMAND      ; 0                         ; 0                        ; 0                             ; 0                         ; 1                        ; 1                         ;
; mouse_state.LOAD_COMMAND2     ; 0                         ; 0                        ; 0                             ; 1                         ; 0                        ; 1                         ;
; mouse_state.WAIT_OUTPUT_READY ; 0                         ; 0                        ; 1                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.WAIT_CMD_ACK      ; 0                         ; 1                        ; 0                             ; 0                         ; 0                        ; 1                         ;
; mouse_state.INPUT_PACKETS     ; 1                         ; 0                        ; 0                             ; 0                         ; 0                        ; 1                         ;
+-------------------------------+---------------------------+--------------------------+-------------------------------+---------------------------+--------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+----------------------------------------------------+------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal          ; Free of Timing Hazards ;
+----------------------------------------------------+------------------------------+------------------------+
; Text:inst11|character_add[0]                       ; Text:inst11|character_add[5] ; yes                    ;
; Text:inst11|character_add[1]                       ; Text:inst11|character_add[5] ; yes                    ;
; Text:inst11|character_add[2]                       ; Text:inst11|character_add[5] ; yes                    ;
; Text:inst11|character_add[3]                       ; Text:inst11|character_add[5] ; yes                    ;
; Text:inst11|character_add[4]                       ; Text:inst11|character_add[5] ; yes                    ;
; Number of user-specified and inferred latches = 5  ;                              ;                        ;
+----------------------------------------------------+------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+----------------------------------------+------------------------------------------------+
; Register name                          ; Reason for Removal                             ;
+----------------------------------------+------------------------------------------------+
; LFSR:inst6|temp[0,1,3,4,7,8]           ; Stuck at GND due to stuck port data_in         ;
; pipe:inst1|top_boundary[0,1,3,4,7..9]  ; Stuck at GND due to stuck port data_in         ;
; pipe:inst1|X_Motion[0]                 ; Stuck at GND due to stuck port data_in         ;
; pipe:inst1|X_Motion[1,2]               ; Stuck at VCC due to stuck port data_in         ;
; pipe:inst1|X_Motion[3]                 ; Stuck at GND due to stuck port data_in         ;
; pipe:inst1|X_Motion[4..9]              ; Stuck at VCC due to stuck port data_in         ;
; ourball:inst8|Gravity_Motion[0,1,3..9] ; Stuck at GND due to stuck port data_in         ;
; ourball:inst8|Left_Click_Motion[1..3]  ; Stuck at GND due to stuck port data_in         ;
; MOUSE:inst4|CHAROUT[4..7]              ; Stuck at VCC due to stuck port data_in         ;
; MOUSE:inst4|CHAROUT[3]                 ; Stuck at GND due to stuck port data_in         ;
; MOUSE:inst4|CHAROUT[2]                 ; Stuck at VCC due to stuck port data_in         ;
; MOUSE:inst4|CHAROUT[0,1]               ; Stuck at GND due to stuck port data_in         ;
; MOUSE:inst4|SHIFTOUT[10]               ; Stuck at VCC due to stuck port data_in         ;
; LFSR:inst6|temp[5,6]                   ; Merged with LFSR:inst6|temp[2]                 ;
; pipe:inst1|top_boundary[5,6]           ; Merged with pipe:inst1|top_boundary[2]         ;
; ourball:inst8|Left_Click_Motion[4..9]  ; Merged with ourball:inst8|Left_Click_Motion[0] ;
; pipe:inst1|Pipe_X_pos[0]               ; Stuck at GND due to stuck port data_in         ;
; ourball:inst8|spawn_flag               ; Merged with pipe:inst1|Pipe_X_pos[1]           ;
; VGA_SYNC:inst2|pixel_row[9]            ; Stuck at GND due to stuck port data_in         ;
; Total Number of Removed Registers = 57 ;                                                ;
+----------------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                             ;
+--------------------+---------------------------+----------------------------------------+
; Register name      ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------+---------------------------+----------------------------------------+
; LFSR:inst6|temp[8] ; Stuck at GND              ; pipe:inst1|top_boundary[8]             ;
;                    ; due to stuck port data_in ;                                        ;
; LFSR:inst6|temp[7] ; Stuck at GND              ; pipe:inst1|top_boundary[7]             ;
;                    ; due to stuck port data_in ;                                        ;
; LFSR:inst6|temp[4] ; Stuck at GND              ; pipe:inst1|top_boundary[4]             ;
;                    ; due to stuck port data_in ;                                        ;
; LFSR:inst6|temp[3] ; Stuck at GND              ; pipe:inst1|top_boundary[3]             ;
;                    ; due to stuck port data_in ;                                        ;
; LFSR:inst6|temp[1] ; Stuck at GND              ; pipe:inst1|top_boundary[1]             ;
;                    ; due to stuck port data_in ;                                        ;
; LFSR:inst6|temp[0] ; Stuck at GND              ; pipe:inst1|top_boundary[0]             ;
;                    ; due to stuck port data_in ;                                        ;
+--------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 133   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 16    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 63    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; ourball:inst8|Ball_Y_pos[4]             ; 9       ;
; ourball:inst8|Ball_Y_pos[6]             ; 10      ;
; ourball:inst8|Ball_Y_pos[7]             ; 11      ;
; ourball:inst8|Ball_Y_pos[5]             ; 10      ;
; pipe:inst1|Pipe_X_pos[9]                ; 3       ;
; pipe:inst1|Pipe_X_pos[7]                ; 3       ;
; pipe:inst1|top_boundary[2]              ; 1       ;
; LFSR:inst6|temp[2]                      ; 1       ;
; MOUSE:inst4|send_char                   ; 3       ;
; MOUSE:inst4|SHIFTOUT[3]                 ; 1       ;
; MOUSE:inst4|SHIFTOUT[5]                 ; 1       ;
; MOUSE:inst4|SHIFTOUT[6]                 ; 1       ;
; MOUSE:inst4|SHIFTOUT[7]                 ; 1       ;
; MOUSE:inst4|SHIFTOUT[8]                 ; 1       ;
; Total number of inverted registers = 14 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Colour|VGA_SYNC:inst2|v_count[9]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Colour|Text:inst11|character_add[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for char_rom:inst12|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_Divider:inst|altpll:altpll_component ;
+-------------------------------+---------------------------------+-----------------------+
; Parameter Name                ; Value                           ; Type                  ;
+-------------------------------+---------------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped               ;
; PLL_TYPE                      ; AUTO                            ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Clock_Divider ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped               ;
; SCAN_CHAIN                    ; LONG                            ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped               ;
; LOCK_HIGH                     ; 1                               ; Untyped               ;
; LOCK_LOW                      ; 1                               ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped               ;
; SKIP_VCO                      ; OFF                             ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped               ;
; BANDWIDTH                     ; 0                               ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped               ;
; DOWN_SPREAD                   ; 0                               ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                               ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                               ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 1                               ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                               ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                               ; Untyped               ;
; CLK0_DIVIDE_BY                ; 2                               ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                              ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped               ;
; DPA_DIVIDER                   ; 0                               ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped               ;
; VCO_MIN                       ; 0                               ; Untyped               ;
; VCO_MAX                       ; 0                               ; Untyped               ;
; VCO_CENTER                    ; 0                               ; Untyped               ;
; PFD_MIN                       ; 0                               ; Untyped               ;
; PFD_MAX                       ; 0                               ; Untyped               ;
; M_INITIAL                     ; 0                               ; Untyped               ;
; M                             ; 0                               ; Untyped               ;
; N                             ; 1                               ; Untyped               ;
; M2                            ; 1                               ; Untyped               ;
; N2                            ; 1                               ; Untyped               ;
; SS                            ; 1                               ; Untyped               ;
; C0_HIGH                       ; 0                               ; Untyped               ;
; C1_HIGH                       ; 0                               ; Untyped               ;
; C2_HIGH                       ; 0                               ; Untyped               ;
; C3_HIGH                       ; 0                               ; Untyped               ;
; C4_HIGH                       ; 0                               ; Untyped               ;
; C5_HIGH                       ; 0                               ; Untyped               ;
; C6_HIGH                       ; 0                               ; Untyped               ;
; C7_HIGH                       ; 0                               ; Untyped               ;
; C8_HIGH                       ; 0                               ; Untyped               ;
; C9_HIGH                       ; 0                               ; Untyped               ;
; C0_LOW                        ; 0                               ; Untyped               ;
; C1_LOW                        ; 0                               ; Untyped               ;
; C2_LOW                        ; 0                               ; Untyped               ;
; C3_LOW                        ; 0                               ; Untyped               ;
; C4_LOW                        ; 0                               ; Untyped               ;
; C5_LOW                        ; 0                               ; Untyped               ;
; C6_LOW                        ; 0                               ; Untyped               ;
; C7_LOW                        ; 0                               ; Untyped               ;
; C8_LOW                        ; 0                               ; Untyped               ;
; C9_LOW                        ; 0                               ; Untyped               ;
; C0_INITIAL                    ; 0                               ; Untyped               ;
; C1_INITIAL                    ; 0                               ; Untyped               ;
; C2_INITIAL                    ; 0                               ; Untyped               ;
; C3_INITIAL                    ; 0                               ; Untyped               ;
; C4_INITIAL                    ; 0                               ; Untyped               ;
; C5_INITIAL                    ; 0                               ; Untyped               ;
; C6_INITIAL                    ; 0                               ; Untyped               ;
; C7_INITIAL                    ; 0                               ; Untyped               ;
; C8_INITIAL                    ; 0                               ; Untyped               ;
; C9_INITIAL                    ; 0                               ; Untyped               ;
; C0_MODE                       ; BYPASS                          ; Untyped               ;
; C1_MODE                       ; BYPASS                          ; Untyped               ;
; C2_MODE                       ; BYPASS                          ; Untyped               ;
; C3_MODE                       ; BYPASS                          ; Untyped               ;
; C4_MODE                       ; BYPASS                          ; Untyped               ;
; C5_MODE                       ; BYPASS                          ; Untyped               ;
; C6_MODE                       ; BYPASS                          ; Untyped               ;
; C7_MODE                       ; BYPASS                          ; Untyped               ;
; C8_MODE                       ; BYPASS                          ; Untyped               ;
; C9_MODE                       ; BYPASS                          ; Untyped               ;
; C0_PH                         ; 0                               ; Untyped               ;
; C1_PH                         ; 0                               ; Untyped               ;
; C2_PH                         ; 0                               ; Untyped               ;
; C3_PH                         ; 0                               ; Untyped               ;
; C4_PH                         ; 0                               ; Untyped               ;
; C5_PH                         ; 0                               ; Untyped               ;
; C6_PH                         ; 0                               ; Untyped               ;
; C7_PH                         ; 0                               ; Untyped               ;
; C8_PH                         ; 0                               ; Untyped               ;
; C9_PH                         ; 0                               ; Untyped               ;
; L0_HIGH                       ; 1                               ; Untyped               ;
; L1_HIGH                       ; 1                               ; Untyped               ;
; G0_HIGH                       ; 1                               ; Untyped               ;
; G1_HIGH                       ; 1                               ; Untyped               ;
; G2_HIGH                       ; 1                               ; Untyped               ;
; G3_HIGH                       ; 1                               ; Untyped               ;
; E0_HIGH                       ; 1                               ; Untyped               ;
; E1_HIGH                       ; 1                               ; Untyped               ;
; E2_HIGH                       ; 1                               ; Untyped               ;
; E3_HIGH                       ; 1                               ; Untyped               ;
; L0_LOW                        ; 1                               ; Untyped               ;
; L1_LOW                        ; 1                               ; Untyped               ;
; G0_LOW                        ; 1                               ; Untyped               ;
; G1_LOW                        ; 1                               ; Untyped               ;
; G2_LOW                        ; 1                               ; Untyped               ;
; G3_LOW                        ; 1                               ; Untyped               ;
; E0_LOW                        ; 1                               ; Untyped               ;
; E1_LOW                        ; 1                               ; Untyped               ;
; E2_LOW                        ; 1                               ; Untyped               ;
; E3_LOW                        ; 1                               ; Untyped               ;
; L0_INITIAL                    ; 1                               ; Untyped               ;
; L1_INITIAL                    ; 1                               ; Untyped               ;
; G0_INITIAL                    ; 1                               ; Untyped               ;
; G1_INITIAL                    ; 1                               ; Untyped               ;
; G2_INITIAL                    ; 1                               ; Untyped               ;
; G3_INITIAL                    ; 1                               ; Untyped               ;
; E0_INITIAL                    ; 1                               ; Untyped               ;
; E1_INITIAL                    ; 1                               ; Untyped               ;
; E2_INITIAL                    ; 1                               ; Untyped               ;
; E3_INITIAL                    ; 1                               ; Untyped               ;
; L0_MODE                       ; BYPASS                          ; Untyped               ;
; L1_MODE                       ; BYPASS                          ; Untyped               ;
; G0_MODE                       ; BYPASS                          ; Untyped               ;
; G1_MODE                       ; BYPASS                          ; Untyped               ;
; G2_MODE                       ; BYPASS                          ; Untyped               ;
; G3_MODE                       ; BYPASS                          ; Untyped               ;
; E0_MODE                       ; BYPASS                          ; Untyped               ;
; E1_MODE                       ; BYPASS                          ; Untyped               ;
; E2_MODE                       ; BYPASS                          ; Untyped               ;
; E3_MODE                       ; BYPASS                          ; Untyped               ;
; L0_PH                         ; 0                               ; Untyped               ;
; L1_PH                         ; 0                               ; Untyped               ;
; G0_PH                         ; 0                               ; Untyped               ;
; G1_PH                         ; 0                               ; Untyped               ;
; G2_PH                         ; 0                               ; Untyped               ;
; G3_PH                         ; 0                               ; Untyped               ;
; E0_PH                         ; 0                               ; Untyped               ;
; E1_PH                         ; 0                               ; Untyped               ;
; E2_PH                         ; 0                               ; Untyped               ;
; E3_PH                         ; 0                               ; Untyped               ;
; M_PH                          ; 0                               ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped               ;
; CLK0_COUNTER                  ; G0                              ; Untyped               ;
; CLK1_COUNTER                  ; G0                              ; Untyped               ;
; CLK2_COUNTER                  ; G0                              ; Untyped               ;
; CLK3_COUNTER                  ; G0                              ; Untyped               ;
; CLK4_COUNTER                  ; G0                              ; Untyped               ;
; CLK5_COUNTER                  ; G0                              ; Untyped               ;
; CLK6_COUNTER                  ; E0                              ; Untyped               ;
; CLK7_COUNTER                  ; E1                              ; Untyped               ;
; CLK8_COUNTER                  ; E2                              ; Untyped               ;
; CLK9_COUNTER                  ; E3                              ; Untyped               ;
; L0_TIME_DELAY                 ; 0                               ; Untyped               ;
; L1_TIME_DELAY                 ; 0                               ; Untyped               ;
; G0_TIME_DELAY                 ; 0                               ; Untyped               ;
; G1_TIME_DELAY                 ; 0                               ; Untyped               ;
; G2_TIME_DELAY                 ; 0                               ; Untyped               ;
; G3_TIME_DELAY                 ; 0                               ; Untyped               ;
; E0_TIME_DELAY                 ; 0                               ; Untyped               ;
; E1_TIME_DELAY                 ; 0                               ; Untyped               ;
; E2_TIME_DELAY                 ; 0                               ; Untyped               ;
; E3_TIME_DELAY                 ; 0                               ; Untyped               ;
; M_TIME_DELAY                  ; 0                               ; Untyped               ;
; N_TIME_DELAY                  ; 0                               ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped               ;
; ENABLE0_COUNTER               ; L0                              ; Untyped               ;
; ENABLE1_COUNTER               ; L0                              ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped               ;
; LOOP_FILTER_C                 ; 5                               ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped               ;
; VCO_POST_SCALE                ; 0                               ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                     ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED                     ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED                     ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped               ;
; M_TEST_SOURCE                 ; 5                               ; Untyped               ;
; C0_TEST_SOURCE                ; 5                               ; Untyped               ;
; C1_TEST_SOURCE                ; 5                               ; Untyped               ;
; C2_TEST_SOURCE                ; 5                               ; Untyped               ;
; C3_TEST_SOURCE                ; 5                               ; Untyped               ;
; C4_TEST_SOURCE                ; 5                               ; Untyped               ;
; C5_TEST_SOURCE                ; 5                               ; Untyped               ;
; C6_TEST_SOURCE                ; 5                               ; Untyped               ;
; C7_TEST_SOURCE                ; 5                               ; Untyped               ;
; C8_TEST_SOURCE                ; 5                               ; Untyped               ;
; C9_TEST_SOURCE                ; 5                               ; Untyped               ;
; CBXI_PARAMETER                ; Clock_Divider_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped               ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone III                     ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE        ;
+-------------------------------+---------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ourball:inst8 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; addr_width     ; 12    ; Signed Integer                    ;
; data_width     ; 1     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: char_rom:inst12|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; tcgrom.mif           ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_kt91      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipe:inst1 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; addr_width     ; 12    ; Signed Integer                 ;
; data_width     ; 1     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; Clock_Divider:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 1                                               ;
; Entity Instance                           ; char_rom:inst12|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 512                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Tue May 14 15:58:52 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file output_files/bcdwiki.vhdl
    Info (12022): Found design unit 1: bcdwiki-Behavioral
    Info (12023): Found entity 1: bcdwiki
Info (12021): Found 1 design units, including 1 entities, in source file ball1.bdf
    Info (12023): Found entity 1: Ball1
Info (12021): Found 1 design units, including 1 entities, in source file colour.bdf
    Info (12023): Found entity 1: Colour
Info (12021): Found 2 design units, including 1 entities, in source file miniproject resources/vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-a
    Info (12023): Found entity 1: VGA_SYNC
Info (12021): Found 2 design units, including 1 entities, in source file miniproject resources/mouse.vhd
    Info (12022): Found design unit 1: MOUSE-behavior
    Info (12023): Found entity 1: MOUSE
Info (12021): Found 2 design units, including 1 entities, in source file miniproject resources/char_rom.vhd
    Info (12022): Found design unit 1: char_rom-SYN
    Info (12023): Found entity 1: char_rom
Info (12021): Found 3 design units, including 1 entities, in source file miniproject resources/ball.vhd
    Info (12022): Found design unit 1: de0core
    Info (12022): Found design unit 2: ball-behavior
    Info (12023): Found entity 1: ball
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhd
    Info (12022): Found design unit 1: clock_divider-SYN
    Info (12023): Found entity 1: Clock_Divider
Info (12021): Found 1 design units, including 1 entities, in source file flappybird.bdf
    Info (12023): Found entity 1: FlappyBird
Info (12021): Found 2 design units, including 1 entities, in source file output_files/text.vhdl
    Info (12022): Found design unit 1: Text-behavior
    Info (12023): Found entity 1: Text
Info (12021): Found 2 design units, including 1 entities, in source file output_files/ourball.vhd
    Info (12022): Found design unit 1: ourball-behavior
    Info (12023): Found entity 1: ourball
Info (12021): Found 2 design units, including 1 entities, in source file output_files/render_mux.vhd
    Info (12022): Found design unit 1: render_mux-render
    Info (12023): Found entity 1: render_mux
Info (12021): Found 2 design units, including 1 entities, in source file output_files/binary_to_bcd.vhd
    Info (12022): Found design unit 1: binary_to_bcd-rtl
    Info (12023): Found entity 1: binary_to_bcd
Info (12021): Found 2 design units, including 1 entities, in source file output_files/bcd_7segdisplay.vhd
    Info (12022): Found design unit 1: BCD_7SegDisplay-behavior
    Info (12023): Found entity 1: BCD_7SegDisplay
Info (12021): Found 1 design units, including 1 entities, in source file output_files/test.bdf
    Info (12023): Found entity 1: test
Info (12021): Found 2 design units, including 1 entities, in source file pipe.vhdl
    Info (12022): Found design unit 1: pipe-behavior
    Info (12023): Found entity 1: pipe
Info (12021): Found 2 design units, including 1 entities, in source file output_files/lfsr.vhdl
    Info (12022): Found design unit 1: LFSR-behavior
    Info (12023): Found entity 1: LFSR
Info (12127): Elaborating entity "Colour" for the top level hierarchy
Warning (275085): Found inconsistent dimensions for element "red_out"
Warning (275085): Found inconsistent dimensions for element "green_out"
Warning (275085): Found inconsistent dimensions for element "blue_out"
Warning (275080): Converted elements in bus name "blue_out" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "blue_out[1]" to "blue_out1"
    Warning (275081): Converted element name(s) from "blue_out[2]" to "blue_out2"
    Warning (275081): Converted element name(s) from "blue_out[3]" to "blue_out3"
Warning (275080): Converted elements in bus name "green_out" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "green_out[1]" to "green_out1"
    Warning (275081): Converted element name(s) from "green_out[2]" to "green_out2"
    Warning (275081): Converted element name(s) from "green_out[3]" to "green_out3"
Warning (275080): Converted elements in bus name "red_out" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "red_out[1]" to "red_out1"
    Warning (275081): Converted element name(s) from "red_out[2]" to "red_out2"
    Warning (275081): Converted element name(s) from "red_out[3]" to "red_out3"
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA_SYNC:inst2"
Info (12128): Elaborating entity "Clock_Divider" for hierarchy "Clock_Divider:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "Clock_Divider:inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Clock_Divider:inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "Clock_Divider:inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Clock_Divider"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_divider_altpll.v
    Info (12023): Found entity 1: Clock_Divider_altpll
Info (12128): Elaborating entity "Clock_Divider_altpll" for hierarchy "Clock_Divider:inst|altpll:altpll_component|Clock_Divider_altpll:auto_generated"
Info (12128): Elaborating entity "render_mux" for hierarchy "render_mux:inst9"
Info (12128): Elaborating entity "ourball" for hierarchy "ourball:inst8"
Warning (10541): VHDL Signal Declaration warning at Ourball.vhd(17): used implicit default value for signal "Horiz_sync" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Ourball.vhd(17): used implicit default value for signal "Vert_sync" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at Ourball.vhd(28): used explicit default value for signal "Ball_X_pos" because signal was never assigned a value
Info (12128): Elaborating entity "MOUSE" for hierarchy "MOUSE:inst4"
Warning (10036): Verilog HDL or VHDL warning at mouse.VHD(25): object "CHARIN" assigned a value but never read
Warning (10492): VHDL Process Statement warning at mouse.VHD(151): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse.VHD(155): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse.VHD(156): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mouse.VHD(157): signal "CHAROUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "Text" for hierarchy "Text:inst11"
Warning (10541): VHDL Signal Declaration warning at Text.vhdl(12): used implicit default value for signal "r_ball" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Text.vhdl(12): used implicit default value for signal "g_ball" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Text.vhdl(12): used implicit default value for signal "b_ball" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at Text.vhdl(27): signal "pixel_rows" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Text.vhdl(27): signal "pixel_cols" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Text.vhdl(28): signal "pixel_cols" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Text.vhdl(30): signal "pixel_cols" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Text.vhdl(32): signal "pixel_cols" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Text.vhdl(34): signal "pixel_cols" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Text.vhdl(36): signal "pixel_cols" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at Text.vhdl(25): inferring latch(es) for signal or variable "character_add", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "character_add[0]" at Text.vhdl(25)
Info (10041): Inferred latch for "character_add[1]" at Text.vhdl(25)
Info (10041): Inferred latch for "character_add[2]" at Text.vhdl(25)
Info (10041): Inferred latch for "character_add[3]" at Text.vhdl(25)
Info (10041): Inferred latch for "character_add[4]" at Text.vhdl(25)
Info (10041): Inferred latch for "character_add[5]" at Text.vhdl(25)
Info (12128): Elaborating entity "char_rom" for hierarchy "char_rom:inst12"
Info (12128): Elaborating entity "altsyncram" for hierarchy "char_rom:inst12|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "char_rom:inst12|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "char_rom:inst12|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tcgrom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf
    Info (12023): Found entity 1: altsyncram_kt91
Info (12128): Elaborating entity "altsyncram_kt91" for hierarchy "char_rom:inst12|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated"
Info (12128): Elaborating entity "pipe" for hierarchy "pipe:inst1"
Warning (10541): VHDL Signal Declaration warning at pipe.vhdl(14): used implicit default value for signal "Horiz_sync" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at pipe.vhdl(14): used implicit default value for signal "Vert_sync" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at pipe.vhdl(15): used implicit default value for signal "LFSR_output" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at pipe.vhdl(24): used explicit default value for signal "Pipe_Y_pos" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at pipe.vhdl(54): signal "top_boundary" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pipe.vhdl(66): signal "Pipe_on" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "LFSR" for hierarchy "LFSR:inst6"
Warning (10541): VHDL Signal Declaration warning at LFSR.vhdl(12): used implicit default value for signal "new_bottom_pipe" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "BCD_7SegDisplay" for hierarchy "BCD_7SegDisplay:inst110"
Info (12128): Elaborating entity "bcdwiki" for hierarchy "bcdwiki:inst10"
Warning (12069): Ignored assignment(s) for "blue_out[1]" because "blue_out" is not a bus or array
Warning (12069): Ignored assignment(s) for "blue_out[2]" because "blue_out" is not a bus or array
Warning (12069): Ignored assignment(s) for "blue_out[3]" because "blue_out" is not a bus or array
Warning (12069): Ignored assignment(s) for "green_out[1]" because "green_out" is not a bus or array
Warning (12069): Ignored assignment(s) for "green_out[2]" because "green_out" is not a bus or array
Warning (12069): Ignored assignment(s) for "green_out[3]" because "green_out" is not a bus or array
Warning (12069): Ignored assignment(s) for "red_out[1]" because "red_out" is not a bus or array
Warning (12069): Ignored assignment(s) for "red_out[2]" because "red_out" is not a bus or array
Warning (12069): Ignored assignment(s) for "red_out[3]" because "red_out" is not a bus or array
Warning (13012): Latch Text:inst11|character_add[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2|pixel_column[9]
Warning (13012): Latch Text:inst11|character_add[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2|pixel_column[8]
Warning (13012): Latch Text:inst11|character_add[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2|pixel_column[9]
Warning (13012): Latch Text:inst11|character_add[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2|pixel_column[5]
Warning (13012): Latch Text:inst11|character_add[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst2|pixel_column[8]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "char_rom:inst12|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ALTSYNCRAM"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw[0]"
Info (21057): Implemented 422 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 36 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 373 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 599 megabytes
    Info: Processing ended: Tue May 14 15:58:56 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


