## Description

This project contains the Verilog code for a 1x3 router and its corresponding testbench. The router directs incoming data to one of the three output channels based on the control signals.

## Files

- **router_top.v**: Verilog module for the 1x3 router.
- **router_tb.v**: Testbench for the 1x3 router.
