// Seed: 1812696245
module module_0 (
    output wire id_0,
    input uwire id_1,
    input supply1 id_2,
    input wor id_3,
    input wire id_4,
    input tri1 id_5,
    output supply0 id_6,
    output uwire id_7,
    output tri1 id_8,
    output wand id_9,
    output wand id_10,
    input uwire id_11
);
  assign id_8 = 1;
  wire id_13 = id_2, id_14 = id_13;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wand id_0,
    input  wire id_1
);
  wire id_3;
  assign id_3 = id_3;
  logic id_4;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
