---
layout: book
bookname: The Elements of Computing Systems
title: Chapter 01 - Boolean Logic
bookcover: /img/bookcover-tecs.png
amazonuk: http://www.amazon.co.uk/gp/product/0262640686/ref=oss_product
amazonus: http://www.amazon.com/Elements-Computing-Systems-Building-Principles/dp/0262640686/ref=sr_1_1?ie=UTF8&s=books&qid=1284287043&sr=8-1
---
<h2>Not</h2>
<pre><code>CHIP Not {

    IN  in;
    OUT out;

    PARTS:
    Nand(a=in,b=in,out=out);
}</code></pre>
<h2>And</h2><pre><code>CHIP And {

    IN  a, b;
    OUT out;

    PARTS:
    Nand(a=a,b=b,out=foo);
    Not(in=foo,out=out);
}</code></pre>
<h2>Or</h2><pre><code>CHIP Or {

    IN  a, b;
    OUT out;

    PARTS:
    Nand(a=a,b=a,out=foo);
    Nand(a=b,b=b,out=bar);
    Nand(a=foo,b=bar,out=out);
}</code></pre>
<h2>Xor</h2><pre><code>CHIP Xor {

    IN  a, b;
    OUT out;

    PARTS:
    Not(in=a,out=not1);
    Not(in=b,out=not2);
    Nand(a=not1,b=not2,out=foo);
    Nand(a=a,b=b,out=bar);
    And(a=foo,b=bar,out=out);
}</code></pre>
<h2>Mux</h2><pre><code>CHIP Mux {

    IN  a, b, sel;
    OUT out;

    PARTS:
    Not(in=sel,out=notsel);
    And(a=notsel,b=a,out=foo);
    And(a=sel,b=b,out=bar);
    Or(a=foo,b=bar,out=out);
}</code></pre>
<h2>DMux</h2><pre><code>CHIP DMux {

    IN  in, sel;
    OUT a, b;

    PARTS:
    Not(in=sel,out=notsel);
    And(a=notsel,b=in,out=a);
    And(a=sel,b=in,out=b);
}</code></pre>
<h2>Not16</h2><pre><code>CHIP Not16 {

    IN  in[16];
    OUT out[16];

    PARTS:
    Not(in=in[0],out=out[0]);
    Not(in=in[1],out=out[1]);
    Not(in=in[2],out=out[2]);
    Not(in=in[3],out=out[3]);
    Not(in=in[4],out=out[4]);
    Not(in=in[5],out=out[5]);
    Not(in=in[6],out=out[6]);
    Not(in=in[7],out=out[7]);
    Not(in=in[8],out=out[8]);
    Not(in=in[9],out=out[9]);
    Not(in=in[10],out=out[10]);
    Not(in=in[11],out=out[11]);
    Not(in=in[12],out=out[12]);
    Not(in=in[13],out=out[13]);
    Not(in=in[14],out=out[14]);
    Not(in=in[15],out=out[15]);
}</code></pre>
<h2>And16</h2><pre><code>CHIP And16 {

    IN  a[16], b[16];
    OUT out[16];

    PARTS:
    And(a=a[0],b=b[0],out=out[0]);
    And(a=a[1],b=b[1],out=out[1]);
    And(a=a[2],b=b[2],out=out[2]);
    And(a=a[3],b=b[3],out=out[3]);
    And(a=a[4],b=b[4],out=out[4]);
    And(a=a[5],b=b[5],out=out[5]);
    And(a=a[6],b=b[6],out=out[6]);
    And(a=a[7],b=b[7],out=out[7]);
    And(a=a[8],b=b[8],out=out[8]);
    And(a=a[9],b=b[9],out=out[9]);
    And(a=a[10],b=b[10],out=out[10]);
    And(a=a[11],b=b[11],out=out[11]);
    And(a=a[12],b=b[12],out=out[12]);
    And(a=a[13],b=b[13],out=out[13]);
    And(a=a[14],b=b[14],out=out[14]);
    And(a=a[15],b=b[15],out=out[15]);
}</code></pre>
<h2>Or16</h2><pre><code>CHIP Or16 {

    IN  a[16], b[16];
    OUT out[16];

    PARTS:
    Or(a=a[0],b=b[0],out=out[0]);
    Or(a=a[1],b=b[1],out=out[1]);
    Or(a=a[2],b=b[2],out=out[2]);
    Or(a=a[3],b=b[3],out=out[3]);
    Or(a=a[4],b=b[4],out=out[4]);
    Or(a=a[5],b=b[5],out=out[5]);
    Or(a=a[6],b=b[6],out=out[6]);
    Or(a=a[7],b=b[7],out=out[7]);
    Or(a=a[8],b=b[8],out=out[8]);
    Or(a=a[9],b=b[9],out=out[9]);
    Or(a=a[10],b=b[10],out=out[10]);
    Or(a=a[11],b=b[11],out=out[11]);
    Or(a=a[12],b=b[12],out=out[12]);
    Or(a=a[13],b=b[13],out=out[13]);
    Or(a=a[14],b=b[14],out=out[14]);
    Or(a=a[15],b=b[15],out=out[15]);
}</code></pre>
<h2>Mux16</h2><pre><code>CHIP Mux16 {

    IN  a[16], b[16], sel;
    OUT out[16];

    PARTS:
    Mux(a=a[0],b=b[0],sel=sel,out=out[0]);
    Mux(a=a[1],b=b[1],sel=sel,out=out[1]);
    Mux(a=a[2],b=b[2],sel=sel,out=out[2]);
    Mux(a=a[3],b=b[3],sel=sel,out=out[3]);
    Mux(a=a[4],b=b[4],sel=sel,out=out[4]);
    Mux(a=a[5],b=b[5],sel=sel,out=out[5]);
    Mux(a=a[6],b=b[6],sel=sel,out=out[6]);
    Mux(a=a[7],b=b[7],sel=sel,out=out[7]);
    Mux(a=a[8],b=b[8],sel=sel,out=out[8]);
    Mux(a=a[9],b=b[9],sel=sel,out=out[9]);
    Mux(a=a[10],b=b[10],sel=sel,out=out[10]);
    Mux(a=a[11],b=b[11],sel=sel,out=out[11]);
    Mux(a=a[12],b=b[12],sel=sel,out=out[12]);
    Mux(a=a[13],b=b[13],sel=sel,out=out[13]);
    Mux(a=a[14],b=b[14],sel=sel,out=out[14]);
    Mux(a=a[15],b=b[15],sel=sel,out=out[15]);
}</code></pre>
<h2>Or8Way</h2><pre><code>CHIP Or8Way {

    IN  in[8];
    OUT out;

    PARTS:
    Or(a=in[0],b=in[1],out=o1);
    Or(a=o1,b=in[2],out=o2);
    Or(a=o2,b=in[3],out=o3);
    Or(a=o3,b=in[4],out=o4);
    Or(a=o4,b=in[5],out=o5);
    Or(a=o5,b=in[6],out=o6);
    Or(a=o6,b=in[7],out=out);
}</code></pre>
<h2>Mux4Way16</h2><pre><code>CHIP Mux4Way16 {
     
    IN a[16], b[16], c[16], d[16], sel[2];
    OUT out[16];

    PARTS:
    Mux16(a=a,b=b,sel=sel[0],out=ab);
    Mux16(a=c,b=d,sel=sel[0],out=cd);
    Mux16(a=ab,b=cd,sel=sel[1],out=out);
}
</code></pre>
<h2>Mux8Way16</h2><pre><code>CHIP Mux8Way16 {

    IN  a[16], b[16], c[16], d[16],
        e[16], f[16], g[16], h[16],
        sel[3];
    OUT out[16];

    PARTS: 
    Mux4Way16(a=a,b=b,c=c,d=d,sel=sel[0..1],out=abcd);
    Mux4Way16(a=e,b=f,c=g,d=h,sel=sel[0..1],out=efgh);
    Mux16(a=abcd,b=efgh,sel=sel[2],out=out);
}</code></pre>
<h2>DMux4Way</h2><pre><code>CHIP DMux4Way {

    IN  in, sel[2];
    OUT a, b, c, d;

    PARTS:
    DMux(in=in,sel=sel[0],a=ac,b=bd);
    DMux(in=in,sel=sel[1],a=ab,b=cd);
    And(a=ac,b=ab,out=a);
    And(a=bd,b=ab,out=b);
    And(a=ac,b=cd,out=c);
    And(a=bd,b=cd,out=d);
}</code></pre>
<h2>DMux8Way</h2><pre><code>CHIP DMux8Way {

    IN  in, sel[3];
    OUT a, b, c, d, e, f, g, h;

    PARTS:
    DMux(in=in,sel=sel[2],a=abcd,b=efgh);
    DMux4Way(in=abcd,sel=sel[0..1],a=a,b=b,c=c,d=d);
    DMux4Way(in=efgh,sel=sel[0..1],a=e,b=f,c=g,d=h);
}</code></pre>

