Warning (10268): Verilog HDL information at counter_60.v(11): always construct contains both blocking and non-blocking assignments File: H:/EDATools/MyWorkShop/LabSimulation/counter_60/counter_60.v Line: 11
