<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p5049" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_5049{left:492px;bottom:69px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2_5049{left:803px;bottom:69px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t3_5049{left:802px;bottom:1141px;letter-spacing:-0.18px;}
#t4_5049{left:69px;bottom:1089px;letter-spacing:0.1px;}
#t5_5049{left:87px;bottom:1076px;letter-spacing:0.09px;}
#t6_5049{left:158px;bottom:1076px;letter-spacing:0.09px;}
#t7_5049{left:87px;bottom:1062px;letter-spacing:0.09px;}
#t8_5049{left:204px;bottom:1062px;letter-spacing:0.1px;word-spacing:0.09px;}
#t9_5049{left:87px;bottom:1048px;letter-spacing:0.09px;}
#ta_5049{left:326px;bottom:1048px;letter-spacing:0.1px;}
#tb_5049{left:87px;bottom:1034px;letter-spacing:0.1px;}
#tc_5049{left:187px;bottom:1034px;letter-spacing:0.1px;word-spacing:-0.09px;}
#td_5049{left:87px;bottom:1021px;letter-spacing:0.1px;}
#te_5049{left:189px;bottom:1021px;letter-spacing:0.1px;word-spacing:-0.09px;}
#tf_5049{left:69px;bottom:1007px;letter-spacing:0.1px;}
#tg_5049{left:186px;bottom:1007px;letter-spacing:0.09px;}
#th_5049{left:87px;bottom:993px;letter-spacing:0.09px;}
#ti_5049{left:158px;bottom:993px;letter-spacing:0.09px;}
#tj_5049{left:87px;bottom:979px;letter-spacing:0.1px;}
#tk_5049{left:230px;bottom:979px;letter-spacing:0.09px;word-spacing:-0.09px;}
#tl_5049{left:69px;bottom:966px;letter-spacing:0.1px;word-spacing:-0.74px;}
#tm_5049{left:165px;bottom:966px;letter-spacing:0.09px;word-spacing:-0.82px;}
#tn_5049{left:87px;bottom:952px;letter-spacing:0.09px;}
#to_5049{left:205px;bottom:952px;letter-spacing:0.1px;}
#tp_5049{left:87px;bottom:938px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tq_5049{left:138px;bottom:938px;letter-spacing:0.1px;}
#tr_5049{left:87px;bottom:924px;letter-spacing:0.1px;}
#ts_5049{left:182px;bottom:924px;letter-spacing:0.1px;}
#tt_5049{left:87px;bottom:911px;letter-spacing:0.1px;}
#tu_5049{left:262px;bottom:911px;letter-spacing:0.1px;word-spacing:0.01px;}
#tv_5049{left:69px;bottom:897px;letter-spacing:0.1px;}
#tw_5049{left:87px;bottom:883px;letter-spacing:0.09px;}
#tx_5049{left:150px;bottom:883px;letter-spacing:0.1px;}
#ty_5049{left:69px;bottom:869px;letter-spacing:0.09px;}
#tz_5049{left:87px;bottom:856px;letter-spacing:0.1px;}
#t10_5049{left:185px;bottom:856px;letter-spacing:0.09px;word-spacing:0.01px;}
#t11_5049{left:69px;bottom:842px;letter-spacing:0.1px;}
#t12_5049{left:281px;bottom:842px;letter-spacing:0.1px;}
#t13_5049{left:69px;bottom:828px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t14_5049{left:87px;bottom:814px;letter-spacing:0.1px;}
#t15_5049{left:202px;bottom:814px;letter-spacing:0.1px;word-spacing:0.01px;}
#t16_5049{left:69px;bottom:801px;letter-spacing:0.1px;}
#t17_5049{left:87px;bottom:787px;letter-spacing:0.1px;}
#t18_5049{left:202px;bottom:787px;letter-spacing:0.1px;word-spacing:0.01px;}
#t19_5049{left:69px;bottom:773px;letter-spacing:0.1px;}
#t1a_5049{left:367px;bottom:773px;letter-spacing:0.09px;word-spacing:0.11px;}
#t1b_5049{left:69px;bottom:759px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1c_5049{left:87px;bottom:746px;letter-spacing:0.09px;}
#t1d_5049{left:153px;bottom:746px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1e_5049{left:87px;bottom:732px;letter-spacing:0.09px;}
#t1f_5049{left:319px;bottom:732px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t1g_5049{left:87px;bottom:718px;letter-spacing:0.09px;}
#t1h_5049{left:176px;bottom:718px;letter-spacing:0.1px;}
#t1i_5049{left:87px;bottom:704px;letter-spacing:0.1px;}
#t1j_5049{left:277px;bottom:704px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1k_5049{left:87px;bottom:691px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1l_5049{left:201px;bottom:691px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1m_5049{left:69px;bottom:677px;letter-spacing:0.1px;}
#t1n_5049{left:243px;bottom:677px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1o_5049{left:69px;bottom:663px;letter-spacing:0.1px;}
#t1p_5049{left:166px;bottom:663px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1q_5049{left:69px;bottom:649px;letter-spacing:0.1px;}
#t1r_5049{left:87px;bottom:636px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1s_5049{left:280px;bottom:636px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1t_5049{left:87px;bottom:622px;letter-spacing:0.09px;}
#t1u_5049{left:176px;bottom:622px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1v_5049{left:87px;bottom:608px;letter-spacing:0.09px;}
#t1w_5049{left:158px;bottom:608px;letter-spacing:0.09px;}
#t1x_5049{left:87px;bottom:594px;letter-spacing:0.09px;}
#t1y_5049{left:134px;bottom:594px;letter-spacing:0.1px;}
#t1z_5049{left:87px;bottom:581px;letter-spacing:0.09px;}
#t20_5049{left:267px;bottom:581px;letter-spacing:0.09px;word-spacing:0.01px;}
#t21_5049{left:87px;bottom:567px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t22_5049{left:354px;bottom:567px;letter-spacing:0.1px;word-spacing:0.01px;}
#t23_5049{left:87px;bottom:553px;letter-spacing:0.09px;}
#t24_5049{left:313px;bottom:553px;letter-spacing:0.09px;word-spacing:0.1px;}
#t25_5049{left:87px;bottom:539px;letter-spacing:0.1px;}
#t26_5049{left:150px;bottom:539px;letter-spacing:0.09px;word-spacing:0.01px;}
#t27_5049{left:87px;bottom:526px;letter-spacing:0.09px;}
#t28_5049{left:195px;bottom:526px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t29_5049{left:87px;bottom:512px;letter-spacing:0.1px;}
#t2a_5049{left:193px;bottom:512px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2b_5049{left:87px;bottom:498px;letter-spacing:0.1px;}
#t2c_5049{left:205px;bottom:498px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2d_5049{left:87px;bottom:484px;letter-spacing:0.1px;}
#t2e_5049{left:184px;bottom:484px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2f_5049{left:87px;bottom:471px;letter-spacing:0.1px;}
#t2g_5049{left:126px;bottom:471px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2h_5049{left:87px;bottom:457px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t2i_5049{left:257px;bottom:457px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2j_5049{left:87px;bottom:443px;letter-spacing:0.09px;}
#t2k_5049{left:192px;bottom:443px;letter-spacing:0.1px;word-spacing:0.1px;}
#t2l_5049{left:87px;bottom:429px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t2m_5049{left:197px;bottom:429px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2n_5049{left:69px;bottom:416px;letter-spacing:0.09px;}
#t2o_5049{left:208px;bottom:416px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2p_5049{left:69px;bottom:402px;letter-spacing:0.1px;}
#t2q_5049{left:173px;bottom:402px;letter-spacing:0.09px;word-spacing:0.1px;}
#t2r_5049{left:69px;bottom:388px;letter-spacing:0.09px;}
#t2s_5049{left:235px;bottom:388px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2t_5049{left:69px;bottom:374px;letter-spacing:0.1px;}
#t2u_5049{left:87px;bottom:361px;letter-spacing:0.09px;}
#t2v_5049{left:191px;bottom:361px;letter-spacing:0.09px;}
#t2w_5049{left:69px;bottom:347px;letter-spacing:0.09px;}
#t2x_5049{left:259px;bottom:347px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2y_5049{left:124px;bottom:333px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2z_5049{left:69px;bottom:319px;letter-spacing:0.09px;}
#t30_5049{left:327px;bottom:319px;letter-spacing:0.08px;}
#t31_5049{left:124px;bottom:306px;letter-spacing:0.1px;word-spacing:0.01px;}
#t32_5049{left:69px;bottom:292px;letter-spacing:0.1px;}
#t33_5049{left:173px;bottom:292px;letter-spacing:0.09px;word-spacing:0.01px;}
#t34_5049{left:69px;bottom:278px;letter-spacing:0.11px;}
#t35_5049{left:181px;bottom:278px;letter-spacing:0.09px;word-spacing:0.01px;}
#t36_5049{left:69px;bottom:264px;letter-spacing:0.1px;}
#t37_5049{left:175px;bottom:264px;letter-spacing:0.09px;word-spacing:0.01px;}
#t38_5049{left:69px;bottom:251px;letter-spacing:0.1px;}
#t39_5049{left:315px;bottom:251px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3a_5049{left:69px;bottom:237px;letter-spacing:0.1px;}
#t3b_5049{left:339px;bottom:237px;letter-spacing:0.09px;word-spacing:0.1px;}
#t3c_5049{left:69px;bottom:223px;letter-spacing:0.1px;}
#t3d_5049{left:171px;bottom:223px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3e_5049{left:69px;bottom:209px;letter-spacing:0.1px;}
#t3f_5049{left:180px;bottom:209px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3g_5049{left:69px;bottom:196px;letter-spacing:0.11px;}
#t3h_5049{left:174px;bottom:196px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3i_5049{left:69px;bottom:182px;letter-spacing:0.11px;}
#t3j_5049{left:314px;bottom:182px;letter-spacing:0.09px;}
#t3k_5049{left:124px;bottom:168px;letter-spacing:0.1px;}
#t3l_5049{left:69px;bottom:154px;letter-spacing:0.09px;}
#t3m_5049{left:87px;bottom:141px;letter-spacing:0.1px;}
#t3n_5049{left:160px;bottom:141px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3o_5049{left:87px;bottom:127px;letter-spacing:0.13px;}
#t3p_5049{left:130px;bottom:127px;letter-spacing:0.1px;}
#t3q_5049{left:69px;bottom:113px;letter-spacing:0.1px;}
#t3r_5049{left:490px;bottom:1089px;letter-spacing:0.09px;}
#t3s_5049{left:567px;bottom:1089px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3t_5049{left:472px;bottom:1076px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3u_5049{left:490px;bottom:1062px;letter-spacing:0.11px;word-spacing:-0.09px;}
#t3v_5049{left:537px;bottom:1062px;letter-spacing:0.1px;}
#t3w_5049{left:490px;bottom:1048px;letter-spacing:0.11px;word-spacing:-0.09px;}
#t3x_5049{left:545px;bottom:1048px;letter-spacing:0.08px;word-spacing:0.01px;}
#t3y_5049{left:490px;bottom:1034px;letter-spacing:0.1px;}
#t3z_5049{left:546px;bottom:1034px;letter-spacing:0.09px;word-spacing:0.01px;}
#t40_5049{left:490px;bottom:1021px;letter-spacing:0.09px;}
#t41_5049{left:529px;bottom:1021px;letter-spacing:0.09px;word-spacing:0.1px;}
#t42_5049{left:490px;bottom:1007px;letter-spacing:0.09px;}
#t43_5049{left:561px;bottom:1007px;letter-spacing:0.1px;}
#t44_5049{left:490px;bottom:993px;letter-spacing:0.1px;word-spacing:0.01px;}
#t45_5049{left:557px;bottom:993px;letter-spacing:0.1px;}
#t46_5049{left:490px;bottom:979px;letter-spacing:0.09px;word-spacing:0.01px;}
#t47_5049{left:579px;bottom:979px;letter-spacing:0.09px;word-spacing:0.01px;}
#t48_5049{left:490px;bottom:966px;letter-spacing:0.1px;}
#t49_5049{left:676px;bottom:966px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4a_5049{left:472px;bottom:952px;letter-spacing:0.09px;}
#t4b_5049{left:662px;bottom:952px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4c_5049{left:472px;bottom:938px;letter-spacing:0.11px;}
#t4d_5049{left:490px;bottom:924px;letter-spacing:0.12px;}
#t4e_5049{left:657px;bottom:924px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4f_5049{left:472px;bottom:911px;letter-spacing:0.02px;}
#t4g_5049{left:481px;bottom:911px;letter-spacing:0.1px;}
#t4h_5049{left:472px;bottom:897px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4i_5049{left:572px;bottom:897px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4j_5049{left:472px;bottom:883px;letter-spacing:0.09px;}
#t4k_5049{left:580px;bottom:883px;letter-spacing:0.1px;}
#t4l_5049{left:472px;bottom:869px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t4m_5049{left:490px;bottom:856px;letter-spacing:0.1px;}
#t4n_5049{left:571px;bottom:856px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4o_5049{left:490px;bottom:842px;letter-spacing:0.1px;}
#t4p_5049{left:604px;bottom:842px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4q_5049{left:472px;bottom:828px;letter-spacing:0.1px;}
#t4r_5049{left:845px;bottom:828px;}
#t4s_5049{left:527px;bottom:814px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4t_5049{left:472px;bottom:801px;letter-spacing:0.11px;}
#t4u_5049{left:600px;bottom:801px;letter-spacing:0.1px;}
#t4v_5049{left:472px;bottom:787px;letter-spacing:0.11px;}
#t4w_5049{left:600px;bottom:787px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4x_5049{left:472px;bottom:773px;letter-spacing:0.11px;}
#t4y_5049{left:586px;bottom:773px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4z_5049{left:472px;bottom:759px;letter-spacing:0.1px;word-spacing:0.01px;}
#t50_5049{left:578px;bottom:759px;letter-spacing:0.1px;word-spacing:0.01px;}
#t51_5049{left:472px;bottom:746px;letter-spacing:0.1px;}
#t52_5049{left:576px;bottom:746px;letter-spacing:0.1px;word-spacing:0.01px;}
#t53_5049{left:472px;bottom:732px;letter-spacing:0.1px;}
#t54_5049{left:573px;bottom:732px;letter-spacing:0.1px;}
#t55_5049{left:472px;bottom:718px;letter-spacing:0.1px;word-spacing:0.01px;}
#t56_5049{left:572px;bottom:718px;letter-spacing:0.1px;}
#t57_5049{left:472px;bottom:704px;letter-spacing:0.09px;word-spacing:0.01px;}
#t58_5049{left:535px;bottom:704px;letter-spacing:0.08px;word-spacing:0.01px;}
#t59_5049{left:472px;bottom:691px;letter-spacing:0.11px;word-spacing:-0.09px;}
#t5a_5049{left:591px;bottom:691px;letter-spacing:0.1px;}
#t5b_5049{left:472px;bottom:677px;letter-spacing:0.11px;}
#t5c_5049{left:592px;bottom:677px;letter-spacing:0.09px;word-spacing:0.04px;}
#t5d_5049{left:472px;bottom:663px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5e_5049{left:585px;bottom:663px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5f_5049{left:472px;bottom:649px;letter-spacing:0.1px;}
#t5g_5049{left:578px;bottom:649px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5h_5049{left:472px;bottom:636px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5i_5049{left:576px;bottom:636px;letter-spacing:0.1px;}
#t5j_5049{left:472px;bottom:622px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5k_5049{left:583px;bottom:622px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5l_5049{left:472px;bottom:608px;letter-spacing:0.09px;}
#t5m_5049{left:568px;bottom:608px;letter-spacing:0.09px;}
#t5n_5049{left:472px;bottom:594px;letter-spacing:0.09px;}
#t5o_5049{left:490px;bottom:581px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5p_5049{left:553px;bottom:581px;letter-spacing:0.1px;}
#t5q_5049{left:490px;bottom:567px;letter-spacing:0.1px;}
#t5r_5049{left:627px;bottom:567px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5s_5049{left:490px;bottom:553px;letter-spacing:0.08px;word-spacing:0.01px;}
#t5t_5049{left:545px;bottom:553px;letter-spacing:0.09px;word-spacing:0.1px;}
#t5u_5049{left:490px;bottom:539px;letter-spacing:0.09px;}
#t5v_5049{left:560px;bottom:539px;letter-spacing:0.1px;}
#t5w_5049{left:490px;bottom:526px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5x_5049{left:554px;bottom:526px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5y_5049{left:490px;bottom:512px;letter-spacing:0.08px;}
#t5z_5049{left:540px;bottom:512px;letter-spacing:0.1px;}
#t60_5049{left:472px;bottom:498px;letter-spacing:0.1px;}
#t61_5049{left:552px;bottom:498px;letter-spacing:0.09px;}
#t62_5049{left:527px;bottom:484px;letter-spacing:0.09px;word-spacing:0.01px;}
#t63_5049{left:472px;bottom:471px;letter-spacing:0.1px;}
#t64_5049{left:560px;bottom:471px;letter-spacing:0.09px;word-spacing:0.01px;}
#t65_5049{left:472px;bottom:457px;letter-spacing:0.1px;}
#t66_5049{left:567px;bottom:457px;letter-spacing:0.1px;}
#t67_5049{left:472px;bottom:443px;letter-spacing:0.09px;}
#t68_5049{left:558px;bottom:443px;letter-spacing:0.09px;word-spacing:0.01px;}
#t69_5049{left:527px;bottom:429px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6a_5049{left:472px;bottom:416px;letter-spacing:0.1px;}
#t6b_5049{left:566px;bottom:416px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6c_5049{left:472px;bottom:402px;letter-spacing:0.1px;}
#t6d_5049{left:566px;bottom:402px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6e_5049{left:472px;bottom:388px;letter-spacing:0.1px;}
#t6f_5049{left:552px;bottom:388px;letter-spacing:0.09px;}
#t6g_5049{left:472px;bottom:374px;letter-spacing:0.1px;}
#t6h_5049{left:490px;bottom:361px;letter-spacing:0.09px;}
#t6i_5049{left:620px;bottom:361px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6j_5049{left:472px;bottom:347px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6k_5049{left:573px;bottom:347px;letter-spacing:0.1px;}
#t6l_5049{left:472px;bottom:333px;letter-spacing:0.1px;}
#t6m_5049{left:472px;bottom:319px;letter-spacing:0.1px;}
#t6n_5049{left:592px;bottom:319px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6o_5049{left:472px;bottom:306px;letter-spacing:0.1px;}
#t6p_5049{left:597px;bottom:306px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6q_5049{left:472px;bottom:292px;letter-spacing:0.1px;}
#t6r_5049{left:527px;bottom:278px;letter-spacing:0.08px;word-spacing:0.01px;}
#t6s_5049{left:587px;bottom:278px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t6t_5049{left:472px;bottom:264px;letter-spacing:0.1px;}
#t6u_5049{left:490px;bottom:251px;letter-spacing:0.09px;}
#t6v_5049{left:636px;bottom:251px;letter-spacing:0.1px;}
#t6w_5049{left:490px;bottom:237px;letter-spacing:0.1px;}
#t6x_5049{left:555px;bottom:237px;letter-spacing:0.1px;}
#t6y_5049{left:490px;bottom:223px;letter-spacing:0.09px;}
#t6z_5049{left:554px;bottom:223px;letter-spacing:0.1px;word-spacing:0.09px;}
#t70_5049{left:490px;bottom:209px;letter-spacing:0.09px;}
#t71_5049{left:622px;bottom:209px;letter-spacing:0.09px;word-spacing:0.01px;}
#t72_5049{left:490px;bottom:196px;letter-spacing:0.09px;}
#t73_5049{left:612px;bottom:196px;letter-spacing:0.1px;}
#t74_5049{left:490px;bottom:182px;letter-spacing:0.12px;}
#t75_5049{left:517px;bottom:182px;letter-spacing:0.09px;}
#t76_5049{left:490px;bottom:168px;letter-spacing:0.09px;}
#t77_5049{left:638px;bottom:168px;letter-spacing:0.1px;}
#t78_5049{left:490px;bottom:154px;letter-spacing:0.11px;}
#t79_5049{left:587px;bottom:154px;letter-spacing:0.1px;}
#t7a_5049{left:490px;bottom:141px;letter-spacing:0.11px;}
#t7b_5049{left:565px;bottom:141px;letter-spacing:0.09px;}
#t7c_5049{left:490px;bottom:127px;letter-spacing:0.12px;}
#t7d_5049{left:653px;bottom:127px;letter-spacing:0.09px;word-spacing:0.01px;}
#t7e_5049{left:490px;bottom:113px;letter-spacing:0.1px;}
#t7f_5049{left:600px;bottom:113px;letter-spacing:0.09px;word-spacing:0.01px;}

.s1_5049{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_5049{font-size:14px;font-family:Verdana-Bold_b5u;color:#0860A8;}
.s3_5049{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts5049" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg5049Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg5049" style="-webkit-user-select: none;"><object width="935" height="1210" data="5049/5049.svg" type="image/svg+xml" id="pdf5049" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_5049" class="t s1_5049">Combined Volumes 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4 </span><span id="t2_5049" class="t s1_5049">Index -25 </span>
<span id="t3_5049" class="t s2_5049">INDEX </span>
<span id="t4_5049" class="t s1_5049">Pentium M processor </span>
<span id="t5_5049" class="t s1_5049">description of</span><span id="t6_5049" class="t s3_5049">, Vol.1-2-3 </span>
<span id="t7_5049" class="t s1_5049">instructions supported</span><span id="t8_5049" class="t s3_5049">, Vol.1-2-3 </span>
<span id="t9_5049" class="t s1_5049">last branch, interrupt, and exception recording</span><span id="ta_5049" class="t s3_5049">, Vol.3-18-39 </span>
<span id="tb_5049" class="t s1_5049">MSRs supported by</span><span id="tc_5049" class="t s3_5049">, Vol.4-2-406 </span>
<span id="td_5049" class="t s1_5049">time-stamp counter</span><span id="te_5049" class="t s3_5049">, Vol.3-18-42 </span>
<span id="tf_5049" class="t s1_5049">Pentium Pro processor</span><span id="tg_5049" class="t s3_5049">, Vol.1-1-3, Vol.2-1-3, Vol.3-1-3, Vol.4-1-3 </span>
<span id="th_5049" class="t s1_5049">description of</span><span id="ti_5049" class="t s3_5049">, Vol.1-2-2 </span>
<span id="tj_5049" class="t s1_5049">P6 family microarchitecture</span><span id="tk_5049" class="t s3_5049">, Vol.1-2-7 </span>
<span id="tl_5049" class="t s1_5049">Pentium processor</span><span id="tm_5049" class="t s3_5049">, Vol.1-1-1, Vol.2-1-1, Vol.3-1-1, Vol.1-23-7, Vol.4-1-1 </span>
<span id="tn_5049" class="t s1_5049">compatibility with MCA</span><span id="to_5049" class="t s3_5049">, Vol.3-16-1 </span>
<span id="tp_5049" class="t s1_5049">history of</span><span id="tq_5049" class="t s3_5049">, Vol.1-2-2 </span>
<span id="tr_5049" class="t s1_5049">MSR supported by</span><span id="ts_5049" class="t s3_5049">, Vol.4-2-422 </span>
<span id="tt_5049" class="t s1_5049">performance-monitoring counters</span><span id="tu_5049" class="t s3_5049">, Vol.3-20-136 </span>
<span id="tv_5049" class="t s1_5049">Pentium processor Extreme Edition </span>
<span id="tw_5049" class="t s1_5049">introduction</span><span id="tx_5049" class="t s3_5049">, Vol.1-2-4 </span>
<span id="ty_5049" class="t s1_5049">Pentium processor family processors </span>
<span id="tz_5049" class="t s1_5049">machine encodings</span><span id="t10_5049" class="t s3_5049">, Vol.1-B-37 </span>
<span id="t11_5049" class="t s1_5049">Pentium processor with MMX technology</span><span id="t12_5049" class="t s3_5049">, Vol.1-2-2 </span>
<span id="t13_5049" class="t s1_5049">PerfCtr0 and PerfCtr1 MSRs </span>
<span id="t14_5049" class="t s1_5049">(P6 family processors)</span><span id="t15_5049" class="t s3_5049">, Vol.3-20-134, Vol.3-20-135 </span>
<span id="t16_5049" class="t s1_5049">PerfEvtSel0 and PerfEvtSel1 MSRs </span>
<span id="t17_5049" class="t s1_5049">(P6 family processors)</span><span id="t18_5049" class="t s3_5049">, Vol.3-20-134 </span>
<span id="t19_5049" class="t s1_5049">PerfEvtSel0 and PerfEvtSel1 MSRs (P6 family processors)</span><span id="t1a_5049" class="t s3_5049">, Vol.3-20-134 </span>
<span id="t1b_5049" class="t s1_5049">Performance events </span>
<span id="t1c_5049" class="t s1_5049">architectural</span><span id="t1d_5049" class="t s3_5049">, Vol.3-20-1 </span>
<span id="t1e_5049" class="t s1_5049">Intel Core Solo and Intel Core Duo processors</span><span id="t1f_5049" class="t s3_5049">, Vol.3-20-1 </span>
<span id="t1g_5049" class="t s1_5049">non-architectural</span><span id="t1h_5049" class="t s3_5049">, Vol.3-20-1 </span>
<span id="t1i_5049" class="t s1_5049">Pentium 4 and Intel Xeon processors</span><span id="t1j_5049" class="t s3_5049">, Vol.3-18-35 </span>
<span id="t1k_5049" class="t s1_5049">Pentium M processors</span><span id="t1l_5049" class="t s3_5049">, Vol.3-18-39 </span>
<span id="t1m_5049" class="t s1_5049">Performance monitoring counters</span><span id="t1n_5049" class="t s3_5049">, Vol.1-3-4 </span>
<span id="t1o_5049" class="t s1_5049">Performance state</span><span id="t1p_5049" class="t s3_5049">, Vol.3-15-1 </span>
<span id="t1q_5049" class="t s1_5049">Performance-monitoring counters </span>
<span id="t1r_5049" class="t s1_5049">counted events (Pentium processors)</span><span id="t1s_5049" class="t s3_5049">, Vol.3-20-138 </span>
<span id="t1t_5049" class="t s1_5049">CPUID inquiry for</span><span id="t1u_5049" class="t s3_5049">, Vol.2-3-251 </span>
<span id="t1v_5049" class="t s1_5049">description of</span><span id="t1w_5049" class="t s3_5049">, Vol.3-20-1, Vol.3-20-2 </span>
<span id="t1x_5049" class="t s1_5049">interrupt</span><span id="t1y_5049" class="t s3_5049">, Vol.3-11-1 </span>
<span id="t1z_5049" class="t s1_5049">introduction of in IA-32 processors</span><span id="t20_5049" class="t s3_5049">, Vol.1-23-37 </span>
<span id="t21_5049" class="t s1_5049">monitoring counter overflow (P6 family processors)</span><span id="t22_5049" class="t s3_5049">, Vol.3-20-136 </span>
<span id="t23_5049" class="t s1_5049">overflow, monitoring (P6 family processors)</span><span id="t24_5049" class="t s3_5049">, Vol.3-20-136 </span>
<span id="t25_5049" class="t s1_5049">overview of</span><span id="t26_5049" class="t s3_5049">, Vol.3-2-7 </span>
<span id="t27_5049" class="t s1_5049">P6 family processors</span><span id="t28_5049" class="t s3_5049">, Vol.3-20-133 </span>
<span id="t29_5049" class="t s1_5049">Pentium II processor</span><span id="t2a_5049" class="t s3_5049">, Vol.3-20-133 </span>
<span id="t2b_5049" class="t s1_5049">Pentium Pro processor</span><span id="t2c_5049" class="t s3_5049">, Vol.3-20-133 </span>
<span id="t2d_5049" class="t s1_5049">Pentium processor</span><span id="t2e_5049" class="t s3_5049">, Vol.3-20-136 </span>
<span id="t2f_5049" class="t s1_5049">reading</span><span id="t2g_5049" class="t s3_5049">, Vol.3-2-26, Vol.3-20-135 </span>
<span id="t2h_5049" class="t s1_5049">setting up (P6 family processors)</span><span id="t2i_5049" class="t s3_5049">, Vol.3-20-134 </span>
<span id="t2j_5049" class="t s1_5049">software drivers for</span><span id="t2k_5049" class="t s3_5049">, Vol.3-20-135 </span>
<span id="t2l_5049" class="t s1_5049">starting and stopping</span><span id="t2m_5049" class="t s3_5049">, Vol.3-20-135 </span>
<span id="t2n_5049" class="t s1_5049">PEXT - Parallel Bits Extract</span><span id="t2o_5049" class="t s3_5049">, Vol.2-4-279 </span>
<span id="t2p_5049" class="t s1_5049">PEXTRW instruction</span><span id="t2q_5049" class="t s3_5049">, Vol.1-10-11, Vol.2-4-284 </span>
<span id="t2r_5049" class="t s1_5049">PF (parity) flag, EFLAGS register</span><span id="t2s_5049" class="t s3_5049">, Vol.1-3-16, Vol.1-A-1 </span>
<span id="t2t_5049" class="t s1_5049">PG (paging) flag </span>
<span id="t2u_5049" class="t s1_5049">CR0 control register</span><span id="t2v_5049" class="t s3_5049">, Vol.3-2-15, Vol.3-5-1 </span>
<span id="t2w_5049" class="t s1_5049">PG (paging) flag, CR0 control register</span><span id="t2x_5049" class="t s3_5049">, Vol.3-10-10, Vol.3-10-13, </span>
<span id="t2y_5049" class="t s3_5049">Vol.1-23-32, Vol.4-32-9 </span>
<span id="t2z_5049" class="t s1_5049">PGE (page global enable) flag, CR4 control register</span><span id="t30_5049" class="t s3_5049">, Vol.3-2-18, </span>
<span id="t31_5049" class="t s3_5049">Vol.3-12-13, Vol.1-23-18, Vol.1-23-19 </span>
<span id="t32_5049" class="t s1_5049">PHADDD instruction</span><span id="t33_5049" class="t s3_5049">, Vol.1-5-25, Vol.1-12-7, Vol.2-4-287 </span>
<span id="t34_5049" class="t s1_5049">PHADDSW instruction</span><span id="t35_5049" class="t s3_5049">, Vol.1-5-24, Vol.1-12-7, Vol.2-4-291 </span>
<span id="t36_5049" class="t s1_5049">PHADDW instruction</span><span id="t37_5049" class="t s3_5049">, Vol.1-5-24, Vol.1-12-7, Vol.2-4-287 </span>
<span id="t38_5049" class="t s1_5049">PH—Fused Multiply-Add of Packed FP16 Values</span><span id="t39_5049" class="t s3_5049">, Vol.2-5-201 </span>
<span id="t3a_5049" class="t s1_5049">PH—Fused Multiply-Subtract of Packed FP16 Values</span><span id="t3b_5049" class="t s3_5049">, Vol.2-5-247 </span>
<span id="t3c_5049" class="t s1_5049">PHSUBD instruction</span><span id="t3d_5049" class="t s3_5049">, Vol.1-5-25, Vol.1-12-7, Vol.2-4-295 </span>
<span id="t3e_5049" class="t s1_5049">PHSUBSW instruction</span><span id="t3f_5049" class="t s3_5049">, Vol.1-5-25, Vol.1-12-7, Vol.2-4-298 </span>
<span id="t3g_5049" class="t s1_5049">PHSUBW instruction</span><span id="t3h_5049" class="t s3_5049">, Vol.1-5-25, Vol.1-12-7, Vol.2-4-295 </span>
<span id="t3i_5049" class="t s1_5049">PhysBase field, IA32_MTRR_PHYSBASEn MTRR</span><span id="t3j_5049" class="t s3_5049">, Vol.3-12-24, </span>
<span id="t3k_5049" class="t s3_5049">Vol.3-12-26 </span>
<span id="t3l_5049" class="t s1_5049">Physical </span>
<span id="t3m_5049" class="t s1_5049">address space</span><span id="t3n_5049" class="t s3_5049">, Vol.1-3-6 </span>
<span id="t3o_5049" class="t s1_5049">memory</span><span id="t3p_5049" class="t s3_5049">, Vol.1-3-6 </span>
<span id="t3q_5049" class="t s1_5049">Physical address extension </span>
<span id="t3r_5049" class="t s1_5049">introduction to</span><span id="t3s_5049" class="t s3_5049">, Vol.3-3-6 </span>
<span id="t3t_5049" class="t s1_5049">Physical address space </span>
<span id="t3u_5049" class="t s1_5049">4 GBytes</span><span id="t3v_5049" class="t s3_5049">, Vol.3-3-6 </span>
<span id="t3w_5049" class="t s1_5049">64 GBytes</span><span id="t3x_5049" class="t s3_5049">, Vol.3-3-6 </span>
<span id="t3y_5049" class="t s1_5049">addressing</span><span id="t3z_5049" class="t s3_5049">, Vol.3-2-6 </span>
<span id="t40_5049" class="t s1_5049">defined</span><span id="t41_5049" class="t s3_5049">, Vol.3-3-1 </span>
<span id="t42_5049" class="t s1_5049">description of</span><span id="t43_5049" class="t s3_5049">, Vol.3-3-6 </span>
<span id="t44_5049" class="t s1_5049">IA-32e mode</span><span id="t45_5049" class="t s3_5049">, Vol.3-3-6 </span>
<span id="t46_5049" class="t s1_5049">mapped to a task</span><span id="t47_5049" class="t s3_5049">, Vol.3-8-17 </span>
<span id="t48_5049" class="t s1_5049">mapping with variable-range MTRRs</span><span id="t49_5049" class="t s3_5049">, Vol.3-12-23, Vol.3-12-25 </span>
<span id="t4a_5049" class="t s1_5049">Physical destination mode, local APIC</span><span id="t4b_5049" class="t s3_5049">, Vol.3-11-23 </span>
<span id="t4c_5049" class="t s1_5049">PhysMask </span>
<span id="t4d_5049" class="t s1_5049">IA32_MTRR_PHYSMASKn MTRR</span><span id="t4e_5049" class="t s3_5049">, Vol.3-12-24, Vol.3-12-26 </span>
<span id="t4f_5049" class="t s1_5049">Pi</span><span id="t4g_5049" class="t s3_5049">, Vol.2-3-404 </span>
<span id="t4h_5049" class="t s1_5049">PINSRW instruction</span><span id="t4i_5049" class="t s3_5049">, Vol.1-10-11, Vol.2-4-303, Vol.2-4-431 </span>
<span id="t4j_5049" class="t s1_5049">Pi, x87 FPU constant</span><span id="t4k_5049" class="t s3_5049">, Vol.1-8-21 </span>
<span id="t4l_5049" class="t s1_5049">PM (inexact result exception) mask bit </span>
<span id="t4m_5049" class="t s1_5049">MXCSR register</span><span id="t4n_5049" class="t s3_5049">, Vol.1-11-16 </span>
<span id="t4o_5049" class="t s1_5049">x87 FPU control word</span><span id="t4p_5049" class="t s3_5049">, Vol.1-8-7, Vol.1-8-30 </span>
<span id="t4q_5049" class="t s1_5049">PM0/BP0 and PM1/BP1 (performance-monitor) pins (Pentium processor)</span><span id="t4r_5049" class="t s3_5049">, </span>
<span id="t4s_5049" class="t s3_5049">Vol.3-20-136, Vol.3-20-137, Vol.3-20-138 </span>
<span id="t4t_5049" class="t s1_5049">PMADDUBSW instruction</span><span id="t4u_5049" class="t s3_5049">, Vol.1-5-25, Vol.1-12-8, Vol.2-4-305 </span>
<span id="t4v_5049" class="t s1_5049">PMADDUDSW instruction</span><span id="t4w_5049" class="t s3_5049">, Vol.2-4-305 </span>
<span id="t4x_5049" class="t s1_5049">PMADDWD instruction</span><span id="t4y_5049" class="t s3_5049">, Vol.1-9-7, Vol.2-4-308 </span>
<span id="t4z_5049" class="t s1_5049">PMAXSW instruction</span><span id="t50_5049" class="t s3_5049">, Vol.1-10-11 </span>
<span id="t51_5049" class="t s1_5049">PMAXUB instruction</span><span id="t52_5049" class="t s3_5049">, Vol.1-10-11 </span>
<span id="t53_5049" class="t s1_5049">PMINSW instruction</span><span id="t54_5049" class="t s3_5049">, Vol.1-10-11 </span>
<span id="t55_5049" class="t s1_5049">PMINUB instruction</span><span id="t56_5049" class="t s3_5049">, Vol.1-10-11 </span>
<span id="t57_5049" class="t s1_5049">PML4 tables</span><span id="t58_5049" class="t s3_5049">, Vol.3-2-6 </span>
<span id="t59_5049" class="t s1_5049">PMOVMSKB instruction</span><span id="t5a_5049" class="t s3_5049">, Vol.1-10-11 </span>
<span id="t5b_5049" class="t s1_5049">PMULHRSW instruction</span><span id="t5c_5049" class="t s3_5049">, Vol.1-5-25, Vol.1-12-8, Vol.2-4-369 </span>
<span id="t5d_5049" class="t s1_5049">PMULHUW instruction</span><span id="t5e_5049" class="t s3_5049">, Vol.1-10-12, Vol.2-4-373 </span>
<span id="t5f_5049" class="t s1_5049">PMULHW instruction</span><span id="t5g_5049" class="t s3_5049">, Vol.2-4-377 </span>
<span id="t5h_5049" class="t s1_5049">PMULLW instruction</span><span id="t5i_5049" class="t s3_5049">, Vol.2-4-385 </span>
<span id="t5j_5049" class="t s1_5049">PMULUDQ instruction</span><span id="t5k_5049" class="t s3_5049">, Vol.1-11-11, Vol.2-4-389 </span>
<span id="t5l_5049" class="t s1_5049">Pointer data types</span><span id="t5m_5049" class="t s3_5049">, Vol.1-4-6, Vol.1-4-7 </span>
<span id="t5n_5049" class="t s1_5049">Pointers </span>
<span id="t5o_5049" class="t s1_5049">64-bit mode</span><span id="t5p_5049" class="t s3_5049">, Vol.1-4-7 </span>
<span id="t5q_5049" class="t s1_5049">code-segment pointer size</span><span id="t5r_5049" class="t s3_5049">, Vol.3-22-4 </span>
<span id="t5s_5049" class="t s1_5049">far pointer</span><span id="t5t_5049" class="t s3_5049">, Vol.1-4-6 </span>
<span id="t5u_5049" class="t s1_5049">limit checking</span><span id="t5v_5049" class="t s3_5049">, Vol.3-5-25 </span>
<span id="t5w_5049" class="t s1_5049">near pointer</span><span id="t5x_5049" class="t s3_5049">, Vol.1-4-6 </span>
<span id="t5y_5049" class="t s1_5049">validation</span><span id="t5z_5049" class="t s3_5049">, Vol.3-5-24 </span>
<span id="t60_5049" class="t s1_5049">POP instruction</span><span id="t61_5049" class="t s3_5049">, Vol.1-6-1, Vol.1-6-2, Vol.1-7-6, Vol.1-7-22, </span>
<span id="t62_5049" class="t s3_5049">Vol.2-4-392, Vol.3-3-8 </span>
<span id="t63_5049" class="t s1_5049">POPA instruction</span><span id="t64_5049" class="t s3_5049">, Vol.1-6-7, Vol.1-7-6, Vol.2-4-397 </span>
<span id="t65_5049" class="t s1_5049">POPAD instruction</span><span id="t66_5049" class="t s3_5049">, Vol.2-4-397 </span>
<span id="t67_5049" class="t s1_5049">POPF instruction</span><span id="t68_5049" class="t s3_5049">, Vol.1-3-15, Vol.1-6-7, Vol.1-7-21, Vol.1-19-4, </span>
<span id="t69_5049" class="t s3_5049">Vol.2-4-401, Vol.3-6-7, Vol.3-18-11 </span>
<span id="t6a_5049" class="t s1_5049">POPFD instruction</span><span id="t6b_5049" class="t s3_5049">, Vol.1-3-15, Vol.1-6-7, Vol.1-7-21, Vol.2-4-401 </span>
<span id="t6c_5049" class="t s1_5049">POPFQ instruction</span><span id="t6d_5049" class="t s3_5049">, Vol.2-4-401 </span>
<span id="t6e_5049" class="t s1_5049">POR instruction</span><span id="t6f_5049" class="t s3_5049">, Vol.1-9-7, Vol.2-4-405 </span>
<span id="t6g_5049" class="t s1_5049">Power consumption </span>
<span id="t6h_5049" class="t s1_5049">software controlled clock</span><span id="t6i_5049" class="t s3_5049">, Vol.3-15-36, Vol.3-15-40 </span>
<span id="t6j_5049" class="t s1_5049">Power coordination</span><span id="t6k_5049" class="t s3_5049">, Vol.1-2-4 </span>
<span id="t6l_5049" class="t s1_5049">Precise event-based sampling (see PEBS) </span>
<span id="t6m_5049" class="t s1_5049">PREFETCHh instruction</span><span id="t6n_5049" class="t s3_5049">, Vol.2-4-408, Vol.3-2-16, Vol.3-12-17 </span>
<span id="t6o_5049" class="t s1_5049">PREFETCHh instructions</span><span id="t6p_5049" class="t s3_5049">, Vol.1-10-13, Vol.1-11-25 </span>
<span id="t6q_5049" class="t s1_5049">PREFETCHWT1—Prefetch Vector Data Into Caches with Intent to Write </span>
<span id="t6r_5049" class="t s1_5049">and T1 Hint</span><span id="t6s_5049" class="t s3_5049">, Vol.2-4-412 </span>
<span id="t6t_5049" class="t s1_5049">Prefixes </span>
<span id="t6u_5049" class="t s1_5049">Address-size override prefix</span><span id="t6v_5049" class="t s3_5049">, Vol.2-2-2 </span>
<span id="t6w_5049" class="t s1_5049">Branch hints</span><span id="t6x_5049" class="t s3_5049">, Vol.2-2-2 </span>
<span id="t6y_5049" class="t s1_5049">branch hints</span><span id="t6z_5049" class="t s3_5049">, Vol.2-2-2 </span>
<span id="t70_5049" class="t s1_5049">instruction, description of</span><span id="t71_5049" class="t s3_5049">, Vol.2-2-1 </span>
<span id="t72_5049" class="t s1_5049">legacy prefix encodings</span><span id="t73_5049" class="t s3_5049">, Vol.1-B-1 </span>
<span id="t74_5049" class="t s1_5049">LOCK</span><span id="t75_5049" class="t s3_5049">, Vol.2-2-1, Vol.2-3-609 </span>
<span id="t76_5049" class="t s1_5049">Operand-size override prefix</span><span id="t77_5049" class="t s3_5049">, Vol.2-2-2 </span>
<span id="t78_5049" class="t s1_5049">REP or REPE/REPZ</span><span id="t79_5049" class="t s3_5049">, Vol.2-2-1 </span>
<span id="t7a_5049" class="t s1_5049">REPNE/REPNZ</span><span id="t7b_5049" class="t s3_5049">, Vol.2-2-1 </span>
<span id="t7c_5049" class="t s1_5049">REP/REPE/REPZ/REPNE/REPNZ</span><span id="t7d_5049" class="t s3_5049">, Vol.2-4-554 </span>
<span id="t7e_5049" class="t s1_5049">REX prefix encodings</span><span id="t7f_5049" class="t s3_5049">, Vol.1-B-2 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
