

================================================================
== Vitis HLS Report for 'rasterization2_Pipeline_RAST2'
================================================================
* Date:           Tue Dec 17 15:06:51 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.574 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65558|  20.000 ns|  0.656 ms|    2|  65558|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- RAST2   |        0|    65556|        23|          1|          1|  0 ~ 65535|       yes|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%k_V = alloca i32 1"   --->   Operation 26 'alloca' 'k_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 27 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%triangle_2d_same_z_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_z"   --->   Operation 28 'read' 'triangle_2d_same_z_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%rhs_V_4_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %rhs_V_4"   --->   Operation 29 'read' 'rhs_V_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%triangle_2d_same_y2_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_y2_cast"   --->   Operation 30 'read' 'triangle_2d_same_y2_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rhs_V_3_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %rhs_V_3"   --->   Operation 31 'read' 'rhs_V_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%triangle_2d_same_x2_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_x2_cast"   --->   Operation 32 'read' 'triangle_2d_same_x2_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rhs_V_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %rhs_V_1"   --->   Operation 33 'read' 'rhs_V_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%triangle_2d_same_y1_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_y1_cast"   --->   Operation 34 'read' 'triangle_2d_same_y1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%rhs_V_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %rhs_V"   --->   Operation 35 'read' 'rhs_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%triangle_2d_same_x1_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_x1_cast"   --->   Operation 36 'read' 'triangle_2d_same_x1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rhs_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %rhs_1"   --->   Operation 37 'read' 'rhs_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%triangle_2d_same_y0_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_y0_cast"   --->   Operation 38 'read' 'triangle_2d_same_y0_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%rhs_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %rhs"   --->   Operation 39 'read' 'rhs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%triangle_2d_same_x0_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %triangle_2d_same_x0_cast"   --->   Operation 40 'read' 'triangle_2d_same_x0_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 41 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 42 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3_cast"   --->   Operation 43 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4"   --->   Operation 44 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%rhs_V_4_cast = sext i9 %rhs_V_4_read"   --->   Operation 45 'sext' 'rhs_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%triangle_2d_same_y2_cast_cast = zext i8 %triangle_2d_same_y2_cast_read"   --->   Operation 46 'zext' 'triangle_2d_same_y2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%rhs_V_3_cast = sext i9 %rhs_V_3_read"   --->   Operation 47 'sext' 'rhs_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%triangle_2d_same_x2_cast_cast = zext i8 %triangle_2d_same_x2_cast_read"   --->   Operation 48 'zext' 'triangle_2d_same_x2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%rhs_V_1_cast = sext i9 %rhs_V_1_read"   --->   Operation 49 'sext' 'rhs_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%triangle_2d_same_y1_cast_cast = zext i8 %triangle_2d_same_y1_cast_read"   --->   Operation 50 'zext' 'triangle_2d_same_y1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%rhs_V_cast = sext i9 %rhs_V_read"   --->   Operation 51 'sext' 'rhs_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%triangle_2d_same_x1_cast_cast = zext i8 %triangle_2d_same_x1_cast_read"   --->   Operation 52 'zext' 'triangle_2d_same_x1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%rhs_1_cast = sext i9 %rhs_1_read"   --->   Operation 53 'sext' 'rhs_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%triangle_2d_same_y0_cast_cast = zext i8 %triangle_2d_same_y0_cast_read"   --->   Operation 54 'zext' 'triangle_2d_same_y0_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%rhs_cast = sext i9 %rhs_read"   --->   Operation 55 'sext' 'rhs_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%triangle_2d_same_x0_cast_cast = zext i8 %triangle_2d_same_x0_cast_read"   --->   Operation 56 'zext' 'triangle_2d_same_x0_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read3_cast_cast = zext i8 %p_read_2"   --->   Operation 57 'zext' 'p_read3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %i_V"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %k_V"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%k_V_1 = load i16 %k_V"   --->   Operation 61 'load' 'k_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.67ns)   --->   "%icmp_ln1027 = icmp_eq  i16 %k_V_1, i16 %p_read_3"   --->   Operation 62 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.78ns)   --->   "%add_ln840 = add i16 %k_V_1, i16 1"   --->   Operation 64 'add' 'add_ln840' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln1027, void %for.body.split, void %return.loopexit.exitStub" [rendering.cpp:191]   --->   Operation 65 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [20/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 66 'urem' 'rem_i_urem' <Predicate = (!icmp_ln1027)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [20/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 67 'udiv' 'div_i_udiv' <Predicate = (!icmp_ln1027)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln191 = store i16 %add_ln840, i16 %k_V" [rendering.cpp:191]   --->   Operation 68 'store' 'store_ln191' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln191 = br void %for.body" [rendering.cpp:191]   --->   Operation 69 'br' 'br_ln191' <Predicate = (!icmp_ln1027)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 70 [19/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 70 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [19/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 71 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 72 [18/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 72 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [18/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 73 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.16>
ST_4 : Operation 74 [17/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 74 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [17/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 75 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.16>
ST_5 : Operation 76 [16/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 76 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [16/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 77 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.16>
ST_6 : Operation 78 [15/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 78 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [15/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 79 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.16>
ST_7 : Operation 80 [14/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 80 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [14/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 81 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.16>
ST_8 : Operation 82 [13/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 82 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [13/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 83 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.16>
ST_9 : Operation 84 [12/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 84 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [12/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 85 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.16>
ST_10 : Operation 86 [11/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 86 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [11/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 87 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.16>
ST_11 : Operation 88 [10/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 88 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [10/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 89 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.16>
ST_12 : Operation 90 [9/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 90 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [9/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 91 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.16>
ST_13 : Operation 92 [8/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 92 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 93 [8/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 93 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.16>
ST_14 : Operation 94 [7/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 94 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 95 [7/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 95 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.16>
ST_15 : Operation 96 [6/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 96 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 97 [6/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 97 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.16>
ST_16 : Operation 98 [5/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 98 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 99 [5/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 99 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.16>
ST_17 : Operation 100 [4/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 100 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 101 [4/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 101 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.16>
ST_18 : Operation 102 [3/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 102 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 103 [3/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 103 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.16>
ST_19 : Operation 104 [2/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 104 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 105 [2/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 105 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.57>
ST_20 : Operation 106 [1/20] (1.16ns)   --->   "%rem_i_urem = urem i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 106 'urem' 'rem_i_urem' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "%ret_V = trunc i8 %rem_i_urem"   --->   Operation 107 'trunc' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (0.70ns)   --->   "%x_V = add i8 %ret_V, i8 %p_read_1"   --->   Operation 108 'add' 'x_V' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 109 [1/20] (1.16ns)   --->   "%div_i_udiv = udiv i16 %k_V_1, i16 %p_read3_cast_cast"   --->   Operation 109 'udiv' 'div_i_udiv' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 19> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i8 %div_i_udiv"   --->   Operation 110 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 111 [1/1] (0.70ns)   --->   "%y_V = add i8 %trunc_ln186, i8 %p_read"   --->   Operation 111 'add' 'y_V' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1496_1 = zext i8 %y_V"   --->   Operation 112 'zext' 'zext_ln1496_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (0.70ns)   --->   "%ret_V_19 = sub i9 %zext_ln1496_1, i9 %triangle_2d_same_y0_cast_cast"   --->   Operation 113 'sub' 'ret_V_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln186_3 = sext i9 %ret_V_19"   --->   Operation 114 'sext' 'sext_ln186_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 115 [3/3] (0.99ns) (grouped into DSP with root node sub_ln61)   --->   "%ret_V_20 = mul i18 %sext_ln186_3, i18 %rhs_1_cast"   --->   Operation 115 'mul' 'ret_V_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 116 [1/1] (0.70ns)   --->   "%ret_V_23 = sub i9 %zext_ln1496_1, i9 %triangle_2d_same_y1_cast_cast"   --->   Operation 116 'sub' 'ret_V_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln186_5 = sext i9 %ret_V_23"   --->   Operation 117 'sext' 'sext_ln186_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 118 [3/3] (0.99ns) (grouped into DSP with root node sub_ln61_1)   --->   "%ret_V_24 = mul i18 %sext_ln186_5, i18 %rhs_V_1_cast"   --->   Operation 118 'mul' 'ret_V_24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 119 [1/1] (0.70ns)   --->   "%ret_V_27 = sub i9 %zext_ln1496_1, i9 %triangle_2d_same_y2_cast_cast"   --->   Operation 119 'sub' 'ret_V_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln186_7 = sext i9 %ret_V_27"   --->   Operation 120 'sext' 'sext_ln186_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 121 [3/3] (0.99ns) (grouped into DSP with root node ret_V_16)   --->   "%ret_V_28 = mul i18 %sext_ln186_7, i18 %rhs_V_4_cast"   --->   Operation 121 'mul' 'ret_V_28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 0.99>
ST_21 : Operation 122 [2/3] (0.99ns) (grouped into DSP with root node sub_ln61)   --->   "%ret_V_20 = mul i18 %sext_ln186_3, i18 %rhs_1_cast"   --->   Operation 122 'mul' 'ret_V_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 123 [2/3] (0.99ns) (grouped into DSP with root node sub_ln61_1)   --->   "%ret_V_24 = mul i18 %sext_ln186_5, i18 %rhs_V_1_cast"   --->   Operation 123 'mul' 'ret_V_24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 124 [2/3] (0.99ns) (grouped into DSP with root node ret_V_16)   --->   "%ret_V_28 = mul i18 %sext_ln186_7, i18 %rhs_V_4_cast"   --->   Operation 124 'mul' 'ret_V_28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 2.81>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1496 = zext i8 %x_V"   --->   Operation 125 'zext' 'zext_ln1496' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (0.70ns)   --->   "%ret_V_17 = sub i9 %zext_ln1496, i9 %triangle_2d_same_x0_cast_cast"   --->   Operation 126 'sub' 'ret_V_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i9 %ret_V_17"   --->   Operation 127 'sext' 'sext_ln186' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (1.46ns)   --->   "%ret_V_18 = mul i18 %sext_ln186, i18 %rhs_cast"   --->   Operation 128 'mul' 'ret_V_18' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 129 [1/3] (0.00ns) (grouped into DSP with root node sub_ln61)   --->   "%ret_V_20 = mul i18 %sext_ln186_3, i18 %rhs_1_cast"   --->   Operation 129 'mul' 'ret_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 130 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln61 = sub i18 %ret_V_18, i18 %ret_V_20" [rendering.cpp:61]   --->   Operation 130 'sub' 'sub_ln61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 131 [1/1] (0.70ns)   --->   "%ret_V_21 = sub i9 %zext_ln1496, i9 %triangle_2d_same_x1_cast_cast"   --->   Operation 131 'sub' 'ret_V_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln186_4 = sext i9 %ret_V_21"   --->   Operation 132 'sext' 'sext_ln186_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (1.46ns)   --->   "%ret_V_22 = mul i18 %sext_ln186_4, i18 %rhs_V_cast"   --->   Operation 133 'mul' 'ret_V_22' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 134 [1/3] (0.00ns) (grouped into DSP with root node sub_ln61_1)   --->   "%ret_V_24 = mul i18 %sext_ln186_5, i18 %rhs_V_1_cast"   --->   Operation 134 'mul' 'ret_V_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 135 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln61_1 = sub i18 %ret_V_22, i18 %ret_V_24" [rendering.cpp:61]   --->   Operation 135 'sub' 'sub_ln61_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 136 [1/1] (0.70ns)   --->   "%ret_V_25 = sub i9 %zext_ln1496, i9 %triangle_2d_same_x2_cast_cast"   --->   Operation 136 'sub' 'ret_V_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln186_6 = sext i9 %ret_V_25"   --->   Operation 137 'sext' 'sext_ln186_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (1.46ns)   --->   "%ret_V_26 = mul i18 %sext_ln186_6, i18 %rhs_V_3_cast"   --->   Operation 138 'mul' 'ret_V_26' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 139 [1/3] (0.00ns) (grouped into DSP with root node ret_V_16)   --->   "%ret_V_28 = mul i18 %sext_ln186_7, i18 %rhs_V_4_cast"   --->   Operation 139 'mul' 'ret_V_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 140 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_16 = sub i18 %ret_V_26, i18 %ret_V_28"   --->   Operation 140 'sub' 'ret_V_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%i_V_load_1 = load i16 %i_V"   --->   Operation 163 'load' 'i_V_load_1' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %i_V_out, i16 %i_V_load_1"   --->   Operation 164 'write' 'write_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 165 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 2.08>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln193 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [rendering.cpp:193]   --->   Operation 141 'specpipeline' 'specpipeline_ln193' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln189 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [rendering.cpp:189]   --->   Operation 142 'specloopname' 'specloopname_ln189' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 143 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln61 = sub i18 %ret_V_18, i18 %ret_V_20" [rendering.cpp:61]   --->   Operation 143 'sub' 'sub_ln61' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 144 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln61_1 = sub i18 %ret_V_22, i18 %ret_V_24" [rendering.cpp:61]   --->   Operation 144 'sub' 'sub_ln61_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 145 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_16 = sub i18 %ret_V_26, i18 %ret_V_28"   --->   Operation 145 'sub' 'ret_V_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln61_1)   --->   "%or_ln61 = or i18 %sub_ln61_1, i18 %sub_ln61" [rendering.cpp:61]   --->   Operation 146 'or' 'or_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 147 [1/1] (0.26ns) (out node of the LUT)   --->   "%or_ln61_1 = or i18 %or_ln61, i18 %ret_V_16" [rendering.cpp:61]   --->   Operation 147 'or' 'or_ln61_1' <Predicate = true> <Delay = 0.26> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %or_ln61_1, i32 17" [rendering.cpp:61]   --->   Operation 148 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %tmp, void %if.then13, void %for.inc" [rendering.cpp:197]   --->   Operation 149 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%i_V_load = load i16 %i_V"   --->   Operation 150 'load' 'i_V_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i16 %i_V_load"   --->   Operation 151 'zext' 'zext_ln541' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%fragment2_x_addr = getelementptr i8 %fragment2_x, i64 0, i64 %zext_ln541" [rendering.cpp:199]   --->   Operation 152 'getelementptr' 'fragment2_x_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (1.17ns)   --->   "%store_ln199 = store i8 %x_V, i9 %fragment2_x_addr" [rendering.cpp:199]   --->   Operation 153 'store' 'store_ln199' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%fragment2_y_addr = getelementptr i8 %fragment2_y, i64 0, i64 %zext_ln541" [rendering.cpp:200]   --->   Operation 154 'getelementptr' 'fragment2_y_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (1.17ns)   --->   "%store_ln200 = store i8 %y_V, i9 %fragment2_y_addr" [rendering.cpp:200]   --->   Operation 155 'store' 'store_ln200' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%fragment2_z_addr = getelementptr i8 %fragment2_z, i64 0, i64 %zext_ln541" [rendering.cpp:201]   --->   Operation 156 'getelementptr' 'fragment2_z_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (1.17ns)   --->   "%store_ln201 = store i8 %triangle_2d_same_z_read, i9 %fragment2_z_addr" [rendering.cpp:201]   --->   Operation 157 'store' 'store_ln201' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%fragment2_color_addr = getelementptr i6 %fragment2_color, i64 0, i64 %zext_ln541" [rendering.cpp:202]   --->   Operation 158 'getelementptr' 'fragment2_color_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (1.17ns)   --->   "%store_ln202 = store i6 36, i9 %fragment2_color_addr" [rendering.cpp:202]   --->   Operation 159 'store' 'store_ln202' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 500> <RAM>
ST_23 : Operation 160 [1/1] (0.78ns)   --->   "%i_V_2 = add i16 %i_V_load, i16 1"   --->   Operation 160 'add' 'i_V_2' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 161 [1/1] (0.38ns)   --->   "%store_ln204 = store i16 %i_V_2, i16 %i_V" [rendering.cpp:204]   --->   Operation 161 'store' 'store_ln204' <Predicate = (!tmp)> <Delay = 0.38>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln204 = br void %for.inc" [rendering.cpp:204]   --->   Operation 162 'br' 'br_ln204' <Predicate = (!tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.17ns
The critical path consists of the following:
	'alloca' operation ('k.V') [23]  (0 ns)
	'load' operation ('k.V') on local variable 'k.V' [59]  (0 ns)
	'add' operation ('add_ln840') [62]  (0.785 ns)
	'store' operation ('store_ln191', rendering.cpp:191) of variable 'add_ln840' on local variable 'k.V' [115]  (0.387 ns)

 <State 2>: 1.17ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem') [67]  (1.17 ns)

 <State 3>: 1.17ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem') [67]  (1.17 ns)

 <State 4>: 1.17ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem') [67]  (1.17 ns)

 <State 5>: 1.17ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem') [67]  (1.17 ns)

 <State 6>: 1.17ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem') [67]  (1.17 ns)

 <State 7>: 1.17ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem') [67]  (1.17 ns)

 <State 8>: 1.17ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem') [67]  (1.17 ns)

 <State 9>: 1.17ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem') [67]  (1.17 ns)

 <State 10>: 1.17ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem') [67]  (1.17 ns)

 <State 11>: 1.17ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem') [67]  (1.17 ns)

 <State 12>: 1.17ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem') [67]  (1.17 ns)

 <State 13>: 1.17ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem') [67]  (1.17 ns)

 <State 14>: 1.17ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem') [67]  (1.17 ns)

 <State 15>: 1.17ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem') [67]  (1.17 ns)

 <State 16>: 1.17ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem') [67]  (1.17 ns)

 <State 17>: 1.17ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem') [67]  (1.17 ns)

 <State 18>: 1.17ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem') [67]  (1.17 ns)

 <State 19>: 1.17ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem') [67]  (1.17 ns)

 <State 20>: 3.57ns
The critical path consists of the following:
	'udiv' operation ('div_i_udiv') [70]  (1.17 ns)
	'add' operation ('y.V') [72]  (0.705 ns)
	'sub' operation ('ret.V') [78]  (0.705 ns)
	'mul' operation of DSP[81] ('ret.V') [80]  (0.996 ns)

 <State 21>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[81] ('ret.V') [80]  (0.996 ns)

 <State 22>: 2.81ns
The critical path consists of the following:
	'sub' operation ('ret.V') [74]  (0.705 ns)
	'mul' operation ('ret.V') [76]  (1.46 ns)
	'sub' operation of DSP[81] ('sub_ln61', rendering.cpp:61) [81]  (0.645 ns)

 <State 23>: 2.09ns
The critical path consists of the following:
	'load' operation ('i_V_load') on local variable 'i.V' [101]  (0 ns)
	'add' operation ('i.V') [111]  (0.785 ns)
	'store' operation ('store_ln204', rendering.cpp:204) of variable 'i.V' on local variable 'i.V' [112]  (0.387 ns)
	blocking operation 0.913 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
