static inline void F_1 ( T_1 * V_1 , unsigned int V_2 , unsigned int V_3 )\r\n{\r\nF_2 ( V_2 , V_1 -> V_4 + V_5 ) ;\r\nF_2 ( V_3 , V_1 -> V_4 + V_6 ) ;\r\n}\r\nstatic inline int F_3 ( T_1 * V_1 , unsigned int V_2 )\r\n{\r\nif( V_2 == V_7 )\r\nreturn F_4 ( V_1 -> V_4 + V_5 ) & 255 ;\r\nF_2 ( V_2 , V_1 -> V_4 + V_5 ) ;\r\nreturn F_4 ( V_1 -> V_4 + V_6 ) & 255 ;\r\n}\r\nstatic inline unsigned int F_5 ( T_1 * V_1 )\r\n{\r\nreturn F_6 ( V_1 , V_8 ) << 16 |\r\nF_6 ( V_1 , V_9 ) << 8 |\r\nF_6 ( V_1 , V_10 ) ;\r\n}\r\nstatic\r\nvoid F_7 ( T_1 * V_1 , char * V_11 )\r\n{\r\nunsigned int V_12 , V_13 , V_14 ;\r\nV_12 = F_6 ( V_1 , V_15 ) ;\r\nV_13 = F_5 ( V_1 ) ;\r\nV_14 = F_6 ( V_1 , V_16 ) << 8 |\r\nF_6 ( V_1 , V_17 ) ;\r\nF_8 ( L_1 ,\r\nV_1 -> V_1 -> V_18 , V_11 ,\r\nV_12 , V_13 , ( V_14 + 1 ) & 0xffff ,\r\nF_6 ( V_1 , V_19 ) ) ;\r\nF_8 ( L_2 , V_1 -> V_20 . V_21 ) ;\r\nF_8 ( L_3 , V_1 -> V_22 . V_23 . V_24 ,\r\nV_1 -> V_22 . V_23 . V_25 ) ;\r\nF_8 ( L_4 , V_1 -> V_20 . V_26 ,\r\nV_1 -> V_22 . V_23 . V_27 ) ;\r\nF_8 ( L_5 ) ;\r\n}\r\nstatic\r\nunsigned long F_9 ( T_1 * V_1 )\r\n{\r\nunsigned long V_28 ;\r\nV_28 = F_3 ( V_1 , V_29 ) << 16 ;\r\nV_28 |= F_10 ( V_1 ) << 8 ;\r\nV_28 |= F_10 ( V_1 ) ;\r\nreturn V_28 ;\r\n}\r\nstatic int\r\nF_11 ( T_1 * V_1 , int V_30 , int V_31 , int V_32 , char * V_33 )\r\n{\r\nint V_34 ;\r\ndo {\r\nV_34 = F_3 ( V_1 , V_7 ) ;\r\nif ( ( V_34 & V_30 ) == V_31 )\r\nreturn 0 ;\r\nF_12 ( 1 ) ;\r\n} while ( -- V_32 );\r\nF_8 ( L_6 , V_1 -> V_1 -> V_18 , V_33 ) ;\r\nreturn - 1 ;\r\n}\r\nstatic\r\nint F_13 ( T_1 * V_1 , int V_35 )\r\n{\r\nif ( F_11 ( V_1 , V_36 , 0 , 1000 , L_7 ) )\r\nreturn - 1 ;\r\nF_1 ( V_1 , V_37 , V_35 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_14 ( unsigned int V_38 )\r\n{\r\nunsigned long V_39 , V_40 ;\r\nV_39 = V_41 + 1 + V_38 * V_42 / 100 ;\r\nF_15 ( V_40 ) ;\r\nF_16 () ;\r\nwhile ( F_17 ( V_41 , V_39 ) ) F_18 () ;\r\nF_19 ( V_40 ) ;\r\n}\r\nstatic\r\nvoid F_20 ( T_1 * V_1 )\r\n{\r\nunsigned int V_43 , V_32 ;\r\nV_1 -> V_44 . V_45 = 0x80 ;\r\nF_2 ( V_1 -> V_44 . V_45 , V_1 -> V_46 + V_47 ) ;\r\nF_14 ( 3 ) ;\r\nV_1 -> V_44 . V_45 = 0 ;\r\nF_2 ( V_1 -> V_44 . V_45 , V_1 -> V_46 + V_47 ) ;\r\nV_32 = 1000 ;\r\ndo {\r\nif ( F_21 ( V_1 -> V_46 + V_48 ) & 8 )\r\nbreak;\r\nF_12 ( 1 ) ;\r\n} while ( -- V_32 );\r\nif ( V_32 == 0 )\r\nF_8 ( L_8 ,\r\nV_1 -> V_1 -> V_18 ) ;\r\nF_3 ( V_1 , V_7 ) ;\r\nF_3 ( V_1 , V_49 ) ;\r\nF_1 ( V_1 , V_50 , V_51 | V_1 -> V_1 -> V_52 ) ;\r\nF_1 ( V_1 , V_37 , V_53 ) ;\r\nV_32 = 1000 ;\r\ndo {\r\nif ( F_21 ( V_1 -> V_46 + V_48 ) & 8 )\r\nbreak;\r\nF_12 ( 1 ) ;\r\n} while ( -- V_32 );\r\nif ( V_32 == 0 )\r\nF_8 ( L_8 ,\r\nV_1 -> V_1 -> V_18 ) ;\r\nF_3 ( V_1 , V_7 ) ;\r\nif ( F_3 ( V_1 , V_49 ) != 0x01 )\r\nF_8 ( V_54 L_9 ,\r\nV_1 -> V_1 -> V_18 ) ;\r\nF_1 ( V_1 , V_55 , V_56 | V_57 ) ;\r\nF_1 ( V_1 , V_58 , V_59 ) ;\r\nF_1 ( V_1 , V_60 , V_61 ) ;\r\nF_1 ( V_1 , V_62 , V_63 | V_64 ) ;\r\nV_1 -> V_44 . V_45 = 0x40 ;\r\nF_2 ( V_1 -> V_44 . V_45 , V_1 -> V_46 + V_47 ) ;\r\nF_22 ( V_1 , V_65 , 0 ) ;\r\n#ifdef F_23\r\nF_22 ( V_1 , V_65 , V_66 ) ;\r\nF_22 ( V_1 , V_67 , V_68 ) ;\r\nF_22 ( V_1 , V_69 , V_70 ) ;\r\nF_22 ( V_1 , V_71 , V_72 ) ;\r\n#endif\r\nV_1 -> V_73 = NULL ;\r\nV_1 -> V_22 . V_74 = V_75 ;\r\nV_1 -> V_22 . V_76 = 0 ;\r\nmemset ( V_1 -> V_77 , 0 , sizeof( V_1 -> V_77 ) ) ;\r\nfor ( V_43 = 0 ; V_43 < 8 ; V_43 ++ ) {\r\nV_1 -> V_78 [ V_43 ] . V_79 = V_80 ;\r\nV_1 -> V_78 [ V_43 ] . V_81 = 1 ;\r\n}\r\nF_14 ( 25 ) ;\r\n}\r\nstatic\r\nvoid F_24 ( unsigned int V_82 )\r\n{\r\nif ( V_83 [ V_82 ] != - 1 )\r\nF_8 ( L_10 ,\r\nV_84 [ ( V_82 >> 4 ) ] ,\r\nV_85 [ V_83 [ V_82 ] ] ) ;\r\nelse\r\nF_8 ( L_11 , V_82 >> 4 , V_82 & 0x0f ) ;\r\n}\r\nstatic\r\nvoid F_25 ( int V_34 , int V_82 , int V_86 )\r\n{\r\n#ifdef F_26\r\nF_8 ( L_12 ,\r\nV_34 & V_87 ? 'I' : 'i' ,\r\nV_34 & V_88 ? 'L' : 'l' ,\r\nV_34 & V_89 ? 'B' : 'b' ,\r\nV_34 & V_36 ? 'C' : 'c' ,\r\nV_34 & V_90 ? 'P' : 'p' ,\r\nV_34 & V_91 ? 'D' : 'd' ) ;\r\nF_8 ( L_13 ) ;\r\nF_24 ( V_82 ) ;\r\nF_8 ( L_14 , V_86 ) ;\r\n#else\r\nF_8 ( L_15 ,\r\nV_34 , ( V_82 & 0xf0 ) >> 4 , V_82 & 0x0f , V_86 ) ;\r\n#endif\r\n}\r\nstatic void\r\nF_27 ( T_1 * V_1 , int V_92 , int line )\r\n{\r\nunsigned long V_93 ;\r\nsigned int V_24 ;\r\nV_24 = V_1 -> V_94 [ V_92 ] - V_95 ;\r\nif ( V_24 < 0 )\r\nV_24 += V_96 ;\r\nF_8 ( L_16 , V_92 == 8 ? 'H' : '0' + V_92 ,\r\nline == 0 ? L_17 : line == 1 ? L_18 : L_19 ) ;\r\nV_93 = V_1 -> V_97 [ V_92 ] [ V_24 ] . V_98 ;\r\nfor (; V_24 != V_1 -> V_94 [ V_92 ] ; V_24 = ( V_24 + 1 ) & ( V_96 - 1 ) ) {\r\nunsigned long V_99 ;\r\nif ( ! V_1 -> V_97 [ V_92 ] [ V_24 ] . V_98 )\r\ncontinue;\r\nswitch ( line ) {\r\ncase 0 :\r\nF_8 ( L_20 , V_1 -> V_97 [ V_92 ] [ V_24 ] . V_100 ? '-' : ' ' ,\r\nV_1 -> V_97 [ V_92 ] [ V_24 ] . V_101 ) ;\r\nbreak;\r\ncase 1 :\r\nF_8 ( L_21 , V_1 -> V_97 [ V_92 ] [ V_24 ] . V_82 ) ;\r\nbreak;\r\ncase 2 :\r\nV_99 = V_1 -> V_97 [ V_92 ] [ V_24 ] . V_98 - V_93 ;\r\nV_93 = V_1 -> V_97 [ V_92 ] [ V_24 ] . V_98 ;\r\nif ( V_99 == 0 )\r\nF_8 ( L_22 ) ;\r\nelse if ( V_99 >= 100 )\r\nF_8 ( L_23 ) ;\r\nelse\r\nF_8 ( L_24 , V_99 ) ;\r\nbreak;\r\n}\r\n}\r\nF_8 ( L_5 ) ;\r\n}\r\nstatic\r\nvoid F_28 ( T_1 * V_1 , int V_92 )\r\n{\r\ndo {\r\nF_27 ( V_1 , V_92 , 0 ) ;\r\nF_27 ( V_1 , V_92 , 1 ) ;\r\nF_27 ( V_1 , V_92 , 2 ) ;\r\nif ( V_92 == 8 )\r\nbreak;\r\nV_92 = 8 ;\r\n} while ( 1 );\r\n}\r\nstatic\r\nchar F_29 ( T_1 * V_1 )\r\n{\r\nif ( V_1 -> V_73 )\r\nreturn '0' + V_1 -> V_73 -> V_78 -> V_102 ;\r\nreturn 'H' ;\r\n}\r\nstatic inline\r\nT_2 F_30 ( int V_35 )\r\n{\r\nswitch ( V_35 ) {\r\ncase V_103 : case V_104 : case V_105 :\r\nreturn V_106 ;\r\ncase V_107 : case V_108 : case V_109 :\r\nreturn V_110 ;\r\ndefault:\r\nreturn V_111 ;\r\n}\r\n}\r\nstatic\r\nT_3 F_31 ( int V_35 )\r\n{\r\nswitch ( V_35 ) {\r\ncase V_112 : case V_113 : case V_114 :\r\ncase V_115 : case V_116 : case V_117 :\r\ncase V_118 : case V_119 : case V_120 :\r\ncase V_121 : case V_122 : case V_123 :\r\ncase V_124 : case V_125 : case V_126 :\r\ncase V_103 : case V_104 : case V_127 :\r\ncase V_128 : case V_129 : case V_130 :\r\ncase V_131 : case V_132 : case V_133 :\r\ncase V_105 : case V_134 : case V_135 :\r\ncase V_136 : case V_137 : case 0xea :\r\nreturn V_138 ;\r\ndefault:\r\nreturn V_139 ;\r\n}\r\n}\r\nstatic\r\nint F_32 ( unsigned char V_140 )\r\n{\r\nint V_43 ;\r\nV_140 &= 0xf0 ;\r\nif ( V_140 == 0x10 )\r\nV_140 = 0 ;\r\nfor ( V_43 = 1 ; V_141 [ V_43 ] . V_142 ; V_43 ++ )\r\nif ( V_140 == V_141 [ V_43 ] . V_143 )\r\nreturn V_141 [ V_43 ] . V_142 ;\r\nreturn 0 ;\r\n}\r\nstatic inline\r\nint F_33 ( unsigned int V_144 )\r\n{\r\nint V_43 ;\r\nfor ( V_43 = 1 ; V_141 [ V_43 ] . V_142 ; V_43 ++ ) {\r\nif ( ( V_144 <= V_141 [ V_43 ] . V_142 ) &&\r\n( V_144 > V_141 [ V_43 - 1 ] . V_142 ) )\r\nreturn V_43 ;\r\n}\r\nreturn 7 ;\r\n}\r\nstatic\r\nunsigned char F_34 ( unsigned int V_144 , unsigned int V_145 )\r\n{\r\nreturn V_141 [ F_33 ( V_144 ) ] . V_143 |\r\n( ( V_145 < V_146 ) ? V_145 : V_146 ) ;\r\n}\r\nstatic\r\nT_4 F_35 ( T_1 * V_1 )\r\n{\r\nint V_147 = 0 ;\r\nstruct V_148 * V_73 ;\r\nV_73 = V_1 -> V_149 ;\r\nV_1 -> V_149 = NULL ;\r\nif ( ! V_73 ) {\r\nV_73 = F_36 ( & V_1 -> V_150 . V_151 , V_1 -> V_77 ) ;\r\nif ( ! V_73 )\r\nreturn V_152 ;\r\nV_147 = 1 ;\r\n}\r\nif ( V_1 -> V_22 . V_76 && V_1 -> V_73 ) {\r\nF_37 ( & V_1 -> V_150 . V_153 , V_1 -> V_73 ) ;\r\nV_1 -> V_22 . V_76 = 0 ;\r\n#if ( V_154 & ( V_155 | V_156 ) )\r\nF_38 ( V_1 -> V_73 , F_8 ( L_25 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) ) ) ;\r\n#endif\r\nV_1 -> V_73 = NULL ;\r\n}\r\nif ( ! ( F_3 ( V_1 , V_7 ) & ( V_87 | V_89 | V_36 ) ) ) {\r\nF_1 ( V_1 , V_157 , V_73 -> V_78 -> V_102 ) ;\r\nF_1 ( V_1 , V_37 , V_158 ) ;\r\n}\r\nV_1 -> V_22 . V_74 = V_159 ;\r\nV_1 -> V_73 = V_73 ;\r\nV_1 -> V_22 . V_23 = V_73 -> V_23 ;\r\nV_1 -> V_20 . V_160 = 0 ;\r\nV_1 -> V_20 . V_161 = 0 ;\r\nV_1 -> V_20 . V_162 = 0 ;\r\n#if ( V_154 & ( V_163 | V_164 ) )\r\nF_38 ( V_73 , F_8 ( L_26 ,\r\nV_1 -> V_1 -> V_18 , '0' + V_73 -> V_78 -> V_102 ,\r\nV_73 -> V_165 [ 0 ] ) ) ;\r\n#endif\r\nif ( V_147 ) {\r\n#ifdef F_39\r\nif ( V_73 -> V_78 -> V_166 ) {\r\nV_73 -> V_78 -> V_167 += 1 ;\r\nif ( V_73 -> V_78 -> V_167 == 0 )\r\nV_73 -> V_78 -> V_167 = 1 ;\r\nV_73 -> V_168 = V_73 -> V_78 -> V_167 ;\r\n} else\r\n#endif\r\nF_40 ( V_73 -> V_78 -> V_102 * 8 +\r\n( V_169 ) ( V_73 -> V_78 -> V_170 & 0x07 ) , V_1 -> V_77 ) ;\r\nV_1 -> V_171 . V_172 += 1 ;\r\nswitch ( F_30 ( V_73 -> V_165 [ 0 ] ) ) {\r\ncase V_106 :\r\nV_1 -> V_171 . V_173 += 1 ;\r\nbreak;\r\ncase V_110 :\r\nV_1 -> V_171 . V_174 += 1 ;\r\nbreak;\r\ncase V_111 :\r\nV_1 -> V_171 . V_175 += 1 ;\r\nbreak;\r\n}\r\n}\r\nreturn V_176 ;\r\n}\r\nstatic void F_41 ( T_1 * V_1 , struct V_148 * * V_177 ,\r\nunsigned int V_178 )\r\n{\r\nstruct V_148 * V_73 = * V_177 ;\r\nF_1 ( V_1 , V_62 , V_63 | V_64 ) ;\r\nV_1 -> V_171 . V_179 += 1 ;\r\nif ( V_73 ) {\r\n* V_177 = NULL ;\r\nF_42 ( V_1 ) ;\r\nV_73 -> V_178 = V_178 << 16 | V_1 -> V_22 . V_23 . V_180 << 8 | V_1 -> V_22 . V_23 . V_181 ;\r\nif ( V_178 == V_182 ) {\r\nint V_183 = 0 ;\r\nif ( V_73 -> V_184 == 0 ) {\r\nif ( V_1 -> V_22 . V_23 . V_24 &&\r\nF_30 ( V_73 -> V_165 [ 0 ] ) != V_111 )\r\nV_183 = 1 ;\r\n} else {\r\nif ( V_1 -> V_22 . V_23 . V_27 < V_73 -> V_184 ||\r\nV_1 -> V_22 . V_23 . V_27 != V_1 -> V_20 . V_26 )\r\nV_183 = 1 ;\r\n}\r\nif ( V_1 -> V_20 . V_162 )\r\nV_183 = 0 ;\r\nif ( V_183 ) {\r\nswitch ( F_43 ( V_73 -> V_178 ) ) {\r\ncase V_185 :\r\ncase V_186 :\r\ncase V_187 :\r\ncase V_188 :\r\ncase V_189 :\r\nbreak;\r\ndefault:\r\nF_44 ( V_190 , V_73 ,\r\nL_27\r\nL_28 , V_73 -> V_178 ) ;\r\nF_45 ( V_73 ) ;\r\nF_7 ( V_1 , L_29 ) ;\r\nF_28 ( V_1 , V_73 -> V_78 -> V_102 ) ;\r\nF_46 ( V_73 , V_191 ) ;\r\n}\r\n}\r\n}\r\nif ( ! V_73 -> V_192 )\r\nF_47 ( L_30 , V_1 -> V_1 -> V_18 ) ;\r\nF_48 ( V_73 -> V_78 -> V_102 * 8 +\r\n( V_169 ) ( V_73 -> V_78 -> V_170 & 0x7 ) , V_1 -> V_77 ) ;\r\nV_73 -> V_192 ( V_73 ) ;\r\n} else\r\nF_8 ( L_31 , V_1 -> V_1 -> V_18 ) ;\r\nV_1 -> V_22 . V_74 = V_75 ;\r\n}\r\nstatic\r\nvoid F_49 ( T_1 * V_1 , struct V_193 * V_23 , unsigned int V_28 )\r\n{\r\nV_23 -> V_24 += V_28 ;\r\nV_23 -> V_25 -= V_28 ;\r\nif ( V_23 -> V_25 == 0 && F_50 ( V_23 ) == 0 )\r\nV_1 -> V_20 . V_162 = 1 ;\r\n}\r\nstatic\r\nvoid F_51 ( T_1 * V_1 , char * V_24 ,\r\nunsigned int V_21 , unsigned int V_28 )\r\n{\r\nextern void V_194 ( void V_195 * , char * V_196 , int V_14 ) ;\r\nunsigned int V_197 , V_145 , V_14 = V_28 ;\r\nV_197 = ( V_21 >> 12 ) ;\r\nV_145 = V_21 & ( ( 1 << 12 ) - 1 ) ;\r\nF_2 ( ( V_197 & 0x3f ) | V_1 -> V_44 . V_45 , V_1 -> V_46 + V_47 ) ;\r\nwhile ( V_14 > 0 ) {\r\nunsigned int V_198 ;\r\nif ( V_14 + V_145 > ( 1 << 12 ) )\r\nV_198 = ( 1 << 12 ) - V_145 ;\r\nelse\r\nV_198 = V_14 ;\r\nV_194 ( V_1 -> V_4 + ( V_145 << 1 ) , V_24 , V_198 ) ;\r\nV_145 += V_198 ;\r\nV_24 += V_198 ;\r\nV_14 -= V_198 ;\r\nif ( V_145 == ( 1 << 12 ) ) {\r\nV_145 = 0 ;\r\nV_197 ++ ;\r\nF_2 ( ( V_197 & 0x3f ) | V_1 -> V_44 . V_45 , V_1 -> V_46 + V_47 ) ;\r\n}\r\n}\r\nF_2 ( V_1 -> V_44 . V_45 , V_1 -> V_46 + V_47 ) ;\r\n}\r\nstatic\r\nvoid F_52 ( T_1 * V_1 , char * V_24 ,\r\nunsigned int V_21 , unsigned int V_28 )\r\n{\r\nextern void V_199 ( void V_195 * , char * V_196 , int V_14 ) ;\r\nunsigned int V_197 , V_145 , V_14 = V_28 ;\r\nV_197 = ( V_21 >> 12 ) ;\r\nV_145 = V_21 & ( ( 1 << 12 ) - 1 ) ;\r\nF_2 ( ( V_197 & 0x3f ) | V_1 -> V_44 . V_45 , V_1 -> V_46 + V_47 ) ;\r\nwhile ( V_14 > 0 ) {\r\nunsigned int V_198 ;\r\nif ( V_14 + V_145 > ( 1 << 12 ) )\r\nV_198 = ( 1 << 12 ) - V_145 ;\r\nelse\r\nV_198 = V_14 ;\r\nV_199 ( V_1 -> V_4 + ( V_145 << 1 ) , V_24 , V_198 ) ;\r\nV_145 += V_198 ;\r\nV_24 += V_198 ;\r\nV_14 -= V_198 ;\r\nif ( V_145 == ( 1 << 12 ) ) {\r\nV_145 = 0 ;\r\nV_197 ++ ;\r\nF_2 ( ( V_197 & 0x3f ) | V_1 -> V_44 . V_45 , V_1 -> V_46 + V_47 ) ;\r\n}\r\n}\r\nF_2 ( V_1 -> V_44 . V_45 , V_1 -> V_46 + V_47 ) ;\r\n}\r\nstatic inline\r\nvoid F_53 ( T_1 * V_1 )\r\n{\r\nF_22 ( V_1 , V_19 , V_200 ) ;\r\nF_54 ( V_1 ) ;\r\n#if ( V_154 & V_201 )\r\nF_38 ( V_1 -> V_73 , F_7 ( V_1 , L_32 ) ) ;\r\n#endif\r\n}\r\nstatic\r\nvoid F_55 ( T_1 * V_1 , T_5 V_202 )\r\n{\r\nunsigned int V_203 , V_28 , V_12 ;\r\nV_1 -> V_20 . V_202 = V_202 ;\r\nF_22 ( V_1 , V_19 , V_200 ) ;\r\nif ( V_202 == V_204 ) {\r\n#if ( V_154 & V_205 )\r\nif ( V_206 & ( 1 << V_1 -> V_73 -> V_78 -> V_102 ) ) {\r\nF_8 ( V_54 L_33 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) ) ;\r\nreturn;\r\n}\r\n#endif\r\nV_12 = V_207 ;\r\n} else\r\nV_12 = V_208 ;\r\nV_28 = F_56 (unsigned int, host->scsi.SCp.this_residual, DMAC_BUFFER_SIZE / 2 ) ;\r\nif ( V_28 ) {\r\nV_1 -> V_20 . V_21 = V_203 = V_1 -> V_20 . V_209 ;\r\nV_1 -> V_20 . V_209 = ( V_1 -> V_20 . V_209 + V_28 ) &\r\n( V_210 - 1 ) ;\r\nif ( V_202 == V_204 )\r\nF_52 ( V_1 , V_1 -> V_22 . V_23 . V_24 , V_1 -> V_20 . V_21 ,\r\nV_28 ) ;\r\nV_28 -= 1 ;\r\nF_22 ( V_1 , V_17 , V_28 ) ;\r\nF_22 ( V_1 , V_16 , V_28 >> 8 ) ;\r\nF_22 ( V_1 , V_10 , V_203 ) ;\r\nF_22 ( V_1 , V_9 , V_203 >> 8 ) ;\r\nF_22 ( V_1 , V_8 , 0 ) ;\r\nF_22 ( V_1 , V_15 , V_12 ) ;\r\nF_22 ( V_1 , V_19 , V_211 ) ;\r\n#if ( V_154 & V_201 )\r\nF_38 ( V_1 -> V_73 , F_7 ( V_1 , L_34 ) ) ;\r\n#endif\r\nV_1 -> V_20 . V_160 = 1 ;\r\n}\r\n}\r\nstatic\r\nvoid F_42 ( T_1 * V_1 )\r\n{\r\nF_22 ( V_1 , V_19 , V_200 ) ;\r\nF_54 ( V_1 ) ;\r\nif ( V_1 -> V_20 . V_161 ) {\r\nV_1 -> V_20 . V_161 = 0 ;\r\nif ( V_1 -> V_20 . V_202 == V_212 )\r\nF_51 ( V_1 , V_1 -> V_20 . V_213 ,\r\nV_1 -> V_20 . V_214 , V_1 -> V_20 . V_215 ) ;\r\n}\r\nif ( V_1 -> V_20 . V_160 ) {\r\nunsigned int V_26 ;\r\nV_1 -> V_20 . V_160 = 0 ;\r\n#if ( V_154 & V_201 )\r\nF_38 ( V_1 -> V_73 , F_7 ( V_1 , L_35 ) ) ;\r\n#endif\r\nV_26 = F_5 ( V_1 ) - V_1 -> V_20 . V_21 ;\r\nV_1 -> V_20 . V_26 += V_26 ;\r\nif ( V_1 -> V_20 . V_202 == V_212 )\r\nF_51 ( V_1 , V_1 -> V_22 . V_23 . V_24 ,\r\nV_1 -> V_20 . V_21 , V_26 ) ;\r\nF_49 ( V_1 , & V_1 -> V_22 . V_23 , V_26 ) ;\r\n#if ( V_154 & V_201 )\r\nF_38 ( V_1 -> V_73 , F_7 ( V_1 , L_36 ) ) ;\r\n#endif\r\n}\r\n}\r\nstatic\r\nvoid F_57 ( T_1 * V_1 )\r\n{\r\nunsigned int V_203 , V_28 , V_26 ;\r\n#if ( V_154 & V_201 )\r\nF_38 ( V_1 -> V_73 , F_7 ( V_1 , L_37 ) ) ;\r\n#endif\r\nF_22 ( V_1 , V_19 , V_200 ) ;\r\nF_54 ( V_1 ) ;\r\nV_26 = F_5 ( V_1 ) - V_1 -> V_20 . V_21 ;\r\nV_1 -> V_20 . V_26 += V_26 ;\r\nif ( V_1 -> V_20 . V_202 == V_212 ) {\r\nV_1 -> V_20 . V_214 = V_1 -> V_20 . V_21 ;\r\nV_1 -> V_20 . V_215 = V_26 ;\r\nV_1 -> V_20 . V_213 = V_1 -> V_22 . V_23 . V_24 ;\r\nV_1 -> V_20 . V_161 = 1 ;\r\n}\r\nF_49 ( V_1 , & V_1 -> V_22 . V_23 , V_26 ) ;\r\nV_28 = F_56 (unsigned int, host->scsi.SCp.this_residual, DMAC_BUFFER_SIZE / 2 ) ;\r\nif ( V_28 ) {\r\nV_1 -> V_20 . V_21 = V_203 = V_1 -> V_20 . V_209 ;\r\nV_1 -> V_20 . V_209 = ( V_1 -> V_20 . V_209 + V_28 ) &\r\n( V_210 - 1 ) ;\r\nif ( V_1 -> V_20 . V_202 == V_204 )\r\nF_52 ( V_1 , V_1 -> V_22 . V_23 . V_24 , V_1 -> V_20 . V_21 ,\r\nV_28 ) ;\r\nV_28 -= 1 ;\r\nF_22 ( V_1 , V_17 , V_28 ) ;\r\nF_22 ( V_1 , V_16 , V_28 >> 8 ) ;\r\nF_22 ( V_1 , V_10 , V_203 ) ;\r\nF_22 ( V_1 , V_9 , V_203 >> 8 ) ;\r\nF_22 ( V_1 , V_8 , 0 ) ;\r\nF_22 ( V_1 , V_19 , V_211 ) ;\r\n#if ( V_154 & V_201 )\r\nF_38 ( V_1 -> V_73 , F_7 ( V_1 , L_38 ) ) ;\r\n#endif\r\n} else {\r\nV_1 -> V_20 . V_160 = 0 ;\r\n#if 0\r\nif (dmac_read(host, DMAC_STATUS) & STATUS_RQ0) {\r\nacornscsi_abortcmd(host, host->SCpnt->tag);\r\ndmac_write(host, DMAC_TXCNTLO, 0);\r\ndmac_write(host, DMAC_TXCNTHI, 0);\r\ndmac_write(host, DMAC_TXADRLO, 0);\r\ndmac_write(host, DMAC_TXADRMD, 0);\r\ndmac_write(host, DMAC_TXADRHI, 0);\r\ndmac_write(host, DMAC_MASKREG, MASK_OFF);\r\n}\r\n#endif\r\n}\r\n}\r\nstatic\r\nvoid F_58 ( T_1 * V_1 )\r\n{\r\nV_1 -> V_20 . V_161 = 0 ;\r\nif ( V_1 -> V_20 . V_202 == V_212 )\r\nF_51 ( V_1 , V_1 -> V_20 . V_213 ,\r\nV_1 -> V_20 . V_214 , V_1 -> V_20 . V_215 ) ;\r\n}\r\nstatic\r\nvoid F_59 ( T_1 * V_1 )\r\n{\r\nif ( V_1 -> V_20 . V_160 ) {\r\nsigned long V_26 ;\r\n#if ( V_154 & ( V_201 | V_216 ) )\r\nF_38 ( V_1 -> V_73 , F_7 ( V_1 , L_39 ) ) ;\r\n#endif\r\nV_26 = V_1 -> V_22 . V_23 . V_27 - V_1 -> V_20 . V_26 ;\r\nif ( V_26 < 0 )\r\nF_8 ( L_40 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) , V_26 ) ;\r\nelse if ( V_26 == 0 )\r\nV_1 -> V_20 . V_160 = 0 ;\r\nelse {\r\nV_26 += V_1 -> V_20 . V_21 ;\r\nF_22 ( V_1 , V_10 , V_26 ) ;\r\nF_22 ( V_1 , V_9 , V_26 >> 8 ) ;\r\nF_22 ( V_1 , V_8 , V_26 >> 16 ) ;\r\n#if ( V_154 & ( V_201 | V_216 ) )\r\nF_38 ( V_1 -> V_73 , F_7 ( V_1 , L_41 ) ) ;\r\n#endif\r\n}\r\n}\r\n}\r\nstatic int\r\nF_60 ( T_1 * V_1 , char * V_217 , int * V_24 , int V_14 , unsigned int V_218 )\r\n{\r\nunsigned int V_34 , V_32 = V_218 ;\r\nint V_219 = * V_24 ;\r\nwhile ( V_219 < V_14 ) {\r\nV_34 = F_3 ( V_1 , V_7 ) ;\r\nif ( V_34 & V_91 ) {\r\nV_32 = V_218 ;\r\nF_1 ( V_1 , V_220 , V_217 [ V_219 ++ ] ) ;\r\n} else if ( V_34 & V_87 )\r\nbreak;\r\nelse if ( -- V_32 == 0 )\r\nbreak;\r\nF_12 ( 1 ) ;\r\n}\r\n* V_24 = V_219 ;\r\nreturn ( V_32 == 0 ) ? - 1 : 0 ;\r\n}\r\nstatic void\r\nF_61 ( T_1 * V_1 )\r\n{\r\nstruct V_148 * V_73 = V_1 -> V_73 ;\r\nF_1 ( V_1 , V_29 , 0 ) ;\r\nF_62 ( V_1 , 0 ) ;\r\nF_62 ( V_1 , V_73 -> V_221 - V_1 -> V_22 . V_23 . V_222 ) ;\r\nF_13 ( V_1 , V_223 ) ;\r\nif ( F_60 ( V_1 , V_73 -> V_165 ,\r\n( int * ) & V_1 -> V_22 . V_23 . V_222 , V_73 -> V_221 , 1000000 ) )\r\nF_8 ( L_42 , V_1 -> V_1 -> V_18 ) ;\r\nV_1 -> V_22 . V_74 = V_224 ;\r\n}\r\nstatic\r\nvoid F_63 ( T_1 * V_1 )\r\n{\r\nunsigned int V_225 = F_64 ( & V_1 -> V_22 . V_226 ) ;\r\nunsigned int V_227 ;\r\nstruct V_228 * V_33 ;\r\n#if ( V_154 & V_229 )\r\nF_8 ( L_43 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) ) ;\r\n#endif\r\nswitch ( V_225 ) {\r\ncase 0 :\r\nF_13 ( V_1 , V_223 | V_230 ) ;\r\nF_11 ( V_1 , V_91 , V_91 , 1000 , L_44 ) ;\r\nF_1 ( V_1 , V_220 , V_231 ) ;\r\nV_1 -> V_22 . V_232 = V_231 ;\r\n#if ( V_154 & V_229 )\r\nF_8 ( L_45 ) ;\r\n#endif\r\nbreak;\r\ncase 1 :\r\nF_13 ( V_1 , V_223 | V_230 ) ;\r\nV_33 = F_65 ( & V_1 -> V_22 . V_226 , 0 ) ;\r\nF_11 ( V_1 , V_91 , V_91 , 1000 , L_46 ) ;\r\nF_1 ( V_1 , V_220 , V_33 -> V_33 [ 0 ] ) ;\r\nV_1 -> V_22 . V_232 = V_33 -> V_33 [ 0 ] ;\r\n#if ( V_154 & V_229 )\r\nF_66 ( V_33 -> V_33 ) ;\r\n#endif\r\nbreak;\r\ndefault:\r\nF_1 ( V_1 , V_29 , 0 ) ;\r\nF_62 ( V_1 , 0 ) ;\r\nF_62 ( V_1 , V_225 ) ;\r\nF_13 ( V_1 , V_223 ) ;\r\nV_227 = 0 ;\r\nwhile ( ( V_33 = F_65 ( & V_1 -> V_22 . V_226 , V_227 ++ ) ) != NULL ) {\r\nunsigned int V_43 ;\r\n#if ( V_154 & V_229 )\r\nF_66 ( V_33 ) ;\r\n#endif\r\nV_43 = 0 ;\r\nif ( F_60 ( V_1 , V_33 -> V_33 , & V_43 , V_33 -> V_28 , 1000000 ) )\r\nF_8 ( L_47 , V_1 -> V_1 -> V_18 ) ;\r\nV_1 -> V_22 . V_232 = V_33 -> V_33 [ 0 ] ;\r\nif ( V_33 -> V_33 [ 0 ] == V_233 )\r\nV_1 -> V_22 . V_232 |= V_33 -> V_33 [ 2 ] << 8 ;\r\nif ( V_43 != V_33 -> V_28 )\r\nbreak;\r\n}\r\nbreak;\r\n}\r\n#if ( V_154 & V_229 )\r\nF_8 ( L_5 ) ;\r\n#endif\r\n}\r\nstatic\r\nvoid F_67 ( T_1 * V_1 )\r\n{\r\nF_13 ( V_1 , V_223 | V_230 ) ;\r\nF_11 ( V_1 , V_91 , V_91 , 1000 , L_48 ) ;\r\nV_1 -> V_22 . V_23 . V_181 = F_3 ( V_1 , V_220 ) ;\r\n}\r\nstatic\r\nunsigned char F_68 ( T_1 * V_1 )\r\n{\r\nunsigned char V_228 ;\r\nF_13 ( V_1 , V_223 | V_230 ) ;\r\nF_11 ( V_1 , V_91 , V_91 , 1000 , L_49 ) ;\r\nV_228 = F_3 ( V_1 , V_220 ) ;\r\nF_11 ( V_1 , V_87 , V_87 , 1000 , L_50 ) ;\r\nF_3 ( V_1 , V_49 ) ;\r\nreturn V_228 ;\r\n}\r\nstatic\r\nvoid F_69 ( T_1 * V_1 )\r\n{\r\nunsigned char V_228 [ 16 ] ;\r\nunsigned int V_234 = 0 , V_235 = 1 ;\r\ndo {\r\nV_228 [ V_234 ] = F_68 ( V_1 ) ;\r\nswitch ( V_234 ) {\r\ncase 0 :\r\nif ( V_228 [ 0 ] == V_233 ||\r\n( V_228 [ 0 ] >= 0x20 && V_228 [ 0 ] <= 0x2f ) )\r\nV_235 = 2 ;\r\nbreak;\r\ncase 1 :\r\nif ( V_228 [ 0 ] == V_233 )\r\nV_235 += V_228 [ V_234 ] ;\r\nbreak;\r\n}\r\nV_234 += 1 ;\r\nif ( V_234 < V_235 ) {\r\nF_13 ( V_1 , V_236 ) ;\r\nF_11 ( V_1 , V_87 , V_87 , 1000 , L_51 ) ;\r\nF_3 ( V_1 , V_49 ) ;\r\n}\r\n} while ( V_234 < V_235 );\r\n#if ( V_154 & V_229 )\r\nF_8 ( L_52 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) ) ;\r\nF_66 ( V_228 ) ;\r\nF_8 ( L_5 ) ;\r\n#endif\r\nif ( V_1 -> V_22 . V_74 == V_237 ) {\r\nif ( V_228 [ 0 ] == V_238 )\r\nV_1 -> V_22 . V_239 . V_168 = V_228 [ 1 ] ;\r\nif ( F_70 ( V_1 ) )\r\nV_1 -> V_22 . V_74 = V_240 ;\r\n}\r\nswitch ( V_228 [ 0 ] ) {\r\ncase ABORT :\r\ncase V_241 :\r\ncase V_242 :\r\nif ( V_1 -> V_22 . V_74 != V_243 ) {\r\nF_8 ( V_190 L_53 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) ) ;\r\nF_28 ( V_1 , V_1 -> V_73 -> V_78 -> V_102 ) ;\r\n}\r\nV_1 -> V_22 . V_74 = V_244 ;\r\nV_1 -> V_22 . V_23 . V_180 = V_228 [ 0 ] ;\r\nbreak;\r\ncase V_245 :\r\nF_42 ( V_1 ) ;\r\nV_1 -> V_73 -> V_23 = V_1 -> V_22 . V_23 ;\r\nV_1 -> V_73 -> V_23 . V_222 = 0 ;\r\nV_1 -> V_22 . V_74 = V_240 ;\r\nbreak;\r\ncase V_246 :\r\nF_42 ( V_1 ) ;\r\nV_1 -> V_22 . V_23 = V_1 -> V_73 -> V_23 ;\r\nV_1 -> V_22 . V_74 = V_240 ;\r\nbreak;\r\ncase V_247 :\r\nF_42 ( V_1 ) ;\r\nV_1 -> V_22 . V_74 = V_248 ;\r\nbreak;\r\ncase V_249 :\r\n#if 0\r\nif (host->device[host->SCpnt->device->id].sync_state == SYNC_SENT_REQUEST)\r\nhost->device[host->SCpnt->device->id].sync_state = SYNC_NEGOCIATE;\r\n#endif\r\nif ( F_64 ( & V_1 -> V_22 . V_226 ) )\r\nF_13 ( V_1 , V_250 ) ;\r\nswitch ( V_1 -> V_22 . V_232 ) {\r\n#ifdef F_39\r\ncase V_251 :\r\ncase V_252 :\r\ncase V_238 :\r\nF_8 ( V_253 L_54 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) ) ;\r\nV_1 -> V_73 -> V_78 -> V_166 = 0 ;\r\nF_40 ( V_1 -> V_73 -> V_78 -> V_102 * 8 +\r\n( V_169 ) ( V_1 -> V_73 -> V_78 -> V_170 & 0x7 ) , V_1 -> V_77 ) ;\r\nbreak;\r\n#endif\r\ncase V_233 | ( V_254 << 8 ) :\r\nF_8 ( V_253 L_55 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) ) ;\r\nV_1 -> V_78 [ V_1 -> V_73 -> V_78 -> V_102 ] . V_255 = V_61 ;\r\nV_1 -> V_78 [ V_1 -> V_73 -> V_78 -> V_102 ] . V_79 = V_256 ;\r\nF_1 ( V_1 , V_60 , V_1 -> V_78 [ V_1 -> V_73 -> V_78 -> V_102 ] . V_255 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nbreak;\r\ncase V_188 :\r\nbreak;\r\ncase V_238 :\r\nF_8 ( L_56 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) ,\r\nV_228 [ 1 ] ) ;\r\nbreak;\r\ncase V_233 :\r\nswitch ( V_228 [ 2 ] ) {\r\n#ifdef F_71\r\ncase V_254 :\r\nif ( V_1 -> V_78 [ V_1 -> V_73 -> V_78 -> V_102 ] . V_79 == V_257 ) {\r\nV_1 -> V_78 [ V_1 -> V_73 -> V_78 -> V_102 ] . V_79 = V_258 ;\r\nF_8 ( V_253 L_57 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) ,\r\nV_228 [ 4 ] , V_228 [ 3 ] * 4 ) ;\r\nV_1 -> V_78 [ V_1 -> V_73 -> V_78 -> V_102 ] . V_255 =\r\nF_34 ( V_228 [ 3 ] * 4 , V_228 [ 4 ] ) ;\r\n} else {\r\nunsigned char V_144 , V_28 ;\r\nF_13 ( V_1 , V_250 ) ;\r\nV_144 = F_72 (unsigned int, message[3], sdtr_period / 4 ) ;\r\nV_28 = F_56 (unsigned int, message[4], sdtr_size) ;\r\nF_73 ( & V_1 -> V_22 . V_226 , 5 , V_233 , 3 ,\r\nV_254 , V_144 , V_28 ) ;\r\nV_1 -> V_78 [ V_1 -> V_73 -> V_78 -> V_102 ] . V_255 =\r\nF_34 ( V_144 * 4 , V_28 ) ;\r\n}\r\nF_1 ( V_1 , V_60 , V_1 -> V_78 [ V_1 -> V_73 -> V_78 -> V_102 ] . V_255 ) ;\r\nbreak;\r\n#else\r\n#endif\r\ncase V_259 :\r\ndefault:\r\nF_13 ( V_1 , V_250 ) ;\r\nF_74 ( & V_1 -> V_22 . V_226 ) ;\r\nF_73 ( & V_1 -> V_22 . V_226 , 1 , V_249 ) ;\r\nbreak;\r\n}\r\nbreak;\r\ndefault:\r\nF_8 ( V_190 L_58 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) ,\r\nV_228 [ 0 ] ) ;\r\nF_13 ( V_1 , V_250 ) ;\r\nF_74 ( & V_1 -> V_22 . V_226 ) ;\r\nF_73 ( & V_1 -> V_22 . V_226 , 1 , V_249 ) ;\r\nV_1 -> V_22 . V_74 = V_240 ;\r\nbreak;\r\n}\r\nF_13 ( V_1 , V_236 ) ;\r\n}\r\nstatic\r\nvoid F_75 ( T_1 * V_1 )\r\n{\r\n#if 0\r\nif (cmd_reset) {\r\nmsgqueue_addmsg(&host->scsi.msgs, 1, BUS_DEVICE_RESET);\r\nreturn;\r\n}\r\n#endif\r\nF_73 ( & V_1 -> V_22 . V_226 , 1 ,\r\nF_76 ( V_1 -> V_78 [ V_1 -> V_73 -> V_78 -> V_102 ] . V_81 ,\r\nV_1 -> V_73 -> V_78 -> V_170 ) ) ;\r\n#if 0\r\nif (cmd_aborted) {\r\nacornscsi_abortcmd(host->SCpnt->tag);\r\nreturn;\r\n}\r\n#endif\r\n#ifdef F_39\r\nif ( V_1 -> V_73 -> V_168 ) {\r\nunsigned int V_260 ;\r\nif ( V_1 -> V_73 -> V_165 [ 0 ] == V_261 ||\r\nV_1 -> V_73 -> V_165 [ 0 ] == V_262 ||\r\nV_1 -> V_73 -> V_165 [ 0 ] == V_263 )\r\nV_260 = V_251 ;\r\nelse\r\nV_260 = V_238 ;\r\nF_73 ( & V_1 -> V_22 . V_226 , 2 , V_260 , V_1 -> V_73 -> V_168 ) ;\r\n}\r\n#endif\r\n#ifdef F_71\r\nif ( V_1 -> V_78 [ V_1 -> V_73 -> V_78 -> V_102 ] . V_79 == V_80 ) {\r\nV_1 -> V_78 [ V_1 -> V_73 -> V_78 -> V_102 ] . V_79 = V_257 ;\r\nF_73 ( & V_1 -> V_22 . V_226 , 5 ,\r\nV_233 , 3 , V_254 ,\r\nV_264 / 4 , V_265 ) ;\r\n}\r\n#endif\r\n}\r\nstatic\r\nint F_77 ( T_1 * V_1 )\r\n{\r\nint V_266 ;\r\nif ( ! V_1 -> V_22 . V_23 . V_24 ) {\r\nF_8 ( V_190 L_59 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) ) ;\r\nreturn 0 ;\r\n}\r\nV_266 = F_78 ( V_1 -> V_73 ) - V_1 -> V_22 . V_23 . V_27 ;\r\nF_1 ( V_1 , V_60 , V_1 -> V_78 [ V_1 -> V_73 -> V_78 -> V_102 ] . V_255 ) ;\r\nF_62 ( V_1 , V_266 >> 16 ) ;\r\nF_62 ( V_1 , V_266 >> 8 ) ;\r\nF_62 ( V_1 , V_266 ) ;\r\nF_13 ( V_1 , V_223 ) ;\r\nreturn 1 ;\r\n}\r\nstatic\r\nint F_79 ( T_1 * V_1 )\r\n{\r\nunsigned int V_92 , V_170 , V_267 = 0 ;\r\nV_92 = F_3 ( V_1 , V_62 ) ;\r\nif ( ! ( V_92 & 8 ) )\r\nF_8 ( V_190 L_60\r\nL_61 ,\r\nV_1 -> V_1 -> V_18 ) ;\r\nV_92 &= 7 ;\r\nif ( V_1 -> V_73 && ! V_1 -> V_22 . V_76 ) {\r\nF_8 ( V_190 L_62\r\nL_63 ,\r\nV_1 -> V_1 -> V_18 , V_92 , V_1 -> V_73 -> V_78 -> V_102 ) ;\r\nV_1 -> V_73 = NULL ;\r\n}\r\nV_170 = F_3 ( V_1 , V_220 ) & 7 ;\r\nV_1 -> V_22 . V_239 . V_92 = V_92 ;\r\nV_1 -> V_22 . V_239 . V_170 = V_170 ;\r\nV_1 -> V_22 . V_239 . V_168 = 0 ;\r\nif ( V_1 -> V_22 . V_76 && V_1 -> V_73 &&\r\nV_1 -> V_73 -> V_78 -> V_102 == V_92 && V_1 -> V_73 -> V_78 -> V_170 == V_170 )\r\nV_267 = 1 ;\r\nif ( ! V_267 && F_80 ( & V_1 -> V_150 . V_153 , V_92 , V_170 ) )\r\nV_267 = 1 ;\r\nF_81 ( V_92 , 0x81 , V_1 -> V_22 . V_74 , 0 ) ;\r\nif ( V_267 ) {\r\nV_1 -> V_22 . V_74 = V_237 ;\r\n} else {\r\nF_8 ( V_190 L_64\r\nL_65 ,\r\nV_1 -> V_1 -> V_18 , '0' + V_92 ) ;\r\nF_28 ( V_1 , V_92 ) ;\r\nF_82 ( V_1 , 0 ) ;\r\nif ( V_1 -> V_73 ) {\r\nF_37 ( & V_1 -> V_150 . V_153 , V_1 -> V_73 ) ;\r\nV_1 -> V_73 = NULL ;\r\n}\r\n}\r\nF_13 ( V_1 , V_236 ) ;\r\nreturn ! V_267 ;\r\n}\r\nstatic\r\nint F_70 ( T_1 * V_1 )\r\n{\r\nif ( V_1 -> V_22 . V_76 && V_1 -> V_73 ) {\r\nV_1 -> V_22 . V_76 = 0 ;\r\nif ( V_1 -> V_73 -> V_78 -> V_102 == V_1 -> V_22 . V_239 . V_92 &&\r\nV_1 -> V_73 -> V_78 -> V_170 == V_1 -> V_22 . V_239 . V_170 &&\r\nV_1 -> V_73 -> V_168 == V_1 -> V_22 . V_239 . V_168 ) {\r\n#if ( V_154 & ( V_155 | V_156 ) )\r\nF_38 ( V_1 -> V_73 , F_8 ( L_66 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) ) ) ;\r\n#endif\r\n} else {\r\nF_37 ( & V_1 -> V_150 . V_153 , V_1 -> V_73 ) ;\r\n#if ( V_154 & ( V_155 | V_156 ) )\r\nF_38 ( V_1 -> V_73 , F_8 ( L_67\r\nL_68 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) ) ) ;\r\n#endif\r\nV_1 -> V_73 = NULL ;\r\n}\r\n}\r\nif ( ! V_1 -> V_73 ) {\r\nV_1 -> V_73 = F_83 ( & V_1 -> V_150 . V_153 ,\r\nV_1 -> V_22 . V_239 . V_92 ,\r\nV_1 -> V_22 . V_239 . V_170 ,\r\nV_1 -> V_22 . V_239 . V_168 ) ;\r\n#if ( V_154 & ( V_155 | V_156 ) )\r\nF_38 ( V_1 -> V_73 , F_8 ( L_69 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) ) ) ;\r\n#endif\r\n}\r\nif ( ! V_1 -> V_73 )\r\nF_82 ( V_1 , V_1 -> V_22 . V_239 . V_168 ) ;\r\nelse {\r\nV_1 -> V_22 . V_23 = V_1 -> V_73 -> V_23 ;\r\n#if ( V_154 & ( V_155 | V_156 ) )\r\nF_8 ( L_70 ,\r\nV_1 -> V_22 . V_23 . V_24 , V_1 -> V_22 . V_23 . V_25 ) ;\r\n#endif\r\n}\r\n#if ( V_154 & ( V_155 | V_156 ) )\r\nF_8 ( L_5 ) ;\r\n#endif\r\nV_1 -> V_20 . V_26 = V_1 -> V_22 . V_23 . V_27 ;\r\nreturn V_1 -> V_73 != NULL ;\r\n}\r\nstatic\r\nvoid F_84 ( T_1 * V_1 )\r\n{\r\nF_8 ( V_190 L_71 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) ) ;\r\n#if ( V_154 & V_163 )\r\nF_28 ( V_1 , 8 ) ;\r\n#endif\r\nF_41 ( V_1 , & V_1 -> V_73 , V_191 ) ;\r\n}\r\nstatic\r\nvoid F_82 ( T_1 * V_1 , unsigned char V_168 )\r\n{\r\nV_1 -> V_22 . V_74 = V_268 ;\r\nF_1 ( V_1 , V_37 , V_250 ) ;\r\nF_74 ( & V_1 -> V_22 . V_226 ) ;\r\n#ifdef F_39\r\nif ( V_168 )\r\nF_73 ( & V_1 -> V_22 . V_226 , 2 , V_241 , V_168 ) ;\r\nelse\r\n#endif\r\nF_73 ( & V_1 -> V_22 . V_226 , 1 , ABORT ) ;\r\n}\r\nstatic\r\nT_4 F_85 ( T_1 * V_1 , int V_269 )\r\n{\r\nunsigned int V_34 , V_82 ;\r\nV_34 = F_3 ( V_1 , V_7 ) ;\r\nif ( ! ( V_34 & V_87 ) )\r\nreturn V_152 ;\r\nV_82 = F_3 ( V_1 , V_49 ) ;\r\n#if ( V_154 & V_270 )\r\nF_25 ( V_34 , V_82 , V_1 -> V_22 . V_74 ) ;\r\n#endif\r\nF_81 ( 8 , V_82 , V_1 -> V_22 . V_74 , V_269 ) ;\r\nif ( V_1 -> V_73 && ! V_1 -> V_22 . V_76 )\r\nF_81 ( V_1 -> V_73 -> V_78 -> V_102 , V_82 , V_1 -> V_22 . V_74 , V_269 ) ;\r\nswitch ( V_82 ) {\r\ncase 0x00 :\r\nF_8 ( V_190 L_72 ,\r\nV_1 -> V_1 -> V_18 ) ;\r\nF_1 ( V_1 , V_50 , V_51 | V_1 -> V_1 -> V_52 ) ;\r\nF_1 ( V_1 , V_37 , V_53 ) ;\r\nreturn V_152 ;\r\ncase 0x01 :\r\nF_1 ( V_1 , V_55 , V_56 | V_57 ) ;\r\nF_1 ( V_1 , V_58 , V_59 ) ;\r\nF_1 ( V_1 , V_60 , V_61 ) ;\r\nF_1 ( V_1 , V_62 , V_63 | V_64 ) ;\r\nF_74 ( & V_1 -> V_22 . V_226 ) ;\r\nreturn V_152 ;\r\ncase 0x41 :\r\nF_84 ( V_1 ) ;\r\nreturn V_271 ;\r\n}\r\nswitch ( V_1 -> V_22 . V_74 ) {\r\ncase V_159 :\r\nswitch ( V_82 ) {\r\ncase 0x11 :\r\nV_1 -> V_22 . V_74 = V_272 ;\r\nF_74 ( & V_1 -> V_22 . V_226 ) ;\r\nV_1 -> V_20 . V_26 = V_1 -> V_22 . V_23 . V_27 ;\r\nV_34 = F_3 ( V_1 , V_7 ) ;\r\nif ( ! ( V_34 & V_87 ) )\r\nbreak;\r\nV_82 = F_3 ( V_1 , V_49 ) ;\r\nF_81 ( 8 , V_82 , V_1 -> V_22 . V_74 , 1 ) ;\r\nF_81 ( V_1 -> V_73 -> V_78 -> V_102 , V_82 , V_1 -> V_22 . V_74 , 1 ) ;\r\ngoto V_273;\r\ncase 0x42 :\r\nF_41 ( V_1 , & V_1 -> V_73 , V_274 ) ;\r\nreturn V_271 ;\r\ncase 0x81 :\r\nV_1 -> V_149 = V_1 -> V_73 ;\r\nV_1 -> V_73 = NULL ;\r\nF_74 ( & V_1 -> V_22 . V_226 ) ;\r\nF_79 ( V_1 ) ;\r\nbreak;\r\ndefault:\r\nF_8 ( V_190 L_73 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) , V_82 ) ;\r\nF_28 ( V_1 , V_1 -> V_73 ? V_1 -> V_73 -> V_78 -> V_102 : 8 ) ;\r\nF_82 ( V_1 , V_1 -> V_73 -> V_168 ) ;\r\n}\r\nreturn V_176 ;\r\nV_273:\r\ncase V_272 :\r\nswitch ( V_82 ) {\r\n#ifdef F_86\r\ncase 0x8a :\r\nF_61 ( V_1 ) ;\r\nbreak;\r\ncase 0x8b :\r\nF_67 ( V_1 ) ;\r\nV_1 -> V_22 . V_74 = V_243 ;\r\nbreak;\r\n#endif\r\ncase 0x8e :\r\nV_1 -> V_22 . V_74 = V_275 ;\r\nF_75 ( V_1 ) ;\r\nF_63 ( V_1 ) ;\r\nbreak;\r\ncase 0x85 :\r\nF_41 ( V_1 , & V_1 -> V_73 , V_191 ) ;\r\nbreak;\r\ndefault:\r\nF_8 ( V_190 L_74 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) , V_82 ) ;\r\nF_28 ( V_1 , V_1 -> V_73 ? V_1 -> V_73 -> V_78 -> V_102 : 8 ) ;\r\nF_82 ( V_1 , V_1 -> V_73 -> V_168 ) ;\r\n}\r\nreturn V_176 ;\r\ncase V_275 :\r\nswitch ( V_82 ) {\r\ncase 0x8a :\r\ncase 0x1a :\r\nF_61 ( V_1 ) ;\r\nbreak;\r\ncase 0x8b :\r\ncase 0x1b :\r\nF_67 ( V_1 ) ;\r\nV_1 -> V_22 . V_74 = V_243 ;\r\nbreak;\r\ncase 0x8e :\r\nF_63 ( V_1 ) ;\r\nbreak;\r\ncase 0x4f :\r\ncase 0x1f :\r\nF_69 ( V_1 ) ;\r\nbreak;\r\ndefault:\r\nF_8 ( V_190 L_75 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) , V_82 ) ;\r\nF_28 ( V_1 , V_1 -> V_73 ? V_1 -> V_73 -> V_78 -> V_102 : 8 ) ;\r\n}\r\nreturn V_176 ;\r\ncase V_224 :\r\nswitch ( V_82 ) {\r\ncase 0x18 :\r\nif ( V_1 -> V_22 . V_23 . V_222 != V_1 -> V_73 -> V_221 )\r\nF_82 ( V_1 , V_1 -> V_73 -> V_168 ) ;\r\nF_55 ( V_1 , V_204 ) ;\r\nif ( ! F_77 ( V_1 ) )\r\nF_82 ( V_1 , V_1 -> V_73 -> V_168 ) ;\r\nV_1 -> V_22 . V_74 = V_276 ;\r\nreturn V_152 ;\r\ncase 0x19 :\r\nif ( V_1 -> V_22 . V_23 . V_222 != V_1 -> V_73 -> V_221 )\r\nF_82 ( V_1 , V_1 -> V_73 -> V_168 ) ;\r\nF_55 ( V_1 , V_212 ) ;\r\nif ( ! F_77 ( V_1 ) )\r\nF_82 ( V_1 , V_1 -> V_73 -> V_168 ) ;\r\nV_1 -> V_22 . V_74 = V_277 ;\r\nreturn V_152 ;\r\ncase 0x1b :\r\nF_67 ( V_1 ) ;\r\nV_1 -> V_22 . V_74 = V_243 ;\r\nbreak;\r\ncase 0x1e :\r\nF_63 ( V_1 ) ;\r\nbreak;\r\ncase 0x1f :\r\nF_69 ( V_1 ) ;\r\nbreak;\r\ndefault:\r\nF_8 ( V_190 L_76 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) , V_82 ) ;\r\nF_28 ( V_1 , V_1 -> V_73 ? V_1 -> V_73 -> V_78 -> V_102 : 8 ) ;\r\n}\r\nreturn V_176 ;\r\ncase V_248 :\r\nif ( V_82 == 0x85 ) {\r\nV_1 -> V_22 . V_76 = 1 ;\r\nV_1 -> V_22 . V_239 . V_168 = 0 ;\r\nV_1 -> V_22 . V_74 = V_75 ;\r\nV_1 -> V_171 . V_278 += 1 ;\r\n} else {\r\nF_8 ( V_190 L_77 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) , V_82 ) ;\r\nF_28 ( V_1 , V_1 -> V_73 ? V_1 -> V_73 -> V_78 -> V_102 : 8 ) ;\r\n}\r\nreturn V_271 ;\r\ncase V_75 :\r\nif ( V_82 == 0x81 )\r\nF_79 ( V_1 ) ;\r\nelse {\r\nF_8 ( V_190 L_78 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) , V_82 ) ;\r\nF_28 ( V_1 , V_1 -> V_73 ? V_1 -> V_73 -> V_78 -> V_102 : 8 ) ;\r\n}\r\nreturn V_176 ;\r\ncase V_237 :\r\nif ( V_82 != 0x8f && ! F_70 ( V_1 ) )\r\nreturn V_152 ;\r\nF_81 ( V_1 -> V_73 -> V_78 -> V_102 , V_82 , V_1 -> V_22 . V_74 , V_269 ) ;\r\nswitch ( V_82 ) {\r\ncase 0x88 :\r\nF_55 ( V_1 , V_204 ) ;\r\nif ( ! F_77 ( V_1 ) )\r\nF_82 ( V_1 , V_1 -> V_73 -> V_168 ) ;\r\nV_1 -> V_22 . V_74 = V_276 ;\r\nreturn V_152 ;\r\ncase 0x89 :\r\nF_55 ( V_1 , V_212 ) ;\r\nif ( ! F_77 ( V_1 ) )\r\nF_82 ( V_1 , V_1 -> V_73 -> V_168 ) ;\r\nV_1 -> V_22 . V_74 = V_277 ;\r\nreturn V_152 ;\r\ncase 0x8a :\r\nF_61 ( V_1 ) ;\r\nbreak;\r\ncase 0x8b :\r\nF_67 ( V_1 ) ;\r\nV_1 -> V_22 . V_74 = V_243 ;\r\nbreak;\r\ncase 0x8e :\r\nF_63 ( V_1 ) ;\r\nbreak;\r\ncase 0x8f :\r\nF_69 ( V_1 ) ;\r\nbreak;\r\ndefault:\r\nF_8 ( V_190 L_79 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) , V_82 ) ;\r\nF_28 ( V_1 , V_1 -> V_73 ? V_1 -> V_73 -> V_78 -> V_102 : 8 ) ;\r\n}\r\nreturn V_176 ;\r\ncase V_277 :\r\nswitch ( V_82 ) {\r\ncase 0x19 :\r\ncase 0x89 :\r\nF_82 ( V_1 , V_1 -> V_73 -> V_168 ) ;\r\nreturn V_152 ;\r\ncase 0x1b :\r\ncase 0x4b :\r\ncase 0x8b :\r\nV_1 -> V_22 . V_23 . V_27 = F_78 ( V_1 -> V_73 ) -\r\nF_9 ( V_1 ) ;\r\nF_53 ( V_1 ) ;\r\nF_67 ( V_1 ) ;\r\nV_1 -> V_22 . V_74 = V_243 ;\r\nbreak;\r\ncase 0x1e :\r\ncase 0x4e :\r\ncase 0x8e :\r\nV_1 -> V_22 . V_23 . V_27 = F_78 ( V_1 -> V_73 ) -\r\nF_9 ( V_1 ) ;\r\nF_53 ( V_1 ) ;\r\nF_63 ( V_1 ) ;\r\nbreak;\r\ncase 0x1f :\r\ncase 0x4f :\r\ncase 0x8f :\r\nV_1 -> V_22 . V_23 . V_27 = F_78 ( V_1 -> V_73 ) -\r\nF_9 ( V_1 ) ;\r\nF_53 ( V_1 ) ;\r\nF_69 ( V_1 ) ;\r\nbreak;\r\ndefault:\r\nF_8 ( V_190 L_80 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) , V_82 ) ;\r\nF_28 ( V_1 , V_1 -> V_73 ? V_1 -> V_73 -> V_78 -> V_102 : 8 ) ;\r\n}\r\nreturn V_176 ;\r\ncase V_276 :\r\nswitch ( V_82 ) {\r\ncase 0x18 :\r\ncase 0x88 :\r\nF_82 ( V_1 , V_1 -> V_73 -> V_168 ) ;\r\nreturn V_152 ;\r\ncase 0x1b :\r\ncase 0x4b :\r\ncase 0x8b :\r\nV_1 -> V_22 . V_23 . V_27 = F_78 ( V_1 -> V_73 ) -\r\nF_9 ( V_1 ) ;\r\nF_53 ( V_1 ) ;\r\nF_59 ( V_1 ) ;\r\nF_67 ( V_1 ) ;\r\nV_1 -> V_22 . V_74 = V_243 ;\r\nbreak;\r\ncase 0x1e :\r\ncase 0x4e :\r\ncase 0x8e :\r\nV_1 -> V_22 . V_23 . V_27 = F_78 ( V_1 -> V_73 ) -\r\nF_9 ( V_1 ) ;\r\nF_53 ( V_1 ) ;\r\nF_59 ( V_1 ) ;\r\nF_63 ( V_1 ) ;\r\nbreak;\r\ncase 0x1f :\r\ncase 0x4f :\r\ncase 0x8f :\r\nV_1 -> V_22 . V_23 . V_27 = F_78 ( V_1 -> V_73 ) -\r\nF_9 ( V_1 ) ;\r\nF_53 ( V_1 ) ;\r\nF_59 ( V_1 ) ;\r\nF_69 ( V_1 ) ;\r\nbreak;\r\ndefault:\r\nF_8 ( V_190 L_81 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) , V_82 ) ;\r\nF_28 ( V_1 , V_1 -> V_73 ? V_1 -> V_73 -> V_78 -> V_102 : 8 ) ;\r\n}\r\nreturn V_176 ;\r\ncase V_243 :\r\nswitch ( V_82 ) {\r\ncase 0x1f :\r\ncase 0x8f :\r\nF_69 ( V_1 ) ;\r\nbreak;\r\ncase 0x1e :\r\ncase 0x8e :\r\nF_63 ( V_1 ) ;\r\nbreak;\r\ndefault:\r\nF_8 ( V_190 L_82 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) , V_82 ) ;\r\nF_28 ( V_1 , V_1 -> V_73 ? V_1 -> V_73 -> V_78 -> V_102 : 8 ) ;\r\n}\r\nreturn V_176 ;\r\ncase V_240 :\r\nswitch ( V_82 ) {\r\ncase 0x1e :\r\ncase 0x4e :\r\ncase 0x8e :\r\nF_63 ( V_1 ) ;\r\nbreak;\r\ncase 0x1f :\r\ncase 0x2f :\r\ncase 0x4f :\r\ncase 0x8f :\r\nF_69 ( V_1 ) ;\r\nbreak;\r\ncase 0x85 :\r\nF_8 ( L_83 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) ) ;\r\nF_28 ( V_1 , V_1 -> V_73 ? V_1 -> V_73 -> V_78 -> V_102 : 8 ) ;\r\nF_41 ( V_1 , & V_1 -> V_73 , V_191 ) ;\r\nbreak;\r\ndefault:\r\nF_8 ( V_190 L_84 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) , V_82 ) ;\r\nF_28 ( V_1 , V_1 -> V_73 ? V_1 -> V_73 -> V_78 -> V_102 : 8 ) ;\r\n}\r\nreturn V_176 ;\r\ncase V_244 :\r\nswitch ( V_82 ) {\r\ncase 0x85 :\r\nF_41 ( V_1 , & V_1 -> V_73 , V_182 ) ;\r\nreturn V_271 ;\r\ncase 0x1e :\r\ncase 0x8e :\r\nF_63 ( V_1 ) ;\r\nbreak;\r\ndefault:\r\nF_8 ( V_190 L_85 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) , V_82 ) ;\r\nF_28 ( V_1 , V_1 -> V_73 ? V_1 -> V_73 -> V_78 -> V_102 : 8 ) ;\r\n}\r\nreturn V_176 ;\r\ncase V_268 :\r\nswitch ( V_82 ) {\r\ncase 0x85 :\r\nif ( V_1 -> V_73 )\r\nF_41 ( V_1 , & V_1 -> V_73 , V_279 ) ;\r\nelse {\r\nF_48 ( V_1 -> V_22 . V_239 . V_92 * 8 + V_1 -> V_22 . V_239 . V_170 ,\r\nV_1 -> V_77 ) ;\r\nV_1 -> V_22 . V_74 = V_75 ;\r\n}\r\nreturn V_271 ;\r\ncase 0x1e :\r\ncase 0x2e :\r\ncase 0x4e :\r\ncase 0x8e :\r\nF_63 ( V_1 ) ;\r\nbreak;\r\ndefault:\r\nF_8 ( V_190 L_86 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) , V_82 ) ;\r\nF_28 ( V_1 , V_1 -> V_73 ? V_1 -> V_73 -> V_78 -> V_102 : 8 ) ;\r\n}\r\nreturn V_176 ;\r\ndefault:\r\nF_8 ( V_190 L_87 ,\r\nV_1 -> V_1 -> V_18 , F_29 ( V_1 ) , V_82 ) ;\r\nF_28 ( V_1 , V_1 -> V_73 ? V_1 -> V_73 -> V_78 -> V_102 : 8 ) ;\r\n}\r\nreturn V_176 ;\r\n}\r\nstatic T_6\r\nF_87 ( int V_100 , void * V_280 )\r\n{\r\nT_1 * V_1 = ( T_1 * ) V_280 ;\r\nT_4 V_281 ;\r\nint V_282 ;\r\nint V_269 = 0 ;\r\ndo {\r\nV_281 = V_152 ;\r\nV_282 = F_21 ( V_1 -> V_46 + V_48 ) ;\r\nif ( V_282 & 2 ) {\r\nF_57 ( V_1 ) ;\r\nV_282 = F_21 ( V_1 -> V_46 + V_48 ) ;\r\n}\r\nif ( V_282 & 8 )\r\nV_281 = F_85 ( V_1 , V_269 ) ;\r\nif ( V_1 -> V_20 . V_161 )\r\nF_58 ( V_1 ) ;\r\nif ( V_281 == V_271 )\r\nV_281 = F_35 ( V_1 ) ;\r\nV_269 = 1 ;\r\n} while ( V_281 != V_152 );\r\nreturn V_283 ;\r\n}\r\nstatic int F_88 ( struct V_148 * V_73 ,\r\nvoid (* F_89)( struct V_148 * ) )\r\n{\r\nT_1 * V_1 = ( T_1 * ) V_73 -> V_78 -> V_1 -> V_284 ;\r\nif ( ! F_89 ) {\r\nF_47 ( L_88 ,\r\nV_1 -> V_1 -> V_18 , V_73 ) ;\r\nreturn - V_285 ;\r\n}\r\n#if ( V_154 & V_205 )\r\nif ( F_30 ( V_73 -> V_165 [ 0 ] ) == V_106 && ( V_206 & ( 1 << V_73 -> V_78 -> V_102 ) ) ) {\r\nF_8 ( V_54 L_89 ,\r\nV_1 -> V_1 -> V_18 , '0' + V_73 -> V_78 -> V_102 ) ;\r\nV_73 -> V_178 = V_274 << 16 ;\r\nF_89 ( V_73 ) ;\r\nreturn 0 ;\r\n}\r\n#endif\r\nV_73 -> V_192 = F_89 ;\r\nV_73 -> V_286 = NULL ;\r\nV_73 -> V_178 = 0 ;\r\nV_73 -> V_168 = 0 ;\r\nV_73 -> V_23 . V_74 = ( int ) F_31 ( V_73 -> V_165 [ 0 ] ) ;\r\nV_73 -> V_23 . V_222 = 0 ;\r\nV_73 -> V_23 . V_27 = 0 ;\r\nF_90 ( V_73 ) ;\r\nV_1 -> V_171 . V_150 += 1 ;\r\n{\r\nunsigned long V_40 ;\r\nif ( ! F_91 ( & V_1 -> V_150 . V_151 , V_73 ) ) {\r\nV_73 -> V_178 = V_191 << 16 ;\r\nF_89 ( V_73 ) ;\r\nreturn 0 ;\r\n}\r\nF_92 ( V_40 ) ;\r\nif ( V_1 -> V_22 . V_74 == V_75 )\r\nF_35 ( V_1 ) ;\r\nF_19 ( V_40 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic inline void F_93 ( struct V_148 * * V_287 ,\r\nstruct V_148 * * V_288 ,\r\nint V_178 )\r\n{\r\nstruct V_148 * V_73 = * V_287 ;\r\nif ( V_73 ) {\r\n* V_287 = NULL ;\r\nV_73 -> V_178 = V_178 ;\r\nV_73 -> V_192 ( V_73 ) ;\r\n}\r\nif ( V_73 == * V_288 )\r\n* V_288 = NULL ;\r\n}\r\nstatic enum V_289 F_94 ( T_1 * V_1 , struct V_148 * V_73 )\r\n{\r\nenum V_289 V_290 = V_291 ;\r\nif ( F_95 ( & V_1 -> V_150 . V_151 , V_73 ) ) {\r\nF_8 ( L_90 ) ;\r\nV_290 = V_292 ;\r\n} else if ( F_95 ( & V_1 -> V_150 . V_153 , V_73 ) ) {\r\nF_8 ( L_91 ) ;\r\nV_290 = V_292 ;\r\n} else if ( V_1 -> V_73 == V_73 ) {\r\nunsigned long V_40 ;\r\nF_8 ( L_92 ) ;\r\nF_92 ( V_40 ) ;\r\nswitch ( V_1 -> V_22 . V_74 ) {\r\ncase V_75 :\r\nif ( V_1 -> V_22 . V_76 ) {\r\nV_1 -> V_22 . V_76 = 0 ;\r\nV_1 -> V_73 = NULL ;\r\nV_290 = V_292 ;\r\n}\r\nbreak;\r\ncase V_272 :\r\nF_1 ( V_1 , V_37 , V_293 ) ;\r\nV_1 -> V_73 = NULL ;\r\nV_290 = V_294 ;\r\nbreak;\r\ndefault:\r\nF_82 ( V_1 , V_1 -> V_73 -> V_168 ) ;\r\nV_290 = V_295 ;\r\n}\r\nF_19 ( V_40 ) ;\r\n} else if ( V_1 -> V_149 == V_73 ) {\r\nV_1 -> V_149 = NULL ;\r\nF_8 ( L_93 ) ;\r\nV_290 = V_294 ;\r\n} else\r\nF_8 ( L_94 ) ;\r\nreturn V_290 ;\r\n}\r\nint F_96 ( struct V_148 * V_73 )\r\n{\r\nT_1 * V_1 = ( T_1 * ) V_73 -> V_78 -> V_1 -> V_284 ;\r\nint V_178 ;\r\nV_1 -> V_171 . V_296 += 1 ;\r\n#if ( V_154 & V_163 )\r\n{\r\nint V_34 , V_82 ;\r\nV_34 = F_3 ( V_1 , V_7 ) ;\r\nV_82 = F_3 ( V_1 , V_49 ) ;\r\nF_8 ( V_297 L_95 ) ;\r\nF_25 ( V_34 , V_82 , V_1 -> V_22 . V_74 ) ;\r\nF_28 ( V_1 , V_73 -> V_78 -> V_102 ) ;\r\n}\r\n#endif\r\nF_8 ( L_96 , V_1 -> V_1 -> V_18 ) ;\r\nswitch ( F_94 ( V_1 , V_73 ) ) {\r\ncase V_294 :\r\nF_8 ( L_97 ) ;\r\nF_48 ( V_73 -> V_78 -> V_102 * 8 +\r\n( V_169 ) ( V_73 -> V_78 -> V_170 & 0x7 ) , V_1 -> V_77 ) ;\r\ncase V_292 :\r\nF_8 ( L_98 ) ;\r\nV_178 = V_298 ;\r\nbreak;\r\ncase V_295 :\r\nF_8 ( L_99 ) ;\r\nV_178 = V_299 ;\r\nbreak;\r\ndefault:\r\ncase V_291 :\r\nF_28 ( V_1 , V_73 -> V_78 -> V_102 ) ;\r\nV_178 = V_299 ;\r\nF_8 ( L_100 ) ;\r\nbreak;\r\n}\r\nreturn V_178 ;\r\n}\r\nint F_97 ( struct V_148 * V_73 )\r\n{\r\nT_1 * V_1 = ( T_1 * ) V_73 -> V_78 -> V_1 -> V_284 ;\r\nstruct V_148 * V_300 ;\r\nV_1 -> V_171 . V_301 += 1 ;\r\n#if ( V_154 & V_302 )\r\n{\r\nint V_34 , V_82 ;\r\nV_34 = F_3 ( V_1 , V_7 ) ;\r\nV_82 = F_3 ( V_1 , V_49 ) ;\r\nF_8 ( V_297 L_101 ) ;\r\nF_25 ( V_34 , V_82 , V_1 -> V_22 . V_74 ) ;\r\nF_28 ( V_1 , V_73 -> V_78 -> V_102 ) ;\r\n}\r\n#endif\r\nF_53 ( V_1 ) ;\r\nF_20 ( V_1 ) ;\r\nwhile ( ( V_300 = F_98 ( & V_1 -> V_150 . V_153 ) ) != NULL )\r\n;\r\nreturn V_298 ;\r\n}\r\nconst\r\nchar * F_99 ( struct V_303 * V_1 )\r\n{\r\nstatic char string [ 100 ] , * V_304 ;\r\nV_304 = string ;\r\nV_304 += sprintf ( string , L_102\r\n#ifdef F_71\r\nL_103\r\n#endif\r\n#ifdef F_39\r\nL_104\r\n#endif\r\n#if ( V_154 & V_205 )\r\nL_105 F_100 ( V_206 ) L_106\r\n#endif\r\n, V_1 -> V_305 -> V_306 , V_1 -> V_307 , V_1 -> V_100 ,\r\nV_308 , V_309 , V_310 ) ;\r\nreturn string ;\r\n}\r\nstatic int F_101 ( struct V_311 * V_312 , struct V_303 * V_313 )\r\n{\r\nint V_314 ;\r\nstruct V_315 * V_316 ;\r\nT_1 * V_1 ;\r\nV_1 = ( T_1 * ) V_313 -> V_284 ;\r\nF_102 ( V_312 , L_107\r\n#ifdef F_71\r\nL_103\r\n#endif\r\n#ifdef F_39\r\nL_104\r\n#endif\r\n#if ( V_154 & V_205 )\r\nL_105 F_100 ( V_206 ) L_106\r\n#endif\r\nL_108 , V_308 , V_309 , V_310 ) ;\r\nF_102 ( V_312 , L_109 ,\r\nV_1 -> V_4 + V_5 , V_1 -> V_22 . V_100 ) ;\r\n#ifdef F_23\r\nF_102 ( V_312 , L_110 ,\r\nV_1 -> V_4 + V_317 , V_1 -> V_22 . V_100 ) ;\r\n#endif\r\nF_102 ( V_312 , L_111\r\nL_112\r\nL_113\r\nL_114\r\nL_115\r\nL_116 ,\r\nV_1 -> V_171 . V_150 , V_1 -> V_171 . V_172 ,\r\nV_1 -> V_171 . V_179 , V_1 -> V_171 . V_174 ,\r\nV_1 -> V_171 . V_173 , V_1 -> V_171 . V_175 ,\r\nV_1 -> V_171 . V_278 , V_1 -> V_171 . V_296 ,\r\nV_1 -> V_171 . V_301 ) ;\r\nfor ( V_314 = 0 ; V_314 < 9 ; V_314 ++ ) {\r\nunsigned int V_318 , V_93 ;\r\nF_102 ( V_312 , L_117 , V_314 == 8 ? 'H' : ( '0' + V_314 ) ) ;\r\nV_318 = V_1 -> V_94 [ V_314 ] - 10 ;\r\nif ( ( signed int ) V_318 < 0 )\r\nV_318 += V_96 ;\r\nV_93 = V_1 -> V_97 [ V_314 ] [ V_318 ] . V_98 ;\r\nfor (; V_318 != V_1 -> V_94 [ V_314 ] ; V_318 = ( V_318 + 1 ) & ( V_96 - 1 ) ) {\r\nif ( V_1 -> V_97 [ V_314 ] [ V_318 ] . V_98 ) {\r\nF_102 ( V_312 , L_118 ,\r\nV_1 -> V_97 [ V_314 ] [ V_318 ] . V_100 ? '-' : ' ' ,\r\nV_1 -> V_97 [ V_314 ] [ V_318 ] . V_101 ,\r\nV_1 -> V_97 [ V_314 ] [ V_318 ] . V_82 ,\r\n( V_1 -> V_97 [ V_314 ] [ V_318 ] . V_98 - V_93 ) < 100 ?\r\n( V_1 -> V_97 [ V_314 ] [ V_318 ] . V_98 - V_93 ) : 99 ) ;\r\nV_93 = V_1 -> V_97 [ V_314 ] [ V_318 ] . V_98 ;\r\n}\r\n}\r\n}\r\nF_102 ( V_312 , L_119 ) ;\r\nF_103 (scd, instance) {\r\nF_102 ( V_312 , L_120 ) ;\r\nF_102 ( V_312 , L_121 , V_316 -> V_102 , V_316 -> V_170 ) ;\r\nif ( V_316 -> V_319 )\r\nF_102 ( V_312 , L_122 ,\r\nV_316 -> V_166 ? L_123 : L_124 ,\r\nV_316 -> V_167 ) ;\r\nelse\r\nF_102 ( V_312 , L_125 ) ;\r\nif ( V_1 -> V_78 [ V_316 -> V_102 ] . V_255 & 15 )\r\nF_102 ( V_312 , L_126 ,\r\nV_1 -> V_78 [ V_316 -> V_102 ] . V_255 & 15 ,\r\nF_32 ( V_1 -> V_78 [ V_316 -> V_102 ] . V_255 ) ) ;\r\nelse\r\nF_102 ( V_312 , L_127 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_104 ( struct V_320 * V_321 , const struct V_322 * V_102 )\r\n{\r\nstruct V_303 * V_1 ;\r\nT_1 * V_323 ;\r\nint V_281 ;\r\nV_281 = F_105 ( V_321 ) ;\r\nif ( V_281 )\r\ngoto V_324;\r\nV_1 = F_106 ( & V_325 , sizeof( T_1 ) ) ;\r\nif ( ! V_1 ) {\r\nV_281 = - V_326 ;\r\ngoto V_327;\r\n}\r\nV_323 = ( T_1 * ) V_1 -> V_284 ;\r\nV_323 -> V_4 = F_107 ( V_321 , V_328 , 0 , 0 ) ;\r\nV_323 -> V_46 = F_107 ( V_321 , V_329 , 0 , 0 ) ;\r\nif ( ! V_323 -> V_4 || ! V_323 -> V_46 )\r\ngoto V_330;\r\nV_1 -> V_100 = V_321 -> V_100 ;\r\nV_323 -> V_1 = V_1 ;\r\nV_323 -> V_22 . V_100 = V_1 -> V_100 ;\r\nV_321 -> V_331 = V_323 -> V_46 + V_48 ;\r\nV_321 -> V_332 = 0x0a ;\r\nV_281 = F_108 ( V_1 -> V_100 , F_87 , 0 , L_128 , V_323 ) ;\r\nif ( V_281 ) {\r\nF_8 ( V_54 L_129 ,\r\nV_1 -> V_18 , V_323 -> V_22 . V_100 , V_281 ) ;\r\ngoto V_330;\r\n}\r\nmemset ( & V_323 -> V_171 , 0 , sizeof ( V_323 -> V_171 ) ) ;\r\nF_109 ( & V_323 -> V_150 . V_151 ) ;\r\nF_109 ( & V_323 -> V_150 . V_153 ) ;\r\nF_110 ( & V_323 -> V_22 . V_226 ) ;\r\nF_20 ( V_323 ) ;\r\nV_281 = F_111 ( V_1 , & V_321 -> V_333 ) ;\r\nif ( V_281 )\r\ngoto V_334;\r\nF_112 ( V_1 ) ;\r\ngoto V_324;\r\nV_334:\r\nF_113 ( V_1 -> V_100 , V_323 ) ;\r\nF_114 ( & V_323 -> V_22 . V_226 ) ;\r\nF_115 ( & V_323 -> V_150 . V_153 ) ;\r\nF_115 ( & V_323 -> V_150 . V_151 ) ;\r\nV_330:\r\nF_116 ( V_321 , V_323 -> V_46 ) ;\r\nF_116 ( V_321 , V_323 -> V_4 ) ;\r\nF_117 ( V_1 ) ;\r\nV_327:\r\nF_118 ( V_321 ) ;\r\nV_324:\r\nreturn V_281 ;\r\n}\r\nstatic void F_119 ( struct V_320 * V_321 )\r\n{\r\nstruct V_303 * V_1 = F_120 ( V_321 ) ;\r\nT_1 * V_323 = ( T_1 * ) V_1 -> V_284 ;\r\nF_121 ( V_321 , NULL ) ;\r\nF_122 ( V_1 ) ;\r\nF_2 ( 0x80 , V_323 -> V_46 + V_47 ) ;\r\nF_113 ( V_1 -> V_100 , V_323 ) ;\r\nF_114 ( & V_323 -> V_22 . V_226 ) ;\r\nF_115 ( & V_323 -> V_150 . V_153 ) ;\r\nF_115 ( & V_323 -> V_150 . V_151 ) ;\r\nF_116 ( V_321 , V_323 -> V_46 ) ;\r\nF_116 ( V_321 , V_323 -> V_4 ) ;\r\nF_117 ( V_1 ) ;\r\nF_118 ( V_321 ) ;\r\n}\r\nstatic int T_7 F_123 ( void )\r\n{\r\nreturn F_124 ( & V_335 ) ;\r\n}\r\nstatic void T_8 F_125 ( void )\r\n{\r\nF_126 ( & V_335 ) ;\r\n}
