// Seed: 3611630092
module module_0 (
    output tri  id_0,
    input  tri0 id_1,
    input  wand id_2,
    input  tri  id_3,
    input  tri0 id_4
);
  always
    if (-1);
    else #1;
  assign id_0 = id_4 != id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input wand id_2,
    output uwire id_3,
    input tri1 id_4,
    input wire id_5,
    output supply1 id_6
);
  tri1  id_8;
  logic id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_5
  );
  assign id_8 = -1;
  timeunit 1ps / 1ps;
endmodule
