<div id="pfd1" class="pf w0 h0" data-page-no="d1"><div class="pc pcd1 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgd1.png"/><div class="t m0 xb4 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">SIM_SCGC6 field descriptions (continued)</div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x3a h7 y10b6 ff2 fs4 fc0 sc0 ls0">14–2</div><div class="t m0 x91 h7 yff7 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y10b6 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 yff7 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y101c ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x91 h7 y101d ff2 fs4 fc0 sc0 ls0">DMAMUX</div><div class="t m0 x83 h7 y101c ff2 fs4 fc0 sc0 ls0 ws0">DMA Mux Clock Gate Control</div><div class="t m0 x83 h7 y101e ff2 fs4 fc0 sc0 ls0 ws0">This bit controls the clock gate to the DMA Mux module.</div><div class="t m0 x83 h7 y123e ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Clock disabled</div><div class="t m0 x83 h7 y123f ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Clock enabled</div><div class="t m0 x97 h7 y1240 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x1 h7 y10db ff2 fs4 fc0 sc0 ls0">FTF</div><div class="t m0 x83 h7 y1240 ff2 fs4 fc0 sc0 ls0 ws0">Flash Memory Clock Gate Control</div><div class="t m0 x83 h7 y1279 ff2 fs4 fc0 sc0 ls0 ws0">This bit controls the clock gate to the flash memory. Flash reads are still supported while the flash memory</div><div class="t m0 x83 h7 y10dd ff2 fs4 fc0 sc0 ls0 ws0">is clock gated, but entry into low power modes is blocked.</div><div class="t m0 x83 h7 y1208 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Clock disabled</div><div class="t m0 x83 h7 y127a ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Clock enabled</div><div class="t m0 x9 h1b y127b ff1 fsc fc0 sc0 ls0 ws0">12.2.11<span class="_ _b"> </span>System Clock Gating Control Register 7 (SIM_SCGC7)</div><div class="t m0 x9 h7 y127c ff2 fs4 fc0 sc0 ls0 ws0">Address: 4004_7000h base + 1040h offset = 4004_8040h</div><div class="t m0 xb9 h1d y127d ff2 fsd fc0 sc0 ls0 ws24f">Bit<span class="_ _187"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</div><div class="t m0 x50 h71 y127e ff2 fsd fc0 sc0 ls1b3">R<span class="fs4 ls0 v11">0</span></div><div class="t m0 x91 h1d y127f ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x2c h7 y1280 ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v0">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 xb9 h72 y1281 ff2 fsd fc0 sc0 ls0 ws253">Bit <span class="ws24f v0">15 14 13 12 11 10<span class="_ _142"> </span>9<span class="_ _163"> </span>8<span class="_ _163"> </span>7<span class="_ _5b"> </span>6<span class="_ _163"> </span>5<span class="_ _5b"> </span>4<span class="_ _163"> </span>3<span class="_ _163"> </span>2<span class="_ _5b"> </span>1<span class="_ _163"> </span>0</span></div><div class="t m0 x50 h71 y1282 ff2 fsd fc0 sc0 ls1a7">R<span class="fs4 ls1bb v11">0<span class="ls0 ws277 ve">DMA <span class="v3">0</span></span></span></div><div class="t m0 x91 h1d y1283 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x2c h7 y1284 ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v0">0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0</span></div><div class="t m0 xf5 h9 y1285 ff1 fs2 fc0 sc0 ls0 ws0">SIM_SCGC7 field descriptions</div><div class="t m0 x12c h10 y1286 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x3a h7 y1287 ff2 fs4 fc0 sc0 ls0">31–9</div><div class="t m0 x91 h7 y1288 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1287 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1288 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y1289 ff2 fs4 fc0 sc0 ls0">8</div><div class="t m0 x3a h7 y128a ff2 fs4 fc0 sc0 ls0">DMA</div><div class="t m0 x83 h7 y1289 ff2 fs4 fc0 sc0 ls0 ws0">DMA Clock Gate Control</div><div class="t m0 x83 h7 y128b ff2 fs4 fc0 sc0 ls0 ws0">This bit controls the clock gate to the DMA module.</div><div class="t m0 x83 h7 y128c ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Clock disabled</div><div class="t m0 x83 h7 y124f ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Clock enabled</div><div class="t m0 x1 h7 y128d ff2 fs4 fc0 sc0 ls0">7–0</div><div class="t m0 x91 h7 y128e ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y128d ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y128e ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x6f h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 12 System integration module (SIM)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>209</div><a class="l" href="#pfd1" data-dest-detail='[209,"XYZ",null,260.167,null]'><div class="d m1" style="border-style:none;position:absolute;left:318.322000px;bottom:392.417000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd1" data-dest-detail='[209,"XYZ",null,260.167,null]'><div class="d m1" style="border-style:none;position:absolute;left:184.910000px;bottom:333.667000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd1" data-dest-detail='[209,"XYZ",null,233.667,null]'><div class="d m1" style="border-style:none;position:absolute;left:296.001000px;bottom:329.167000px;width:19.998000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd1" data-dest-detail='[209,"XYZ",null,163.167,null]'><div class="d m1" style="border-style:none;position:absolute;left:436.910000px;bottom:333.667000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
