# Reading E:/Folder_U/uiuc_summer_2022/ECE385/Quartus_APP/modelsim_ase/tcl/vsim/pref.tcl
# do lab2_run_msim_gate_systemverilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying E:/Folder_U/uiuc_summer_2022/ECE385/Quartus_APP/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {lab2.svo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:19 on Jul 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+." lab2.svo 
# -- Compiling module Processor
# -- Compiling module hard_block
# 
# Top level modules:
# 	Processor
# End time: 18:19:19 on Jul 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3 {E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:19 on Jul 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3" E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/testbench_8.sv 
# -- Compiling module testbench2
# ** Error: (vlog-13069) E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/testbench_8.sv(54): near "'1": syntax error, unexpected UNSIZED_BIT, expecting ';'.
# End time: 18:19:19 on Jul 02,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/Folder_U/uiuc_summer_2022/ECE385/Quartus_APP/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lab2_run_msim_gate_systemverilog.do line 10
# E:/Folder_U/uiuc_summer_2022/ECE385/Quartus_APP/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3 {E:/Folder_U/uiuc_summer_2022/ECE385/LAB/LAB3_Puyu/Lab3/testbench_8..."
