// Seed: 138732405
module module_0 (
    output wire id_0
);
  logic id_2;
  assign module_1.id_22 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    output uwire id_2,
    input uwire id_3,
    input wand id_4,
    input supply0 id_5,
    output wor id_6,
    output wire id_7,
    input supply1 id_8,
    input supply1 id_9,
    output tri0 id_10
    , id_24,
    input supply0 id_11,
    input wand id_12,
    output tri1 id_13,
    output tri0 id_14,
    input supply0 id_15,
    input tri0 id_16,
    input tri id_17,
    input tri1 id_18,
    input uwire id_19,
    input supply1 id_20,
    input wor id_21,
    output supply0 id_22
);
  tri0 id_25 = -1;
  module_0 modCall_1 (id_14);
endmodule
