Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May  8 21:08:57 2019
| Host         : LAPTOP-EK0UNFM6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: uno/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.672        0.000                      0                   34        0.245        0.000                      0                   34        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.672        0.000                      0                   34        0.245        0.000                      0                   34        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 uno/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.704ns (21.184%)  route 2.619ns (78.816%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  uno/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  uno/counter_reg[15]/Q
                         net (fo=2, routed)           1.386     7.168    uno/counter[15]
    SLICE_X5Y92          LUT5 (Prop_lut5_I1_O)        0.124     7.292 r  uno/counter[16]_i_4/O
                         net (fo=17, routed)          1.234     8.526    uno/counter[16]_i_4_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I1_O)        0.124     8.650 r  uno/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.650    uno/counter_0[15]
    SLICE_X5Y95          FDRE                                         r  uno/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.603    15.026    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  uno/counter_reg[15]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X5Y95          FDRE (Setup_fdre_C_D)        0.031    15.322    uno/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  6.672    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 uno/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.704ns (21.738%)  route 2.535ns (78.262%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  uno/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  uno/counter_reg[15]/Q
                         net (fo=2, routed)           1.386     7.168    uno/counter[15]
    SLICE_X5Y92          LUT5 (Prop_lut5_I1_O)        0.124     7.292 r  uno/counter[16]_i_4/O
                         net (fo=17, routed)          1.149     8.441    uno/counter[16]_i_4_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.124     8.565 r  uno/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     8.565    uno/counter_0[16]
    SLICE_X3Y95          FDRE                                         r  uno/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.605    15.028    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  uno/counter_reg[16]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.029    15.280    uno/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 uno/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.704ns (22.284%)  route 2.455ns (77.716%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  uno/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  uno/counter_reg[15]/Q
                         net (fo=2, routed)           1.386     7.168    uno/counter[15]
    SLICE_X5Y92          LUT5 (Prop_lut5_I1_O)        0.124     7.292 r  uno/counter[16]_i_4/O
                         net (fo=17, routed)          1.070     8.362    uno/counter[16]_i_4_n_0
    SLICE_X5Y94          LUT5 (Prop_lut5_I1_O)        0.124     8.486 r  uno/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.486    uno/counter_0[9]
    SLICE_X5Y94          FDRE                                         r  uno/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.603    15.026    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  uno/counter_reg[9]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)        0.032    15.298    uno/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 uno/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.704ns (22.319%)  route 2.450ns (77.681%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  uno/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  uno/counter_reg[15]/Q
                         net (fo=2, routed)           1.386     7.168    uno/counter[15]
    SLICE_X5Y92          LUT5 (Prop_lut5_I1_O)        0.124     7.292 r  uno/counter[16]_i_4/O
                         net (fo=17, routed)          1.065     8.357    uno/counter[16]_i_4_n_0
    SLICE_X5Y94          LUT5 (Prop_lut5_I1_O)        0.124     8.481 r  uno/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.481    uno/counter_0[12]
    SLICE_X5Y94          FDRE                                         r  uno/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.603    15.026    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  uno/counter_reg[12]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)        0.031    15.297    uno/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.840ns  (required time - arrival time)
  Source:                 uno/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.704ns (22.312%)  route 2.451ns (77.688%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  uno/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  uno/counter_reg[15]/Q
                         net (fo=2, routed)           1.386     7.168    uno/counter[15]
    SLICE_X5Y92          LUT5 (Prop_lut5_I1_O)        0.124     7.292 r  uno/counter[16]_i_4/O
                         net (fo=17, routed)          1.066     8.358    uno/counter[16]_i_4_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I1_O)        0.124     8.482 r  uno/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.482    uno/counter_0[14]
    SLICE_X5Y95          FDRE                                         r  uno/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.603    15.026    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  uno/counter_reg[14]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X5Y95          FDRE (Setup_fdre_C_D)        0.031    15.322    uno/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  6.840    

Slack (MET) :             6.843ns  (required time - arrival time)
  Source:                 uno/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.704ns (22.348%)  route 2.446ns (77.652%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  uno/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  uno/counter_reg[15]/Q
                         net (fo=2, routed)           1.386     7.168    uno/counter[15]
    SLICE_X5Y92          LUT5 (Prop_lut5_I1_O)        0.124     7.292 r  uno/counter[16]_i_4/O
                         net (fo=17, routed)          1.061     8.353    uno/counter[16]_i_4_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I1_O)        0.124     8.477 r  uno/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.477    uno/counter_0[13]
    SLICE_X5Y95          FDRE                                         r  uno/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.603    15.026    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  uno/counter_reg[13]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X5Y95          FDRE (Setup_fdre_C_D)        0.029    15.320    uno/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  6.843    

Slack (MET) :             6.911ns  (required time - arrival time)
  Source:                 uno/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.704ns (23.132%)  route 2.339ns (76.868%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  uno/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  uno/counter_reg[11]/Q
                         net (fo=2, routed)           0.946     6.729    uno/counter[11]
    SLICE_X5Y95          LUT4 (Prop_lut4_I1_O)        0.124     6.853 r  uno/counter[16]_i_5/O
                         net (fo=17, routed)          1.393     8.246    uno/counter[16]_i_5_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I2_O)        0.124     8.370 r  uno/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     8.370    uno/counter_0[3]
    SLICE_X3Y92          FDRE                                         r  uno/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    15.027    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  uno/counter_reg[3]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.031    15.281    uno/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  6.911    

Slack (MET) :             6.911ns  (required time - arrival time)
  Source:                 uno/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/clkout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.041ns  (logic 0.704ns (23.148%)  route 2.337ns (76.852%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  uno/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  uno/counter_reg[11]/Q
                         net (fo=2, routed)           0.946     6.729    uno/counter[11]
    SLICE_X5Y95          LUT4 (Prop_lut4_I1_O)        0.124     6.853 r  uno/counter[16]_i_5/O
                         net (fo=17, routed)          1.391     8.244    uno/counter[16]_i_5_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I2_O)        0.124     8.368 r  uno/clkout_i_1/O
                         net (fo=1, routed)           0.000     8.368    uno/clkout_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  uno/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.604    15.027    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  uno/clkout_reg/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.029    15.279    uno/clkout_reg
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  6.911    

Slack (MET) :             6.987ns  (required time - arrival time)
  Source:                 uno/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.704ns (23.615%)  route 2.277ns (76.385%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  uno/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  uno/counter_reg[15]/Q
                         net (fo=2, routed)           1.386     7.168    uno/counter[15]
    SLICE_X5Y92          LUT5 (Prop_lut5_I1_O)        0.124     7.292 r  uno/counter[16]_i_4/O
                         net (fo=17, routed)          0.892     8.184    uno/counter[16]_i_4_n_0
    SLICE_X5Y94          LUT5 (Prop_lut5_I1_O)        0.124     8.308 r  uno/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.308    uno/counter_0[10]
    SLICE_X5Y94          FDRE                                         r  uno/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.603    15.026    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  uno/counter_reg[10]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y94          FDRE (Setup_fdre_C_D)        0.029    15.295    uno/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                  6.987    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 uno/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.704ns (23.615%)  route 2.277ns (76.385%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.724     5.327    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  uno/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  uno/counter_reg[15]/Q
                         net (fo=2, routed)           1.386     7.168    uno/counter[15]
    SLICE_X5Y92          LUT5 (Prop_lut5_I1_O)        0.124     7.292 r  uno/counter[16]_i_4/O
                         net (fo=17, routed)          0.892     8.184    uno/counter[16]_i_4_n_0
    SLICE_X5Y93          LUT5 (Prop_lut5_I1_O)        0.124     8.308 r  uno/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.308    uno/counter_0[8]
    SLICE_X5Y93          FDRE                                         r  uno/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.603    15.026    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  uno/counter_reg[8]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y93          FDRE (Setup_fdre_C_D)        0.032    15.298    uno/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                  6.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 uno/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.602     1.521    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  uno/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  uno/counter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.829    uno/counter[0]
    SLICE_X5Y92          LUT1 (Prop_lut1_I0_O)        0.042     1.871 r  uno/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.871    uno/counter_0[0]
    SLICE_X5Y92          FDRE                                         r  uno/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.873     2.038    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  uno/counter_reg[0]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.105     1.626    uno/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 unidad/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unidad/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    unidad/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  unidad/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  unidad/count_reg[5]/Q
                         net (fo=3, routed)           0.173     1.836    unidad/count_reg__0[5]
    SLICE_X0Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.881 r  unidad/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.881    unidad/p_0_in[5]
    SLICE_X0Y90          FDCE                                         r  unidad/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    unidad/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  unidad/count_reg[5]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.092     1.614    unidad/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 unidad/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unidad/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    unidad/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  unidad/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  unidad/count_reg[0]/Q
                         net (fo=8, routed)           0.179     1.842    unidad/count_reg__0[0]
    SLICE_X1Y90          LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  unidad/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    unidad/p_0_in[0]
    SLICE_X1Y90          FDCE                                         r  unidad/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    unidad/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  unidad/count_reg[0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.091     1.613    unidad/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 uno/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/clkout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  uno/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  uno/clkout_reg/Q
                         net (fo=13, routed)          0.180     1.844    uno/clk
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.045     1.889 r  uno/clkout_i_1/O
                         net (fo=1, routed)           0.000     1.889    uno/clkout_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  uno/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  uno/clkout_reg/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.091     1.613    uno/clkout_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 unidad/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unidad/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.187ns (44.271%)  route 0.235ns (55.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    unidad/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  unidad/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  unidad/count_reg[1]/Q
                         net (fo=7, routed)           0.235     1.899    unidad/count_reg__0[1]
    SLICE_X1Y91          LUT5 (Prop_lut5_I2_O)        0.046     1.945 r  unidad/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.945    unidad/p_0_in[4]
    SLICE_X1Y91          FDCE                                         r  unidad/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    unidad/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  unidad/count_reg[4]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.107     1.645    unidad/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 unidad/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unidad/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.184ns (44.422%)  route 0.230ns (55.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    unidad/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  unidad/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  unidad/count_reg[6]/Q
                         net (fo=3, routed)           0.230     1.894    unidad/count_reg__0[6]
    SLICE_X1Y91          LUT3 (Prop_lut3_I1_O)        0.043     1.937 r  unidad/count[7]_i_2/O
                         net (fo=1, routed)           0.000     1.937    unidad/p_0_in[7]
    SLICE_X1Y91          FDCE                                         r  unidad/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    unidad/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  unidad/count_reg[7]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.107     1.629    unidad/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 unidad/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unidad/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.183ns (42.568%)  route 0.247ns (57.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    unidad/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  unidad/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  unidad/count_reg[0]/Q
                         net (fo=8, routed)           0.247     1.910    unidad/count_reg__0[0]
    SLICE_X0Y90          LUT3 (Prop_lut3_I0_O)        0.042     1.952 r  unidad/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.952    unidad/p_0_in[2]
    SLICE_X0Y90          FDCE                                         r  unidad/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    unidad/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  unidad/count_reg[2]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.107     1.642    unidad/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 unidad/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unidad/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.226ns (53.731%)  route 0.195ns (46.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    unidad/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  unidad/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.128     1.650 r  unidad/count_reg[2]/Q
                         net (fo=6, routed)           0.195     1.845    unidad/count_reg__0[2]
    SLICE_X1Y91          LUT4 (Prop_lut4_I2_O)        0.098     1.943 r  unidad/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.943    unidad/p_0_in[3]
    SLICE_X1Y91          FDCE                                         r  unidad/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    unidad/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  unidad/count_reg[3]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.091     1.629    unidad/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 unidad/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unidad/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    unidad/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  unidad/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  unidad/count_reg[6]/Q
                         net (fo=3, routed)           0.230     1.894    unidad/count_reg__0[6]
    SLICE_X1Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.939 r  unidad/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.939    unidad/p_0_in[6]
    SLICE_X1Y91          FDCE                                         r  unidad/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    unidad/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  unidad/count_reg[6]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.092     1.614    unidad/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 unidad/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unidad/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.966%)  route 0.247ns (57.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    unidad/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  unidad/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  unidad/count_reg[0]/Q
                         net (fo=8, routed)           0.247     1.910    unidad/count_reg__0[0]
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  unidad/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.955    unidad/p_0_in[1]
    SLICE_X0Y90          FDCE                                         r  unidad/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    unidad/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  unidad/count_reg[1]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.092     1.627    unidad/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y92     unidad/anterior_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y90     unidad/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     unidad/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     unidad/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     unidad/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     unidad/count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     unidad/count_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     unidad/count_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     unidad/count_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     unidad/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     unidad/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     unidad/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     unidad/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     uno/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     uno/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     uno/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     uno/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     uno/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     uno/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y92     unidad/anterior_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     unidad/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     unidad/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     unidad/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     unidad/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     unidad/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     unidad/count_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     unidad/count_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     unidad/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     uno/clkout_reg/C



