<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: C:/Users/Roth/STM32CubeIDE/workspace_1.11.0/TRex/lib/hal/Core/Src/system_stm32h7xx.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_e870e4dac26de7990352b1cb7547818f.html">hal</a></li><li class="navelem"><a class="el" href="dir_92143dca2995e45c3030623d6ba433c7.html">Core</a></li><li class="navelem"><a class="el" href="dir_514d6ad0c037d987c4093827d628550b.html">Src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">system_stm32h7xx.c</div></div>
</div><!--header-->
<div class="contents">
<a href="system__stm32h7xx_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h7xx_8h.html">stm32h7xx.h</a>&quot;</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">#include &lt;<a class="code" href="math_8h.html">math.h</a>&gt;</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#if !defined  (HSE_VALUE)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="group___s_t_m32_h7xx___system___private___includes.html#gaeafcff4f57440c60e64812dddd13e7cb">   51</a></span><span class="preprocessor">#define HSE_VALUE    ((uint32_t)25000000) </span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#if !defined  (CSI_VALUE)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="group___s_t_m32_h7xx___system___private___includes.html#ga4dcbff36a4b1cfd045c01d59084255d0">   55</a></span><span class="preprocessor">  #define CSI_VALUE    ((uint32_t)4000000) </span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">#endif </span><span class="comment">/* CSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#if !defined  (HSI_VALUE)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="group___s_t_m32_h7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">   59</a></span><span class="preprocessor">  #define HSI_VALUE    ((uint32_t)64000000) </span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">/************************* Miscellaneous Configuration ************************/</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/* #define DATA_IN_D2_SRAM */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">/* #define VECT_TAB_SRAM */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">#define VECT_TAB_OFFSET  0x00000000UL </span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  <span class="comment">/* This variable is updated in three ways:</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">      1) by calling CMSIS function SystemCoreClockUpdate()</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">      2) by calling HAL API function HAL_RCC_GetHCLKFreq()</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">      3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">         Note: If you use this function to configure the system clock; then there</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">               is no need to call the 2 first functions listed above, since SystemCoreClock</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">               variable is updated automatically.</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">  */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">  113</a></span>  uint32_t <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = 64000000;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">  114</a></span>  uint32_t <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a> = 64000000;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">  115</a></span>  <span class="keyword">const</span>  uint8_t <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="group___s_t_m32_h7xx___system___private___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">  140</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___s_t_m32_h7xx___system___private___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>{</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#if defined (DATA_IN_D2_SRAM)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> <a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_D2_SRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  <span class="comment">/* FPU settings ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">  #if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CPACR |= ((3UL &lt;&lt; (10*2))|(3UL &lt;&lt; (11*2)));  <span class="comment">/* set CP10 and CP11 Full Access */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>  <span class="comment">/* Reset the RCC clock configuration to the default reset state ------------*/</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>   <span class="comment">/* Increasing the CPU frequency */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>  <span class="keywordflow">if</span>(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8e97bd359d67e08994fb0ecb47f35329">FLASH_LATENCY_DEFAULT</a>  &gt; (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>((<a class="code hl_define" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR), <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>)))</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>  {</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>    <span class="comment">/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>, (uint32_t)(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8e97bd359d67e08994fb0ecb47f35329">FLASH_LATENCY_DEFAULT</a>));</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  }</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  <span class="comment">/* Set HSION bit */</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  <span class="comment">/* Reset CFGR register */</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR = 0x00000000;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  <span class="comment">/* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= 0xEAF6ED7FU;</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>   <span class="comment">/* Decreasing the number of wait states because of lower CPU frequency */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <span class="keywordflow">if</span>(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8e97bd359d67e08994fb0ecb47f35329">FLASH_LATENCY_DEFAULT</a>  &lt; (<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>((<a class="code hl_define" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR), <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>)))</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  {</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>    <span class="comment">/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>-&gt;ACR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>, (uint32_t)(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8e97bd359d67e08994fb0ecb47f35329">FLASH_LATENCY_DEFAULT</a>));</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  }</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#if defined(D3_SRAM_BASE)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <span class="comment">/* Reset D1CFGR register */</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR = 0x00000000;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <span class="comment">/* Reset D2CFGR register */</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D2CFGR = 0x00000000;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  <span class="comment">/* Reset D3CFGR register */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D3CFGR = 0x00000000;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <span class="comment">/* Reset CDCFGR1 register */</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1 = 0x00000000;</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  <span class="comment">/* Reset CDCFGR2 register */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR2 = 0x00000000;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  <span class="comment">/* Reset SRDCFGR register */</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;SRDCFGR = 0x00000000;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  <span class="comment">/* Reset PLLCKSELR register */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR = 0x02020200;</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>  <span class="comment">/* Reset PLLCFGR register */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR = 0x01FF0000;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  <span class="comment">/* Reset PLL1DIVR register */</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR = 0x01010280;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <span class="comment">/* Reset PLL1FRACR register */</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1FRACR = 0x00000000;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  <span class="comment">/* Reset PLL2DIVR register */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR = 0x01010280;</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <span class="comment">/* Reset PLL2FRACR register */</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2FRACR = 0x00000000;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <span class="comment">/* Reset PLL3DIVR register */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR = 0x01010280;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  <span class="comment">/* Reset PLL3FRACR register */</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3FRACR = 0x00000000;</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <span class="comment">/* Reset HSEBYP bit */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= 0xFFFBFFFFU;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  <span class="comment">/* Disable all interrupts */</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER = 0x00000000;</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#if (STM32H7_DEV_ID == 0x450UL)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  <span class="comment">/* dual core CM7 or single core line */</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  <span class="keywordflow">if</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</a>-&gt;IDCODE &amp; 0xFFFF0000U) &lt; 0x20000000U)</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  {</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    <span class="comment">/* if stm32h7 revY*/</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    <span class="comment">/* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    *((<a class="code hl_define" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x51008108) = 0x000000001U;</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  }</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#if defined (DATA_IN_D2_SRAM)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  <span class="comment">/* in case of initialized data in D2 SRAM (AHB SRAM) , enable the D2 SRAM clock (AHB SRAM clock) */</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#if defined(RCC_AHB2ENR_D2SRAM3EN)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR |= (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaca9d5c448a1868ef96cf9bb7804db2de">RCC_AHB2ENR_D2SRAM1EN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga55d953fb36c576a7e5a33a5ac1706d99">RCC_AHB2ENR_D2SRAM2EN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae5b3281ecbe9e17b3f9bf737189183b5">RCC_AHB2ENR_D2SRAM3EN</a>);</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#elif defined(RCC_AHB2ENR_D2SRAM2EN)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR |= (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaca9d5c448a1868ef96cf9bb7804db2de">RCC_AHB2ENR_D2SRAM1EN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga55d953fb36c576a7e5a33a5ac1706d99">RCC_AHB2ENR_D2SRAM2EN</a>);</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR |= (RCC_AHB2ENR_AHBSRAM1EN | RCC_AHB2ENR_AHBSRAM2EN);</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_AHB2ENR_D2SRAM3EN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  tmpreg = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR;</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  (void) tmpreg;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#endif </span><span class="comment">/* DATA_IN_D2_SRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">#if defined(DUAL_CORE) &amp;&amp; defined(CORE_CM4)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  <span class="comment">/* Configure the Vector Table location add offset address for cortex-M4 ------------------*/</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">#ifdef VECT_TAB_SRAM</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR = <a class="code hl_define" href="group___peripheral__memory__map.html#gab108d99df2ac956b1b91e6903ee1d59c">D2_AXISRAM_BASE</a> | <a class="code hl_define" href="group___s_t_m32_h7xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal SRAM */</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR = <a class="code hl_define" href="group___peripheral__memory__map.html#ga289057b052162696849fef25b656d3d9">FLASH_BANK2_BASE</a> | <a class="code hl_define" href="group___s_t_m32_h7xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal FLASH */</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">#endif </span><span class="comment">/* VECT_TAB_SRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  <span class="comment">/*</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">   * Disable the FMC bank1 (enabled after reset).</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">   * This, prevents CPU speculation access on this bank which blocks the use of FMC during</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">   * 24us. During this time the others FMC master (such as LTDC) cannot use it!</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">   */</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <a class="code hl_define" href="group___peripheral__declaration.html#ga409771490258e51aa189077b63e2711b">FMC_Bank1_R</a>-&gt;BTCR[0] = 0x000030D2;</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  <span class="comment">/* Configure the Vector Table location add offset address for cortex-M7 ------------------*/</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#ifdef VECT_TAB_SRAM</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR = <a class="code hl_define" href="group___peripheral__memory__map.html#gad34cd4503d35fd7c21fe99b9fb15ce54">D1_AXISRAM_BASE</a>  | <a class="code hl_define" href="group___s_t_m32_h7xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal AXI-RAM */</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR = <a class="code hl_define" href="group___peripheral__memory__map.html#gabf899864bb9f7d77266dcf5e20a5c63f">FLASH_BANK1_BASE</a> | <a class="code hl_define" href="group___s_t_m32_h7xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal FLASH */</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">#endif </span><span class="comment">/*DUAL_CORE &amp;&amp; CORE_CM4*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>}</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="group___s_t_m32_h7xx___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">  311</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___s_t_m32_h7xx___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>{</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>  uint32_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  uint32_t common_system_clock;</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  float_t fracn1, pllvco;</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  <span class="keywordflow">switch</span> (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>)</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  {</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>:  <span class="comment">/* HSI used as system clock source */</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    common_system_clock = (uint32_t) (<a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a>)&gt;&gt; 3));</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9224f51c8ff898d674651e0d1f42cb17">RCC_CFGR_SWS_CSI</a>:  <span class="comment">/* CSI used as system clock  source */</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>    common_system_clock = <a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#ga4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a>;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>:  <span class="comment">/* HSE used as system clock  source */</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>    common_system_clock = <a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga776d54497552ddb777f9bb98a1c6af24">RCC_CFGR_SWS_PLL1</a>:  <span class="comment">/* PLL1 used as system clock  source */</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>    <span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">    SYSCLK = PLL_VCO / PLLR</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">    */</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>    pllsource = (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga575ca1449a059bb26ab0b0b55db24311">RCC_PLLCKSELR_PLLSRC</a>);</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>    pllm = ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga62d7520bd8319bbd736bdce7fcd14abd">RCC_PLLCKSELR_DIVM1</a>)&gt;&gt; 4)  ;</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>    pllfracen = ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacccc906cb3df07252188f3f032dab36a">RCC_PLLCFGR_PLL1FRACEN</a>)&gt;&gt;<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f985e5e3a1e28f4846f41378e38a1a4">RCC_PLLCFGR_PLL1FRACEN_Pos</a>);</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>    fracn1 = (float_t)(uint32_t)(pllfracen* ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1FRACR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeffe166d187ebffffc8a3d6cbee864ea">RCC_PLL1FRACR_FRACN1</a>)&gt;&gt; 3));</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>    <span class="keywordflow">if</span> (pllm != 0U)</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>    {</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>      <span class="keywordflow">switch</span> (pllsource)</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>      {</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>        <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3c42706b17047912b1a38f9805c96cfb">RCC_PLLCKSELR_PLLSRC_HSI</a>:  <span class="comment">/* HSI used as PLL clock source */</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>        hsivalue = (<a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a>)&gt;&gt; 3)) ;</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>        pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e0e0b8eb91ca44747c20f77808c2bb3">RCC_PLL1DIVR_N1</a>) + (fracn1/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>        <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e0cbb42400ca201719e4c9c70872a62">RCC_PLLCKSELR_PLLSRC_CSI</a>:  <span class="comment">/* CSI used as PLL clock source */</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>          pllvco = ((float_t)<a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#ga4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a> / (float_t)pllm) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e0e0b8eb91ca44747c20f77808c2bb3">RCC_PLL1DIVR_N1</a>) + (fracn1/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>        <span class="keywordflow">case</span> <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac3e57fce1733b4a53b9478a7d0e36e00">RCC_PLLCKSELR_PLLSRC_HSE</a>:  <span class="comment">/* HSE used as PLL clock source */</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>          pllvco = ((float_t)<a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / (float_t)pllm) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e0e0b8eb91ca44747c20f77808c2bb3">RCC_PLL1DIVR_N1</a>) + (fracn1/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>      <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>          hsivalue = (<a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a>)&gt;&gt; 3)) ;</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>          pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e0e0b8eb91ca44747c20f77808c2bb3">RCC_PLL1DIVR_N1</a>) + (fracn1/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>      }</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>      pllp = (((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga284e67aeb169d8333cb135a1a9a22672">RCC_PLL1DIVR_P1</a>) &gt;&gt;9) + 1U ) ;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>      common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>    }</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>    {</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>      common_system_clock = 0U;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>    }</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>    common_system_clock = (uint32_t) (<a class="code hl_define" href="group___s_t_m32_h7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a>)&gt;&gt; 3));</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  }</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span> </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>  <span class="comment">/* Compute SystemClock frequency --------------------------------------------------*/</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">#if defined (RCC_D1CFGR_D1CPRE)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  tmp = <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3540a30f12c991c09836c93c80f4162c">RCC_D1CFGR_D1CPRE</a>)&gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf075091ec4a9333ce9b1f9e0ae70f157">RCC_D1CFGR_D1CPRE_Pos</a>];</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span> </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  <span class="comment">/* common_system_clock frequency : CM7 CPU frequency  */</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  common_system_clock &gt;&gt;= tmp;</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  <span class="comment">/* SystemD2Clock frequency : CM4 CPU, AXI and AHBs Clock frequency  */</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a> = (common_system_clock &gt;&gt; ((<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga960b9d04afa68703b8bca77c5c02b4df">RCC_D1CFGR_HPRE</a>)&gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf921ff3e34351696bdd78d5302c47f02">RCC_D1CFGR_HPRE_Pos</a>]) &amp; 0x1FU));</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  tmp = <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1 &amp; RCC_CDCFGR1_CDCPRE)&gt;&gt; RCC_CDCFGR1_CDCPRE_Pos];</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  <span class="comment">/* common_system_clock frequency : CM7 CPU frequency  */</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  common_system_clock &gt;&gt;= tmp;</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span> </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  <span class="comment">/* SystemD2Clock frequency : AXI and AHBs Clock frequency  */</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a> = (common_system_clock &gt;&gt; ((<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1 &amp; RCC_CDCFGR1_HPRE)&gt;&gt; RCC_CDCFGR1_HPRE_Pos]) &amp; 0x1FU));</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span> </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor">#if defined(DUAL_CORE) &amp;&amp; defined(CORE_CM4)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a>;</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = common_system_clock;</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor">#endif </span><span class="comment">/* DUAL_CORE &amp;&amp; CORE_CM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>}</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__armv81mml_8h_source.html#l00277">core_armv81mml.h:277</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="core__armv81mml_8h_source.html#l02044">core_armv81mml.h:2044</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00213">stm32h7xx.h:213</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00205">stm32h7xx.h:205</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14478">stm32h743xx.h:14478</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e0cbb42400ca201719e4c9c70872a62"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e0cbb42400ca201719e4c9c70872a62">RCC_PLLCKSELR_PLLSRC_CSI</a></div><div class="ttdeci">#define RCC_PLLCKSELR_PLLSRC_CSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14718">stm32h743xx.h:14718</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e0e0b8eb91ca44747c20f77808c2bb3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e0e0b8eb91ca44747c20f77808c2bb3">RCC_PLL1DIVR_N1</a></div><div class="ttdeci">#define RCC_PLL1DIVR_N1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14834">stm32h743xx.h:14834</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9">RCC_CR_HSIDIV</a></div><div class="ttdeci">#define RCC_CR_HSIDIV</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14314">stm32h743xx.h:14314</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga284e67aeb169d8333cb135a1a9a22672"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga284e67aeb169d8333cb135a1a9a22672">RCC_PLL1DIVR_P1</a></div><div class="ttdeci">#define RCC_PLL1DIVR_P1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14837">stm32h743xx.h:14837</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3540a30f12c991c09836c93c80f4162c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3540a30f12c991c09836c93c80f4162c">RCC_D1CFGR_D1CPRE</a></div><div class="ttdeci">#define RCC_D1CFGR_D1CPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14609">stm32h743xx.h:14609</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3c42706b17047912b1a38f9805c96cfb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3c42706b17047912b1a38f9805c96cfb">RCC_PLLCKSELR_PLLSRC_HSI</a></div><div class="ttdeci">#define RCC_PLLCKSELR_PLLSRC_HSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14715">stm32h743xx.h:14715</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga55d953fb36c576a7e5a33a5ac1706d99"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga55d953fb36c576a7e5a33a5ac1706d99">RCC_AHB2ENR_D2SRAM2EN</a></div><div class="ttdeci">#define RCC_AHB2ENR_D2SRAM2EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l15291">stm32h743xx.h:15291</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga575ca1449a059bb26ab0b0b55db24311"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga575ca1449a059bb26ab0b0b55db24311">RCC_PLLCKSELR_PLLSRC</a></div><div class="ttdeci">#define RCC_PLLCKSELR_PLLSRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14713">stm32h743xx.h:14713</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga62d7520bd8319bbd736bdce7fcd14abd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga62d7520bd8319bbd736bdce7fcd14abd">RCC_PLLCKSELR_DIVM1</a></div><div class="ttdeci">#define RCC_PLLCKSELR_DIVM1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14728">stm32h743xx.h:14728</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6764639cf221e1ebc0b5448dcaed590a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a></div><div class="ttdeci">#define RCC_CFGR_SWS_HSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14483">stm32h743xx.h:14483</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga776d54497552ddb777f9bb98a1c6af24"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga776d54497552ddb777f9bb98a1c6af24">RCC_CFGR_SWS_PLL1</a></div><div class="ttdeci">#define RCC_CFGR_SWS_PLL1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14486">stm32h743xx.h:14486</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8e97bd359d67e08994fb0ecb47f35329"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8e97bd359d67e08994fb0ecb47f35329">FLASH_LATENCY_DEFAULT</a></div><div class="ttdeci">#define FLASH_LATENCY_DEFAULT</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l10660">stm32h743xx.h:10660</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8f985e5e3a1e28f4846f41378e38a1a4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8f985e5e3a1e28f4846f41378e38a1a4">RCC_PLLCFGR_PLL1FRACEN_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL1FRACEN_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14758">stm32h743xx.h:14758</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9224f51c8ff898d674651e0d1f42cb17"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9224f51c8ff898d674651e0d1f42cb17">RCC_CFGR_SWS_CSI</a></div><div class="ttdeci">#define RCC_CFGR_SWS_CSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14484">stm32h743xx.h:14484</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga960b9d04afa68703b8bca77c5c02b4df"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga960b9d04afa68703b8bca77c5c02b4df">RCC_D1CFGR_HPRE</a></div><div class="ttdeci">#define RCC_D1CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14552">stm32h743xx.h:14552</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac3e57fce1733b4a53b9478a7d0e36e00"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac3e57fce1733b4a53b9478a7d0e36e00">RCC_PLLCKSELR_PLLSRC_HSE</a></div><div class="ttdeci">#define RCC_PLLCKSELR_PLLSRC_HSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14721">stm32h743xx.h:14721</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaca9d5c448a1868ef96cf9bb7804db2de"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaca9d5c448a1868ef96cf9bb7804db2de">RCC_AHB2ENR_D2SRAM1EN</a></div><div class="ttdeci">#define RCC_AHB2ENR_D2SRAM1EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l15288">stm32h743xx.h:15288</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacccc906cb3df07252188f3f032dab36a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacccc906cb3df07252188f3f032dab36a">RCC_PLLCFGR_PLL1FRACEN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL1FRACEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14760">stm32h743xx.h:14760</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae09a0202f441c1a43e69c62331d50a08"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a></div><div class="ttdeci">#define RCC_CFGR_SWS_HSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14485">stm32h743xx.h:14485</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae5b3281ecbe9e17b3f9bf737189183b5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae5b3281ecbe9e17b3f9bf737189183b5">RCC_AHB2ENR_D2SRAM3EN</a></div><div class="ttdeci">#define RCC_AHB2ENR_D2SRAM3EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l15294">stm32h743xx.h:15294</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaef5e44cbb084160a6004ca9951ec7318"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l10667">stm32h743xx.h:10667</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeffe166d187ebffffc8a3d6cbee864ea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeffe166d187ebffffc8a3d6cbee864ea">RCC_PLL1FRACR_FRACN1</a></div><div class="ttdeci">#define RCC_PLL1FRACR_FRACN1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14848">stm32h743xx.h:14848</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf075091ec4a9333ce9b1f9e0ae70f157"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf075091ec4a9333ce9b1f9e0ae70f157">RCC_D1CFGR_D1CPRE_Pos</a></div><div class="ttdeci">#define RCC_D1CFGR_D1CPRE_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14607">stm32h743xx.h:14607</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14305">stm32h743xx.h:14305</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf921ff3e34351696bdd78d5302c47f02"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf921ff3e34351696bdd78d5302c47f02">RCC_D1CFGR_HPRE_Pos</a></div><div class="ttdeci">#define RCC_D1CFGR_HPRE_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14550">stm32h743xx.h:14550</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga409771490258e51aa189077b63e2711b"><div class="ttname"><a href="group___peripheral__declaration.html#ga409771490258e51aa189077b63e2711b">FMC_Bank1_R</a></div><div class="ttdeci">#define FMC_Bank1_R</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02653">stm32h743xx.h:2653</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02524">stm32h743xx.h:2524</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga844ea28ba1e0a5a0e497f16b61ea306b"><div class="ttname"><a href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a></div><div class="ttdeci">#define FLASH</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02525">stm32h743xx.h:2525</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga92ec6d9ec2251fda7d4ce09748cd74b4"><div class="ttname"><a href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</a></div><div class="ttdeci">#define DBGMCU</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02665">stm32h743xx.h:2665</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga289057b052162696849fef25b656d3d9"><div class="ttname"><a href="group___peripheral__memory__map.html#ga289057b052162696849fef25b656d3d9">FLASH_BANK2_BASE</a></div><div class="ttdeci">#define FLASH_BANK2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02079">stm32h743xx.h:2079</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_gab108d99df2ac956b1b91e6903ee1d59c"><div class="ttname"><a href="group___peripheral__memory__map.html#gab108d99df2ac956b1b91e6903ee1d59c">D2_AXISRAM_BASE</a></div><div class="ttdeci">#define D2_AXISRAM_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02069">stm32h743xx.h:2069</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_gabf899864bb9f7d77266dcf5e20a5c63f"><div class="ttname"><a href="group___peripheral__memory__map.html#gabf899864bb9f7d77266dcf5e20a5c63f">FLASH_BANK1_BASE</a></div><div class="ttdeci">#define FLASH_BANK1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02078">stm32h743xx.h:2078</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_gad34cd4503d35fd7c21fe99b9fb15ce54"><div class="ttname"><a href="group___peripheral__memory__map.html#gad34cd4503d35fd7c21fe99b9fb15ce54">D1_AXISRAM_BASE</a></div><div class="ttdeci">#define D1_AXISRAM_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02067">stm32h743xx.h:2067</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___defines_html_ga40e1495541cbb4acbe3f1819bd87a9fe"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___defines.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a></div><div class="ttdeci">#define VECT_TAB_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32h7xx_8c_source.html#l00087">system_stm32h7xx.c:86</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___functions_html_ga93f514700ccf00d08dbdcff7f1224eb2"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a></div><div class="ttdeci">void SystemInit(void)</div><div class="ttdoc">Setup the microcontroller system Initialize the FPU setting and vector table location configuration.</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32h7xx_8c_source.html#l00140">system_stm32h7xx.c:140</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___functions_html_gae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable cont...</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32h7xx_8c_source.html#l00311">system_stm32h7xx.c:311</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___includes_html_ga4dcbff36a4b1cfd045c01d59084255d0"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___includes.html#ga4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a></div><div class="ttdeci">#define CSI_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32h7xx_8c_source.html#l00055">system_stm32h7xx.c:55</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___includes_html_gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32h7xx_8c_source.html#l00059">system_stm32h7xx.c:59</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___includes_html_gaeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32h7xx_8c_source.html#l00051">system_stm32h7xx.c:51</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___variables_html_gaa3016e42a01e5655e438fcf76e4ba5b0"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a></div><div class="ttdeci">uint32_t SystemD2Clock</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32h7xx_8c_source.html#l00114">system_stm32h7xx.c:114</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___variables_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32h7xx_8c_source.html#l00113">system_stm32h7xx.c:113</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___variables_html_gac0142b24f5548d68accaf0d9b795c9e1"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a></div><div class="ttdeci">const uint8_t D1CorePrescTable[16]</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32h7xx_8c_source.html#l00115">system_stm32h7xx.c:115</a></div></div>
<div class="ttc" id="amath_8h_html"><div class="ttname"><a href="math_8h.html">math.h</a></div><div class="ttdoc">Common math functions.</div></div>
<div class="ttc" id="astm32h7xx_8h_html"><div class="ttname"><a href="stm32h7xx_8h.html">stm32h7xx.h</a></div><div class="ttdoc">CMSIS STM32H7xx Device Peripheral Access Layer Header File.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
