$date
	Fri Oct 24 09:53:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tristate_tb $end
$var wire 8 ! out [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 1 # en $end
$scope module uut $end
$var wire 8 $ a [7:0] $end
$var wire 1 # en $end
$var wire 8 % out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bz %
b0 $
0#
b0 "
bz !
$end
#10
b11001100 !
b11001100 %
1#
b11001100 "
b11001100 $
#20
bz !
bz %
0#
#30
