// Seed: 4257223527
module module_0 (
    output wand  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    input  uwire id_3
    , id_6,
    input  wire  id_4
);
  assign #id_7 id_7 = id_6;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri id_4,
    input wor id_5,
    input supply1 id_6,
    input uwire id_7,
    output wire id_8,
    input tri id_9,
    input wand id_10,
    input tri0 id_11,
    output wand id_12,
    input tri1 id_13,
    output wand id_14,
    output tri0 id_15,
    output tri0 id_16,
    input tri1 id_17
    , id_20,
    output wire id_18
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_6,
      id_4,
      id_6
  );
  assign modCall_1.id_6 = 0;
  assign id_20 = 1;
  wire id_21;
  wire id_22;
  wire id_23;
  assign id_12 = id_7;
endmodule
