// Seed: 2929860728
module module_0 #(
    parameter id_5 = 32'd26
) (
    input id_2,
    output id_3,
    output logic id_4,
    input logic _id_5,
    output id_6,
    output id_7,
    input logic id_8,
    input id_9
);
  rpmos ("", 1, 1);
  logic id_10, id_11;
  logic id_12 = id_12;
  assign id_3 = 1'd0;
  logic id_13, id_14, id_15 = id_14;
  logic id_16;
  type_27(
      1, id_6[1'b0|1-(1*id_5)&&1<<1]
  ); type_28(
      id_14
  );
  logic id_17 = id_15;
  always begin
    id_5 <= 1;
  end
  logic id_18, id_19;
endmodule
module module_1 #(
    parameter id_1 = 32'd68,
    parameter id_2 = 32'd67
);
  logic _id_1 (
      1,
      id_2
  );
  assign id_2[1 : ""&id_2][1-id_1] = 1'b0;
endmodule
