#ifndef __MT7628_LITE_UART__
#define __MT7628_LITE_UART__

#define RT2880_UART_RBR_OFFSET	0x00
#define RT2880_UART_TBR_OFFSET	0x00
#define RT2880_UART_IER_OFFSET	0x04
#define RT2880_UART_IIR_OFFSET	0x08
#define RT2880_UART_FCR_OFFSET	0x08
#define RT2880_UART_LCR_OFFSET	0x0C
#define RT2880_UART_MCR_OFFSET	0x10
#define RT2880_UART_LSR_OFFSET	0x14
#define RT2880_UART_DLL_OFFSET	0x00
#define RT2880_UART_DLM_OFFSET	0x04

#define RBR(x)		__REG(RALINK_SYSCTL_BASE+(x)+RT2880_UART_RBR_OFFSET)
#define TBR(x)		__REG(RALINK_SYSCTL_BASE+(x)+RT2880_UART_TBR_OFFSET)
#define IER(x)		__REG(RALINK_SYSCTL_BASE+(x)+RT2880_UART_IER_OFFSET)
#define IIR(x)		__REG(RALINK_SYSCTL_BASE+(x)+RT2880_UART_IIR_OFFSET)
#define FCR(x)		__REG(RALINK_SYSCTL_BASE+(x)+RT2880_UART_FCR_OFFSET)
#define LCR(x)		__REG(RALINK_SYSCTL_BASE+(x)+RT2880_UART_LCR_OFFSET)
#define MCR(x)		__REG(RALINK_SYSCTL_BASE+(x)+RT2880_UART_MCR_OFFSET)
#define LSR(x)		__REG(RALINK_SYSCTL_BASE+(x)+RT2880_UART_LSR_OFFSET)
#define DLL(x)		__REG(RALINK_SYSCTL_BASE+(x)+RT2880_UART_DLL_OFFSET)
#define DLM(x)		__REG(RALINK_SYSCTL_BASE+(x)+RT2880_UART_DLM_OFFSET)

#define SERIAL_CLOCK_DIVISOR 16

#endif