{
    "ImportPassName": "VerilogVerilatorImportPass",
    "verilog_hash": "b4ac170534561f4c7e1b44d88264dcf4760a4d161f148b3c226b613ec9d9603adccfac8de205d4a7b3630edd9ff6f27adbcc318ea73f81ddd2da9f2d494ed096",
    "vl_line_trace": false,
    "vl_coverage": false,
    "vl_line_coverage": false,
    "vl_toggle_coverage": false,
    "vl_mk_dir": "obj_dir_HarnessVRTL__n_20__d_13",
    "vl_enable_assert": true,
    "vl_W_lint": true,
    "vl_W_style": true,
    "vl_W_fatal": true,
    "vl_Wno_list": [
        "UNOPTFLAT",
        "UNSIGNED",
        "WIDTH"
    ],
    "vl_xinit": "zeros",
    "vl_trace": true,
    "vl_trace_timescale": "10ps",
    "vl_trace_cycle_time": 100,
    "vl_trace_on_demand": false,
    "vl_trace_on_demand_portname": "",
    "c_flags": "",
    "c_include_path": [],
    "c_srcs": [],
    "ld_flags": "",
    "ld_libs": ""
}