module bw_io_jp_sstl_odt_oebscan(test_mode_oe ,bsr_hiz_l ,in ,update_dr
      ,mode_ctl ,shift_dr ,clock_dr ,bsr_so ,out ,bsr_si );
output		bsr_so ;
output		out ;
input		test_mode_oe ;
input		bsr_hiz_l ;
input		in ;
input		update_dr ;
input		mode_ctl ;
input		shift_dr ;
input		clock_dr ;
input		bsr_si ;
 
wire		 ;
wire		upd_hiz ;
wire		net037 ;
wire		net039 ;
wire		net046 ;
wire		net047 ;
wire		net54 ;
 
 
bw_u1_muxi21_2x bs_mux (
     .z               (net54 ),
     .d0              (in ),
     .d1              (upd_hiz ),
     .s               (net021 ) );
bw_u1_inv_1x hiz_inv (
     .z               (upd_hiz ),
     .a               (net037 ) );
bw_u1_inv_1x se_inv (
     .z               (net039 ),
     .a               (test_mode_oe ) );
bw_u1_nand3_1x hiz_nand (
     .z               (net037 ),
     .a               (net046 ),
     .b               (bsr_hiz_l ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ;
wire		 ;
wire		net037 ;
wire		net039 ;
wire		net046 ;
wire		net047 ;
wire		net54 ;
 
 
bw_u1_muxi21_2x bs_mux (
     .z               (net54 ),
     .d0              (in ),
     .d1              (upd_hiz ),
     .s               (net021 ) );
bw_u1_inv_1x hiz_inv (
     .z               (upd_hiz ),
     .a               (net037 ) );
bw_u1_inv_1x se_inv (
     .z               (net039 ),
     .a               (test_mode_oe ) );
bw_u1_nand3_1x hiz_nand (
     .z               (net037 ),
     .a               (net046 ),
     .b               (bsr_hiz_l ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ;
wire		 ;
wire		net039 ;
wire		net046 ;
wire		net047 ;
wire		net54 ;
 
 
bw_u1_muxi21_2x bs_mux (
     .z               (net54 ),
     .d0              (in ),
     .d1              (upd_hiz ),
     .s               (net021 ) );
bw_u1_inv_1x hiz_inv (
     .z               (upd_hiz ),
     .a               (net037 ) );
bw_u1_inv_1x se_inv (
     .z               (net039 ),
     .a               (test_mode_oe ) );
bw_u1_nand3_1x hiz_nand (
     .z               (net037 ),
     .a               (net046 ),
     .b               (bsr_hiz_l ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ;
wire		 ;
wire		net046 ;
wire		net047 ;
wire		net54 ;
 
 
bw_u1_muxi21_2x bs_mux (
     .z               (net54 ),
     .d0              (in ),
     .d1              (upd_hiz ),
     .s               (net021 ) );
bw_u1_inv_1x hiz_inv (
     .z               (upd_hiz ),
     .a               (net037 ) );
bw_u1_inv_1x se_inv (
     .z               (net039 ),
     .a               (test_mode_oe ) );
bw_u1_nand3_1x hiz_nand (
     .z               (net037 ),
     .a               (net046 ),
     .b               (bsr_hiz_l ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ;
wire		 ;
wire		net047 ;
wire		net54 ;
 
 
bw_u1_muxi21_2x bs_mux (
     .z               (net54 ),
     .d0              (in ),
     .d1              (upd_hiz ),
     .s               (net021 ) );
bw_u1_inv_1x hiz_inv (
     .z               (upd_hiz ),
     .a               (net037 ) );
bw_u1_inv_1x se_inv (
     .z               (net039 ),
     .a               (test_mode_oe ) );
bw_u1_nand3_1x hiz_nand (
     .z               (net037 ),
     .a               (net046 ),
     .b               (bsr_hiz_l ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ;
wire		 ;
wire		net54 ;
 
 
bw_u1_muxi21_2x bs_mux (
     .z               (net54 ),
     .d0              (in ),
     .d1              (upd_hiz ),
     .s               (net021 ) );
bw_u1_inv_1x hiz_inv (
     .z               (upd_hiz ),
     .a               (net037 ) );
bw_u1_inv_1x se_inv (
     .z               (net039 ),
     .a               (test_mode_oe ) );
bw_u1_nand3_1x hiz_nand (
     .z               (net037 ),
     .a               (net046 ),
     .b               (bsr_hiz_l ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ;
wire		 ;
 
 
bw_u1_muxi21_2x bs_mux (
     .z               (net54 ),
     .d0              (in ),
     .d1              (upd_hiz ),
     .s               (net021 ) );
bw_u1_inv_1x hiz_inv (
     .z               (upd_hiz ),
     .a               (net037 ) );
bw_u1_inv_1x se_inv (
     .z               (net039 ),
     .a               (test_mode_oe ) );
bw_u1_nand3_1x hiz_nand (
     .z               (net037 ),
     .a               (net046 ),
     .b               (bsr_hiz_l ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ;
 
 
bw_u1_muxi21_2x  (
     .z               (net54 ),
     .d0              (in ),
     .d1              (upd_hiz ),
     .s               (net021 ) );
bw_u1_inv_1x hiz_inv (
     .z               (upd_hiz ),
     .a               (net037 ) );
bw_u1_inv_1x se_inv (
     .z               (net039 ),
     .a               (test_mode_oe ) );
bw_u1_nand3_1x hiz_nand (
     .z               (net037 ),
     .a               (net046 ),
     .b               (bsr_hiz_l ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 (
     .z               ( ),
     .d0              (in ),
     .d1              (upd_hiz ),
     .s               (net021 ) );
bw_u1_inv_1x hiz_inv (
     .z               (upd_hiz ),
     .a               (net037 ) );
bw_u1_inv_1x se_inv (
     .z               (net039 ),
     .a               (test_mode_oe ) );
bw_u1_nand3_1x hiz_nand (
     .z               (net037 ),
     .a               (net046 ),
     .b               (bsr_hiz_l ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ),
     .d0              ( ),
     .d1              (upd_hiz ),
     .s               (net021 ) );
bw_u1_inv_1x hiz_inv (
     .z               (upd_hiz ),
     .a               (net037 ) );
bw_u1_inv_1x se_inv (
     .z               (net039 ),
     .a               (test_mode_oe ) );
bw_u1_nand3_1x hiz_nand (
     .z               (net037 ),
     .a               (net046 ),
     .b               (bsr_hiz_l ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ),
     .d1              ( ),
     .s               (net021 ) );
bw_u1_inv_1x hiz_inv (
     .z               (upd_hiz ),
     .a               (net037 ) );
bw_u1_inv_1x se_inv (
     .z               (net039 ),
     .a               (test_mode_oe ) );
bw_u1_nand3_1x hiz_nand (
     .z               (net037 ),
     .a               (net046 ),
     .b               (bsr_hiz_l ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ),
     .s               ( ) );
bw_u1_inv_1x hiz_inv (
     .z               (upd_hiz ),
     .a               (net037 ) );
bw_u1_inv_1x se_inv (
     .z               (net039 ),
     .a               (test_mode_oe ) );
bw_u1_nand3_1x hiz_nand (
     .z               (net037 ),
     .a               (net046 ),
     .b               (bsr_hiz_l ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ) );
bw_u1_inv_1x  (
     .z               (upd_hiz ),
     .a               (net037 ) );
bw_u1_inv_1x se_inv (
     .z               (net039 ),
     .a               (test_mode_oe ) );
bw_u1_nand3_1x hiz_nand (
     .z               (net037 ),
     .a               (net046 ),
     .b               (bsr_hiz_l ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 (
     .z               ( ),
     .a               (net037 ) );
bw_u1_inv_1x se_inv (
     .z               (net039 ),
     .a               (test_mode_oe ) );
bw_u1_nand3_1x hiz_nand (
     .z               (net037 ),
     .a               (net046 ),
     .b               (bsr_hiz_l ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ),
     .a               ( ) );
bw_u1_inv_1x se_inv (
     .z               (net039 ),
     .a               (test_mode_oe ) );
bw_u1_nand3_1x hiz_nand (
     .z               (net037 ),
     .a               (net046 ),
     .b               (bsr_hiz_l ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ) );
bw_u1_inv_1x  (
     .z               (net039 ),
     .a               (test_mode_oe ) );
bw_u1_nand3_1x hiz_nand (
     .z               (net037 ),
     .a               (net046 ),
     .b               (bsr_hiz_l ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 (
     .z               ( ),
     .a               (test_mode_oe ) );
bw_u1_nand3_1x hiz_nand (
     .z               (net037 ),
     .a               (net046 ),
     .b               (bsr_hiz_l ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ),
     .a               ( ) );
bw_u1_nand3_1x hiz_nand (
     .z               (net037 ),
     .a               (net046 ),
     .b               (bsr_hiz_l ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ) );
bw_u1_nand3_1x  (
     .z               (net037 ),
     .a               (net046 ),
     .b               (bsr_hiz_l ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 (
     .z               ( ),
     .a               (net046 ),
     .b               (bsr_hiz_l ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ),
     .a               ( ),
     .b               (bsr_hiz_l ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ),
     .b               ( ),
     .c               (net039 ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ),
     .c               ( ) );
bw_u1_inv_2x ctl_inv2x (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ) );
bw_u1_inv_2x  (
     .z               (net021 ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 (
     .z               ( ),
     .a               (net047 ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ),
     .a               ( ) );
bw_io_jp_bs_baseblk bs_baseblk (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ) );
bw_io_jp_bs_baseblk  (
     .upd_q           (net046 ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 (
     .upd_q           ( ),
     .bsr_si          (bsr_si ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ),
     .bsr_si          ( ),
     .update_dr       (update_dr ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ),
     .update_dr       ( ),
     .clock_dr        (clock_dr ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ),
     .clock_dr        ( ),
     .shift_dr        (shift_dr ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ),
     .shift_dr        ( ),
     .bsr_so          (bsr_so ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ),
     .bsr_so          ( ),
     .in              (in ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ),
     .in              ( ) );
bw_u1_inv_5x out_inv5x (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ) );
bw_u1_inv_5x  (
     .z               (out ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 (
     .z               ( ),
     .a               (net54 ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ),
     .a               ( ) );
bw_u1_nor2_1x ctl_nor1x (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ) );
bw_u1_nor2_1x  (
     .z               (net047 ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 (
     .z               ( ),
     .a               (mode_ctl ),
     .b               (test_mode_oe ) );
endmodule

 ),
     .a               ( ),
     .b               (test_mode_oe ) );
endmodule

 ),
     .b               ( ) );
endmodule

 ) );
endmodule

