Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate G:\verlog\logical_RTL\unnamed.qsys --block-symbol-file --output-directory=G:\verlog\logical_RTL\unnamed --family="MAX 10" --part=10M04SCE144I7G
Progress: Loading logical_RTL/unnamed.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 17.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: unnamed.altclkctrl_0: Targeting device family: MAX 10.
: unnamed.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate G:\verlog\logical_RTL\unnamed.qsys --synthesis=VERILOG --output-directory=G:\verlog\logical_RTL\unnamed\synthesis --family="MAX 10" --part=10M04SCE144I7G
Progress: Loading logical_RTL/unnamed.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 17.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: unnamed.altclkctrl_0: Targeting device family: MAX 10.
: unnamed.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: unnamed: Generating unnamed "unnamed" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity unnamed_altclkctrl_0.
Info: altclkctrl_0: "unnamed" instantiated altclkctrl "altclkctrl_0"
Info: unnamed: Done "unnamed" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
