#include <stdbool.h>
#include <stdint.h>
#include <string.h>

#include "soc.h"

#ifdef STM32G0

#include "UART/UART.h"
#include "UART_STM32.h"
#include "GPIO/Device/GPIO_STM32.h"

UART_HandleTypeDef g_uart[hwUART_Index_MAX];

USART_TypeDef *UART_Map_Soc_Base(hwUART_Index index)
{
    switch (index)
    {
#if defined(UART1_BASE)
        case hwUART_Index_0:
            return UART1;
#endif
#if defined(USART1_BASE)
        case hwUART_Index_0:
            return USART1;
#endif

#if defined(UART2_BASE)
        case hwUART_Index_1:
            return UART2;
#endif
#if defined(USART2_BASE)
        case hwUART_Index_1:
            return USART2;
#endif

#if defined(UART3_BASE)
        case hwUART_Index_2:
            return UART3;
#endif
#if defined(USART3_BASE)
        case hwUART_Index_2:
            return USART3;
#endif

#if defined(UART4_BASE)
        case hwUART_Index_3:
            return UART4;
#endif
#if defined(USART4_BASE)
        case hwUART_Index_3:
            return USART4;
#endif

#if defined(UART5_BASE)
        case hwUART_Index_4:
            return UART5;
#endif
#if defined(USART5_BASE)
        case hwUART_Index_4:
            return USART5;
#endif

#if defined(UART6_BASE)
        case hwUART_Index_5:
            return UART6;
#endif
#if defined(USART6_BASE)
        case hwUART_Index_5:
            return USART6;
#endif

#if defined(LPUART1_BASE)
        case hwUART_Index_L1:
            return LPUART1;
#endif

#if defined(LPUART2_BASE)
        case hwUART_Index_L2:
            return LPUART2;
#endif

        default:
            break;
    }

    return NULL;
}

static void UART_EnableClock(hwUART_Index index)
{
    switch (index)
    {
#if defined(UART1_BASE)
        case hwUART_Index_0:
            __HAL_RCC_UART1_CLK_ENABLE();
            break;
#endif
#if defined(USART1_BASE)
        case hwUART_Index_0:
            __HAL_RCC_USART1_CLK_ENABLE();
            break;
#endif

#if defined(UART2_BASE)
        case hwUART_Index_1:
            __HAL_RCC_UART2_CLK_ENABLE();
            break;
#endif
#if defined(USART2_BASE)
        case hwUART_Index_1:
            __HAL_RCC_USART2_CLK_ENABLE();
            break;
#endif

#if defined(UART3_BASE)
        case hwUART_Index_2:
            __HAL_RCC_UART3_CLK_ENABLE();
            break;
#endif
#if defined(USART3_BASE)
        case hwUART_Index_2:
            __HAL_RCC_USART3_CLK_ENABLE();
            break;
#endif

#if defined(UART4_BASE)
        case hwUART_Index_3:
            __HAL_RCC_UART4_CLK_ENABLE();
            break;
#endif
#if defined(USART4_BASE)
        case hwUART_Index_3:
            __HAL_RCC_USART4_CLK_ENABLE();
            break;
#endif

#if defined(UART5_BASE)
        case hwUART_Index_4:
            __HAL_RCC_UART5_CLK_ENABLE();
            break;
#endif
#if defined(USART5_BASE)
        case hwUART_Index_4:
            __HAL_RCC_USART5_CLK_ENABLE();
            break;
#endif

#if defined(UART6_BASE)
        case hwUART_Index_5:
            __HAL_RCC_UART6_CLK_ENABLE();
            break;
#endif
#if defined(USART6_BASE)
        case hwUART_Index_5:
            __HAL_RCC_USART6_CLK_ENABLE();
            break;
#endif

#if defined(LPUART1_BASE)
        case hwUART_Index_L1:
            __HAL_RCC_LPUART1_CLK_ENABLE();
            break;
#endif

#if defined(LPUART2_BASE)
        case hwUART_Index_L2:
            __HAL_RCC_LPUART2_CLK_ENABLE();
            break;
#endif

        default:
            break;
    }
}

static void UART_DisableClock(hwUART_Index index)
{
    switch (index)
    {
#if defined(UART1_BASE)
        case hwUART_Index_0:
            __HAL_RCC_UART1_CLK_DISABLE();
            break;
#endif
#if defined(USART1_BASE)
        case hwUART_Index_0:
            __HAL_RCC_USART1_CLK_DISABLE();
            break;
#endif

#if defined(UART2_BASE)
        case hwUART_Index_1:
            __HAL_RCC_UART2_CLK_DISABLE();
            break;
#endif
#if defined(USART2_BASE)
        case hwUART_Index_1:
            __HAL_RCC_USART2_CLK_DISABLE();
            break;
#endif

#if defined(UART3_BASE)
        case hwUART_Index_2:
            __HAL_RCC_UART3_CLK_DISABLE();
            break;
#endif
#if defined(USART3_BASE)
        case hwUART_Index_2:
            __HAL_RCC_USART3_CLK_DISABLE();
            break;
#endif

#if defined(UART4_BASE)
        case hwUART_Index_3:
            __HAL_RCC_UART4_CLK_DISABLE();
            break;
#endif
#if defined(USART4_BASE)
        case hwUART_Index_3:
            __HAL_RCC_USART4_CLK_DISABLE();
            break;
#endif

#if defined(UART5_BASE)
        case hwUART_Index_4:
            __HAL_RCC_UART5_CLK_DISABLE();
            break;
#endif
#if defined(USART5_BASE)
        case hwUART_Index_4:
            __HAL_RCC_USART5_CLK_DISABLE();
            break;
#endif

#if defined(UART6_BASE)
        case hwUART_Index_5:
            __HAL_RCC_UART6_CLK_DISABLE();
            break;
#endif
#if defined(USART6_BASE)
        case hwUART_Index_5:
            __HAL_RCC_USART6_CLK_DISABLE();
            break;
#endif

#if defined(LPUART1_BASE)
        case hwUART_Index_L1:
            __HAL_RCC_LPUART1_CLK_DISABLE();
            break;
#endif

#if defined(LPUART2_BASE)
        case hwUART_Index_L2:
            __HAL_RCC_LPUART2_CLK_DISABLE();
            break;
#endif

        default:
            break;
    }
}

hwUART_OpResult UART_Instance_Init(
    hwUART_Index index,
    uint32_t baudrate,
    bool rts_cts,
    uint8_t data_bits,
    UART_Parity parity,
    uint8_t stop_bits
)
{
    USART_TypeDef *base = UART_Map_Soc_Base(index);

    if (base == NULL)
        return hwUART_InvalidParameter;

    UART_EnableClock(index);

    UART_HandleTypeDef *huart = &g_uart[index];
    memset(huart, 0, sizeof(*huart));

    huart->Instance = base;
    huart->Init.BaudRate = baudrate * 3;

    switch (data_bits)
    {
#ifdef UART_WORDLENGTH_7B
        case 7: huart->Init.WordLength = UART_WORDLENGTH_7B; break;
#endif
        case 8: huart->Init.WordLength = UART_WORDLENGTH_8B; break;
        case 9: huart->Init.WordLength = UART_WORDLENGTH_9B; break;
        default: return hwUART_InvalidParameter;
    }

    huart->Init.StopBits = (stop_bits == 2) ? UART_STOPBITS_2 : UART_STOPBITS_1;

    switch (parity)
    {
        case UART_Parity_None: huart->Init.Parity = UART_PARITY_NONE; break;
        case UART_Parity_Even: huart->Init.Parity = UART_PARITY_EVEN; break;
        case UART_Parity_Odd:  huart->Init.Parity = UART_PARITY_ODD;  break;
        default: return hwUART_InvalidParameter;
    }

    huart->Init.Mode      = UART_MODE_TX_RX;
    huart->Init.HwFlowCtl = rts_cts ? UART_HWCONTROL_RTS_CTS : UART_HWCONTROL_NONE;

    huart->Init.OverSampling = UART_OVERSAMPLING_16;

    huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;

    huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;

    if (HAL_UART_Init(huart) != HAL_OK)
        return hwUART_HwError;

    return hwUART_OK;
}

hwUART_OpResult UART_Instance_DeInit(hwUART_Index index)
{
    if (HAL_UART_DeInit(&g_uart[index]) != HAL_OK)
        return hwUART_HwError;

    UART_DisableClock(index);

    return hwUART_OK;
}

static void UART_HAL_IRQHandler(hwUART_Index index)
{
    if (index < hwUART_Index_MAX)
        HAL_UART_IRQHandler(&g_uart[index]);
}

#if defined(UART1_BASE)
void UART1_IRQHandler(void)
{
    UART_HAL_IRQHandler(hwUART_Index_0);
}
#endif
#if defined(USART1_BASE)
void USART1_IRQHandler(void)
{
    UART_HAL_IRQHandler(hwUART_Index_0);
}
#endif

#if defined (STM32G0B1xx) || defined (STM32G0C1xx)
#if defined(UART2_BASE) || defined(USART2_BASE) || defined(LPUART2_BASE)
void USART2_LPUART2_IRQHandler(void)
{
#if defined(UART2_BASE) || defined(USART2_BASE) 
    UART_HAL_IRQHandler(hwUART_Index_1);
#endif
#if defined(LPUART2_BASE)
    UART_HAL_IRQHandler(hwUART_Index_L2);
#endif
}
#endif
#else
#if defined(UART2_BASE)
void UART2_IRQHandler(void)
{
    UART_HAL_IRQHandler(hwUART_Index_1);
}
#endif
#if defined(USART2_BASE)
void USART2_IRQHandler(void)
{
    UART_HAL_IRQHandler(hwUART_Index_1);
}
#endif
#endif

#if defined (STM32G0B0xx)
#if defined(UART3_BASE) || defined(USART3_BASE) || defined(UART4_BASE) || defined(USART4_BASE) || \
    defined(UART5_BASE) || defined(USART5_BASE) || defined(UART6_BASE) || defined(USART6_BASE)
void USART3_4_5_6_IRQHandler(void)
{
#if defined(USART3_BASE) || defined(USART3_BASE)
    UART_HAL_IRQHandler(hwUART_Index_2);
#endif
#if defined(USART4_BASE) || defined(USART4_BASE)
    UART_HAL_IRQHandler(hwUART_Index_3);
#endif
#if defined(USART5_BASE) || defined(USART5_BASE)
    UART_HAL_IRQHandler(hwUART_Index_4);
#endif
#if defined(USART6_BASE) || defined(USART6_BASE)
    UART_HAL_IRQHandler(hwUART_Index_5);
#endif
}
#endif
#endif

#if defined (STM32G0B1xx) || defined (STM32G0C1xx)
#if defined(UART3_BASE) || defined(USART3_BASE) || defined(UART4_BASE) || defined(USART4_BASE) || \
    defined(UART5_BASE) || defined(USART5_BASE) || defined(UART6_BASE) || defined(USART6_BASE) || \
    defined(LPUART1_BASE)
void USART3_4_5_6_LPUART1_IRQHandler(void)
{
#if defined(USART3_BASE) || defined(USART3_BASE)
    UART_HAL_IRQHandler(hwUART_Index_2);
#endif
#if defined(USART4_BASE) || defined(USART4_BASE)
    UART_HAL_IRQHandler(hwUART_Index_3);
#endif
#if defined(USART5_BASE) || defined(USART5_BASE)
    UART_HAL_IRQHandler(hwUART_Index_4);
#endif
#if defined(USART6_BASE) || defined(USART6_BASE)
    UART_HAL_IRQHandler(hwUART_Index_5);
#endif
#if defined(LPUART1_BASE)
    UART_HAL_IRQHandler(hwUART_Index_L1);
#endif
}
#endif
#endif

#if defined (STM32G070xx)
#if defined(UART3_BASE) || defined(USART3_BASE) || defined(UART4_BASE) || defined(USART4_BASE)
void USART3_4_IRQHandler(void)
{
#if defined(USART3_BASE) || defined(USART3_BASE)
    UART_HAL_IRQHandler(hwUART_Index_2);
#endif
#if defined(USART4_BASE) || defined(USART4_BASE)
    UART_HAL_IRQHandler(hwUART_Index_3);
#endif
}
#endif
#endif

#if defined (STM32G071xx) || defined (STM32G081xx)
#if defined(UART3_BASE) || defined(USART3_BASE) || defined(UART4_BASE) || defined(USART4_BASE) || \
    defined(LPUART1_BASE)
void USART3_4_LPUART1_IRQHandler(void)
{
#if defined(USART3_BASE) || defined(USART3_BASE)
    UART_HAL_IRQHandler(hwUART_Index_2);
#endif
#if defined(USART4_BASE) || defined(USART4_BASE)
    UART_HAL_IRQHandler(hwUART_Index_3);
#endif
#if defined(LPUART1_BASE)
    UART_HAL_IRQHandler(hwUART_Index_L1);
#endif
}
#endif
#endif

void UART_NVIC_Init(hwUART_Index index)
{
    switch (index)
    {
#if defined(UART1_BASE)
        case hwUART_Index_0:
            HAL_NVIC_SetPriority(UART1_IRQn, UART_IRQ_NVIC_PRIORITY, UART_IRQ_NVIC_SUB_PRIORITY);
            HAL_NVIC_EnableIRQ(UART1_IRQn);
            break;
#endif
#if defined(USART1_BASE)
        case hwUART_Index_0:
            HAL_NVIC_SetPriority(USART1_IRQn, UART_IRQ_NVIC_PRIORITY, UART_IRQ_NVIC_SUB_PRIORITY);
            HAL_NVIC_EnableIRQ(USART1_IRQn);
            break;
#endif

#if defined (STM32G0B1xx) || defined (STM32G0C1xx)
#if defined(UART2_BASE) || defined(USART2_BASE)
        case hwUART_Index_1:
#endif
#if defined(LPUART2_BASE)
        case hwUART_Index_L2:
#endif
            HAL_NVIC_SetPriority(USART2_LPUART2_IRQn, UART_IRQ_NVIC_PRIORITY, UART_IRQ_NVIC_SUB_PRIORITY);
            HAL_NVIC_EnableIRQ(USART2_LPUART2_IRQn);
            break;
#else
#if defined(UART2_BASE)
        case hwUART_Index_1:
            HAL_NVIC_SetPriority(UART2_IRQn, UART_IRQ_NVIC_PRIORITY, UART_IRQ_NVIC_SUB_PRIORITY);
            HAL_NVIC_EnableIRQ(UART2_IRQn);
            break;
#endif
#if defined(USART2_BASE)
        case hwUART_Index_1:
            HAL_NVIC_SetPriority(USART2_IRQn, UART_IRQ_NVIC_PRIORITY, UART_IRQ_NVIC_SUB_PRIORITY);
            HAL_NVIC_EnableIRQ(USART2_IRQn);
            break;
#endif
#endif

#if defined (STM32G0B0xx)
#if defined(UART3_BASE) || defined(USART3_BASE) || defined(UART4_BASE) || defined(USART4_BASE) || \
    defined(UART5_BASE) || defined(USART5_BASE) || defined(UART6_BASE) || defined(USART6_BASE)
#endif
#if defined(UART3_BASE) || defined(USART3_BASE)
        case hwUART_Index_2:
#endif
#if defined(UART4_BASE) || defined(USART4_BASE)
        case hwUART_Index_3:
#endif
#if defined(UART5_BASE) || defined(USART5_BASE)
        case hwUART_Index_4:
#endif
#if defined(UART6_BASE) || defined(USART6_BASE)
        case hwUART_Index_5:
#endif
            HAL_NVIC_SetPriority(USART3_4_5_6_IRQn, UART_IRQ_NVIC_PRIORITY, UART_IRQ_NVIC_SUB_PRIORITY);
            HAL_NVIC_EnableIRQ(USART3_4_5_6_IRQn);
            break;
#endif

#if defined (STM32G0B1xx) || defined (STM32G0C1xx)
#if defined(UART3_BASE) || defined(USART3_BASE) || defined(UART4_BASE) || defined(USART4_BASE) || \
    defined(UART5_BASE) || defined(USART5_BASE) || defined(UART6_BASE) || defined(USART6_BASE) || \
    defined(LPUART1_BASE)
#if defined(UART3_BASE) || defined(USART3_BASE)
        case hwUART_Index_2:
#endif
#if defined(UART4_BASE) || defined(USART4_BASE)
        case hwUART_Index_3:
#endif
#if defined(UART5_BASE) || defined(USART5_BASE)
        case hwUART_Index_4:
#endif
#if defined(UART6_BASE) || defined(USART6_BASE)
        case hwUART_Index_5:
#endif
#if defined(LPUART1_BASE)
        case hwUART_Index_L1:
#endif
            HAL_NVIC_SetPriority(USART3_4_5_6_LPUART1_IRQn, UART_IRQ_NVIC_PRIORITY, UART_IRQ_NVIC_SUB_PRIORITY);
            HAL_NVIC_EnableIRQ(USART3_4_5_6_LPUART1_IRQn);
            break;
#endif
#endif

#if defined (STM32G070xx)
#if defined(UART3_BASE) || defined(USART3_BASE) || defined(UART4_BASE) || defined(USART4_BASE)
#if defined(UART3_BASE) || defined(USART3_BASE)
        case hwUART_Index_2:
#endif
#if defined(UART4_BASE) || defined(USART4_BASE)
        case hwUART_Index_3:
#endif
            HAL_NVIC_SetPriority(USART3_4_IRQn, UART_IRQ_NVIC_PRIORITY, UART_IRQ_NVIC_SUB_PRIORITY);
            HAL_NVIC_EnableIRQ(USART3_4_IRQn);
            break;
#endif
#endif

#if defined (STM32G071xx) || defined (STM32G081xx)
#if defined(UART3_BASE) || defined(USART3_BASE) || defined(UART4_BASE) || defined(USART4_BASE) || \
    defined(LPUART1_BASE)
#if defined(UART3_BASE) || defined(USART3_BASE)
        case hwUART_Index_2:
#endif
#if defined(UART4_BASE) || defined(USART4_BASE)
        case hwUART_Index_3:
#endif
#if defined(LPUART1_BASE)
        case hwUART_Index_L1:
#endif
            HAL_NVIC_SetPriority(USART3_4_LPUART1_IRQn, UART_IRQ_NVIC_PRIORITY, UART_IRQ_NVIC_SUB_PRIORITY);
            HAL_NVIC_EnableIRQ(USART3_4_LPUART1_IRQn);
            break;
#endif
#endif

        default:
            break;
    }
}

void UART_NVIC_DeInit(hwUART_Index index)
{
    switch (index)
    {
#if defined(UART1_BASE)
        case hwUART_Index_0:
            HAL_NVIC_DisableIRQ(UART1_IRQn);
            break;
#endif
#if defined(USART1_BASE)
        case hwUART_Index_0:
            HAL_NVIC_DisableIRQ(USART1_IRQn);
            break;
#endif

#if defined (STM32G0B1xx) || defined (STM32G0C1xx)
#if defined(UART2_BASE) || defined(USART2_BASE)
        case hwUART_Index_1:
#endif
#if defined(LPUART2_BASE)
        case hwUART_Index_L2:
#endif
#if (defined(UART2_BASE) || defined(USART2_BASE)) && (defined(LPUART2_BASE)
            if(!UART_Init_Status[hwUART_Index_1] && !UART_Init_Status[hwUART_Index_L2])
#endif
            {
                HAL_NVIC_DisableIRQ(USART2_LPUART2_IRQn);
            }
            break;
#else
#if defined(UART2_BASE)
        case hwUART_Index_1:
            HAL_NVIC_DisableIRQ(UART2_IRQn);
            break;
#endif
#if defined(USART2_BASE)
        case hwUART_Index_1:
            HAL_NVIC_DisableIRQ(USART2_IRQn);
            break;
#endif
#endif

#if defined(STM32G0B0xx)
#if defined(UART3_BASE) || defined(USART3_BASE)
        case hwUART_Index_2:
#endif
#if defined(UART4_BASE) || defined(USART4_BASE)
        case hwUART_Index_3:
#endif
#if defined(UART5_BASE) || defined(USART5_BASE)
        case hwUART_Index_4:
#endif
#if defined(UART6_BASE) || defined(USART6_BASE)
        case hwUART_Index_5:
#endif
        {
            bool uart3_6_used = false;

#if defined(UART3_BASE) || defined(USART3_BASE)
           if(UART_Init_Status[hwUART_Index_2])
            {
                uart3_6_used = true;
            }
#endif
#if defined(UART4_BASE) || defined(USART4_BASE)
            if(UART_Init_Status[hwUART_Index_3])
            {
                uart3_6_used = true;
            }
#endif
#if defined(UART5_BASE) || defined(USART5_BASE)
            if(UART_Init_Status[hwUART_Index_4])
            {
                uart3_6_used = true;
            }
#endif
#if defined(UART6_BASE) || defined(USART6_BASE)
            if(UART_Init_Status[hwUART_Index_5])
            {
                uart3_6_used = true;
            }
#endif
            if (!uart3_6_used)
            {
                HAL_NVIC_DisableIRQ(USART3_4_5_6_IRQn);
            }
            break;
        }
#endif

#if defined (STM32G0B1xx) || defined (STM32G0C1xx)
#if defined(UART3_BASE) || defined(USART3_BASE)
        case hwUART_Index_2:;
#endif
#if defined(UART4_BASE) || defined(USART4_BASE)
        case hwUART_Index_3:;
#endif
#if defined(UART5_BASE) || defined(USART5_BASE)
        case hwUART_Index_4:;
#endif
#if defined(UART6_BASE) || defined(USART6_BASE)
        case hwUART_Index_5:;
#endif
#if defined(LPUART1_BASE)
        case hwUART_Index_L1:;
#endif
        {
            bool uart3_6_l1_used = false;

#if defined(UART3_BASE) || defined(USART3_BASE)
           if(UART_Init_Status[hwUART_Index_2])
            {
                uart3_6_l1_used = true;
            }
#endif
#if defined(UART4_BASE) || defined(USART4_BASE)
            if(UART_Init_Status[hwUART_Index_3])
            {
                uart3_6_l1_used = true;
            }
#endif
#if defined(UART5_BASE) || defined(USART5_BASE)
            if(UART_Init_Status[hwUART_Index_4])
            {
                uart3_6_l1_used = true;
            }
#endif
#if defined(UART6_BASE) || defined(USART6_BASE)
            if(UART_Init_Status[hwUART_Index_5])
            {
                uart3_6_l1_used = true;
            }
#endif
#if defined(LPUART1_BASE)
            if(UART_Init_Status[hwUART_Index_L1])
            {
                uart3_6_l1_used = true;
            }
#endif
            if (!uart3_6_l1_used)
            {
                HAL_NVIC_DisableIRQ(USART3_4_5_6_LPUART1_IRQn);
            }
            break;
        }
#endif

#if defined (STM32G070xx)
#if defined(UART3_BASE) || defined(USART3_BASE) || defined(UART4_BASE) || defined(USART4_BASE)
#if defined(UART3_BASE) || defined(USART3_BASE)
        case hwUART_Index_2:
#endif
#if defined(UART4_BASE) || defined(USART4_BASE)
        case hwUART_Index_3:
#endif
#if (defined(UART3_BASE) || defined(USART3_BASE)) && (defined(UART4_BASE) || defined(USART4_BASE))
            if(!UART_Init_Status[hwUART_Index_2] && !UART_Init_Status[hwUART_Index_3])
#endif
            {
                HAL_NVIC_DisableIRQ(USART3_4_IRQn);
            }
            break;
#endif
#endif

#if defined (STM32G071xx) || defined (STM32G081xx)
#if defined(UART3_BASE) || defined(USART3_BASE) || defined(UART4_BASE) || defined(USART4_BASE)
#if defined(UART3_BASE) || defined(USART3_BASE)
        case hwUART_Index_2:;
#endif
#if defined(UART4_BASE) || defined(USART4_BASE)
        case hwUART_Index_3:;
#endif
#if defined(LPUART1_BASE)
        case hwUART_Index_L1:;
#endif
            bool uart3_4_l1_used = false;

#if defined(UART3_BASE) || defined(USART3_BASE)
           if(UART_Init_Status[hwUART_Index_2])
            {
                uart3_4_l1_used = true;
            }
#endif
#if defined(UART4_BASE) || defined(USART4_BASE)
            if(UART_Init_Status[hwUART_Index_3])
            {
                uart3_4_l1_used = true;
            }
#endif
#if defined(LPUART1_BASE)
            if(UART_Init_Status[hwUART_Index_L1])
            {
                uart3_4_l1_used = true;
            }
#endif
            if (!uart3_4_l1_used)
            {
                HAL_NVIC_DisableIRQ(USART3_4_LPUART1_IRQn);
            }
            break;
#endif
#endif

        default:
            break;
    }
}

#endif // STM32G0
