// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sha256_update (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ctx_data_0_address0,
        ctx_data_0_ce0,
        ctx_data_0_we0,
        ctx_data_0_d0,
        ctx_data_0_q0,
        ctx_data_0_address1,
        ctx_data_0_ce1,
        ctx_data_0_q1,
        ctx_data_1_address0,
        ctx_data_1_ce0,
        ctx_data_1_we0,
        ctx_data_1_d0,
        ctx_data_1_q0,
        ctx_data_1_address1,
        ctx_data_1_ce1,
        ctx_data_1_q1,
        ctx_data_2_address0,
        ctx_data_2_ce0,
        ctx_data_2_we0,
        ctx_data_2_d0,
        ctx_data_2_q0,
        ctx_data_2_address1,
        ctx_data_2_ce1,
        ctx_data_2_q1,
        ctx_data_3_address0,
        ctx_data_3_ce0,
        ctx_data_3_we0,
        ctx_data_3_d0,
        ctx_data_3_q0,
        ctx_data_3_address1,
        ctx_data_3_ce1,
        ctx_data_3_q1,
        ctx_datalen_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        data_address0,
        data_ce0,
        data_q0,
        len,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10
);

parameter    ap_ST_fsm_state1 = 130'd1;
parameter    ap_ST_fsm_state2 = 130'd2;
parameter    ap_ST_fsm_state3 = 130'd4;
parameter    ap_ST_fsm_state4 = 130'd8;
parameter    ap_ST_fsm_state5 = 130'd16;
parameter    ap_ST_fsm_state6 = 130'd32;
parameter    ap_ST_fsm_state7 = 130'd64;
parameter    ap_ST_fsm_state8 = 130'd128;
parameter    ap_ST_fsm_state9 = 130'd256;
parameter    ap_ST_fsm_state10 = 130'd512;
parameter    ap_ST_fsm_state11 = 130'd1024;
parameter    ap_ST_fsm_state12 = 130'd2048;
parameter    ap_ST_fsm_state13 = 130'd4096;
parameter    ap_ST_fsm_state14 = 130'd8192;
parameter    ap_ST_fsm_state15 = 130'd16384;
parameter    ap_ST_fsm_state16 = 130'd32768;
parameter    ap_ST_fsm_state17 = 130'd65536;
parameter    ap_ST_fsm_state18 = 130'd131072;
parameter    ap_ST_fsm_state19 = 130'd262144;
parameter    ap_ST_fsm_state20 = 130'd524288;
parameter    ap_ST_fsm_state21 = 130'd1048576;
parameter    ap_ST_fsm_state22 = 130'd2097152;
parameter    ap_ST_fsm_state23 = 130'd4194304;
parameter    ap_ST_fsm_state24 = 130'd8388608;
parameter    ap_ST_fsm_state25 = 130'd16777216;
parameter    ap_ST_fsm_state26 = 130'd33554432;
parameter    ap_ST_fsm_state27 = 130'd67108864;
parameter    ap_ST_fsm_state28 = 130'd134217728;
parameter    ap_ST_fsm_state29 = 130'd268435456;
parameter    ap_ST_fsm_state30 = 130'd536870912;
parameter    ap_ST_fsm_state31 = 130'd1073741824;
parameter    ap_ST_fsm_state32 = 130'd2147483648;
parameter    ap_ST_fsm_state33 = 130'd4294967296;
parameter    ap_ST_fsm_state34 = 130'd8589934592;
parameter    ap_ST_fsm_state35 = 130'd17179869184;
parameter    ap_ST_fsm_state36 = 130'd34359738368;
parameter    ap_ST_fsm_state37 = 130'd68719476736;
parameter    ap_ST_fsm_state38 = 130'd137438953472;
parameter    ap_ST_fsm_state39 = 130'd274877906944;
parameter    ap_ST_fsm_state40 = 130'd549755813888;
parameter    ap_ST_fsm_state41 = 130'd1099511627776;
parameter    ap_ST_fsm_state42 = 130'd2199023255552;
parameter    ap_ST_fsm_state43 = 130'd4398046511104;
parameter    ap_ST_fsm_state44 = 130'd8796093022208;
parameter    ap_ST_fsm_state45 = 130'd17592186044416;
parameter    ap_ST_fsm_state46 = 130'd35184372088832;
parameter    ap_ST_fsm_state47 = 130'd70368744177664;
parameter    ap_ST_fsm_state48 = 130'd140737488355328;
parameter    ap_ST_fsm_state49 = 130'd281474976710656;
parameter    ap_ST_fsm_state50 = 130'd562949953421312;
parameter    ap_ST_fsm_state51 = 130'd1125899906842624;
parameter    ap_ST_fsm_state52 = 130'd2251799813685248;
parameter    ap_ST_fsm_state53 = 130'd4503599627370496;
parameter    ap_ST_fsm_state54 = 130'd9007199254740992;
parameter    ap_ST_fsm_state55 = 130'd18014398509481984;
parameter    ap_ST_fsm_state56 = 130'd36028797018963968;
parameter    ap_ST_fsm_state57 = 130'd72057594037927936;
parameter    ap_ST_fsm_state58 = 130'd144115188075855872;
parameter    ap_ST_fsm_state59 = 130'd288230376151711744;
parameter    ap_ST_fsm_state60 = 130'd576460752303423488;
parameter    ap_ST_fsm_state61 = 130'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 130'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 130'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 130'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 130'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 130'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 130'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 130'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 130'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 130'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 130'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 130'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 130'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 130'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 130'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 130'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 130'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 130'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 130'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 130'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 130'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 130'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 130'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 130'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 130'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 130'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 130'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 130'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 130'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 130'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 130'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 130'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 130'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 130'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 130'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 130'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 130'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 130'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 130'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 130'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 130'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 130'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 130'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 130'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 130'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 130'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 130'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 130'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 130'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 130'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 130'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 130'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 130'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 130'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 130'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 130'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 130'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 130'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 130'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 130'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 130'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 130'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 130'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 130'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 130'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 130'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 130'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 130'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 130'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 130'd680564733841876926926749214863536422912;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] ctx_data_0_address0;
output   ctx_data_0_ce0;
output   ctx_data_0_we0;
output  [7:0] ctx_data_0_d0;
input  [7:0] ctx_data_0_q0;
output  [3:0] ctx_data_0_address1;
output   ctx_data_0_ce1;
input  [7:0] ctx_data_0_q1;
output  [3:0] ctx_data_1_address0;
output   ctx_data_1_ce0;
output   ctx_data_1_we0;
output  [7:0] ctx_data_1_d0;
input  [7:0] ctx_data_1_q0;
output  [3:0] ctx_data_1_address1;
output   ctx_data_1_ce1;
input  [7:0] ctx_data_1_q1;
output  [3:0] ctx_data_2_address0;
output   ctx_data_2_ce0;
output   ctx_data_2_we0;
output  [7:0] ctx_data_2_d0;
input  [7:0] ctx_data_2_q0;
output  [3:0] ctx_data_2_address1;
output   ctx_data_2_ce1;
input  [7:0] ctx_data_2_q1;
output  [3:0] ctx_data_3_address0;
output   ctx_data_3_ce0;
output   ctx_data_3_we0;
output  [7:0] ctx_data_3_d0;
input  [7:0] ctx_data_3_q0;
output  [3:0] ctx_data_3_address1;
output   ctx_data_3_ce1;
input  [7:0] ctx_data_3_q1;
input  [31:0] ctx_datalen_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
input  [31:0] p_read5;
input  [31:0] p_read6;
input  [31:0] p_read7;
input  [31:0] p_read8;
input  [31:0] p_read9;
input  [31:0] p_read10;
output  [5:0] data_address0;
output   data_ce0;
input  [7:0] data_q0;
input  [31:0] len;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] ctx_data_0_address0;
reg ctx_data_0_ce0;
reg ctx_data_0_we0;
reg ctx_data_0_ce1;
reg[3:0] ctx_data_1_address0;
reg ctx_data_1_ce0;
reg ctx_data_1_we0;
reg ctx_data_1_ce1;
reg[3:0] ctx_data_2_address0;
reg ctx_data_2_ce0;
reg ctx_data_2_we0;
reg ctx_data_2_ce1;
reg[3:0] ctx_data_3_address0;
reg ctx_data_3_ce0;
reg ctx_data_3_we0;
reg ctx_data_3_ce1;
reg data_ce0;

(* fsm_encoding = "none" *) reg   [129:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] empty_fu_335_p1;
reg   [6:0] empty_reg_710;
wire   [6:0] i_fu_399_p2;
reg   [6:0] i_reg_718;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln94_fu_394_p2;
wire   [0:0] icmp_ln98_fu_507_p2;
reg   [0:0] icmp_ln98_reg_731;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state33;
wire    grp_sha256_transform_fu_274_ap_start;
wire    grp_sha256_transform_fu_274_ap_done;
wire    grp_sha256_transform_fu_274_ap_idle;
wire    grp_sha256_transform_fu_274_ap_ready;
wire   [3:0] grp_sha256_transform_fu_274_data_0_address0;
wire    grp_sha256_transform_fu_274_data_0_ce0;
wire   [3:0] grp_sha256_transform_fu_274_data_0_address1;
wire    grp_sha256_transform_fu_274_data_0_ce1;
wire   [3:0] grp_sha256_transform_fu_274_data_1_address0;
wire    grp_sha256_transform_fu_274_data_1_ce0;
wire   [3:0] grp_sha256_transform_fu_274_data_1_address1;
wire    grp_sha256_transform_fu_274_data_1_ce1;
wire   [3:0] grp_sha256_transform_fu_274_data_2_address0;
wire    grp_sha256_transform_fu_274_data_2_ce0;
wire   [3:0] grp_sha256_transform_fu_274_data_2_address1;
wire    grp_sha256_transform_fu_274_data_2_ce1;
wire   [3:0] grp_sha256_transform_fu_274_data_3_address0;
wire    grp_sha256_transform_fu_274_data_3_ce0;
wire   [3:0] grp_sha256_transform_fu_274_data_3_address1;
wire    grp_sha256_transform_fu_274_data_3_ce1;
wire   [31:0] grp_sha256_transform_fu_274_ap_return_0;
wire   [31:0] grp_sha256_transform_fu_274_ap_return_1;
wire   [31:0] grp_sha256_transform_fu_274_ap_return_2;
wire   [31:0] grp_sha256_transform_fu_274_ap_return_3;
wire   [31:0] grp_sha256_transform_fu_274_ap_return_4;
wire   [31:0] grp_sha256_transform_fu_274_ap_return_5;
wire   [31:0] grp_sha256_transform_fu_274_ap_return_6;
wire   [31:0] grp_sha256_transform_fu_274_ap_return_7;
reg   [6:0] i_0_reg_263;
wire    ap_CS_fsm_state130;
reg    grp_sha256_transform_fu_274_ap_start_reg;
wire    ap_CS_fsm_state32;
reg   [129:0] ap_NS_fsm;
wire    ap_NS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire   [63:0] zext_ln96_fu_405_p1;
wire   [63:0] zext_ln96_1_fu_490_p1;
reg   [31:0] ctx_datalen_0_fu_78;
wire   [31:0] add_ln97_fu_501_p2;
reg   [31:0] ctx_state_7_0_fu_82;
reg   [31:0] ctx_state_6_0_fu_86;
reg   [31:0] ctx_state_5_0_fu_90;
reg   [31:0] ctx_state_4_0_fu_94;
reg   [31:0] ctx_state_3_0_fu_98;
reg   [31:0] ctx_state_2_0_fu_102;
reg   [31:0] ctx_state_1_0_fu_106;
reg   [31:0] ctx_state_0_0_fu_110;
reg   [31:0] ctx_bitlen_1_0_fu_114;
wire   [31:0] select_ln100_fu_567_p3;
reg   [31:0] ctx_bitlen_0_0_fu_118;
wire   [31:0] add_ln100_1_fu_575_p2;
wire   [1:0] trunc_ln96_fu_476_p1;
wire   [29:0] lshr_ln_fu_480_p4;
wire   [0:0] icmp_ln100_fu_555_p2;
wire   [31:0] add_ln100_fu_561_p2;

// power-on initialization
initial begin
#0 ap_CS_fsm = 130'd1;
#0 grp_sha256_transform_fu_274_ap_start_reg = 1'b0;
end

sha256_transform grp_sha256_transform_fu_274(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sha256_transform_fu_274_ap_start),
    .ap_done(grp_sha256_transform_fu_274_ap_done),
    .ap_idle(grp_sha256_transform_fu_274_ap_idle),
    .ap_ready(grp_sha256_transform_fu_274_ap_ready),
    .ap_ce(1'b1),
    .ctx_state_0_read(ctx_state_0_0_fu_110),
    .ctx_state_1_read(ctx_state_1_0_fu_106),
    .ctx_state_2_read(ctx_state_2_0_fu_102),
    .ctx_state_3_read(ctx_state_3_0_fu_98),
    .ctx_state_4_read(ctx_state_4_0_fu_94),
    .ctx_state_5_read(ctx_state_5_0_fu_90),
    .ctx_state_6_read(ctx_state_6_0_fu_86),
    .ctx_state_7_read(ctx_state_7_0_fu_82),
    .data_0_address0(grp_sha256_transform_fu_274_data_0_address0),
    .data_0_ce0(grp_sha256_transform_fu_274_data_0_ce0),
    .data_0_q0(ctx_data_0_q0),
    .data_0_address1(grp_sha256_transform_fu_274_data_0_address1),
    .data_0_ce1(grp_sha256_transform_fu_274_data_0_ce1),
    .data_0_q1(ctx_data_0_q1),
    .data_1_address0(grp_sha256_transform_fu_274_data_1_address0),
    .data_1_ce0(grp_sha256_transform_fu_274_data_1_ce0),
    .data_1_q0(ctx_data_1_q0),
    .data_1_address1(grp_sha256_transform_fu_274_data_1_address1),
    .data_1_ce1(grp_sha256_transform_fu_274_data_1_ce1),
    .data_1_q1(ctx_data_1_q1),
    .data_2_address0(grp_sha256_transform_fu_274_data_2_address0),
    .data_2_ce0(grp_sha256_transform_fu_274_data_2_ce0),
    .data_2_q0(ctx_data_2_q0),
    .data_2_address1(grp_sha256_transform_fu_274_data_2_address1),
    .data_2_ce1(grp_sha256_transform_fu_274_data_2_ce1),
    .data_2_q1(ctx_data_2_q1),
    .data_3_address0(grp_sha256_transform_fu_274_data_3_address0),
    .data_3_ce0(grp_sha256_transform_fu_274_data_3_ce0),
    .data_3_q0(ctx_data_3_q0),
    .data_3_address1(grp_sha256_transform_fu_274_data_3_address1),
    .data_3_ce1(grp_sha256_transform_fu_274_data_3_ce1),
    .data_3_q1(ctx_data_3_q1),
    .ap_return_0(grp_sha256_transform_fu_274_ap_return_0),
    .ap_return_1(grp_sha256_transform_fu_274_ap_return_1),
    .ap_return_2(grp_sha256_transform_fu_274_ap_return_2),
    .ap_return_3(grp_sha256_transform_fu_274_ap_return_3),
    .ap_return_4(grp_sha256_transform_fu_274_ap_return_4),
    .ap_return_5(grp_sha256_transform_fu_274_ap_return_5),
    .ap_return_6(grp_sha256_transform_fu_274_ap_return_6),
    .ap_return_7(grp_sha256_transform_fu_274_ap_return_7)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sha256_transform_fu_274_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state33) & (1'b1 == ap_CS_fsm_state32))) begin
            grp_sha256_transform_fu_274_ap_start_reg <= 1'b1;
        end else if ((grp_sha256_transform_fu_274_ap_ready == 1'b1)) begin
            grp_sha256_transform_fu_274_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln98_reg_731 == 1'd1) & (1'b1 == ap_CS_fsm_state130))) begin
        ctx_bitlen_0_0_fu_118 <= add_ln100_1_fu_575_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        ctx_bitlen_0_0_fu_118 <= p_read1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln98_reg_731 == 1'd1) & (1'b1 == ap_CS_fsm_state130))) begin
        ctx_bitlen_1_0_fu_114 <= select_ln100_fu_567_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        ctx_bitlen_1_0_fu_114 <= p_read2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln98_fu_507_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ctx_datalen_0_fu_78 <= 32'd0;
    end else if (((icmp_ln98_fu_507_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        ctx_datalen_0_fu_78 <= add_ln97_fu_501_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        ctx_datalen_0_fu_78 <= ctx_datalen_read;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln98_reg_731 == 1'd1) & (1'b1 == ap_CS_fsm_state130))) begin
        ctx_state_0_0_fu_110 <= grp_sha256_transform_fu_274_ap_return_0;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        ctx_state_0_0_fu_110 <= p_read3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln98_reg_731 == 1'd1) & (1'b1 == ap_CS_fsm_state130))) begin
        ctx_state_1_0_fu_106 <= grp_sha256_transform_fu_274_ap_return_1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        ctx_state_1_0_fu_106 <= p_read4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln98_reg_731 == 1'd1) & (1'b1 == ap_CS_fsm_state130))) begin
        ctx_state_2_0_fu_102 <= grp_sha256_transform_fu_274_ap_return_2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        ctx_state_2_0_fu_102 <= p_read5;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln98_reg_731 == 1'd1) & (1'b1 == ap_CS_fsm_state130))) begin
        ctx_state_3_0_fu_98 <= grp_sha256_transform_fu_274_ap_return_3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        ctx_state_3_0_fu_98 <= p_read6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln98_reg_731 == 1'd1) & (1'b1 == ap_CS_fsm_state130))) begin
        ctx_state_4_0_fu_94 <= grp_sha256_transform_fu_274_ap_return_4;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        ctx_state_4_0_fu_94 <= p_read7;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln98_reg_731 == 1'd1) & (1'b1 == ap_CS_fsm_state130))) begin
        ctx_state_5_0_fu_90 <= grp_sha256_transform_fu_274_ap_return_5;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        ctx_state_5_0_fu_90 <= p_read8;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln98_reg_731 == 1'd1) & (1'b1 == ap_CS_fsm_state130))) begin
        ctx_state_6_0_fu_86 <= grp_sha256_transform_fu_274_ap_return_6;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        ctx_state_6_0_fu_86 <= p_read9;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln98_reg_731 == 1'd1) & (1'b1 == ap_CS_fsm_state130))) begin
        ctx_state_7_0_fu_82 <= grp_sha256_transform_fu_274_ap_return_7;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        ctx_state_7_0_fu_82 <= p_read10;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        i_0_reg_263 <= i_reg_718;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_0_reg_263 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        empty_reg_710 <= empty_fu_335_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_718 <= i_fu_399_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        icmp_ln98_reg_731 <= icmp_ln98_fu_507_p2;
    end
end

always @ (*) begin
    if ((((icmp_ln94_fu_394_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln94_fu_394_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ctx_data_0_address0 = zext_ln96_1_fu_490_p1;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        ctx_data_0_address0 = grp_sha256_transform_fu_274_data_0_address0;
    end else begin
        ctx_data_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ctx_data_0_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        ctx_data_0_ce0 = grp_sha256_transform_fu_274_data_0_ce0;
    end else begin
        ctx_data_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        ctx_data_0_ce1 = grp_sha256_transform_fu_274_data_0_ce1;
    end else begin
        ctx_data_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln96_fu_476_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        ctx_data_0_we0 = 1'b1;
    end else begin
        ctx_data_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ctx_data_1_address0 = zext_ln96_1_fu_490_p1;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        ctx_data_1_address0 = grp_sha256_transform_fu_274_data_1_address0;
    end else begin
        ctx_data_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ctx_data_1_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        ctx_data_1_ce0 = grp_sha256_transform_fu_274_data_1_ce0;
    end else begin
        ctx_data_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        ctx_data_1_ce1 = grp_sha256_transform_fu_274_data_1_ce1;
    end else begin
        ctx_data_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln96_fu_476_p1 == 2'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ctx_data_1_we0 = 1'b1;
    end else begin
        ctx_data_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ctx_data_2_address0 = zext_ln96_1_fu_490_p1;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        ctx_data_2_address0 = grp_sha256_transform_fu_274_data_2_address0;
    end else begin
        ctx_data_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ctx_data_2_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        ctx_data_2_ce0 = grp_sha256_transform_fu_274_data_2_ce0;
    end else begin
        ctx_data_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        ctx_data_2_ce1 = grp_sha256_transform_fu_274_data_2_ce1;
    end else begin
        ctx_data_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln96_fu_476_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        ctx_data_2_we0 = 1'b1;
    end else begin
        ctx_data_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ctx_data_3_address0 = zext_ln96_1_fu_490_p1;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        ctx_data_3_address0 = grp_sha256_transform_fu_274_data_3_address0;
    end else begin
        ctx_data_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ctx_data_3_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        ctx_data_3_ce0 = grp_sha256_transform_fu_274_data_3_ce0;
    end else begin
        ctx_data_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33))) begin
        ctx_data_3_ce1 = grp_sha256_transform_fu_274_data_3_ce1;
    end else begin
        ctx_data_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln96_fu_476_p1 == 2'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        ctx_data_3_we0 = 1'b1;
    end else begin
        ctx_data_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_ce0 = 1'b1;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln94_fu_394_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln98_fu_507_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state130;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_1_fu_575_p2 = (ctx_bitlen_0_0_fu_118 + 32'd512);

assign add_ln100_fu_561_p2 = (ctx_bitlen_1_0_fu_114 + 32'd1);

assign add_ln97_fu_501_p2 = (ctx_datalen_0_fu_78 + 32'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state130 = ap_CS_fsm[32'd129];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_NS_fsm_state33 = ap_NS_fsm[32'd32];

assign ap_return_0 = ctx_datalen_0_fu_78;

assign ap_return_1 = ctx_bitlen_0_0_fu_118;

assign ap_return_10 = ctx_state_7_0_fu_82;

assign ap_return_2 = ctx_bitlen_1_0_fu_114;

assign ap_return_3 = ctx_state_0_0_fu_110;

assign ap_return_4 = ctx_state_1_0_fu_106;

assign ap_return_5 = ctx_state_2_0_fu_102;

assign ap_return_6 = ctx_state_3_0_fu_98;

assign ap_return_7 = ctx_state_4_0_fu_94;

assign ap_return_8 = ctx_state_5_0_fu_90;

assign ap_return_9 = ctx_state_6_0_fu_86;

assign ctx_data_0_address1 = grp_sha256_transform_fu_274_data_0_address1;

assign ctx_data_0_d0 = data_q0;

assign ctx_data_1_address1 = grp_sha256_transform_fu_274_data_1_address1;

assign ctx_data_1_d0 = data_q0;

assign ctx_data_2_address1 = grp_sha256_transform_fu_274_data_2_address1;

assign ctx_data_2_d0 = data_q0;

assign ctx_data_3_address1 = grp_sha256_transform_fu_274_data_3_address1;

assign ctx_data_3_d0 = data_q0;

assign data_address0 = zext_ln96_fu_405_p1;

assign empty_fu_335_p1 = len[6:0];

assign grp_sha256_transform_fu_274_ap_start = grp_sha256_transform_fu_274_ap_start_reg;

assign i_fu_399_p2 = (i_0_reg_263 + 7'd1);

assign icmp_ln100_fu_555_p2 = ((ctx_bitlen_0_0_fu_118 > 32'd4294966783) ? 1'b1 : 1'b0);

assign icmp_ln94_fu_394_p2 = ((i_0_reg_263 == empty_reg_710) ? 1'b1 : 1'b0);

assign icmp_ln98_fu_507_p2 = ((add_ln97_fu_501_p2 == 32'd64) ? 1'b1 : 1'b0);

assign lshr_ln_fu_480_p4 = {{ctx_datalen_0_fu_78[31:2]}};

assign select_ln100_fu_567_p3 = ((icmp_ln100_fu_555_p2[0:0] === 1'b1) ? add_ln100_fu_561_p2 : ctx_bitlen_1_0_fu_114);

assign trunc_ln96_fu_476_p1 = ctx_datalen_0_fu_78[1:0];

assign zext_ln96_1_fu_490_p1 = lshr_ln_fu_480_p4;

assign zext_ln96_fu_405_p1 = i_0_reg_263;

endmodule //sha256_update
