{
    "code": "module TopModule (\n    input logic [99:0] a,   // 100-bit input, bit[0] is the least significant bit\n    input logic [99:0] b,   // 100-bit input, bit[0] is the least significant bit\n    input logic sel,        // 1-bit select line\n    output logic [99:0] out // 100-bit output, bit[0] is the least significant bit\n);\n\nassign out = (sel) ? b : a;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}