
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)

-- Running command `read_verilog -sv build/day4_opt_a.v; hierarchy -top day4_opt_a; proc; opt -fast; memory; opt -fast; techmap; opt -fast; stat -json' --

1. Executing Verilog-2005 frontend: build/day4_opt_a.v
