/* Generated by Yosys 0.34 (git sha1 4a1b5599258, gcc 8.3.1 -fPIC -Os) */

module ReRAM_Wishbone_Interface(wb_clk_i, wb_rst_i, wbs_stb_i, wbs_cyc_i, wbs_we_i, wbs_sel_i, wbs_dat_i, wbs_adr_i, wbs_dat_o, wbs_ack_o, VDDC, VDDA, VSS, Iref, Vbias, Vcomp, Bias_comp1, Bias_comp2, Ramp, Vcc_L, Vcc_Body
, VCC_reset, VCC_set, VCC_wl_reset, VCC_wl_set, VCC_wl_read, VCC_read);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  input Bias_comp1;
  wire Bias_comp1;
  input Bias_comp2;
  wire Bias_comp2;
  input Iref;
  wire Iref;
  input Ramp;
  wire Ramp;
  input VCC_read;
  wire VCC_read;
  input VCC_reset;
  wire VCC_reset;
  input VCC_set;
  wire VCC_set;
  input VCC_wl_read;
  wire VCC_wl_read;
  input VCC_wl_reset;
  wire VCC_wl_reset;
  input VCC_wl_set;
  wire VCC_wl_set;
  input VDDA;
  wire VDDA;
  input VDDC;
  wire VDDC;
  input VSS;
  wire VSS;
  input Vbias;
  wire Vbias;
  input Vcc_Body;
  wire Vcc_Body;
  input Vcc_L;
  wire Vcc_L;
  input Vcomp;
  wire Vcomp;
  wire \functional.EN ;
  wire \functional.ScanOutCC ;
  input wb_clk_i;
  wire wb_clk_i;
  input wb_rst_i;
  wire wb_rst_i;
  output wbs_ack_o;
  wire wbs_ack_o;
  input [31:0] wbs_adr_i;
  wire [31:0] wbs_adr_i;
  input wbs_cyc_i;
  wire wbs_cyc_i;
  input [31:0] wbs_dat_i;
  wire [31:0] wbs_dat_i;
  output [31:0] wbs_dat_o;
  wire [31:0] wbs_dat_o;
  input [3:0] wbs_sel_i;
  wire [3:0] wbs_sel_i;
  input wbs_stb_i;
  wire wbs_stb_i;
  input wbs_we_i;
  wire wbs_we_i;
  sky130_fd_sc_hd__or4_2 _17_ (
    .A(wbs_adr_i[25]),
    .B(wbs_adr_i[24]),
    .C(wbs_adr_i[27]),
    .D(wbs_adr_i[26]),
    .X(_00_)
  );
  sky130_fd_sc_hd__or4_2 _18_ (
    .A(wbs_adr_i[21]),
    .B(wbs_adr_i[20]),
    .C(wbs_adr_i[23]),
    .D(wbs_adr_i[22]),
    .X(_01_)
  );
  sky130_fd_sc_hd__or4b_2 _19_ (
    .A(wbs_sel_i[0]),
    .B(wbs_sel_i[3]),
    .C(wbs_sel_i[2]),
    .D_N(wbs_sel_i[1]),
    .X(_02_)
  );
  sky130_fd_sc_hd__or4bb_2 _20_ (
    .A(wbs_adr_i[31]),
    .B(wbs_adr_i[30]),
    .C_N(wbs_adr_i[29]),
    .D_N(wbs_adr_i[28]),
    .X(_03_)
  );
  sky130_fd_sc_hd__or4_2 _21_ (
    .A(_00_),
    .B(_01_),
    .C(_02_),
    .D(_03_),
    .X(_04_)
  );
  sky130_fd_sc_hd__nand2_2 _22_ (
    .A(wbs_cyc_i),
    .B(wbs_stb_i),
    .Y(_05_)
  );
  sky130_fd_sc_hd__or4bb_2 _23_ (
    .A(wbs_adr_i[1]),
    .B(wbs_adr_i[0]),
    .C_N(wbs_adr_i[3]),
    .D_N(wbs_adr_i[2]),
    .X(_06_)
  );
  sky130_fd_sc_hd__or4_2 _24_ (
    .A(wbs_adr_i[9]),
    .B(wbs_adr_i[8]),
    .C(wbs_adr_i[11]),
    .D(wbs_adr_i[10]),
    .X(_07_)
  );
  sky130_fd_sc_hd__or4_2 _25_ (
    .A(wbs_adr_i[5]),
    .B(wbs_adr_i[4]),
    .C(wbs_adr_i[7]),
    .D(wbs_adr_i[6]),
    .X(_08_)
  );
  sky130_fd_sc_hd__or4_2 _26_ (
    .A(wbs_adr_i[13]),
    .B(wbs_adr_i[12]),
    .C(wbs_adr_i[15]),
    .D(wbs_adr_i[14]),
    .X(_09_)
  );
  sky130_fd_sc_hd__or4_2 _27_ (
    .A(wbs_adr_i[17]),
    .B(wbs_adr_i[16]),
    .C(wbs_adr_i[19]),
    .D(wbs_adr_i[18]),
    .X(_10_)
  );
  sky130_fd_sc_hd__or4_2 _28_ (
    .A(_07_),
    .B(_08_),
    .C(_09_),
    .D(_10_),
    .X(_11_)
  );
  sky130_fd_sc_hd__nor4_2 _29_ (
    .A(_04_),
    .B(_05_),
    .C(_06_),
    .D(_11_),
    .Y(\functional.EN )
  );
  sky130_fd_sc_hd__conb_1 _30_ (
    .LO(_12_)
  );
  sky130_fd_sc_hd__conb_1 _31_ (
    .LO(_13_)
  );
  sky130_fd_sc_hd__conb_1 _32_ (
    .LO(_14_)
  );
  sky130_fd_sc_hd__conb_1 _33_ (
    .LO(_15_)
  );
  sky130_fd_sc_hd__conb_1 _34_ (
    .LO(_16_)
  );
  NEUROMORPHIC_X1_macro \functional.NEUROMORPHIC_X1_inst  (
    .AD(wbs_adr_i),
    .Bias_comp1(Bias_comp1),
    .Bias_comp2(Bias_comp2),
    .CLKin(wb_clk_i),
    .DI(wbs_dat_i),
    .DO(wbs_dat_o),
    .EN(\functional.EN ),
    .Iref(Iref),
    .RSTin(wb_rst_i),
    .R_WB(wbs_we_i),
    .Ramp(Ramp),
    .SEL(wbs_sel_i),
    .SM(_12_),
    .ScanInCC(_13_),
    .ScanInDL(_14_),
    .ScanInDR(_15_),
    .ScanOutCC(\functional.ScanOutCC ),
    .TM(_16_),
    .VCC_read(VCC_read),
    .VCC_reset(VCC_reset),
    .VCC_set(VCC_set),
    .VCC_wl_read(VCC_wl_read),
    .VCC_wl_reset(VCC_wl_reset),
    .VCC_wl_set(VCC_wl_set),
    .VDDA(VDDA),
    .VDDC(VDDC),
    .VSS(VSS),
    .Vbias(Vbias),
    .Vcc_Body(Vcc_Body),
    .Vcc_L(Vcc_L),
    .Vcomp(Vcomp),
    .func_ack(wbs_ack_o)
  );
endmodule
