--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 973 paths analyzed, 207 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.223ns.
--------------------------------------------------------------------------------
Slack:                  14.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.218ns (Levels of Logic = 2)
  Clock Path Skew:      0.030ns (0.779 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y53.C3       net (fanout=31)       3.520   M_reset_cond_out
    SLICE_X4Y53.C        Tilo                  0.255   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X4Y53.A1       net (fanout=4)        0.579   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X4Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.218ns (1.119ns logic, 4.099ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  14.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.145ns (Levels of Logic = 2)
  Clock Path Skew:      0.030ns (0.779 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y53.C3       net (fanout=31)       3.520   M_reset_cond_out
    SLICE_X4Y53.C        Tilo                  0.255   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X4Y53.D3       net (fanout=4)        0.506   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X4Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.145ns (1.119ns logic, 4.026ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  15.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.978ns (Levels of Logic = 2)
  Clock Path Skew:      0.033ns (0.782 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y53.C3       net (fanout=31)       3.520   M_reset_cond_out
    SLICE_X4Y53.C        Tilo                  0.255   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X4Y52.C6       net (fanout=4)        0.339   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X4Y52.CLK      Tas                   0.339   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.978ns (1.119ns logic, 3.859ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  15.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.961ns (Levels of Logic = 2)
  Clock Path Skew:      0.030ns (0.779 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X4Y53.C3       net (fanout=31)       3.520   M_reset_cond_out
    SLICE_X4Y53.C        Tilo                  0.255   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X4Y53.B4       net (fanout=4)        0.322   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X4Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.961ns (1.119ns logic, 3.842ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  15.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 2)
  Clock Path Skew:      0.040ns (0.789 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y52.C5       net (fanout=31)       3.178   M_reset_cond_out
    SLICE_X3Y52.C        Tilo                  0.259   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/Mcount_M_val_q_val1
    SLICE_X3Y52.A2       net (fanout=1)        0.542   dec_ctr/dctr_gen_0[0].dctr/Mcount_M_val_q_val
    SLICE_X3Y52.CLK      Tas                   0.373   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (1.157ns logic, 3.720ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  15.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.625ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.697 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y46.AQ       Tcko                  0.525   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X4Y52.A2       net (fanout=5)        1.764   M_ctr_value
    SLICE_X4Y52.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X4Y52.D3       net (fanout=12)       0.379   dec_ctr/M_dctr_ovf[0]
    SLICE_X4Y52.D        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[1].dctr/ovf1
    SLICE_X7Y50.D1       net (fanout=1)        1.076   dec_ctr/M_dctr_ovf[1]
    SLICE_X7Y50.CLK      Tas                   0.373   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.625ns (1.406ns logic, 3.219ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  15.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.485ns (Levels of Logic = 3)
  Clock Path Skew:      0.033ns (0.701 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y46.AQ       Tcko                  0.525   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X4Y52.A2       net (fanout=5)        1.764   M_ctr_value
    SLICE_X4Y52.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X3Y52.C4       net (fanout=12)       0.768   dec_ctr/M_dctr_ovf[0]
    SLICE_X3Y52.C        Tilo                  0.259   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/Mcount_M_val_q_val1
    SLICE_X3Y52.A2       net (fanout=1)        0.542   dec_ctr/dctr_gen_0[0].dctr/Mcount_M_val_q_val
    SLICE_X3Y52.CLK      Tas                   0.373   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.485ns (1.411ns logic, 3.074ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  15.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.457ns (Levels of Logic = 3)
  Clock Path Skew:      0.023ns (0.691 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y46.AQ       Tcko                  0.525   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X4Y52.A2       net (fanout=5)        1.764   M_ctr_value
    SLICE_X4Y52.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X4Y53.C1       net (fanout=12)       0.741   dec_ctr/M_dctr_ovf[0]
    SLICE_X4Y53.C        Tilo                  0.255   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X4Y53.A1       net (fanout=4)        0.579   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X4Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.457ns (1.373ns logic, 3.084ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  15.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.455ns (Levels of Logic = 2)
  Clock Path Skew:      0.036ns (0.785 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y50.C6       net (fanout=31)       3.064   M_reset_cond_out
    SLICE_X7Y50.C        Tilo                  0.259   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/Mcount_M_val_q_val1
    SLICE_X7Y50.D5       net (fanout=1)        0.234   dec_ctr/dctr_gen_0[2].dctr/Mcount_M_val_q_val
    SLICE_X7Y50.CLK      Tas                   0.373   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.455ns (1.157ns logic, 3.298ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  15.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.384ns (Levels of Logic = 3)
  Clock Path Skew:      0.023ns (0.691 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y46.AQ       Tcko                  0.525   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X4Y52.A2       net (fanout=5)        1.764   M_ctr_value
    SLICE_X4Y52.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X4Y53.C1       net (fanout=12)       0.741   dec_ctr/M_dctr_ovf[0]
    SLICE_X4Y53.C        Tilo                  0.255   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X4Y53.D3       net (fanout=4)        0.506   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X4Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.384ns (1.373ns logic, 3.011ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  15.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.362ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.785 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y50.B2       net (fanout=31)       3.464   M_reset_cond_out
    SLICE_X7Y50.CLK      Tas                   0.373   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.362ns (0.898ns logic, 3.464ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  15.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.245ns (Levels of Logic = 3)
  Clock Path Skew:      0.029ns (0.697 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y46.AQ       Tcko                  0.525   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X4Y52.A2       net (fanout=5)        1.764   M_ctr_value
    SLICE_X4Y52.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X7Y50.C5       net (fanout=12)       0.836   dec_ctr/M_dctr_ovf[0]
    SLICE_X7Y50.C        Tilo                  0.259   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/Mcount_M_val_q_val1
    SLICE_X7Y50.D5       net (fanout=1)        0.234   dec_ctr/dctr_gen_0[2].dctr/Mcount_M_val_q_val
    SLICE_X7Y50.CLK      Tas                   0.373   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.245ns (1.411ns logic, 2.834ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  15.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.217ns (Levels of Logic = 3)
  Clock Path Skew:      0.026ns (0.694 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y46.AQ       Tcko                  0.525   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X4Y52.A2       net (fanout=5)        1.764   M_ctr_value
    SLICE_X4Y52.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X4Y53.C1       net (fanout=12)       0.741   dec_ctr/M_dctr_ovf[0]
    SLICE_X4Y53.C        Tilo                  0.255   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X4Y52.C6       net (fanout=4)        0.339   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X4Y52.CLK      Tas                   0.339   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.217ns (1.373ns logic, 2.844ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  15.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.200ns (Levels of Logic = 3)
  Clock Path Skew:      0.023ns (0.691 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y46.AQ       Tcko                  0.525   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X4Y52.A2       net (fanout=5)        1.764   M_ctr_value
    SLICE_X4Y52.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X4Y53.C1       net (fanout=12)       0.741   dec_ctr/M_dctr_ovf[0]
    SLICE_X4Y53.C        Tilo                  0.255   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X4Y53.B4       net (fanout=4)        0.322   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X4Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.200ns (1.373ns logic, 2.827ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  15.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.197ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.785 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y50.B3       net (fanout=31)       3.323   M_reset_cond_out
    SLICE_X6Y50.CLK      Tas                   0.349   M_dec_ctr_digits[8]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.197ns (0.874ns logic, 3.323ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  15.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.178ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.785 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X7Y50.A3       net (fanout=31)       3.280   M_reset_cond_out
    SLICE_X7Y50.CLK      Tas                   0.373   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.178ns (0.898ns logic, 3.280ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  15.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.145ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.785 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y50.A3       net (fanout=31)       3.271   M_reset_cond_out
    SLICE_X6Y50.CLK      Tas                   0.349   M_dec_ctr_digits[8]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.145ns (0.874ns logic, 3.271ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  15.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edge_detector/M_last_q (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.061ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.331 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edge_detector/M_last_q to dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.AQ       Tcko                  0.525   M_dec_ctr_digits[15]
                                                       edge_detector/M_last_q
    SLICE_X4Y52.A1       net (fanout=3)        1.200   M_last_q
    SLICE_X4Y52.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X4Y52.D3       net (fanout=12)       0.379   dec_ctr/M_dctr_ovf[0]
    SLICE_X4Y52.D        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[1].dctr/ovf1
    SLICE_X7Y50.D1       net (fanout=1)        1.076   dec_ctr/M_dctr_ovf[1]
    SLICE_X7Y50.CLK      Tas                   0.373   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (1.406ns logic, 2.655ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  15.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[0].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.048ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.789 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[0].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y52.B3       net (fanout=31)       3.174   M_reset_cond_out
    SLICE_X2Y52.CLK      Tas                   0.349   M_dec_ctr_digits[2]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.048ns (0.874ns logic, 3.174ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  15.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[0].dctr/M_val_q_1 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.969ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.331 - 0.352)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[0].dctr/M_val_q_1 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y52.AQ       Tcko                  0.476   M_dec_ctr_digits[2]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_1
    SLICE_X4Y52.A3       net (fanout=5)        1.157   M_dec_ctr_digits[1]
    SLICE_X4Y52.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X4Y52.D3       net (fanout=12)       0.379   dec_ctr/M_dctr_ovf[0]
    SLICE_X4Y52.D        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[1].dctr/ovf1
    SLICE_X7Y50.D1       net (fanout=1)        1.076   dec_ctr/M_dctr_ovf[1]
    SLICE_X7Y50.CLK      Tas                   0.373   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.969ns (1.357ns logic, 2.612ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  15.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[1].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.017ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.785 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[1].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y50.A3       net (fanout=31)       3.271   M_reset_cond_out
    SLICE_X6Y50.CLK      Tas                   0.221   M_dec_ctr_digits[8]
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[1].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (0.746ns logic, 3.271ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  16.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edge_detector/M_last_q (FF)
  Destination:          dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.921ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.335 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edge_detector/M_last_q to dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.AQ       Tcko                  0.525   M_dec_ctr_digits[15]
                                                       edge_detector/M_last_q
    SLICE_X4Y52.A1       net (fanout=3)        1.200   M_last_q
    SLICE_X4Y52.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X3Y52.C4       net (fanout=12)       0.768   dec_ctr/M_dctr_ovf[0]
    SLICE_X3Y52.C        Tilo                  0.259   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/Mcount_M_val_q_val1
    SLICE_X3Y52.A2       net (fanout=1)        0.542   dec_ctr/dctr_gen_0[0].dctr/Mcount_M_val_q_val
    SLICE_X3Y52.CLK      Tas                   0.373   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.921ns (1.411ns logic, 2.510ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  16.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[0].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.967ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.789 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[0].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y52.C5       net (fanout=31)       3.178   M_reset_cond_out
    SLICE_X3Y52.CLK      Tas                   0.264   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.967ns (0.789ns logic, 3.178ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  16.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edge_detector/M_last_q (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.893ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edge_detector/M_last_q to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.AQ       Tcko                  0.525   M_dec_ctr_digits[15]
                                                       edge_detector/M_last_q
    SLICE_X4Y52.A1       net (fanout=3)        1.200   M_last_q
    SLICE_X4Y52.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X4Y53.C1       net (fanout=12)       0.741   dec_ctr/M_dctr_ovf[0]
    SLICE_X4Y53.C        Tilo                  0.255   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X4Y53.A1       net (fanout=4)        0.579   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X4Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.893ns (1.373ns logic, 2.520ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  16.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.938ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.785 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X6Y50.C6       net (fanout=31)       3.064   M_reset_cond_out
    SLICE_X6Y50.CLK      Tas                   0.349   M_dec_ctr_digits[8]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.938ns (0.874ns logic, 3.064ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  16.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[0].dctr/M_val_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.933ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.789 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to dec_ctr/dctr_gen_0[0].dctr/M_val_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.AQ       Tcko                  0.525   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y52.A4       net (fanout=31)       3.059   M_reset_cond_out
    SLICE_X2Y52.CLK      Tas                   0.349   M_dec_ctr_digits[2]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_1_rstpot
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (0.874ns logic, 3.059ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  16.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          dec_ctr/dctr_gen_0[2].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.903ns (Levels of Logic = 2)
  Clock Path Skew:      0.029ns (0.697 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to dec_ctr/dctr_gen_0[2].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y46.AQ       Tcko                  0.525   M_ctr_value
                                                       ctr/M_ctr_q_24
    SLICE_X4Y52.A2       net (fanout=5)        1.764   M_ctr_value
    SLICE_X4Y52.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X7Y50.B4       net (fanout=12)       0.987   dec_ctr/M_dctr_ovf[0]
    SLICE_X7Y50.CLK      Tas                   0.373   M_dec_ctr_digits[11]
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[2].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.903ns (1.152ns logic, 2.751ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  16.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.857ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_3 to dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.CQ       Tcko                  0.525   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_3
    SLICE_X5Y53.A1       net (fanout=3)        0.947   M_dec_ctr_digits[15]
    SLICE_X5Y53.A        Tilo                  0.259   dec_ctr/N9
                                                       dec_ctr/dctr_gen_0[2].dctr/ovf1_SW0
    SLICE_X4Y53.C4       net (fanout=1)        0.953   dec_ctr/N9
    SLICE_X4Y53.C        Tilo                  0.255   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X4Y53.A1       net (fanout=4)        0.579   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X4Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.857ns (1.378ns logic, 2.479ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  16.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[0].dctr/M_val_q_1 (FF)
  Destination:          dec_ctr/dctr_gen_0[0].dctr/M_val_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.829ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.190 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[0].dctr/M_val_q_1 to dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y52.AQ       Tcko                  0.476   M_dec_ctr_digits[2]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_1
    SLICE_X4Y52.A3       net (fanout=5)        1.157   M_dec_ctr_digits[1]
    SLICE_X4Y52.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X3Y52.C4       net (fanout=12)       0.768   dec_ctr/M_dctr_ovf[0]
    SLICE_X3Y52.C        Tilo                  0.259   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/Mcount_M_val_q_val1
    SLICE_X3Y52.A2       net (fanout=1)        0.542   dec_ctr/dctr_gen_0[0].dctr/Mcount_M_val_q_val
    SLICE_X3Y52.CLK      Tas                   0.373   M_dec_ctr_digits[5]
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3_rstpot
                                                       dec_ctr/dctr_gen_0[0].dctr/M_val_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.829ns (1.362ns logic, 2.467ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  16.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edge_detector/M_last_q (FF)
  Destination:          dec_ctr/dctr_gen_0[3].dctr/M_val_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.820ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edge_detector/M_last_q to dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y52.AQ       Tcko                  0.525   M_dec_ctr_digits[15]
                                                       edge_detector/M_last_q
    SLICE_X4Y52.A1       net (fanout=3)        1.200   M_last_q
    SLICE_X4Y52.A        Tilo                  0.254   M_dec_ctr_digits[15]
                                                       dec_ctr/dctr_gen_0[0].dctr/ovf1
    SLICE_X4Y53.C1       net (fanout=12)       0.741   dec_ctr/M_dctr_ovf[0]
    SLICE_X4Y53.C        Tilo                  0.255   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val1
    SLICE_X4Y53.D3       net (fanout=4)        0.506   dec_ctr/dctr_gen_0[3].dctr/Mcount_M_val_q_val
    SLICE_X4Y53.CLK      Tas                   0.339   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2_rstpot
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.820ns (1.373ns logic, 2.447ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_16/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_18/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_19/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_20/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_21/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_22/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_23/CK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_value/CLK
  Logical resource: ctr/M_ctr_q_24/CK
  Location pin: SLICE_X0Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_6/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_6/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_6/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_6/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[15]/CLK
  Logical resource: edge_detector/M_last_q/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[15]/CLK
  Logical resource: dec_ctr/dctr_gen_0[3].dctr/M_val_q_3/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[14]/CLK
  Logical resource: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[14]/CLK
  Logical resource: dec_ctr/dctr_gen_0[3].dctr/M_val_q_1/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[14]/CLK
  Logical resource: dec_ctr/dctr_gen_0[3].dctr/M_val_q_2/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[2]/CLK
  Logical resource: dec_ctr/dctr_gen_0[0].dctr/M_val_q_1/CK
  Location pin: SLICE_X2Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[2]/CLK
  Logical resource: dec_ctr/dctr_gen_0[0].dctr/M_val_q_2/CK
  Location pin: SLICE_X2Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[8]/CLK
  Logical resource: dec_ctr/dctr_gen_0[1].dctr/M_val_q_0/CK
  Location pin: SLICE_X6Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[8]/CLK
  Logical resource: dec_ctr/dctr_gen_0[1].dctr/M_val_q_2/CK
  Location pin: SLICE_X6Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[8]/CLK
  Logical resource: dec_ctr/dctr_gen_0[1].dctr/M_val_q_3/CK
  Location pin: SLICE_X6Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[8]/CLK
  Logical resource: dec_ctr/dctr_gen_0[2].dctr/M_val_q_0/CK
  Location pin: SLICE_X6Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_2/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X3Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_2/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X3Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.223|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 973 paths, 0 nets, and 319 connections

Design statistics:
   Minimum period:   5.223ns{1}   (Maximum frequency: 191.461MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 04 01:16:27 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 242 MB



