//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_clone_convolution_leaky_relu_leaky_relu_backward_2 // -- Begin function triton_poi_fused_clone_convolution_leaky_relu_leaky_relu_backward_2
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_clone_convolution_leaky_relu_leaky_relu_backward_2
.visible .entry triton_poi_fused_clone_convolution_leaky_relu_leaky_relu_backward_2(
	.param .u64 .ptr .global .align 1 triton_poi_fused_clone_convolution_leaky_relu_leaky_relu_backward_2_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_clone_convolution_leaky_relu_leaky_relu_backward_2_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_clone_convolution_leaky_relu_leaky_relu_backward_2_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_clone_convolution_leaky_relu_leaky_relu_backward_2_param_3,
	.param .u32 triton_poi_fused_clone_convolution_leaky_relu_leaky_relu_backward_2_param_4,
	.param .u32 triton_poi_fused_clone_convolution_leaky_relu_leaky_relu_backward_2_param_5
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<5>;
	.reg .b32 	%r<60>;
	.reg .f32 	%f<10>;
	.reg .b64 	%rd<14>;
	.loc	1 19 0                          // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:19:0

// %bb.0:
	ld.param.u64 	%rd6, [triton_poi_fused_clone_convolution_leaky_relu_leaky_relu_backward_2_param_0];
	ld.param.u64 	%rd7, [triton_poi_fused_clone_convolution_leaky_relu_leaky_relu_backward_2_param_1];
$L__tmp0:
	.loc	1 22 28                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:22:33
	shl.b32 	%r13, %r1, 4;
	ld.param.u64 	%rd8, [triton_poi_fused_clone_convolution_leaky_relu_leaky_relu_backward_2_param_2];
	ld.param.u64 	%rd9, [triton_poi_fused_clone_convolution_leaky_relu_leaky_relu_backward_2_param_3];
	.loc	1 23 44                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:23:44
	mov.u32 	%r14, %tid.x;
	bfe.u32 	%r15, %r14, 3, 4;
	shl.b32 	%r16, %r14, 1;
	and.b32  	%r17, %r16, 14;
	.loc	1 23 23                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:23:23
	or.b32  	%r18, %r13, %r15;
	or.b32  	%r19, %r13, %r17;
	.loc	1 24 21                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:24:21
	setp.lt.s32 	%p2, %r18, 16;
	.loc	1 25 28                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:25:33
	shl.b32 	%r20, %r2, 4;
	.loc	1 26 23                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:26:23
	or.b32  	%r21, %r20, %r17;
	or.b32  	%r22, %r20, %r15;
	.loc	1 27 21                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:27:21
	setp.lt.s32 	%p8, %r21, 16;
	.loc	1 30 19                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:30:19
	bfe.s32 	%r23, %r1, 27, 1;
	shr.u32 	%r24, %r23, 30;
	add.s32 	%r25, %r18, %r24;
	and.b32  	%r26, %r25, -4;
	sub.s32 	%r27, %r18, %r26;
	.loc	1 31 19                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:31:19
	shr.s32 	%r29, %r19, 31;
	shr.u32 	%r30, %r29, 30;
	add.s32 	%r31, %r19, %r30;
	.loc	1 30 19                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:30:19
	and.b32  	%r32, %r31, -4;
	sub.s32 	%r33, %r19, %r32;
	.loc	1 32 38                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:32:38
	shl.b32 	%r34, %r18, 4;
	.loc	1 32 35                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:32:35
	add.s32 	%r35, %r21, %r34;
	.loc	1 32 30                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:32:30
	cvt.s64.s32 	%rd10, %r35;
	mul.wide.s32 	%rd11, %r35, 4;
	add.s64 	%rd1, %rd6, %rd11;
	.loc	1 32 51                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:32:51
	and.pred  	%p1, %p2, %p8;
	max.s32 	%r36, %r19, %r22;
	setp.lt.s32 	%p6, %r36, 16;
	.loc	1 32 43                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:32:43
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	@%p1 ld.global.v2.b32 { %r3, %r4 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 33 30                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:33:30
	mul.wide.s32 	%rd12, %r27, 4;
	add.s64 	%rd2, %rd7, %rd12;
	.loc	1 33 35                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:33:35
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r5 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r6 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 41 32                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:41:32
	shl.b32 	%r37, %r22, 2;
	.loc	1 41 30                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:41:30
	add.s32 	%r38, %r37, %r33;
	.loc	1 41 40                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:41:40
	shl.b32 	%r39, %r31, 4;
	and.b32  	%r40, %r39, -64;
	.loc	1 41 37                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:41:37
	add.s32 	%r41, %r38, %r40;
	.loc	1 41 25                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:41:25
	mul.wide.s32 	%rd13, %r41, 4;
	add.s64 	%rd4, %rd8, %rd13;
	.loc	1 41 51                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:41:51
	shl.b32 	%r42, %r14, 5;
	and.b32  	%r43, %r42, 224;
	or.b32  	%r44, %r43, %r15;
	and.b32  	%r45, %r16, 254;
	shr.u32 	%r46, %r43, 3;
	add.s32 	%r47, %r46, %r44;
	shl.b32 	%r48, %r47, 2;
	mov.u32 	%r49, global_smem;
	add.s32 	%r7, %r49, %r48;
	or.b32  	%r50, %r43, 16;
	shr.u32 	%r51, %r50, 3;
	add.s32 	%r52, %r51, %r44;
	shl.b32 	%r53, %r52, 2;
	add.s32 	%r54, %r49, %r53;
	add.s32 	%r9, %r54, 64;
	shr.u32 	%r55, %r14, 2;
	and.b32  	%r56, %r55, 30;
	add.s32 	%r57, %r56, %r45;
	shl.b32 	%r58, %r57, 2;
	add.s32 	%r59, %r49, %r58;
	.loc	1 42 25                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:42:25
	add.s64 	%rd5, %rd9, %rd10;
	.loc	1 32 43                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:32:43
	mov.b32 	%f1, %r3;
	mov.b32 	%f2, %r4;
	.loc	1 34 18                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:34:18
	mov.b32 	%f3, %r6;
	add.f32 	%f4, %f3, %f2;
	add.f32 	%f5, %f3, %f1;
	.loc	1 36 18                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:36:18
	setp.gt.f32 	%p9, %f5, 0f00000000;
	setp.gt.f32 	%p10, %f4, 0f00000000;
	.loc	1 38 18                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:38:18
	mul.f32 	%f6, %f5, 0f3E4CCCCD;
	mul.f32 	%f7, %f4, 0f3E4CCCCD;
	.loc	1 39 32                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:39:32
	selp.f32 	%f8, %f4, %f7, %p10;
	mov.b32 	%r10, %f8;
	selp.f32 	%f9, %f5, %f6, %p9;
	.loc	1 40 18                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:40:18
	setp.gt.f32 	%p11, %f8, 0f00000000;
	setp.gt.f32 	%p12, %f9, 0f00000000;
	.loc	1 39 32                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:39:32
	mov.b32 	%r8, %f9;
	mov.pred 	%p4, -1;
	.loc	1 41 51                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:41:51
	// begin inline asm
	@%p4 st.shared.b32 [ %r7 + 0 ], %r8;
	// end inline asm
	// begin inline asm
	@%p4 st.shared.b32 [ %r9 + 0 ], %r10;
	// end inline asm
	bar.sync 	0;
	ld.shared.v2.u32 	{%r11, %r12}, [%r59];
	// begin inline asm
	@%p6 st.global.v2.b32 [ %rd4 + 0 ], { %r11, %r12 };
	// end inline asm
	.loc	1 42 44                         // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:42:44
	selp.u16 	%rs2, 1, 0, %p12;
	selp.u16 	%rs3, 1, 0, %p11;
	shl.b16 	%rs4, %rs3, 8;
	or.b16  	%rs1, %rs2, %rs4;
	// begin inline asm
	@%p1 st.global.b16 [ %rd5 + 0 ], { %rs1 };
	// end inline asm
	.loc	1 42 4                          // co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py:42:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/o5/co5m7onhzoe4gw5xamci5sscghgcspvfclnwfwfnj6ntxnzklsd6.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 111
.b8 53
.b8 109
.b8 55
.b8 111
.b8 110
.b8 104
.b8 122
.b8 111
.b8 101
.b8 52
.b8 103
.b8 119
.b8 53
.b8 120
.b8 97
.b8 109
.b8 99
.b8 105
.b8 53
.b8 115
.b8 115
.b8 99
.b8 103
.b8 104
.b8 103
.b8 99
.b8 115
.b8 112
.b8 118
.b8 102
.b8 99
.b8 108
.b8 110
.b8 119
.b8 102
.b8 119
.b8 102
.b8 110
.b8 106
.b8 54
.b8 110
.b8 116
.b8 120
.b8 110
.b8 122
.b8 107
.b8 108
.b8 115
.b8 100
.b8 54
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 111
.b8 53
.b8 0
	}
	.section	.debug_macinfo	{	}
