// Seed: 855117839
module module_0 ();
  assign id_1 = 1'b0;
  assign id_1 = -1;
  reg id_3, id_4, id_5;
  always id_3 <= -1;
  wire id_6;
endmodule
module module_1 (
    output wand id_0,
    output wand id_1,
    input tri0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input wire id_9,
    output supply0 id_10,
    input uwire id_11,
    input uwire id_12,
    output wire id_13,
    input wand id_14,
    input tri0 id_15,
    input wor id_16
);
  wand id_18 = id_15;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
endmodule
