Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module bram_top_tb.uut.block_ram_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Read data from address 0: deadbeef (Expected: DEADBEEF)
Read data from address 1: cafebabe (Expected: CAFEBABE)
Read data from address 2: 00000000 (Expected: 00000000)
$finish called at time : 70 ns : File "E:/code/verilog/lab3/ram/project_1/project_1.srcs/sim_1/new/bram_top_tb.v" Line 89
