// Seed: 2756207289
module module_0 ();
  wire id_1;
  wire [-1 : -1 'h0 ===  -1] id_2;
  wire id_3;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd90
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input logic [7:0] id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  inout wire _id_1;
  wand id_7 = (id_6[id_1] ? id_4 : 1 ? id_4 : -1'h0);
endmodule
