

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_InitLoop'
================================================================
* Date:           Mon Nov 17 11:03:59 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_detect_ver5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.985 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514|  5.140 us|  5.140 us|  514|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- InitLoop  |      512|      512|         1|          1|          1|   512|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %center_is_green, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %max_y, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %min_y, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %max_x, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %min_x, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_4 = load i10 %i" [obj_detect.cpp:428]   --->   Operation 13 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%icmp_ln425 = icmp_eq  i10 %i_4, i10 512" [obj_detect.cpp:425]   --->   Operation 14 'icmp' 'icmp_ln425' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%i_5 = add i10 %i_4, i10 1" [obj_detect.cpp:425]   --->   Operation 15 'add' 'i_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln425 = br i1 %icmp_ln425, void %for.inc.split, void %for.inc223.preheader.exitStub" [obj_detect.cpp:425]   --->   Operation 16 'br' 'br_ln425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln425 = zext i10 %i_4" [obj_detect.cpp:425]   --->   Operation 17 'zext' 'zext_ln425' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln427 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [obj_detect.cpp:427]   --->   Operation 18 'specpipeline' 'specpipeline_ln427' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln425 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512" [obj_detect.cpp:425]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln425' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln425 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [obj_detect.cpp:425]   --->   Operation 20 'specloopname' 'specloopname_ln425' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln428 = trunc i10 %i_4" [obj_detect.cpp:428]   --->   Operation 21 'trunc' 'trunc_ln428' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln428 = zext i9 %trunc_ln428" [obj_detect.cpp:428]   --->   Operation 22 'zext' 'zext_ln428' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln425" [obj_detect.cpp:428]   --->   Operation 23 'getelementptr' 'parent_addr' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%store_ln428 = store i16 %zext_ln428, i9 %parent_addr" [obj_detect.cpp:428]   --->   Operation 24 'store' 'store_ln428' <Predicate = (!icmp_ln425)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%min_x_addr = getelementptr i9 %min_x, i64 0, i64 %zext_ln425" [obj_detect.cpp:429]   --->   Operation 25 'getelementptr' 'min_x_addr' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%store_ln429 = store i9 320, i9 %min_x_addr" [obj_detect.cpp:429]   --->   Operation 26 'store' 'store_ln429' <Predicate = (!icmp_ln425)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%max_x_addr = getelementptr i9 %max_x, i64 0, i64 %zext_ln425" [obj_detect.cpp:429]   --->   Operation 27 'getelementptr' 'max_x_addr' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%store_ln429 = store i9 0, i9 %max_x_addr" [obj_detect.cpp:429]   --->   Operation 28 'store' 'store_ln429' <Predicate = (!icmp_ln425)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%min_y_addr = getelementptr i8 %min_y, i64 0, i64 %zext_ln425" [obj_detect.cpp:430]   --->   Operation 29 'getelementptr' 'min_y_addr' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%store_ln430 = store i8 240, i9 %min_y_addr" [obj_detect.cpp:430]   --->   Operation 30 'store' 'store_ln430' <Predicate = (!icmp_ln425)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%max_y_addr = getelementptr i8 %max_y, i64 0, i64 %zext_ln425" [obj_detect.cpp:430]   --->   Operation 31 'getelementptr' 'max_y_addr' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%store_ln430 = store i8 0, i9 %max_y_addr" [obj_detect.cpp:430]   --->   Operation 32 'store' 'store_ln430' <Predicate = (!icmp_ln425)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%center_is_green_addr = getelementptr i1 %center_is_green, i64 0, i64 %zext_ln425" [obj_detect.cpp:431]   --->   Operation 33 'getelementptr' 'center_is_green_addr' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%store_ln431 = store i1 0, i9 %center_is_green_addr" [obj_detect.cpp:431]   --->   Operation 34 'store' 'store_ln431' <Predicate = (!icmp_ln425)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 512> <RAM>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln425 = store i10 %i_5, i10 %i" [obj_detect.cpp:425]   --->   Operation 35 'store' 'store_ln425' <Predicate = (!icmp_ln425)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln425 = br void %for.inc" [obj_detect.cpp:425]   --->   Operation 36 'br' 'br_ln425' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln425)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.985ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0.000 ns)
	'load' operation ('i', obj_detect.cpp:428) on local variable 'i' [17]  (0.000 ns)
	'add' operation ('i', obj_detect.cpp:425) [19]  (1.731 ns)
	'store' operation ('store_ln425', obj_detect.cpp:425) of variable 'i', obj_detect.cpp:425 on local variable 'i' [40]  (1.588 ns)
	blocking operation 1.666 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
