
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-93B4SA6

Implementation : impl1

# Written on Fri Sep  4 14:44:06 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                            Requested     Requested     Clock                                     Clock                   Clock
Level     Clock                            Frequency     Period        Type                                      Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       top|clk_inferred_clock           200.0 MHz     5.000         inferred                                  Inferred_clkgroup_0     34   
1 .         top|baud_clk_derived_clock     200.0 MHz     5.000         derived (from top|clk_inferred_clock)     Inferred_clkgroup_0     147  
==============================================================================================================================================


Clock Load Summary
******************

                               Clock     Source                  Clock Pin              Non-clock Pin     Non-clock Pin
Clock                          Load      Pin                     Seq Example            Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------------------------
top|clk_inferred_clock         34        clk.OUT[0](mux)         baud_cnt[9:0].C        -                 -            
top|baud_clk_derived_clock     147       baud_clk.Q[0](dffr)     command\[40\][0].C     -                 -            
=======================================================================================================================
