--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Programas\ISE14-7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise
-v 3 -s 5 -n 3 -fastpaths -xml bshifter.twx bshifter.ncd -o bshifter.twr
bshifter.pcf -ucf port_map.ucf

Design file:              bshifter.ncd
Physical constraint file: bshifter.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
entrada<0>     |saida<0>       |    7.454|
entrada<0>     |saida<1>       |    7.415|
entrada<0>     |saida<2>       |    7.402|
entrada<0>     |saida<3>       |    6.822|
entrada<1>     |saida<0>       |    6.894|
entrada<1>     |saida<1>       |    7.414|
entrada<1>     |saida<2>       |    7.393|
entrada<1>     |saida<3>       |    6.694|
entrada<2>     |saida<0>       |    8.010|
entrada<2>     |saida<1>       |    8.034|
entrada<2>     |saida<2>       |    8.129|
entrada<2>     |saida<3>       |    7.454|
entrada<3>     |saida<0>       |    7.411|
entrada<3>     |saida<1>       |    7.849|
entrada<3>     |saida<2>       |    7.778|
entrada<3>     |saida<3>       |    6.833|
num_shift<0>   |saida<0>       |    7.518|
num_shift<0>   |saida<1>       |    7.272|
num_shift<0>   |saida<2>       |    7.230|
num_shift<0>   |saida<3>       |    7.273|
num_shift<1>   |saida<0>       |    7.335|
num_shift<1>   |saida<1>       |    8.086|
num_shift<1>   |saida<2>       |    8.044|
num_shift<1>   |saida<3>       |    7.345|
shift          |saida<0>       |    7.652|
shift          |saida<1>       |    7.623|
shift          |saida<2>       |    7.719|
shift          |saida<3>       |    7.830|
---------------+---------------+---------+


Analysis completed Mon Sep 23 20:10:43 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 145 MB



