INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/test1/test1.srcs/sources_1/new/test1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/test1/test1.srcs/sim_1/new/sim_test1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_test1
