
*** Running vivado
    with args -log WiFi_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source WiFi_lmb_bram_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source WiFi_lmb_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 338.844 ; gain = 129.355
INFO: [Synth 8-638] synthesizing module 'WiFi_lmb_bram_0' [c:/College/Thesis/VivadoProjects/WiFi/WiFi/WiFi.srcs/sources_1/bd/WiFi/ip/WiFi_lmb_bram_0/synth/WiFi_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'WiFi_lmb_bram_0' (11#1) [c:/College/Thesis/VivadoProjects/WiFi/WiFi/WiFi.srcs/sources_1/bd/WiFi/ip/WiFi_lmb_bram_0/synth/WiFi_lmb_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 538.238 ; gain = 328.750
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 538.238 ; gain = 328.750
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.047 . Memory (MB): peak = 654.246 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 654.246 ; gain = 444.758
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 654.246 ; gain = 444.758
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 654.246 ; gain = 444.758
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 654.246 ; gain = 444.758
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 654.246 ; gain = 444.758
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 654.246 ; gain = 444.758
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 654.246 ; gain = 444.758
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 654.246 ; gain = 444.758
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 654.246 ; gain = 444.758
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 654.246 ; gain = 444.758
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 654.246 ; gain = 444.758
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 654.246 ; gain = 444.758
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 654.246 ; gain = 444.758
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 654.246 ; gain = 444.758

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     8|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 654.246 ; gain = 444.758
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:40 . Memory (MB): peak = 680.609 ; gain = 419.391
