$date
	Thu Sep 12 23:34:56 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb $end
$var wire 10 ! LEDR [9:0] $end
$var reg 2 " KEY [1:0] $end
$var reg 1 # MAX10_CLK1_50 $end
$var reg 10 $ SW [9:0] $end
$scope module DUT $end
$var wire 2 % KEY [1:0] $end
$var wire 10 & LEDR [9:0] $end
$var wire 1 # MAX10_CLK1_50 $end
$var wire 10 ' SW [9:0] $end
$var reg 1 ( clock_2500000hz $end
$var reg 10 ) count [9:0] $end
$var reg 3 * div_counter [2:0] $end
$upscope $end
$scope task load_count $end
$var reg 10 + load_value [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
b0 *
b0 )
0(
b101010101 '
b0 &
b10 %
b101010101 $
0#
b10 "
b0 !
$end
#100
1#
#200
0#
b11 "
b11 %
#300
b1 *
1#
#400
0#
#500
b10 *
1#
#600
0#
#700
b11 *
1#
#800
0#
#900
b100 *
1#
#1000
0#
#1100
b101 *
1#
#1200
0#
#1300
b1 !
b1 &
b1 )
1(
b0 *
1#
#1400
0#
#1500
b1 *
1#
#1600
0#
#1700
b10 *
1#
#1800
0#
#1900
b11 *
1#
#2000
0#
#2100
b100 *
1#
#2200
0#
#2300
b101 *
1#
#2400
0#
#2500
0(
b0 *
1#
#2600
0#
#2700
b1 *
1#
#2800
0#
#2900
b10 *
1#
#3000
0#
#3100
b11 *
1#
#3200
0#
#3300
b100 *
1#
#3400
0#
#3500
b101 *
1#
#3600
0#
#3700
b10 !
b10 &
b10 )
1(
b0 *
1#
#3800
0#
#3900
b1 *
1#
#4000
0#
#4100
b10 *
1#
#4200
0#
#4300
b11 *
1#
#4400
0#
#4500
b100 *
1#
#4600
0#
#4700
b101 *
1#
#4800
0#
#4900
0(
b0 *
1#
#5000
0#
#5100
b1 *
1#
#5200
0#
#5300
b10 *
1#
#5400
0#
#5500
b11 *
1#
#5600
0#
#5700
b100 *
1#
#5800
0#
#5900
b101 *
1#
#6000
0#
#6100
b11 !
b11 &
b11 )
1(
b0 *
1#
#6200
0#
#6300
b1 *
1#
#6400
0#
#6500
b10 *
1#
#6600
0#
#6700
b11 *
1#
#6800
0#
#6900
b100 *
1#
#7000
0#
#7100
b101 *
1#
#7200
0#
#7300
0(
b0 *
1#
#7400
0#
#7500
b1 *
1#
#7600
0#
#7700
b10 *
1#
#7800
0#
#7900
b11 *
1#
#8000
0#
#8100
b100 *
1#
#8200
0#
#8300
b101 *
1#
#8400
0#
#8500
b100 !
b100 &
b100 )
1(
b0 *
1#
#8600
0#
#8700
b1 *
1#
#8800
0#
#8900
b10 *
1#
#9000
0#
#9100
b11 *
1#
#9200
0#
#9300
b100 *
1#
#9400
0#
#9500
b101 *
1#
#9600
0#
#9700
0(
b0 *
1#
#9800
0#
#9900
b1 *
1#
#10000
0#
#10100
b10 *
1#
#10200
b101010101 !
b101010101 &
b101010101 )
b1 "
b1 %
0#
b101010101 +
#10300
b11 *
1#
#10400
b11 "
b11 %
0#
#10500
b100 *
1#
#10600
0#
#10700
b101 *
1#
#10800
0#
#10900
b101010110 !
b101010110 &
b101010110 )
1(
b0 *
1#
#11000
0#
#11100
b1 *
1#
#11200
0#
#11300
b10 *
1#
#11400
0#
#11500
b11 *
1#
#11600
0#
#11700
b100 *
1#
#11800
0#
#11900
b101 *
1#
#12000
0#
#12100
0(
b0 *
1#
#12200
0#
#12300
b1 *
1#
#12400
0#
#12500
b10 *
1#
#12600
0#
#12700
b11 *
1#
#12800
0#
#12900
b100 *
1#
#13000
0#
#13100
b101 *
1#
#13200
0#
#13300
b101010111 !
b101010111 &
b101010111 )
1(
b0 *
1#
#13400
0#
#13500
b1 *
1#
#13600
0#
#13700
b10 *
1#
#13800
0#
#13900
b11 *
1#
#14000
0#
#14100
b100 *
1#
#14200
0#
#14300
b101 *
1#
#14400
0#
#14500
0(
b0 *
1#
#14600
0#
#14700
b1 *
1#
#14800
0#
#14900
b10 *
1#
#15000
0#
#15100
b11 *
1#
#15200
0#
#15300
b100 *
1#
#15400
0#
#15500
b101 *
1#
#15600
0#
#15700
b101011000 !
b101011000 &
b101011000 )
1(
b0 *
1#
#15800
0#
#15900
b1 *
1#
#16000
0#
#16100
b10 *
1#
#16200
0#
#16300
b11 *
1#
#16400
0#
#16500
b100 *
1#
#16600
0#
#16700
b101 *
1#
#16800
0#
#16900
0(
b0 *
1#
#17000
0#
#17100
b1 *
1#
#17200
0#
#17300
b10 *
1#
#17400
0#
#17500
b11 *
1#
#17600
0#
#17700
b100 *
1#
#17800
0#
#17900
b101 *
1#
#18000
0#
#18100
b101011001 !
b101011001 &
b101011001 )
1(
b0 *
1#
#18200
0#
#18300
b1 *
1#
#18400
0#
#18500
b10 *
1#
#18600
0#
#18700
b11 *
1#
#18800
0#
#18900
b100 *
1#
#19000
0#
#19100
b101 *
1#
#19200
0#
#19300
0(
b0 *
1#
#19400
0#
#19500
b1 *
1#
#19600
0#
#19700
b10 *
1#
#19800
0#
#19900
b11 *
1#
#20000
0#
#20100
b100 *
1#
#20200
0#
#20300
b101 *
1#
#20400
0#
