// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_9 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_330_p2;
reg   [0:0] icmp_ln86_reg_1280;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1280_pp0_iter1_reg;
wire   [0:0] icmp_ln86_257_fu_342_p2;
reg   [0:0] icmp_ln86_257_reg_1285;
reg   [0:0] icmp_ln86_257_reg_1285_pp0_iter1_reg;
reg   [0:0] icmp_ln86_257_reg_1285_pp0_iter2_reg;
wire   [0:0] icmp_ln86_258_fu_348_p2;
reg   [0:0] icmp_ln86_258_reg_1291;
wire   [0:0] icmp_ln86_259_fu_354_p2;
reg   [0:0] icmp_ln86_259_reg_1297;
wire   [0:0] icmp_ln86_260_fu_360_p2;
reg   [0:0] icmp_ln86_260_reg_1303;
reg   [0:0] icmp_ln86_260_reg_1303_pp0_iter1_reg;
reg   [0:0] icmp_ln86_260_reg_1303_pp0_iter2_reg;
reg   [0:0] icmp_ln86_260_reg_1303_pp0_iter3_reg;
wire   [0:0] icmp_ln86_261_fu_366_p2;
reg   [0:0] icmp_ln86_261_reg_1309;
reg   [0:0] icmp_ln86_261_reg_1309_pp0_iter1_reg;
reg   [0:0] icmp_ln86_261_reg_1309_pp0_iter2_reg;
reg   [0:0] icmp_ln86_261_reg_1309_pp0_iter3_reg;
wire   [0:0] icmp_ln86_262_fu_372_p2;
reg   [0:0] icmp_ln86_262_reg_1315;
reg   [0:0] icmp_ln86_262_reg_1315_pp0_iter1_reg;
wire   [0:0] icmp_ln86_263_fu_378_p2;
reg   [0:0] icmp_ln86_263_reg_1321;
reg   [0:0] icmp_ln86_263_reg_1321_pp0_iter1_reg;
reg   [0:0] icmp_ln86_263_reg_1321_pp0_iter2_reg;
wire   [0:0] icmp_ln86_264_fu_384_p2;
reg   [0:0] icmp_ln86_264_reg_1327;
reg   [0:0] icmp_ln86_264_reg_1327_pp0_iter1_reg;
reg   [0:0] icmp_ln86_264_reg_1327_pp0_iter2_reg;
wire   [0:0] icmp_ln86_265_fu_390_p2;
reg   [0:0] icmp_ln86_265_reg_1333;
wire   [0:0] icmp_ln86_266_fu_396_p2;
reg   [0:0] icmp_ln86_266_reg_1339;
reg   [0:0] icmp_ln86_266_reg_1339_pp0_iter1_reg;
reg   [0:0] icmp_ln86_266_reg_1339_pp0_iter2_reg;
reg   [0:0] icmp_ln86_266_reg_1339_pp0_iter3_reg;
wire   [0:0] icmp_ln86_267_fu_402_p2;
reg   [0:0] icmp_ln86_267_reg_1345;
reg   [0:0] icmp_ln86_267_reg_1345_pp0_iter1_reg;
reg   [0:0] icmp_ln86_267_reg_1345_pp0_iter2_reg;
reg   [0:0] icmp_ln86_267_reg_1345_pp0_iter3_reg;
wire   [0:0] icmp_ln86_268_fu_408_p2;
reg   [0:0] icmp_ln86_268_reg_1351;
reg   [0:0] icmp_ln86_268_reg_1351_pp0_iter1_reg;
reg   [0:0] icmp_ln86_268_reg_1351_pp0_iter2_reg;
reg   [0:0] icmp_ln86_268_reg_1351_pp0_iter3_reg;
reg   [0:0] icmp_ln86_268_reg_1351_pp0_iter4_reg;
wire   [0:0] icmp_ln86_269_fu_414_p2;
reg   [0:0] icmp_ln86_269_reg_1357;
reg   [0:0] icmp_ln86_269_reg_1357_pp0_iter1_reg;
reg   [0:0] icmp_ln86_269_reg_1357_pp0_iter2_reg;
reg   [0:0] icmp_ln86_269_reg_1357_pp0_iter3_reg;
reg   [0:0] icmp_ln86_269_reg_1357_pp0_iter4_reg;
reg   [0:0] icmp_ln86_269_reg_1357_pp0_iter5_reg;
wire   [0:0] icmp_ln86_270_fu_420_p2;
reg   [0:0] icmp_ln86_270_reg_1363;
reg   [0:0] icmp_ln86_270_reg_1363_pp0_iter1_reg;
wire   [0:0] icmp_ln86_271_fu_426_p2;
reg   [0:0] icmp_ln86_271_reg_1368;
reg   [0:0] icmp_ln86_271_reg_1368_pp0_iter1_reg;
wire   [0:0] icmp_ln86_272_fu_432_p2;
reg   [0:0] icmp_ln86_272_reg_1373;
reg   [0:0] icmp_ln86_272_reg_1373_pp0_iter1_reg;
wire   [0:0] icmp_ln86_273_fu_438_p2;
reg   [0:0] icmp_ln86_273_reg_1378;
reg   [0:0] icmp_ln86_273_reg_1378_pp0_iter1_reg;
reg   [0:0] icmp_ln86_273_reg_1378_pp0_iter2_reg;
wire   [0:0] icmp_ln86_274_fu_444_p2;
reg   [0:0] icmp_ln86_274_reg_1383;
reg   [0:0] icmp_ln86_274_reg_1383_pp0_iter1_reg;
reg   [0:0] icmp_ln86_274_reg_1383_pp0_iter2_reg;
wire   [0:0] icmp_ln86_275_fu_450_p2;
reg   [0:0] icmp_ln86_275_reg_1388;
reg   [0:0] icmp_ln86_275_reg_1388_pp0_iter1_reg;
reg   [0:0] icmp_ln86_275_reg_1388_pp0_iter2_reg;
wire   [0:0] icmp_ln86_276_fu_456_p2;
reg   [0:0] icmp_ln86_276_reg_1393;
reg   [0:0] icmp_ln86_276_reg_1393_pp0_iter1_reg;
reg   [0:0] icmp_ln86_276_reg_1393_pp0_iter2_reg;
reg   [0:0] icmp_ln86_276_reg_1393_pp0_iter3_reg;
wire   [0:0] icmp_ln86_277_fu_462_p2;
reg   [0:0] icmp_ln86_277_reg_1398;
reg   [0:0] icmp_ln86_277_reg_1398_pp0_iter1_reg;
reg   [0:0] icmp_ln86_277_reg_1398_pp0_iter2_reg;
reg   [0:0] icmp_ln86_277_reg_1398_pp0_iter3_reg;
wire   [0:0] icmp_ln86_278_fu_468_p2;
reg   [0:0] icmp_ln86_278_reg_1403;
reg   [0:0] icmp_ln86_278_reg_1403_pp0_iter1_reg;
reg   [0:0] icmp_ln86_278_reg_1403_pp0_iter2_reg;
reg   [0:0] icmp_ln86_278_reg_1403_pp0_iter3_reg;
wire   [0:0] icmp_ln86_279_fu_474_p2;
reg   [0:0] icmp_ln86_279_reg_1408;
reg   [0:0] icmp_ln86_279_reg_1408_pp0_iter1_reg;
reg   [0:0] icmp_ln86_279_reg_1408_pp0_iter2_reg;
reg   [0:0] icmp_ln86_279_reg_1408_pp0_iter3_reg;
reg   [0:0] icmp_ln86_279_reg_1408_pp0_iter4_reg;
wire   [0:0] icmp_ln86_280_fu_480_p2;
reg   [0:0] icmp_ln86_280_reg_1413;
reg   [0:0] icmp_ln86_280_reg_1413_pp0_iter1_reg;
reg   [0:0] icmp_ln86_280_reg_1413_pp0_iter2_reg;
reg   [0:0] icmp_ln86_280_reg_1413_pp0_iter3_reg;
reg   [0:0] icmp_ln86_280_reg_1413_pp0_iter4_reg;
wire   [0:0] icmp_ln86_281_fu_486_p2;
reg   [0:0] icmp_ln86_281_reg_1418;
reg   [0:0] icmp_ln86_281_reg_1418_pp0_iter1_reg;
reg   [0:0] icmp_ln86_281_reg_1418_pp0_iter2_reg;
reg   [0:0] icmp_ln86_281_reg_1418_pp0_iter3_reg;
reg   [0:0] icmp_ln86_281_reg_1418_pp0_iter4_reg;
wire   [0:0] icmp_ln86_282_fu_492_p2;
reg   [0:0] icmp_ln86_282_reg_1423;
reg   [0:0] icmp_ln86_282_reg_1423_pp0_iter1_reg;
reg   [0:0] icmp_ln86_282_reg_1423_pp0_iter2_reg;
reg   [0:0] icmp_ln86_282_reg_1423_pp0_iter3_reg;
reg   [0:0] icmp_ln86_282_reg_1423_pp0_iter4_reg;
reg   [0:0] icmp_ln86_282_reg_1423_pp0_iter5_reg;
wire   [0:0] and_ln102_fu_498_p2;
reg   [0:0] and_ln102_reg_1428;
reg   [0:0] and_ln102_reg_1428_pp0_iter1_reg;
wire   [0:0] and_ln104_fu_510_p2;
reg   [0:0] and_ln104_reg_1435;
wire   [0:0] and_ln102_248_fu_516_p2;
reg   [0:0] and_ln102_248_reg_1441;
wire   [0:0] and_ln104_52_fu_525_p2;
reg   [0:0] and_ln104_52_reg_1447;
reg   [0:0] and_ln104_52_reg_1447_pp0_iter2_reg;
wire   [0:0] and_ln102_249_fu_530_p2;
reg   [0:0] and_ln102_249_reg_1453;
reg   [0:0] and_ln102_249_reg_1453_pp0_iter2_reg;
wire   [0:0] and_ln102_252_fu_544_p2;
reg   [0:0] and_ln102_252_reg_1460;
wire   [0:0] and_ln102_255_fu_549_p2;
reg   [0:0] and_ln102_255_reg_1465;
wire   [0:0] and_ln104_56_fu_559_p2;
reg   [0:0] and_ln104_56_reg_1473;
reg   [0:0] and_ln104_56_reg_1473_pp0_iter2_reg;
reg   [0:0] and_ln104_56_reg_1473_pp0_iter3_reg;
wire   [0:0] or_ln117_239_fu_565_p2;
reg   [0:0] or_ln117_239_reg_1479;
wire   [0:0] xor_ln104_fu_571_p2;
reg   [0:0] xor_ln104_reg_1485;
reg   [0:0] xor_ln104_reg_1485_pp0_iter3_reg;
reg   [0:0] xor_ln104_reg_1485_pp0_iter4_reg;
reg   [0:0] xor_ln104_reg_1485_pp0_iter5_reg;
reg   [0:0] xor_ln104_reg_1485_pp0_iter6_reg;
wire   [0:0] and_ln102_254_fu_585_p2;
reg   [0:0] and_ln102_254_reg_1492;
wire   [0:0] or_ln117_243_fu_672_p2;
reg   [0:0] or_ln117_243_reg_1498;
wire   [2:0] select_ln117_251_fu_686_p3;
reg   [2:0] select_ln117_251_reg_1503;
wire   [0:0] or_ln117_245_fu_694_p2;
reg   [0:0] or_ln117_245_reg_1508;
wire   [0:0] and_ln102_247_fu_698_p2;
reg   [0:0] and_ln102_247_reg_1516;
wire   [0:0] and_ln104_51_fu_707_p2;
reg   [0:0] and_ln104_51_reg_1522;
wire   [0:0] and_ln102_250_fu_712_p2;
reg   [0:0] and_ln102_250_reg_1528;
wire   [0:0] or_ln117_249_fu_810_p2;
reg   [0:0] or_ln117_249_reg_1534;
wire   [3:0] select_ln117_257_fu_822_p3;
reg   [3:0] select_ln117_257_reg_1539;
wire   [0:0] or_ln117_251_fu_830_p2;
reg   [0:0] or_ln117_251_reg_1544;
reg   [0:0] or_ln117_251_reg_1544_pp0_iter4_reg;
reg   [0:0] or_ln117_251_reg_1544_pp0_iter5_reg;
reg   [0:0] or_ln117_251_reg_1544_pp0_iter6_reg;
wire   [0:0] or_ln117_252_fu_835_p2;
reg   [0:0] or_ln117_252_reg_1552;
wire   [0:0] and_ln102_251_fu_851_p2;
reg   [0:0] and_ln102_251_reg_1558;
wire   [0:0] and_ln104_55_fu_860_p2;
reg   [0:0] and_ln104_55_reg_1564;
reg   [0:0] and_ln104_55_reg_1564_pp0_iter5_reg;
wire   [0:0] and_ln102_256_fu_875_p2;
reg   [0:0] and_ln102_256_reg_1570;
wire   [0:0] or_ln117_257_fu_985_p2;
reg   [0:0] or_ln117_257_reg_1575;
wire   [4:0] select_ln117_264_fu_989_p3;
reg   [4:0] select_ln117_264_reg_1582;
wire   [0:0] or_ln117_259_fu_997_p2;
reg   [0:0] or_ln117_259_reg_1587;
wire   [0:0] or_ln117_263_fu_1088_p2;
reg   [0:0] or_ln117_263_reg_1593;
wire   [4:0] select_ln117_271_fu_1102_p3;
reg   [4:0] select_ln117_271_reg_1598;
wire   [11:0] tmp_fu_1137_p65;
reg   [11:0] tmp_reg_1603;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln86_256_fu_336_p2;
wire   [0:0] xor_ln104_124_fu_504_p2;
wire   [0:0] xor_ln104_126_fu_520_p2;
wire   [0:0] xor_ln104_127_fu_534_p2;
wire   [0:0] and_ln104_53_fu_539_p2;
wire   [0:0] xor_ln104_133_fu_554_p2;
wire   [0:0] xor_ln104_130_fu_576_p2;
wire   [0:0] and_ln102_272_fu_593_p2;
wire   [0:0] and_ln102_253_fu_581_p2;
wire   [0:0] and_ln102_258_fu_589_p2;
wire   [0:0] xor_ln117_fu_613_p2;
wire   [0:0] or_ln117_fu_608_p2;
wire   [1:0] zext_ln117_fu_618_p1;
wire   [0:0] and_ln102_259_fu_598_p2;
wire   [1:0] select_ln117_fu_622_p3;
wire   [1:0] select_ln117_247_fu_635_p3;
wire   [0:0] or_ln117_240_fu_630_p2;
wire   [2:0] zext_ln117_28_fu_642_p1;
wire   [0:0] or_ln117_241_fu_646_p2;
wire   [0:0] and_ln102_260_fu_603_p2;
wire   [2:0] select_ln117_248_fu_650_p3;
wire   [0:0] or_ln117_242_fu_658_p2;
wire   [2:0] select_ln117_249_fu_664_p3;
wire   [2:0] select_ln117_250_fu_678_p3;
wire   [0:0] xor_ln104_125_fu_702_p2;
wire   [0:0] xor_ln104_131_fu_717_p2;
wire   [0:0] and_ln102_273_fu_727_p2;
wire   [0:0] xor_ln104_132_fu_722_p2;
wire   [0:0] and_ln102_274_fu_741_p2;
wire   [0:0] and_ln102_261_fu_732_p2;
wire   [0:0] or_ln117_244_fu_756_p2;
wire   [3:0] zext_ln117_29_fu_761_p1;
wire   [0:0] and_ln102_262_fu_737_p2;
wire   [3:0] select_ln117_252_fu_764_p3;
wire   [0:0] or_ln117_246_fu_772_p2;
wire   [3:0] select_ln117_253_fu_777_p3;
wire   [0:0] or_ln117_247_fu_784_p2;
wire   [0:0] and_ln102_263_fu_746_p2;
wire   [3:0] select_ln117_254_fu_788_p3;
wire   [0:0] or_ln117_248_fu_796_p2;
wire   [3:0] select_ln117_255_fu_802_p3;
wire   [3:0] select_ln117_256_fu_814_p3;
wire   [0:0] and_ln102_265_fu_751_p2;
wire   [0:0] xor_ln104_128_fu_841_p2;
wire   [0:0] xor_ln104_129_fu_855_p2;
wire   [0:0] xor_ln104_134_fu_865_p2;
wire   [0:0] and_ln102_275_fu_884_p2;
wire   [0:0] and_ln104_54_fu_846_p2;
wire   [0:0] xor_ln104_135_fu_870_p2;
wire   [0:0] and_ln102_276_fu_899_p2;
wire   [0:0] and_ln102_264_fu_880_p2;
wire   [0:0] or_ln117_250_fu_910_p2;
wire   [3:0] select_ln117_258_fu_915_p3;
wire   [3:0] select_ln117_259_fu_922_p3;
wire   [0:0] and_ln102_266_fu_889_p2;
wire   [4:0] zext_ln117_30_fu_929_p1;
wire   [0:0] or_ln117_253_fu_933_p2;
wire   [4:0] select_ln117_260_fu_938_p3;
wire   [0:0] or_ln117_254_fu_945_p2;
wire   [0:0] and_ln104_57_fu_894_p2;
wire   [4:0] select_ln117_261_fu_949_p3;
wire   [0:0] or_ln117_255_fu_957_p2;
wire   [0:0] and_ln102_267_fu_904_p2;
wire   [4:0] select_ln117_262_fu_963_p3;
wire   [0:0] or_ln117_256_fu_971_p2;
wire   [4:0] select_ln117_263_fu_977_p3;
wire   [0:0] xor_ln104_136_fu_1003_p2;
wire   [0:0] and_ln102_277_fu_1016_p2;
wire   [0:0] and_ln102_257_fu_1008_p2;
wire   [0:0] and_ln102_268_fu_1012_p2;
wire   [0:0] or_ln117_258_fu_1031_p2;
wire   [4:0] select_ln117_265_fu_1036_p3;
wire   [0:0] and_ln102_269_fu_1021_p2;
wire   [4:0] select_ln117_266_fu_1042_p3;
wire   [0:0] or_ln117_260_fu_1050_p2;
wire   [4:0] select_ln117_267_fu_1055_p3;
wire   [0:0] or_ln117_261_fu_1062_p2;
wire   [0:0] and_ln102_270_fu_1026_p2;
wire   [4:0] select_ln117_268_fu_1066_p3;
wire   [0:0] or_ln117_262_fu_1074_p2;
wire   [4:0] select_ln117_269_fu_1080_p3;
wire   [4:0] select_ln117_270_fu_1094_p3;
wire   [0:0] xor_ln104_137_fu_1110_p2;
wire   [0:0] and_ln102_278_fu_1115_p2;
wire   [0:0] and_ln102_271_fu_1120_p2;
wire   [0:0] or_ln117_264_fu_1125_p2;
wire   [11:0] tmp_fu_1137_p63;
wire   [4:0] tmp_fu_1137_p64;
wire   [0:0] or_ln117_265_fu_1269_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
wire   [4:0] tmp_fu_1137_p1;
wire   [4:0] tmp_fu_1137_p3;
wire   [4:0] tmp_fu_1137_p5;
wire   [4:0] tmp_fu_1137_p7;
wire   [4:0] tmp_fu_1137_p9;
wire   [4:0] tmp_fu_1137_p11;
wire   [4:0] tmp_fu_1137_p13;
wire   [4:0] tmp_fu_1137_p15;
wire   [4:0] tmp_fu_1137_p17;
wire   [4:0] tmp_fu_1137_p19;
wire   [4:0] tmp_fu_1137_p21;
wire   [4:0] tmp_fu_1137_p23;
wire   [4:0] tmp_fu_1137_p25;
wire   [4:0] tmp_fu_1137_p27;
wire   [4:0] tmp_fu_1137_p29;
wire   [4:0] tmp_fu_1137_p31;
wire  signed [4:0] tmp_fu_1137_p33;
wire  signed [4:0] tmp_fu_1137_p35;
wire  signed [4:0] tmp_fu_1137_p37;
wire  signed [4:0] tmp_fu_1137_p39;
wire  signed [4:0] tmp_fu_1137_p41;
wire  signed [4:0] tmp_fu_1137_p43;
wire  signed [4:0] tmp_fu_1137_p45;
wire  signed [4:0] tmp_fu_1137_p47;
wire  signed [4:0] tmp_fu_1137_p49;
wire  signed [4:0] tmp_fu_1137_p51;
wire  signed [4:0] tmp_fu_1137_p53;
wire  signed [4:0] tmp_fu_1137_p55;
wire  signed [4:0] tmp_fu_1137_p57;
wire  signed [4:0] tmp_fu_1137_p59;
wire  signed [4:0] tmp_fu_1137_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_12_1_1_x4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_63_5_12_1_1_x4_U1194(
    .din0(12'd3650),
    .din1(12'd4080),
    .din2(12'd3933),
    .din3(12'd986),
    .din4(12'd33),
    .din5(12'd74),
    .din6(12'd1432),
    .din7(12'd254),
    .din8(12'd3202),
    .din9(12'd3),
    .din10(12'd3929),
    .din11(12'd1419),
    .din12(12'd4071),
    .din13(12'd1499),
    .din14(12'd4092),
    .din15(12'd55),
    .din16(12'd3947),
    .din17(12'd262),
    .din18(12'd94),
    .din19(12'd57),
    .din20(12'd1196),
    .din21(12'd3996),
    .din22(12'd4095),
    .din23(12'd3988),
    .din24(12'd290),
    .din25(12'd3197),
    .din26(12'd612),
    .din27(12'd183),
    .din28(12'd4073),
    .din29(12'd163),
    .din30(12'd24),
    .def(tmp_fu_1137_p63),
    .sel(tmp_fu_1137_p64),
    .dout(tmp_fu_1137_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_247_reg_1516 <= and_ln102_247_fu_698_p2;
        and_ln102_248_reg_1441 <= and_ln102_248_fu_516_p2;
        and_ln102_249_reg_1453 <= and_ln102_249_fu_530_p2;
        and_ln102_249_reg_1453_pp0_iter2_reg <= and_ln102_249_reg_1453;
        and_ln102_250_reg_1528 <= and_ln102_250_fu_712_p2;
        and_ln102_251_reg_1558 <= and_ln102_251_fu_851_p2;
        and_ln102_252_reg_1460 <= and_ln102_252_fu_544_p2;
        and_ln102_254_reg_1492 <= and_ln102_254_fu_585_p2;
        and_ln102_255_reg_1465 <= and_ln102_255_fu_549_p2;
        and_ln102_256_reg_1570 <= and_ln102_256_fu_875_p2;
        and_ln102_reg_1428 <= and_ln102_fu_498_p2;
        and_ln102_reg_1428_pp0_iter1_reg <= and_ln102_reg_1428;
        and_ln104_51_reg_1522 <= and_ln104_51_fu_707_p2;
        and_ln104_52_reg_1447 <= and_ln104_52_fu_525_p2;
        and_ln104_52_reg_1447_pp0_iter2_reg <= and_ln104_52_reg_1447;
        and_ln104_55_reg_1564 <= and_ln104_55_fu_860_p2;
        and_ln104_55_reg_1564_pp0_iter5_reg <= and_ln104_55_reg_1564;
        and_ln104_56_reg_1473 <= and_ln104_56_fu_559_p2;
        and_ln104_56_reg_1473_pp0_iter2_reg <= and_ln104_56_reg_1473;
        and_ln104_56_reg_1473_pp0_iter3_reg <= and_ln104_56_reg_1473_pp0_iter2_reg;
        and_ln104_reg_1435 <= and_ln104_fu_510_p2;
        icmp_ln86_257_reg_1285 <= icmp_ln86_257_fu_342_p2;
        icmp_ln86_257_reg_1285_pp0_iter1_reg <= icmp_ln86_257_reg_1285;
        icmp_ln86_257_reg_1285_pp0_iter2_reg <= icmp_ln86_257_reg_1285_pp0_iter1_reg;
        icmp_ln86_258_reg_1291 <= icmp_ln86_258_fu_348_p2;
        icmp_ln86_259_reg_1297 <= icmp_ln86_259_fu_354_p2;
        icmp_ln86_260_reg_1303 <= icmp_ln86_260_fu_360_p2;
        icmp_ln86_260_reg_1303_pp0_iter1_reg <= icmp_ln86_260_reg_1303;
        icmp_ln86_260_reg_1303_pp0_iter2_reg <= icmp_ln86_260_reg_1303_pp0_iter1_reg;
        icmp_ln86_260_reg_1303_pp0_iter3_reg <= icmp_ln86_260_reg_1303_pp0_iter2_reg;
        icmp_ln86_261_reg_1309 <= icmp_ln86_261_fu_366_p2;
        icmp_ln86_261_reg_1309_pp0_iter1_reg <= icmp_ln86_261_reg_1309;
        icmp_ln86_261_reg_1309_pp0_iter2_reg <= icmp_ln86_261_reg_1309_pp0_iter1_reg;
        icmp_ln86_261_reg_1309_pp0_iter3_reg <= icmp_ln86_261_reg_1309_pp0_iter2_reg;
        icmp_ln86_262_reg_1315 <= icmp_ln86_262_fu_372_p2;
        icmp_ln86_262_reg_1315_pp0_iter1_reg <= icmp_ln86_262_reg_1315;
        icmp_ln86_263_reg_1321 <= icmp_ln86_263_fu_378_p2;
        icmp_ln86_263_reg_1321_pp0_iter1_reg <= icmp_ln86_263_reg_1321;
        icmp_ln86_263_reg_1321_pp0_iter2_reg <= icmp_ln86_263_reg_1321_pp0_iter1_reg;
        icmp_ln86_264_reg_1327 <= icmp_ln86_264_fu_384_p2;
        icmp_ln86_264_reg_1327_pp0_iter1_reg <= icmp_ln86_264_reg_1327;
        icmp_ln86_264_reg_1327_pp0_iter2_reg <= icmp_ln86_264_reg_1327_pp0_iter1_reg;
        icmp_ln86_265_reg_1333 <= icmp_ln86_265_fu_390_p2;
        icmp_ln86_266_reg_1339 <= icmp_ln86_266_fu_396_p2;
        icmp_ln86_266_reg_1339_pp0_iter1_reg <= icmp_ln86_266_reg_1339;
        icmp_ln86_266_reg_1339_pp0_iter2_reg <= icmp_ln86_266_reg_1339_pp0_iter1_reg;
        icmp_ln86_266_reg_1339_pp0_iter3_reg <= icmp_ln86_266_reg_1339_pp0_iter2_reg;
        icmp_ln86_267_reg_1345 <= icmp_ln86_267_fu_402_p2;
        icmp_ln86_267_reg_1345_pp0_iter1_reg <= icmp_ln86_267_reg_1345;
        icmp_ln86_267_reg_1345_pp0_iter2_reg <= icmp_ln86_267_reg_1345_pp0_iter1_reg;
        icmp_ln86_267_reg_1345_pp0_iter3_reg <= icmp_ln86_267_reg_1345_pp0_iter2_reg;
        icmp_ln86_268_reg_1351 <= icmp_ln86_268_fu_408_p2;
        icmp_ln86_268_reg_1351_pp0_iter1_reg <= icmp_ln86_268_reg_1351;
        icmp_ln86_268_reg_1351_pp0_iter2_reg <= icmp_ln86_268_reg_1351_pp0_iter1_reg;
        icmp_ln86_268_reg_1351_pp0_iter3_reg <= icmp_ln86_268_reg_1351_pp0_iter2_reg;
        icmp_ln86_268_reg_1351_pp0_iter4_reg <= icmp_ln86_268_reg_1351_pp0_iter3_reg;
        icmp_ln86_269_reg_1357 <= icmp_ln86_269_fu_414_p2;
        icmp_ln86_269_reg_1357_pp0_iter1_reg <= icmp_ln86_269_reg_1357;
        icmp_ln86_269_reg_1357_pp0_iter2_reg <= icmp_ln86_269_reg_1357_pp0_iter1_reg;
        icmp_ln86_269_reg_1357_pp0_iter3_reg <= icmp_ln86_269_reg_1357_pp0_iter2_reg;
        icmp_ln86_269_reg_1357_pp0_iter4_reg <= icmp_ln86_269_reg_1357_pp0_iter3_reg;
        icmp_ln86_269_reg_1357_pp0_iter5_reg <= icmp_ln86_269_reg_1357_pp0_iter4_reg;
        icmp_ln86_270_reg_1363 <= icmp_ln86_270_fu_420_p2;
        icmp_ln86_270_reg_1363_pp0_iter1_reg <= icmp_ln86_270_reg_1363;
        icmp_ln86_271_reg_1368 <= icmp_ln86_271_fu_426_p2;
        icmp_ln86_271_reg_1368_pp0_iter1_reg <= icmp_ln86_271_reg_1368;
        icmp_ln86_272_reg_1373 <= icmp_ln86_272_fu_432_p2;
        icmp_ln86_272_reg_1373_pp0_iter1_reg <= icmp_ln86_272_reg_1373;
        icmp_ln86_273_reg_1378 <= icmp_ln86_273_fu_438_p2;
        icmp_ln86_273_reg_1378_pp0_iter1_reg <= icmp_ln86_273_reg_1378;
        icmp_ln86_273_reg_1378_pp0_iter2_reg <= icmp_ln86_273_reg_1378_pp0_iter1_reg;
        icmp_ln86_274_reg_1383 <= icmp_ln86_274_fu_444_p2;
        icmp_ln86_274_reg_1383_pp0_iter1_reg <= icmp_ln86_274_reg_1383;
        icmp_ln86_274_reg_1383_pp0_iter2_reg <= icmp_ln86_274_reg_1383_pp0_iter1_reg;
        icmp_ln86_275_reg_1388 <= icmp_ln86_275_fu_450_p2;
        icmp_ln86_275_reg_1388_pp0_iter1_reg <= icmp_ln86_275_reg_1388;
        icmp_ln86_275_reg_1388_pp0_iter2_reg <= icmp_ln86_275_reg_1388_pp0_iter1_reg;
        icmp_ln86_276_reg_1393 <= icmp_ln86_276_fu_456_p2;
        icmp_ln86_276_reg_1393_pp0_iter1_reg <= icmp_ln86_276_reg_1393;
        icmp_ln86_276_reg_1393_pp0_iter2_reg <= icmp_ln86_276_reg_1393_pp0_iter1_reg;
        icmp_ln86_276_reg_1393_pp0_iter3_reg <= icmp_ln86_276_reg_1393_pp0_iter2_reg;
        icmp_ln86_277_reg_1398 <= icmp_ln86_277_fu_462_p2;
        icmp_ln86_277_reg_1398_pp0_iter1_reg <= icmp_ln86_277_reg_1398;
        icmp_ln86_277_reg_1398_pp0_iter2_reg <= icmp_ln86_277_reg_1398_pp0_iter1_reg;
        icmp_ln86_277_reg_1398_pp0_iter3_reg <= icmp_ln86_277_reg_1398_pp0_iter2_reg;
        icmp_ln86_278_reg_1403 <= icmp_ln86_278_fu_468_p2;
        icmp_ln86_278_reg_1403_pp0_iter1_reg <= icmp_ln86_278_reg_1403;
        icmp_ln86_278_reg_1403_pp0_iter2_reg <= icmp_ln86_278_reg_1403_pp0_iter1_reg;
        icmp_ln86_278_reg_1403_pp0_iter3_reg <= icmp_ln86_278_reg_1403_pp0_iter2_reg;
        icmp_ln86_279_reg_1408 <= icmp_ln86_279_fu_474_p2;
        icmp_ln86_279_reg_1408_pp0_iter1_reg <= icmp_ln86_279_reg_1408;
        icmp_ln86_279_reg_1408_pp0_iter2_reg <= icmp_ln86_279_reg_1408_pp0_iter1_reg;
        icmp_ln86_279_reg_1408_pp0_iter3_reg <= icmp_ln86_279_reg_1408_pp0_iter2_reg;
        icmp_ln86_279_reg_1408_pp0_iter4_reg <= icmp_ln86_279_reg_1408_pp0_iter3_reg;
        icmp_ln86_280_reg_1413 <= icmp_ln86_280_fu_480_p2;
        icmp_ln86_280_reg_1413_pp0_iter1_reg <= icmp_ln86_280_reg_1413;
        icmp_ln86_280_reg_1413_pp0_iter2_reg <= icmp_ln86_280_reg_1413_pp0_iter1_reg;
        icmp_ln86_280_reg_1413_pp0_iter3_reg <= icmp_ln86_280_reg_1413_pp0_iter2_reg;
        icmp_ln86_280_reg_1413_pp0_iter4_reg <= icmp_ln86_280_reg_1413_pp0_iter3_reg;
        icmp_ln86_281_reg_1418 <= icmp_ln86_281_fu_486_p2;
        icmp_ln86_281_reg_1418_pp0_iter1_reg <= icmp_ln86_281_reg_1418;
        icmp_ln86_281_reg_1418_pp0_iter2_reg <= icmp_ln86_281_reg_1418_pp0_iter1_reg;
        icmp_ln86_281_reg_1418_pp0_iter3_reg <= icmp_ln86_281_reg_1418_pp0_iter2_reg;
        icmp_ln86_281_reg_1418_pp0_iter4_reg <= icmp_ln86_281_reg_1418_pp0_iter3_reg;
        icmp_ln86_282_reg_1423 <= icmp_ln86_282_fu_492_p2;
        icmp_ln86_282_reg_1423_pp0_iter1_reg <= icmp_ln86_282_reg_1423;
        icmp_ln86_282_reg_1423_pp0_iter2_reg <= icmp_ln86_282_reg_1423_pp0_iter1_reg;
        icmp_ln86_282_reg_1423_pp0_iter3_reg <= icmp_ln86_282_reg_1423_pp0_iter2_reg;
        icmp_ln86_282_reg_1423_pp0_iter4_reg <= icmp_ln86_282_reg_1423_pp0_iter3_reg;
        icmp_ln86_282_reg_1423_pp0_iter5_reg <= icmp_ln86_282_reg_1423_pp0_iter4_reg;
        icmp_ln86_reg_1280 <= icmp_ln86_fu_330_p2;
        icmp_ln86_reg_1280_pp0_iter1_reg <= icmp_ln86_reg_1280;
        or_ln117_239_reg_1479 <= or_ln117_239_fu_565_p2;
        or_ln117_243_reg_1498 <= or_ln117_243_fu_672_p2;
        or_ln117_245_reg_1508 <= or_ln117_245_fu_694_p2;
        or_ln117_249_reg_1534 <= or_ln117_249_fu_810_p2;
        or_ln117_251_reg_1544 <= or_ln117_251_fu_830_p2;
        or_ln117_251_reg_1544_pp0_iter4_reg <= or_ln117_251_reg_1544;
        or_ln117_251_reg_1544_pp0_iter5_reg <= or_ln117_251_reg_1544_pp0_iter4_reg;
        or_ln117_251_reg_1544_pp0_iter6_reg <= or_ln117_251_reg_1544_pp0_iter5_reg;
        or_ln117_252_reg_1552 <= or_ln117_252_fu_835_p2;
        or_ln117_257_reg_1575 <= or_ln117_257_fu_985_p2;
        or_ln117_259_reg_1587 <= or_ln117_259_fu_997_p2;
        or_ln117_263_reg_1593 <= or_ln117_263_fu_1088_p2;
        select_ln117_251_reg_1503 <= select_ln117_251_fu_686_p3;
        select_ln117_257_reg_1539 <= select_ln117_257_fu_822_p3;
        select_ln117_264_reg_1582 <= select_ln117_264_fu_989_p3;
        select_ln117_271_reg_1598 <= select_ln117_271_fu_1102_p3;
        tmp_reg_1603 <= tmp_fu_1137_p65;
        xor_ln104_reg_1485 <= xor_ln104_fu_571_p2;
        xor_ln104_reg_1485_pp0_iter3_reg <= xor_ln104_reg_1485;
        xor_ln104_reg_1485_pp0_iter4_reg <= xor_ln104_reg_1485_pp0_iter3_reg;
        xor_ln104_reg_1485_pp0_iter5_reg <= xor_ln104_reg_1485_pp0_iter4_reg;
        xor_ln104_reg_1485_pp0_iter6_reg <= xor_ln104_reg_1485_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_247_fu_698_p2 = (xor_ln104_reg_1485 & icmp_ln86_257_reg_1285_pp0_iter2_reg);

assign and_ln102_248_fu_516_p2 = (icmp_ln86_258_reg_1291 & and_ln102_reg_1428);

assign and_ln102_249_fu_530_p2 = (icmp_ln86_259_reg_1297 & and_ln104_reg_1435);

assign and_ln102_250_fu_712_p2 = (icmp_ln86_260_reg_1303_pp0_iter2_reg & and_ln102_247_fu_698_p2);

assign and_ln102_251_fu_851_p2 = (icmp_ln86_261_reg_1309_pp0_iter3_reg & and_ln104_51_reg_1522);

assign and_ln102_252_fu_544_p2 = (icmp_ln86_262_reg_1315 & and_ln102_248_fu_516_p2);

assign and_ln102_253_fu_581_p2 = (icmp_ln86_263_reg_1321_pp0_iter1_reg & and_ln104_52_reg_1447);

assign and_ln102_254_fu_585_p2 = (icmp_ln86_264_reg_1327_pp0_iter1_reg & and_ln102_249_reg_1453);

assign and_ln102_255_fu_549_p2 = (icmp_ln86_265_reg_1333 & and_ln104_53_fu_539_p2);

assign and_ln102_256_fu_875_p2 = (icmp_ln86_268_reg_1351_pp0_iter3_reg & and_ln102_251_fu_851_p2);

assign and_ln102_257_fu_1008_p2 = (icmp_ln86_269_reg_1357_pp0_iter4_reg & and_ln104_55_reg_1564);

assign and_ln102_258_fu_589_p2 = (icmp_ln86_270_reg_1363_pp0_iter1_reg & and_ln102_252_reg_1460);

assign and_ln102_259_fu_598_p2 = (and_ln102_272_fu_593_p2 & and_ln102_248_reg_1441);

assign and_ln102_260_fu_603_p2 = (icmp_ln86_272_reg_1373_pp0_iter1_reg & and_ln102_253_fu_581_p2);

assign and_ln102_261_fu_732_p2 = (and_ln104_52_reg_1447_pp0_iter2_reg & and_ln102_273_fu_727_p2);

assign and_ln102_262_fu_737_p2 = (icmp_ln86_274_reg_1383_pp0_iter2_reg & and_ln102_254_reg_1492);

assign and_ln102_263_fu_746_p2 = (and_ln102_274_fu_741_p2 & and_ln102_249_reg_1453_pp0_iter2_reg);

assign and_ln102_264_fu_880_p2 = (icmp_ln86_276_reg_1393_pp0_iter3_reg & and_ln104_56_reg_1473_pp0_iter3_reg);

assign and_ln102_265_fu_751_p2 = (icmp_ln86_266_reg_1339_pp0_iter2_reg & and_ln102_250_fu_712_p2);

assign and_ln102_266_fu_889_p2 = (and_ln102_275_fu_884_p2 & and_ln102_250_reg_1528);

assign and_ln102_267_fu_904_p2 = (and_ln104_54_fu_846_p2 & and_ln102_276_fu_899_p2);

assign and_ln102_268_fu_1012_p2 = (icmp_ln86_279_reg_1408_pp0_iter4_reg & and_ln102_256_reg_1570);

assign and_ln102_269_fu_1021_p2 = (and_ln102_277_fu_1016_p2 & and_ln102_251_reg_1558);

assign and_ln102_270_fu_1026_p2 = (icmp_ln86_281_reg_1418_pp0_iter4_reg & and_ln102_257_fu_1008_p2);

assign and_ln102_271_fu_1120_p2 = (and_ln104_55_reg_1564_pp0_iter5_reg & and_ln102_278_fu_1115_p2);

assign and_ln102_272_fu_593_p2 = (xor_ln104_130_fu_576_p2 & icmp_ln86_271_reg_1368_pp0_iter1_reg);

assign and_ln102_273_fu_727_p2 = (xor_ln104_131_fu_717_p2 & icmp_ln86_273_reg_1378_pp0_iter2_reg);

assign and_ln102_274_fu_741_p2 = (xor_ln104_132_fu_722_p2 & icmp_ln86_275_reg_1388_pp0_iter2_reg);

assign and_ln102_275_fu_884_p2 = (xor_ln104_134_fu_865_p2 & icmp_ln86_277_reg_1398_pp0_iter3_reg);

assign and_ln102_276_fu_899_p2 = (xor_ln104_135_fu_870_p2 & icmp_ln86_278_reg_1403_pp0_iter3_reg);

assign and_ln102_277_fu_1016_p2 = (xor_ln104_136_fu_1003_p2 & icmp_ln86_280_reg_1413_pp0_iter4_reg);

assign and_ln102_278_fu_1115_p2 = (xor_ln104_137_fu_1110_p2 & icmp_ln86_282_reg_1423_pp0_iter5_reg);

assign and_ln102_fu_498_p2 = (icmp_ln86_fu_330_p2 & icmp_ln86_256_fu_336_p2);

assign and_ln104_51_fu_707_p2 = (xor_ln104_reg_1485 & xor_ln104_125_fu_702_p2);

assign and_ln104_52_fu_525_p2 = (xor_ln104_126_fu_520_p2 & and_ln102_reg_1428);

assign and_ln104_53_fu_539_p2 = (xor_ln104_127_fu_534_p2 & and_ln104_reg_1435);

assign and_ln104_54_fu_846_p2 = (xor_ln104_128_fu_841_p2 & and_ln102_247_reg_1516);

assign and_ln104_55_fu_860_p2 = (xor_ln104_129_fu_855_p2 & and_ln104_51_reg_1522);

assign and_ln104_56_fu_559_p2 = (xor_ln104_133_fu_554_p2 & and_ln104_53_fu_539_p2);

assign and_ln104_57_fu_894_p2 = (icmp_ln86_267_reg_1345_pp0_iter3_reg & and_ln104_54_fu_846_p2);

assign and_ln104_fu_510_p2 = (xor_ln104_124_fu_504_p2 & icmp_ln86_fu_330_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_265_fu_1269_p2[0:0] == 1'b1) ? tmp_reg_1603 : 12'd0);

assign icmp_ln86_256_fu_336_p2 = (($signed(p_read12_int_reg) < $signed(18'd260895)) ? 1'b1 : 1'b0);

assign icmp_ln86_257_fu_342_p2 = (($signed(p_read6_int_reg) < $signed(18'd2726)) ? 1'b1 : 1'b0);

assign icmp_ln86_258_fu_348_p2 = (($signed(p_read2_int_reg) < $signed(18'd260969)) ? 1'b1 : 1'b0);

assign icmp_ln86_259_fu_354_p2 = (($signed(p_read5_int_reg) < $signed(18'd2826)) ? 1'b1 : 1'b0);

assign icmp_ln86_260_fu_360_p2 = (($signed(p_read3_int_reg) < $signed(18'd261274)) ? 1'b1 : 1'b0);

assign icmp_ln86_261_fu_366_p2 = (($signed(p_read1_int_reg) < $signed(18'd260933)) ? 1'b1 : 1'b0);

assign icmp_ln86_262_fu_372_p2 = (($signed(p_read4_int_reg) < $signed(18'd261511)) ? 1'b1 : 1'b0);

assign icmp_ln86_263_fu_378_p2 = (($signed(p_read2_int_reg) < $signed(18'd261003)) ? 1'b1 : 1'b0);

assign icmp_ln86_264_fu_384_p2 = (($signed(p_read9_int_reg) < $signed(18'd2283)) ? 1'b1 : 1'b0);

assign icmp_ln86_265_fu_390_p2 = (($signed(p_read8_int_reg) < $signed(18'd260939)) ? 1'b1 : 1'b0);

assign icmp_ln86_266_fu_396_p2 = (($signed(p_read12_int_reg) < $signed(18'd260807)) ? 1'b1 : 1'b0);

assign icmp_ln86_267_fu_402_p2 = (($signed(p_read12_int_reg) < $signed(18'd260802)) ? 1'b1 : 1'b0);

assign icmp_ln86_268_fu_408_p2 = (($signed(p_read3_int_reg) < $signed(18'd1483)) ? 1'b1 : 1'b0);

assign icmp_ln86_269_fu_414_p2 = (($signed(p_read12_int_reg) < $signed(18'd261078)) ? 1'b1 : 1'b0);

assign icmp_ln86_270_fu_420_p2 = (($signed(p_read6_int_reg) < $signed(18'd1326)) ? 1'b1 : 1'b0);

assign icmp_ln86_271_fu_426_p2 = (($signed(p_read6_int_reg) < $signed(18'd1370)) ? 1'b1 : 1'b0);

assign icmp_ln86_272_fu_432_p2 = (($signed(p_read1_int_reg) < $signed(18'd817)) ? 1'b1 : 1'b0);

assign icmp_ln86_273_fu_438_p2 = (($signed(p_read7_int_reg) < $signed(18'd958)) ? 1'b1 : 1'b0);

assign icmp_ln86_274_fu_444_p2 = (($signed(p_read8_int_reg) < $signed(18'd260534)) ? 1'b1 : 1'b0);

assign icmp_ln86_275_fu_450_p2 = (($signed(p_read9_int_reg) < $signed(18'd2363)) ? 1'b1 : 1'b0);

assign icmp_ln86_276_fu_456_p2 = (($signed(p_read11_int_reg) < $signed(18'd358)) ? 1'b1 : 1'b0);

assign icmp_ln86_277_fu_462_p2 = (($signed(p_read12_int_reg) < $signed(18'd260819)) ? 1'b1 : 1'b0);

assign icmp_ln86_278_fu_468_p2 = (($signed(p_read12_int_reg) < $signed(18'd260822)) ? 1'b1 : 1'b0);

assign icmp_ln86_279_fu_474_p2 = (($signed(p_read10_int_reg) < $signed(18'd1740)) ? 1'b1 : 1'b0);

assign icmp_ln86_280_fu_480_p2 = (($signed(p_read11_int_reg) < $signed(18'd1899)) ? 1'b1 : 1'b0);

assign icmp_ln86_281_fu_486_p2 = (($signed(p_read2_int_reg) < $signed(18'd260906)) ? 1'b1 : 1'b0);

assign icmp_ln86_282_fu_492_p2 = (($signed(p_read6_int_reg) < $signed(18'd3367)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_330_p2 = (($signed(p_read13_int_reg) < $signed(18'd261039)) ? 1'b1 : 1'b0);

assign or_ln117_239_fu_565_p2 = (and_ln102_255_fu_549_p2 | and_ln102_252_fu_544_p2);

assign or_ln117_240_fu_630_p2 = (or_ln117_239_reg_1479 | and_ln102_259_fu_598_p2);

assign or_ln117_241_fu_646_p2 = (and_ln102_255_reg_1465 | and_ln102_248_reg_1441);

assign or_ln117_242_fu_658_p2 = (or_ln117_241_fu_646_p2 | and_ln102_260_fu_603_p2);

assign or_ln117_243_fu_672_p2 = (or_ln117_241_fu_646_p2 | and_ln102_253_fu_581_p2);

assign or_ln117_244_fu_756_p2 = (or_ln117_243_reg_1498 | and_ln102_261_fu_732_p2);

assign or_ln117_245_fu_694_p2 = (and_ln102_reg_1428_pp0_iter1_reg | and_ln102_255_reg_1465);

assign or_ln117_246_fu_772_p2 = (or_ln117_245_reg_1508 | and_ln102_262_fu_737_p2);

assign or_ln117_247_fu_784_p2 = (or_ln117_245_reg_1508 | and_ln102_254_reg_1492);

assign or_ln117_248_fu_796_p2 = (or_ln117_247_fu_784_p2 | and_ln102_263_fu_746_p2);

assign or_ln117_249_fu_810_p2 = (or_ln117_245_reg_1508 | and_ln102_249_reg_1453_pp0_iter2_reg);

assign or_ln117_250_fu_910_p2 = (or_ln117_249_reg_1534 | and_ln102_264_fu_880_p2);

assign or_ln117_251_fu_830_p2 = (or_ln117_249_fu_810_p2 | and_ln104_56_reg_1473_pp0_iter2_reg);

assign or_ln117_252_fu_835_p2 = (or_ln117_251_fu_830_p2 | and_ln102_265_fu_751_p2);

assign or_ln117_253_fu_933_p2 = (or_ln117_252_reg_1552 | and_ln102_266_fu_889_p2);

assign or_ln117_254_fu_945_p2 = (or_ln117_251_reg_1544 | and_ln102_250_reg_1528);

assign or_ln117_255_fu_957_p2 = (or_ln117_254_fu_945_p2 | and_ln104_57_fu_894_p2);

assign or_ln117_256_fu_971_p2 = (or_ln117_255_fu_957_p2 | and_ln102_267_fu_904_p2);

assign or_ln117_257_fu_985_p2 = (or_ln117_251_reg_1544 | and_ln102_247_reg_1516);

assign or_ln117_258_fu_1031_p2 = (or_ln117_257_reg_1575 | and_ln102_268_fu_1012_p2);

assign or_ln117_259_fu_997_p2 = (or_ln117_257_fu_985_p2 | and_ln102_256_fu_875_p2);

assign or_ln117_260_fu_1050_p2 = (or_ln117_259_reg_1587 | and_ln102_269_fu_1021_p2);

assign or_ln117_261_fu_1062_p2 = (or_ln117_257_reg_1575 | and_ln102_251_reg_1558);

assign or_ln117_262_fu_1074_p2 = (or_ln117_261_fu_1062_p2 | and_ln102_270_fu_1026_p2);

assign or_ln117_263_fu_1088_p2 = (or_ln117_261_fu_1062_p2 | and_ln102_257_fu_1008_p2);

assign or_ln117_264_fu_1125_p2 = (or_ln117_263_reg_1593 | and_ln102_271_fu_1120_p2);

assign or_ln117_265_fu_1269_p2 = (xor_ln104_reg_1485_pp0_iter6_reg | or_ln117_251_reg_1544_pp0_iter6_reg);

assign or_ln117_fu_608_p2 = (and_ln102_258_fu_589_p2 | and_ln102_255_reg_1465);

assign select_ln117_247_fu_635_p3 = ((or_ln117_239_reg_1479[0:0] == 1'b1) ? select_ln117_fu_622_p3 : 2'd3);

assign select_ln117_248_fu_650_p3 = ((or_ln117_240_fu_630_p2[0:0] == 1'b1) ? zext_ln117_28_fu_642_p1 : 3'd4);

assign select_ln117_249_fu_664_p3 = ((or_ln117_241_fu_646_p2[0:0] == 1'b1) ? select_ln117_248_fu_650_p3 : 3'd5);

assign select_ln117_250_fu_678_p3 = ((or_ln117_242_fu_658_p2[0:0] == 1'b1) ? select_ln117_249_fu_664_p3 : 3'd6);

assign select_ln117_251_fu_686_p3 = ((or_ln117_243_fu_672_p2[0:0] == 1'b1) ? select_ln117_250_fu_678_p3 : 3'd7);

assign select_ln117_252_fu_764_p3 = ((or_ln117_244_fu_756_p2[0:0] == 1'b1) ? zext_ln117_29_fu_761_p1 : 4'd8);

assign select_ln117_253_fu_777_p3 = ((or_ln117_245_reg_1508[0:0] == 1'b1) ? select_ln117_252_fu_764_p3 : 4'd9);

assign select_ln117_254_fu_788_p3 = ((or_ln117_246_fu_772_p2[0:0] == 1'b1) ? select_ln117_253_fu_777_p3 : 4'd10);

assign select_ln117_255_fu_802_p3 = ((or_ln117_247_fu_784_p2[0:0] == 1'b1) ? select_ln117_254_fu_788_p3 : 4'd11);

assign select_ln117_256_fu_814_p3 = ((or_ln117_248_fu_796_p2[0:0] == 1'b1) ? select_ln117_255_fu_802_p3 : 4'd12);

assign select_ln117_257_fu_822_p3 = ((or_ln117_249_fu_810_p2[0:0] == 1'b1) ? select_ln117_256_fu_814_p3 : 4'd13);

assign select_ln117_258_fu_915_p3 = ((or_ln117_250_fu_910_p2[0:0] == 1'b1) ? select_ln117_257_reg_1539 : 4'd14);

assign select_ln117_259_fu_922_p3 = ((or_ln117_251_reg_1544[0:0] == 1'b1) ? select_ln117_258_fu_915_p3 : 4'd15);

assign select_ln117_260_fu_938_p3 = ((or_ln117_252_reg_1552[0:0] == 1'b1) ? zext_ln117_30_fu_929_p1 : 5'd17);

assign select_ln117_261_fu_949_p3 = ((or_ln117_253_fu_933_p2[0:0] == 1'b1) ? select_ln117_260_fu_938_p3 : 5'd18);

assign select_ln117_262_fu_963_p3 = ((or_ln117_254_fu_945_p2[0:0] == 1'b1) ? select_ln117_261_fu_949_p3 : 5'd20);

assign select_ln117_263_fu_977_p3 = ((or_ln117_255_fu_957_p2[0:0] == 1'b1) ? select_ln117_262_fu_963_p3 : 5'd21);

assign select_ln117_264_fu_989_p3 = ((or_ln117_256_fu_971_p2[0:0] == 1'b1) ? select_ln117_263_fu_977_p3 : 5'd22);

assign select_ln117_265_fu_1036_p3 = ((or_ln117_257_reg_1575[0:0] == 1'b1) ? select_ln117_264_reg_1582 : 5'd23);

assign select_ln117_266_fu_1042_p3 = ((or_ln117_258_fu_1031_p2[0:0] == 1'b1) ? select_ln117_265_fu_1036_p3 : 5'd24);

assign select_ln117_267_fu_1055_p3 = ((or_ln117_259_reg_1587[0:0] == 1'b1) ? select_ln117_266_fu_1042_p3 : 5'd25);

assign select_ln117_268_fu_1066_p3 = ((or_ln117_260_fu_1050_p2[0:0] == 1'b1) ? select_ln117_267_fu_1055_p3 : 5'd26);

assign select_ln117_269_fu_1080_p3 = ((or_ln117_261_fu_1062_p2[0:0] == 1'b1) ? select_ln117_268_fu_1066_p3 : 5'd27);

assign select_ln117_270_fu_1094_p3 = ((or_ln117_262_fu_1074_p2[0:0] == 1'b1) ? select_ln117_269_fu_1080_p3 : 5'd28);

assign select_ln117_271_fu_1102_p3 = ((or_ln117_263_fu_1088_p2[0:0] == 1'b1) ? select_ln117_270_fu_1094_p3 : 5'd29);

assign select_ln117_fu_622_p3 = ((or_ln117_fu_608_p2[0:0] == 1'b1) ? zext_ln117_fu_618_p1 : 2'd2);

assign tmp_fu_1137_p63 = 'bx;

assign tmp_fu_1137_p64 = ((or_ln117_264_fu_1125_p2[0:0] == 1'b1) ? select_ln117_271_reg_1598 : 5'd30);

assign xor_ln104_124_fu_504_p2 = (icmp_ln86_256_fu_336_p2 ^ 1'd1);

assign xor_ln104_125_fu_702_p2 = (icmp_ln86_257_reg_1285_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_126_fu_520_p2 = (icmp_ln86_258_reg_1291 ^ 1'd1);

assign xor_ln104_127_fu_534_p2 = (icmp_ln86_259_reg_1297 ^ 1'd1);

assign xor_ln104_128_fu_841_p2 = (icmp_ln86_260_reg_1303_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_129_fu_855_p2 = (icmp_ln86_261_reg_1309_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_130_fu_576_p2 = (icmp_ln86_262_reg_1315_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_131_fu_717_p2 = (icmp_ln86_263_reg_1321_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_132_fu_722_p2 = (icmp_ln86_264_reg_1327_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_133_fu_554_p2 = (icmp_ln86_265_reg_1333 ^ 1'd1);

assign xor_ln104_134_fu_865_p2 = (icmp_ln86_266_reg_1339_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_135_fu_870_p2 = (icmp_ln86_267_reg_1345_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_136_fu_1003_p2 = (icmp_ln86_268_reg_1351_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_137_fu_1110_p2 = (icmp_ln86_269_reg_1357_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_571_p2 = (icmp_ln86_reg_1280_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_613_p2 = (1'd1 ^ and_ln102_255_reg_1465);

assign zext_ln117_28_fu_642_p1 = select_ln117_247_fu_635_p3;

assign zext_ln117_29_fu_761_p1 = select_ln117_251_reg_1503;

assign zext_ln117_30_fu_929_p1 = select_ln117_259_fu_922_p3;

assign zext_ln117_fu_618_p1 = xor_ln117_fu_613_p2;

endmodule //conifer_jettag_accelerator_decision_function_9
