#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-R' '-sverilog' 'tb.sv' 'LASER_syn.v' '+define+USECOLOR+SDF' '+access+r' '+vcs+fsdbon' '+fsdb+mda' '+fsdbfile+LASER.fsdb' '-v' '/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v' '+maxdelays' 2>&1
