#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Dec 23 12:46:42 2016
# Process ID: 8420
# Current directory: C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.runs/synth_2
# Command line: vivado.exe -log TOP.vds -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.runs/synth_2/TOP.vds
# Journal file: C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7z010clg400-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 305.359 ; gain = 98.867
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/TOP.vhd:46]
INFO: [Synth 8-113] binding component instance 'b0' to cell 'BUFG' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/TOP.vhd:194]
INFO: [Synth 8-3491] module 'PLL_9MHz' declared at 'C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/PLL_9MHz.vhd:26' bound to instance 'pll' of component 'PLL_9MHz' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/TOP.vhd:195]
INFO: [Synth 8-638] synthesizing module 'PLL_9MHz' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/PLL_9MHz.vhd:32]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 36 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'PLLE2_BASE_inst' to cell 'PLLE2_BASE' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/PLL_9MHz.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'PLL_9MHz' (1#1) [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/PLL_9MHz.vhd:32]
INFO: [Synth 8-3491] module 'display_driver' declared at 'C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/display_driver.vhd:27' bound to instance 'disp_drive' of component 'display_driver' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/TOP.vhd:196]
INFO: [Synth 8-638] synthesizing module 'display_driver' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/display_driver.vhd:60]
INFO: [Synth 8-4471] merging register 'VALID_reg' into 'DISP_EN_reg' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/display_driver.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'display_driver' (2#1) [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/display_driver.vhd:60]
INFO: [Synth 8-3491] module 'move_blocks' declared at 'C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/move_blocks.vhd:26' bound to instance 'block_mover' of component 'move_blocks' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/TOP.vhd:197]
INFO: [Synth 8-638] synthesizing module 'move_blocks' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/move_blocks.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'move_blocks' (3#1) [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/move_blocks.vhd:42]
INFO: [Synth 8-3491] module 'draw_blocks' declared at 'C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/draw_blocks.vhd:5' bound to instance 'block_disp' of component 'draw_blocks' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/TOP.vhd:198]
INFO: [Synth 8-638] synthesizing module 'draw_blocks' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/draw_blocks.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'draw_blocks' (4#1) [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/draw_blocks.vhd:25]
INFO: [Synth 8-3491] module 'dual_prt_ram_block_strg' declared at 'C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.runs/synth_2/.Xil/Vivado-8420-Jasper-laptop/realtime/dual_prt_ram_block_strg_stub.vhdl:5' bound to instance 'block_ram' of component 'dual_prt_ram_block_strg' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/TOP.vhd:199]
INFO: [Synth 8-638] synthesizing module 'dual_prt_ram_block_strg' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.runs/synth_2/.Xil/Vivado-8420-Jasper-laptop/realtime/dual_prt_ram_block_strg_stub.vhdl:21]
INFO: [Synth 8-3491] module 'block_generator' declared at 'C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/imports/new/block_generator.vhd:28' bound to instance 'block_gen' of component 'block_generator' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/TOP.vhd:200]
INFO: [Synth 8-638] synthesizing module 'block_generator' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/imports/new/block_generator.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'block_generator' (5#1) [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/imports/new/block_generator.vhd:41]
INFO: [Synth 8-3491] module 'background' declared at 'C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/background.vhd:5' bound to instance 'bg1' of component 'background' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/TOP.vhd:201]
INFO: [Synth 8-638] synthesizing module 'background' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/background.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'background' (6#1) [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/background.vhd:14]
WARNING: [Synth 8-614] signal 'ADDR_B_2' is read in the process but is not in the sensitivity list [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/TOP.vhd:218]
WARNING: [Synth 8-614] signal 'ADDR_B_1' is read in the process but is not in the sensitivity list [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/TOP.vhd:218]
INFO: [Synth 8-256] done synthesizing module 'TOP' (7#1) [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/TOP.vhd:46]
WARNING: [Synth 8-3917] design TOP has port BL_EN driven by constant 1
WARNING: [Synth 8-3917] design TOP has port GND driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 343.758 ; gain = 137.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 343.758 ; gain = 137.266
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dual_prt_ram_block_strg' instantiated as 'block_ram' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/TOP.vhd:199]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.runs/synth_2/.Xil/Vivado-8420-Jasper-laptop/dcp/dual_prt_ram_block_strg_in_context.xdc] for cell 'block_ram'
Finished Parsing XDC File [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.runs/synth_2/.Xil/Vivado-8420-Jasper-laptop/dcp/dual_prt_ram_block_strg_in_context.xdc] for cell 'block_ram'
Parsing XDC File [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc]
Finished Parsing XDC File [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/constrs_1/new/My_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 636.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 636.488 ; gain = 429.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 636.488 ; gain = 429.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 636.488 ; gain = 429.996
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "H_SYNC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "V_SYNC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "V_SYNC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ADDR_B_reg[3:0]' into 'addrb_reg[3:0]' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/move_blocks.vhd:147]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/move_blocks.vhd:115]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/move_blocks.vhd:110]
INFO: [Synth 8-5544] ROM "write" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ADDR_B_reg[3:0]' into 'addrb_reg[3:0]' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/draw_blocks.vhd:127]
INFO: [Synth 8-5546] ROM "pos_first" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pos_first" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "red_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "blue_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'SHOW_reg' [C:/Users/jasper/Documents/Schooljaar_2016-2017/Programmable_logic/vhdl_project/vhdl_project.srcs/sources_1/new/background.vhd:110]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 636.488 ; gain = 429.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 3     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 9     
	   2 Input      9 Bit       Adders := 7     
	   3 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 3     
	   4 Input     29 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module display_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module move_blocks 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   4 Input     29 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module draw_blocks 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module block_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     29 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module background 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 636.488 ; gain = 429.996
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "H_SYNC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "V_SYNC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "V_SYNC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "blue_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "red_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design TOP has port BL_EN driven by constant 1
WARNING: [Synth 8-3917] design TOP has port GND driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 636.488 ; gain = 429.996
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 636.488 ; gain = 429.996

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[0]' (FDRE) to 'block_gen/DIN_A_reg[17]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[1]' (FDRE) to 'block_gen/DIN_A_reg[19]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[2]' (FDRE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[3]' (FDRE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[4]' (FDRE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[5]' (FDRE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[6]' (FDRE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[7]' (FDRE) to 'block_gen/DIN_A_reg[24]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[8]' (FDRE) to 'block_gen/DIN_A_reg[24]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[9]' (FDRE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[10]' (FDRE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[11]' (FDRE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[12]' (FDRE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[13]' (FDRE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[14]' (FDRE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[15]' (FDRE) to 'block_gen/DIN_A_reg[24]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[16]' (FDRE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[20]' (FDRE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[21]' (FDRE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[22]' (FDRE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'block_gen/DIN_A_reg[23]' (FDRE) to 'block_gen/DIN_A_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_gen/\DIN_A_reg[25] )
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[25]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[23]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[22]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[21]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[20]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[16]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[15]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[14]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[13]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[12]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[11]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[10]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[9]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[8]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[7]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[6]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[5]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[4]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[3]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[2]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[1]) is unused and will be removed from module block_generator.
WARNING: [Synth 8-3332] Sequential element (DIN_A_reg[0]) is unused and will be removed from module block_generator.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 636.488 ; gain = 429.996
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 636.488 ; gain = 429.996

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 636.488 ; gain = 429.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 636.488 ; gain = 429.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 638.457 ; gain = 431.965
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 638.457 ; gain = 431.965

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 638.457 ; gain = 431.965
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 638.457 ; gain = 431.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 638.457 ; gain = 431.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 638.457 ; gain = 431.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |dual_prt_ram_block_strg |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |dual_prt_ram_block_strg_bbox |     1|
|2     |BUFG                         |     2|
|3     |CARRY4                       |   253|
|4     |LUT1                         |   369|
|5     |LUT2                         |   401|
|6     |LUT3                         |   184|
|7     |LUT4                         |   182|
|8     |LUT5                         |   150|
|9     |LUT6                         |   206|
|10    |PLLE2_BASE                   |     1|
|11    |FDRE                         |   206|
|12    |FDSE                         |    36|
|13    |LD                           |     1|
|14    |IBUF                         |     2|
|15    |OBUF                         |    30|
+------+-----------------------------+------+

Report Instance Areas: 
+------+--------------+----------------+------+
|      |Instance      |Module          |Cells |
+------+--------------+----------------+------+
|1     |top           |                |  2081|
|2     |  pll         |PLL_9MHz        |     1|
|3     |  disp_drive  |display_driver  |   124|
|4     |  block_mover |move_blocks     |   365|
|5     |  block_disp  |draw_blocks     |   133|
|6     |  block_gen   |block_generator |   169|
|7     |  bg1         |background      |   997|
+------+--------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 638.457 ; gain = 431.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 638.457 ; gain = 109.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 638.457 ; gain = 431.965
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 1 instances
  PLLE2_BASE => PLLE2_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 638.457 ; gain = 406.953
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 638.457 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 23 12:47:21 2016...
