#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat Apr 01 18:55:42 2017
# Process ID: 13672
# Current directory: C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.runs/synth_1/top.vds
# Journal file: C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7k160tlfbv676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 324.785 ; gain = 113.375
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-638] synthesizing module 'SAnti_jitter' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/SAnti_jitter.v:21]
INFO: [Synth 8-256] done synthesizing module 'SAnti_jitter' (1#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/SAnti_jitter.v:21]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/clk_div.v:21]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (2#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/clk_div.v:21]
INFO: [Synth 8-638] synthesizing module 'SEnter_2_32' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/SEnter_2_32.v:21]
INFO: [Synth 8-256] done synthesizing module 'SEnter_2_32' (3#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/SEnter_2_32.v:21]
INFO: [Synth 8-638] synthesizing module 'SSeg7_Dev' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/Port/SSeg7_Dev_IO.v:21]
INFO: [Synth 8-256] done synthesizing module 'SSeg7_Dev' (4#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/Port/SSeg7_Dev_IO.v:21]
INFO: [Synth 8-638] synthesizing module 'Multi_8CH32' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/Multi_8CH32.v:21]
INFO: [Synth 8-638] synthesizing module 'MUX8T1_32' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/MUX8T1_32.v:21]
INFO: [Synth 8-256] done synthesizing module 'MUX8T1_32' (5#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/MUX8T1_32.v:21]
INFO: [Synth 8-638] synthesizing module 'MUX8T1_8' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/MUX8T1_8.v:21]
INFO: [Synth 8-256] done synthesizing module 'MUX8T1_8' (6#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/MUX8T1_8.v:21]
INFO: [Synth 8-256] done synthesizing module 'Multi_8CH32' (7#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/Multi_8CH32.v:21]
INFO: [Synth 8-638] synthesizing module 'SCPU' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/SCPU.v:23]
INFO: [Synth 8-638] synthesizing module 'Data_path' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/Port/Data_path.v:21]
INFO: [Synth 8-256] done synthesizing module 'Data_path' (8#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/Port/Data_path.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'inst_field' does not match port width (26) of module 'Data_path' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/SCPU.v:49]
INFO: [Synth 8-638] synthesizing module 'SCPU_ctrl' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/Port/SCPU_ctrl.v:21]
INFO: [Synth 8-256] done synthesizing module 'SCPU_ctrl' (9#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/Port/SCPU_ctrl.v:21]
INFO: [Synth 8-256] done synthesizing module 'SCPU' (10#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/SCPU.v:23]
ERROR: [Synth 8-448] named port connection 'Addr_out' does not exist for instance 'U1' of module 'SCPU' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:155]
WARNING: [Synth 8-350] instance 'U1' of module 'SCPU' requires 11 connections, but only 8 given [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:148]
INFO: [Synth 8-638] synthesizing module 'Counter_x' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/Counter_x.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'Counter_x' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/Counter_x.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'top' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 362.199 ; gain = 150.789
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Apr 01 18:55:52 2017...
