# Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os)

.model dispdec
.inputs W X Y Z
.outputs a b c d e f g
.subckt GND GND=$false
.subckt VCC VCC=$true
.subckt VCC VCC=$undef
.subckt BIDIR_CELL I_DAT=g_LUT4_O.TBS I_EN=$true I_PAD_$inp=W O_EN=$false
.cname $iopadmap$dispdec.W
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=g_LUT4_O.TA1 I_EN=$true I_PAD_$inp=X O_EN=$false
.cname $iopadmap$dispdec.X
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=g_LUT4_O.TSL I_EN=$true I_PAD_$inp=Y O_EN=$false
.cname $iopadmap$dispdec.Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=g_LUT4_O.TAB I_EN=$true I_PAD_$inp=Z O_EN=$false
.cname $iopadmap$dispdec.Z
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$a O_EN=$true O_PAD_$out=a
.cname $iopadmap$dispdec.a
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$b O_EN=$true O_PAD_$out=b
.cname $iopadmap$dispdec.b
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$c O_EN=$true O_PAD_$out=c
.cname $iopadmap$dispdec.c
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$d O_EN=$true O_PAD_$out=d
.cname $iopadmap$dispdec.d
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$e O_EN=$true O_PAD_$out=e
.cname $iopadmap$dispdec.e
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$f O_EN=$true O_PAD_$out=f
.cname $iopadmap$dispdec.f
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$g O_EN=$true O_PAD_$out=g
.cname $iopadmap$dispdec.g
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt C_FRAG BA1=$false BA2=$false BAB=g_LUT4_O.TA1 BB1=$false BB2=$false BSL=g_LUT4_O.TSL CZ=$iopadmap$a TA1=g_LUT4_O.TBS TA2=g_LUT4_O.TBS TAB=g_LUT4_O.TA1 TB1=$false TB2=$false TBS=g_LUT4_O.TAB TSL=g_LUT4_O.TSL
.cname a_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=g_LUT4_O.TBS BB1=$false BB2=$false BSL=g_LUT4_O.TA1 CZ=$iopadmap$b TA1=$false TA2=g_LUT4_O.TSL TAB=g_LUT4_O.TBS TB1=g_LUT4_O.TSL TB2=$false TBS=g_LUT4_O.TAB TSL=g_LUT4_O.TA1
.cname b_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=g_LUT4_O.TSL BB1=$false BB2=$false BSL=g_LUT4_O.TBS CZ=$iopadmap$c TA1=g_LUT4_O.TA1 TA2=$false TAB=g_LUT4_O.TSL TB1=$false TB2=$false TBS=g_LUT4_O.TAB TSL=g_LUT4_O.TBS
.cname c_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=g_LUT4_O.TA1 BB1=$false BB2=$false BSL=g_LUT4_O.TSL CZ=$iopadmap$d TA1=g_LUT4_O.TBS TA2=g_LUT4_O.TBS TAB=g_LUT4_O.TA1 TB1=$false TB2=g_LUT4_O.TBS TBS=g_LUT4_O.TAB TSL=g_LUT4_O.TSL
.cname d_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=g_LUT4_O.TBS BA2=$false BAB=g_LUT4_O.TA1 BB1=$false BB2=$false BSL=g_LUT4_O.TSL CZ=$iopadmap$e TA1=g_LUT4_O.TBS TA2=$false TAB=g_LUT4_O.TA1 TB1=g_LUT4_O.TBS TB2=g_LUT4_O.TBS TBS=g_LUT4_O.TAB TSL=g_LUT4_O.TSL
.cname e_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=g_LUT4_O.TBS BB1=$false BB2=g_LUT4_O.TAB BSL=g_LUT4_O.TA1 CZ=$iopadmap$f TA1=$false TA2=g_LUT4_O.TAB TAB=g_LUT4_O.TBS TB1=g_LUT4_O.TAB TB2=g_LUT4_O.TAB TBS=g_LUT4_O.TSL TSL=g_LUT4_O.TA1
.cname f_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=g_LUT4_O.TA1 BA2=g_LUT4_O.TA1 BAB=g_LUT4_O.TAB BB1=$false BB2=$false BSL=g_LUT4_O.TSL CZ=$iopadmap$g TA1=g_LUT4_O.TA1 TA2=$false TAB=g_LUT4_O.TAB TB1=$false TB2=$false TBS=g_LUT4_O.TBS TSL=g_LUT4_O.TSL
.cname g_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/veeracharyulu/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.names $false a_LUT4_O.BA1
1 1
.names $false a_LUT4_O.BA2
1 1
.names g_LUT4_O.TA1 a_LUT4_O.BAB
1 1
.names $false a_LUT4_O.BB1
1 1
.names $false a_LUT4_O.BB2
1 1
.names g_LUT4_O.TSL a_LUT4_O.BSL
1 1
.names $false a_LUT4_O.I0
1 1
.names $false a_LUT4_O.I1
1 1
.names $false a_LUT4_O.I2
1 1
.names $false a_LUT4_O.I3
1 1
.names $false a_LUT4_O.O
1 1
.names g_LUT4_O.TBS a_LUT4_O.TA1
1 1
.names g_LUT4_O.TBS a_LUT4_O.TA2
1 1
.names g_LUT4_O.TA1 a_LUT4_O.TAB
1 1
.names $false a_LUT4_O.TB1
1 1
.names $false a_LUT4_O.TB2
1 1
.names g_LUT4_O.TAB a_LUT4_O.TBS
1 1
.names g_LUT4_O.TSL a_LUT4_O.TSL
1 1
.names $false b_LUT4_O.BA1
1 1
.names $false b_LUT4_O.BA2
1 1
.names g_LUT4_O.TBS b_LUT4_O.BAB
1 1
.names $false b_LUT4_O.BB1
1 1
.names $false b_LUT4_O.BB2
1 1
.names g_LUT4_O.TA1 b_LUT4_O.BSL
1 1
.names $false b_LUT4_O.I0
1 1
.names $false b_LUT4_O.I1
1 1
.names $false b_LUT4_O.I2
1 1
.names $false b_LUT4_O.I3
1 1
.names $false b_LUT4_O.O
1 1
.names $false b_LUT4_O.TA1
1 1
.names g_LUT4_O.TSL b_LUT4_O.TA2
1 1
.names g_LUT4_O.TBS b_LUT4_O.TAB
1 1
.names g_LUT4_O.TSL b_LUT4_O.TB1
1 1
.names $false b_LUT4_O.TB2
1 1
.names g_LUT4_O.TAB b_LUT4_O.TBS
1 1
.names g_LUT4_O.TA1 b_LUT4_O.TSL
1 1
.names $false c_LUT4_O.BA1
1 1
.names $false c_LUT4_O.BA2
1 1
.names g_LUT4_O.TSL c_LUT4_O.BAB
1 1
.names $false c_LUT4_O.BB1
1 1
.names $false c_LUT4_O.BB2
1 1
.names g_LUT4_O.TBS c_LUT4_O.BSL
1 1
.names $false c_LUT4_O.I0
1 1
.names $false c_LUT4_O.I1
1 1
.names $false c_LUT4_O.I2
1 1
.names $false c_LUT4_O.I3
1 1
.names $false c_LUT4_O.O
1 1
.names g_LUT4_O.TA1 c_LUT4_O.TA1
1 1
.names $false c_LUT4_O.TA2
1 1
.names g_LUT4_O.TSL c_LUT4_O.TAB
1 1
.names $false c_LUT4_O.TB1
1 1
.names $false c_LUT4_O.TB2
1 1
.names g_LUT4_O.TAB c_LUT4_O.TBS
1 1
.names g_LUT4_O.TBS c_LUT4_O.TSL
1 1
.names $false d_LUT4_O.BA1
1 1
.names $false d_LUT4_O.BA2
1 1
.names g_LUT4_O.TA1 d_LUT4_O.BAB
1 1
.names $false d_LUT4_O.BB1
1 1
.names $false d_LUT4_O.BB2
1 1
.names g_LUT4_O.TSL d_LUT4_O.BSL
1 1
.names $false d_LUT4_O.I0
1 1
.names $false d_LUT4_O.I1
1 1
.names $false d_LUT4_O.I2
1 1
.names $false d_LUT4_O.I3
1 1
.names $false d_LUT4_O.O
1 1
.names g_LUT4_O.TBS d_LUT4_O.TA1
1 1
.names g_LUT4_O.TBS d_LUT4_O.TA2
1 1
.names g_LUT4_O.TA1 d_LUT4_O.TAB
1 1
.names $false d_LUT4_O.TB1
1 1
.names g_LUT4_O.TBS d_LUT4_O.TB2
1 1
.names g_LUT4_O.TAB d_LUT4_O.TBS
1 1
.names g_LUT4_O.TSL d_LUT4_O.TSL
1 1
.names g_LUT4_O.TBS e_LUT4_O.BA1
1 1
.names $false e_LUT4_O.BA2
1 1
.names g_LUT4_O.TA1 e_LUT4_O.BAB
1 1
.names $false e_LUT4_O.BB1
1 1
.names $false e_LUT4_O.BB2
1 1
.names g_LUT4_O.TSL e_LUT4_O.BSL
1 1
.names $false e_LUT4_O.I0
1 1
.names $false e_LUT4_O.I1
1 1
.names $false e_LUT4_O.I2
1 1
.names $false e_LUT4_O.I3
1 1
.names $false e_LUT4_O.O
1 1
.names g_LUT4_O.TBS e_LUT4_O.TA1
1 1
.names $false e_LUT4_O.TA2
1 1
.names g_LUT4_O.TA1 e_LUT4_O.TAB
1 1
.names g_LUT4_O.TBS e_LUT4_O.TB1
1 1
.names g_LUT4_O.TBS e_LUT4_O.TB2
1 1
.names g_LUT4_O.TAB e_LUT4_O.TBS
1 1
.names g_LUT4_O.TSL e_LUT4_O.TSL
1 1
.names $false f_LUT4_O.BA1
1 1
.names $false f_LUT4_O.BA2
1 1
.names g_LUT4_O.TBS f_LUT4_O.BAB
1 1
.names $false f_LUT4_O.BB1
1 1
.names g_LUT4_O.TAB f_LUT4_O.BB2
1 1
.names g_LUT4_O.TA1 f_LUT4_O.BSL
1 1
.names $false f_LUT4_O.I0
1 1
.names $false f_LUT4_O.I1
1 1
.names $false f_LUT4_O.I2
1 1
.names $false f_LUT4_O.I3
1 1
.names $false f_LUT4_O.O
1 1
.names $false f_LUT4_O.TA1
1 1
.names g_LUT4_O.TAB f_LUT4_O.TA2
1 1
.names g_LUT4_O.TBS f_LUT4_O.TAB
1 1
.names g_LUT4_O.TAB f_LUT4_O.TB1
1 1
.names g_LUT4_O.TAB f_LUT4_O.TB2
1 1
.names g_LUT4_O.TSL f_LUT4_O.TBS
1 1
.names g_LUT4_O.TA1 f_LUT4_O.TSL
1 1
.names g_LUT4_O.TA1 g_LUT4_O.BA1
1 1
.names g_LUT4_O.TA1 g_LUT4_O.BA2
1 1
.names g_LUT4_O.TAB g_LUT4_O.BAB
1 1
.names $false g_LUT4_O.BB1
1 1
.names $false g_LUT4_O.BB2
1 1
.names g_LUT4_O.TSL g_LUT4_O.BSL
1 1
.names $false g_LUT4_O.I0
1 1
.names $false g_LUT4_O.I1
1 1
.names $false g_LUT4_O.I2
1 1
.names $false g_LUT4_O.I3
1 1
.names $false g_LUT4_O.O
1 1
.names $false g_LUT4_O.TA2
1 1
.names $false g_LUT4_O.TB1
1 1
.names $false g_LUT4_O.TB2
1 1
.end
