// Seed: 2399927971
module module_0;
  wire id_1, id_2;
  assign module_2.id_17 = 0;
  localparam id_3 = 1;
endmodule
program module_1 ();
  logic id_1;
  always if (1 & 1);
  reg id_2[1 : -1], id_3;
  module_0 modCall_1 ();
  logic id_4[-1 : ""];
  ;
  always_latch id_3 <= id_1;
  assign id_4 = 1'b0;
  wire id_5;
  ;
  logic id_6 = -1 + id_5;
  wire  id_7;
endprogram
module module_2 #(
    parameter id_1  = 32'd83,
    parameter id_13 = 32'd55,
    parameter id_15 = 32'd44
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13
);
  input wire _id_13;
  inout wor id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout reg id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire _id_1;
  logic id_14;
  logic _id_15;
  logic [7:0][1 : id_1] id_16;
  bit [-1  +  id_15 : -1] id_17;
  wire [1 'b0 : -1] id_18;
  assign id_12 = 1;
  wire id_19;
  initial id_6 <= id_16[id_13] & id_12;
  module_0 modCall_1 ();
  always begin : LABEL_0
    begin : LABEL_1
      id_17 = 1;
    end
  end
  assign id_16 = id_16;
  xnor primCall (
      id_10, id_12, id_14, id_16, id_17, id_18, id_19, id_2, id_3, id_4, id_6, id_7, id_9
  );
endmodule
