<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/cortex-m-0.7.7/src/peripheral/dcb.rs`."><title>dcb.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-84e720fa.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="cortex_m" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0 (29483883e 2025-08-04)" data-channel="1.89.0" data-search-js="search-92309212.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../../../static.files/src-script-813739b1.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-fd3af306.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">cortex_m/peripheral/</div>dcb.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-2"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! Debug Control Block
<a href=#2 id=2 data-nosnippet>2</a>
<a href=#3 id=3 data-nosnippet>3</a></span><span class="kw">use </span>volatile_register::{RW, WO};
<a href=#4 id=4 data-nosnippet>4</a>
<a href=#5 id=5 data-nosnippet>5</a><span class="kw">use </span><span class="kw">crate</span>::peripheral::DCB;
<a href=#6 id=6 data-nosnippet>6</a><span class="kw">use </span>core::ptr;
<a href=#7 id=7 data-nosnippet>7</a>
<a href=#8 id=8 data-nosnippet>8</a><span class="kw">const </span>DCB_DEMCR_TRCENA: u32 = <span class="number">1 </span>&lt;&lt; <span class="number">24</span>;
<a href=#9 id=9 data-nosnippet>9</a>
<a href=#10 id=10 data-nosnippet>10</a><span class="doccomment">/// Register block
<a href=#11 id=11 data-nosnippet>11</a></span><span class="attr">#[repr(C)]
<a href=#12 id=12 data-nosnippet>12</a></span><span class="kw">pub struct </span>RegisterBlock {
<a href=#13 id=13 data-nosnippet>13</a>    <span class="doccomment">/// Debug Halting Control and Status
<a href=#14 id=14 data-nosnippet>14</a>    </span><span class="kw">pub </span>dhcsr: RW&lt;u32&gt;,
<a href=#15 id=15 data-nosnippet>15</a>    <span class="doccomment">/// Debug Core Register Selector
<a href=#16 id=16 data-nosnippet>16</a>    </span><span class="kw">pub </span>dcrsr: WO&lt;u32&gt;,
<a href=#17 id=17 data-nosnippet>17</a>    <span class="doccomment">/// Debug Core Register Data
<a href=#18 id=18 data-nosnippet>18</a>    </span><span class="kw">pub </span>dcrdr: RW&lt;u32&gt;,
<a href=#19 id=19 data-nosnippet>19</a>    <span class="doccomment">/// Debug Exception and Monitor Control
<a href=#20 id=20 data-nosnippet>20</a>    </span><span class="kw">pub </span>demcr: RW&lt;u32&gt;,
<a href=#21 id=21 data-nosnippet>21</a>}
<a href=#22 id=22 data-nosnippet>22</a>
<a href=#23 id=23 data-nosnippet>23</a><span class="kw">impl </span>DCB {
<a href=#24 id=24 data-nosnippet>24</a>    <span class="doccomment">/// Enables TRACE. This is for example required by the
<a href=#25 id=25 data-nosnippet>25</a>    /// `peripheral::DWT` cycle counter to work properly.
<a href=#26 id=26 data-nosnippet>26</a>    /// As by STM documentation, this flag is not reset on
<a href=#27 id=27 data-nosnippet>27</a>    /// soft-reset, only on power reset.
<a href=#28 id=28 data-nosnippet>28</a>    </span><span class="attr">#[inline]
<a href=#29 id=29 data-nosnippet>29</a>    </span><span class="kw">pub fn </span>enable_trace(<span class="kw-2">&amp;mut </span><span class="self">self</span>) {
<a href=#30 id=30 data-nosnippet>30</a>        <span class="comment">// set bit 24 / TRCENA
<a href=#31 id=31 data-nosnippet>31</a>        </span><span class="kw">unsafe </span>{
<a href=#32 id=32 data-nosnippet>32</a>            <span class="self">self</span>.demcr.modify(|w| w | DCB_DEMCR_TRCENA);
<a href=#33 id=33 data-nosnippet>33</a>        }
<a href=#34 id=34 data-nosnippet>34</a>    }
<a href=#35 id=35 data-nosnippet>35</a>
<a href=#36 id=36 data-nosnippet>36</a>    <span class="doccomment">/// Disables TRACE. See `DCB::enable_trace()` for more details
<a href=#37 id=37 data-nosnippet>37</a>    </span><span class="attr">#[inline]
<a href=#38 id=38 data-nosnippet>38</a>    </span><span class="kw">pub fn </span>disable_trace(<span class="kw-2">&amp;mut </span><span class="self">self</span>) {
<a href=#39 id=39 data-nosnippet>39</a>        <span class="comment">// unset bit 24 / TRCENA
<a href=#40 id=40 data-nosnippet>40</a>        </span><span class="kw">unsafe </span>{
<a href=#41 id=41 data-nosnippet>41</a>            <span class="self">self</span>.demcr.modify(|w| w &amp; !DCB_DEMCR_TRCENA);
<a href=#42 id=42 data-nosnippet>42</a>        }
<a href=#43 id=43 data-nosnippet>43</a>    }
<a href=#44 id=44 data-nosnippet>44</a>
<a href=#45 id=45 data-nosnippet>45</a>    <span class="doccomment">/// Is there a debugger attached? (see note)
<a href=#46 id=46 data-nosnippet>46</a>    ///
<a href=#47 id=47 data-nosnippet>47</a>    /// Note: This function is [reported not to
<a href=#48 id=48 data-nosnippet>48</a>    /// work](http://web.archive.org/web/20180821191012/https://community.nxp.com/thread/424925#comment-782843)
<a href=#49 id=49 data-nosnippet>49</a>    /// on Cortex-M0 devices. Per the ARM v6-M Architecture Reference Manual, "Access to the DHCSR
<a href=#50 id=50 data-nosnippet>50</a>    /// from software running on the processor is IMPLEMENTATION DEFINED". Indeed, from the
<a href=#51 id=51 data-nosnippet>51</a>    /// [Cortex-M0+ r0p1 Technical Reference Manual](http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0484c/BABJHEIG.html), "Note Software cannot access the debug registers."
<a href=#52 id=52 data-nosnippet>52</a>    </span><span class="attr">#[inline]
<a href=#53 id=53 data-nosnippet>53</a>    </span><span class="kw">pub fn </span>is_debugger_attached() -&gt; bool {
<a href=#54 id=54 data-nosnippet>54</a>        <span class="kw">unsafe </span>{
<a href=#55 id=55 data-nosnippet>55</a>            <span class="comment">// do an 8-bit read of the 32-bit DHCSR register, and get the LSB
<a href=#56 id=56 data-nosnippet>56</a>            </span><span class="kw">let </span>value = ptr::read_volatile(<span class="self">Self</span>::PTR <span class="kw">as </span><span class="kw-2">*const </span>u8);
<a href=#57 id=57 data-nosnippet>57</a>            value &amp; <span class="number">0x1 </span>== <span class="number">1
<a href=#58 id=58 data-nosnippet>58</a>        </span>}
<a href=#59 id=59 data-nosnippet>59</a>    }
<a href=#60 id=60 data-nosnippet>60</a>}</code></pre></div></section></main></body></html>