
../repos/prog2/0.3:     file format elf32-littlearm


Disassembly of section .init:

0001030c <.init>:
   1030c:	push	{r3, lr}
   10310:	bl	10398 <abort@plt+0x3c>
   10314:	pop	{r3, pc}

Disassembly of section .plt:

00010318 <printf@plt-0x14>:
   10318:	push	{lr}		; (str lr, [sp, #-4]!)
   1031c:	ldr	lr, [pc, #4]	; 10328 <printf@plt-0x4>
   10320:	add	lr, pc, lr
   10324:	ldr	pc, [lr, #8]!
   10328:	ldrdeq	r0, [r1], -r8

0001032c <printf@plt>:
   1032c:	add	ip, pc, #0, 12
   10330:	add	ip, ip, #16, 20	; 0x10000
   10334:	ldr	pc, [ip, #3288]!	; 0xcd8

00010338 <__libc_start_main@plt>:
   10338:	add	ip, pc, #0, 12
   1033c:	add	ip, ip, #16, 20	; 0x10000
   10340:	ldr	pc, [ip, #3280]!	; 0xcd0

00010344 <scanf@plt>:
   10344:	add	ip, pc, #0, 12
   10348:	add	ip, ip, #16, 20	; 0x10000
   1034c:	ldr	pc, [ip, #3272]!	; 0xcc8

00010350 <__gmon_start__@plt>:
   10350:	add	ip, pc, #0, 12
   10354:	add	ip, ip, #16, 20	; 0x10000
   10358:	ldr	pc, [ip, #3264]!	; 0xcc0

0001035c <abort@plt>:
   1035c:	add	ip, pc, #0, 12
   10360:	add	ip, ip, #16, 20	; 0x10000
   10364:	ldr	pc, [ip, #3256]!	; 0xcb8

Disassembly of section .text:

00010368 <.text>:
   10368:	bleq	4c4ac <abort@plt+0x3c150>
   1036c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   10370:	strbtmi	fp, [sl], -r2, lsl #24
   10374:	strlt	fp, [r1], #-1028	; 0xfffffbfc
   10378:			; <UNDEFINED> instruction: 0xc010f8df
   1037c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
   10380:	blmi	122394 <abort@plt+0x112038>
   10384:	svc	0x00d8f7ff
   10388:	svc	0x00e8f7ff
   1038c:	andeq	r0, r1, r9, lsr r6
   10390:	andeq	r0, r1, r0, lsl #10
   10394:	strdeq	r0, [r1], -r9
   10398:	ldr	r3, [pc, #20]	; 103b4 <abort@plt+0x58>
   1039c:	ldr	r2, [pc, #20]	; 103b8 <abort@plt+0x5c>
   103a0:	add	r3, pc, r3
   103a4:	ldr	r2, [r3, r2]
   103a8:	cmp	r2, #0
   103ac:	bxeq	lr
   103b0:	b	10350 <__gmon_start__@plt>
   103b4:	andeq	r0, r1, r8, asr ip
   103b8:	andeq	r0, r0, r0, lsr #32
   103bc:	eoreq	pc, ip, r1, asr #4
   103c0:	andeq	pc, r2, r0, asr #5
   103c4:	msreq	CPSR_fs, #268435460	; 0x10000004
   103c8:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   103cc:	andle	r4, r5, r3, lsl #5
   103d0:	movweq	pc, #576	; 0x240	; <UNPREDICTABLE>
   103d4:	movweq	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   103d8:	ldrmi	fp, [r8, -r3, lsl #2]
   103dc:	svclt	0x00004770
   103e0:	eoreq	pc, ip, r1, asr #4
   103e4:	andeq	pc, r2, r0, asr #5
   103e8:	msreq	R12_fiq, r1
   103ec:	smlabteq	r2, r0, r2, pc	; <UNPREDICTABLE>
   103f0:	svceq	0x00d91a0b
   103f4:			; <UNDEFINED> instruction: 0x01a3eb01
   103f8:	andle	r1, r5, r9, asr #32
   103fc:	movweq	pc, #576	; 0x240	; <UNPREDICTABLE>
   10400:	movweq	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   10404:	ldrmi	fp, [r8, -r3, lsl #2]
   10408:	svclt	0x00004770
   1040c:	vqrshl.s8	d27, d0, d1
   10410:	vaddhn.i16	d16, q0, q14
   10414:	stmdavc	r3!, {r1, sl}
   10418:			; <UNDEFINED> instruction: 0xf7ffb91b
   1041c:	movwcs	pc, #8143	; 0x1fcf	; <UNPREDICTABLE>
   10420:	ldclt	0, cr7, [r0, #-140]	; 0xffffff74
   10424:	svclt	0x0000e7dc
   10428:	mov	ip, sp
   1042c:	sub	sp, sp, #8
   10430:	str	ip, [sp]
   10434:	str	lr, [sp, #4]
   10438:	vldr	s0, [pc, #44]	; 1046c <abort@plt+0x110>
   1043c:	mov	r2, #0
   10440:	add	r1, r0, r2, lsl #2
   10444:	vldr	s4, [r1]
   10448:	vadd.f32	s0, s0, s4
   1044c:	add	r2, r2, #1
   10450:	cmp	r2, #10
   10454:	blt	10440 <abort@plt+0xe4>
   10458:	vmov.f32	s2, #36	; 0x41200000  10.0
   1045c:	vdiv.f32	s0, s0, s2
   10460:	ldr	lr, [sp, #4]
   10464:	add	sp, sp, #8
   10468:	bx	lr
   1046c:	andeq	r0, r0, r0
   10470:	mov	ip, sp
   10474:	sub	sp, sp, #8
   10478:	str	ip, [sp]
   1047c:	str	lr, [sp, #4]
   10480:	vldr	s0, [r0]
   10484:	mov	r2, #1
   10488:	add	r1, r0, r2, lsl #2
   1048c:	vldr	s2, [r1]
   10490:	vcmp.f32	s2, s0
   10494:	vmrs	APSR_nzcv, fpscr
   10498:	ble	104a0 <abort@plt+0x144>
   1049c:	vmov.f64	d0, d1
   104a0:	add	r2, r2, #1
   104a4:	cmp	r2, #10
   104a8:	blt	10488 <abort@plt+0x12c>
   104ac:	ldr	lr, [sp, #4]
   104b0:	add	sp, sp, #8
   104b4:	bx	lr
   104b8:	mov	ip, sp
   104bc:	sub	sp, sp, #8
   104c0:	str	ip, [sp]
   104c4:	str	lr, [sp, #4]
   104c8:	vldr	s0, [r0]
   104cc:	mov	r2, #1
   104d0:	add	r1, r0, r2, lsl #2
   104d4:	vldr	s2, [r1]
   104d8:	vcmp.f32	s2, s0
   104dc:	vmrs	APSR_nzcv, fpscr
   104e0:	bpl	104e8 <abort@plt+0x18c>
   104e4:	vmov.f64	d0, d1
   104e8:	add	r2, r2, #1
   104ec:	cmp	r2, #10
   104f0:	blt	104d0 <abort@plt+0x174>
   104f4:	ldr	lr, [sp, #4]
   104f8:	add	sp, sp, #8
   104fc:	bx	lr
   10500:	mov	ip, sp
   10504:	sub	sp, sp, #56	; 0x38
   10508:	str	ip, [sp]
   1050c:	str	lr, [sp, #4]
   10510:	str	r4, [sp, #8]
   10514:	mov	r4, #0
   10518:	ldr	r0, [pc, #192]	; 105e0 <abort@plt+0x284>
   1051c:	add	r1, r4, #1
   10520:	bl	1032c <printf@plt>
   10524:	ldr	r0, [pc, #188]	; 105e8 <abort@plt+0x28c>
   10528:	add	r1, sp, #16
   1052c:	add	r1, r1, r4, lsl #2
   10530:	bl	10344 <scanf@plt>
   10534:	add	r4, r4, #1
   10538:	cmp	r4, #10
   1053c:	blt	10518 <abort@plt+0x1bc>
   10540:	add	r0, sp, #16
   10544:	bl	10428 <abort@plt+0xcc>
   10548:	ldr	r0, [pc, #140]	; 105dc <abort@plt+0x280>
   1054c:	vcvt.f64.f32	d2, s0
   10550:	vmov	r2, r3, d2
   10554:	bl	1032c <printf@plt>
   10558:	add	r0, sp, #16
   1055c:	bl	10470 <abort@plt+0x114>
   10560:	ldr	r0, [pc, #136]	; 105f0 <abort@plt+0x294>
   10564:	vcvt.f64.f32	d2, s0
   10568:	vmov	r2, r3, d2
   1056c:	bl	1032c <printf@plt>
   10570:	add	r0, sp, #16
   10574:	bl	104b8 <abort@plt+0x15c>
   10578:	ldr	r0, [pc, #116]	; 105f4 <abort@plt+0x298>
   1057c:	vcvt.f64.f32	d2, s0
   10580:	vmov	r2, r3, d2
   10584:	bl	1032c <printf@plt>
   10588:	ldr	r0, [pc, #92]	; 105ec <abort@plt+0x290>
   1058c:	bl	1032c <printf@plt>
   10590:	mov	r4, #0
   10594:	ldr	r0, [pc, #60]	; 105d8 <abort@plt+0x27c>
   10598:	add	r2, sp, #16
   1059c:	add	r1, r2, r4, lsl #2
   105a0:	vldr	s12, [r1]
   105a4:	vcvt.f64.f32	d2, s12
   105a8:	vmov	r2, r3, d2
   105ac:	bl	1032c <printf@plt>
   105b0:	add	r4, r4, #1
   105b4:	cmp	r4, #10
   105b8:	blt	10594 <abort@plt+0x238>
   105bc:	ldr	r0, [pc, #32]	; 105e4 <abort@plt+0x288>
   105c0:	bl	1032c <printf@plt>
   105c4:	mov	r0, #0
   105c8:	ldr	r4, [sp, #8]
   105cc:	ldr	lr, [sp, #4]
   105d0:	add	sp, sp, #56	; 0x38
   105d4:	bx	lr
   105d8:	ldrdeq	r0, [r1], -r8
   105dc:	andeq	r0, r1, r7, lsl r7
   105e0:	andeq	r0, r1, ip, ror #13
   105e4:	andeq	r0, r1, r4, lsl #14
   105e8:	andeq	r0, r1, r4, lsl r7
   105ec:	andeq	r0, r1, r4, lsr #14
   105f0:	ldrdeq	r0, [r1], -lr
   105f4:	andeq	r0, r1, r6, lsl #14
   105f8:	mvnsmi	lr, #737280	; 0xb4000
   105fc:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   10600:	strmi	r4, [r8], ip, lsl #26
   10604:			; <UNDEFINED> instruction: 0x4691447e
   10608:			; <UNDEFINED> instruction: 0xf7ff447d
   1060c:	blne	1dcc014 <abort@plt+0x1dbbcb8>
   10610:	strhle	r1, [sl], -r6
   10614:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   10618:	svccc	0x0004f855
   1061c:	strbmi	r4, [r1], -sl, asr #12
   10620:	strcc	r4, [r1], #-1592	; 0xfffff9c8
   10624:	adcmi	r4, r6, #152, 14	; 0x2600000
   10628:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1062c:	svclt	0x000083f8
   10630:	andeq	r0, r1, ip, lsl #18
   10634:	andeq	r0, r1, r4, lsl #18
   10638:	svclt	0x00004770

Disassembly of section .fini:

0001063c <.fini>:
   1063c:	push	{r3, lr}
   10640:	pop	{r3, pc}
