
uavcan_sandbox.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c8c  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007d0  08008d9c  08008d9c  00018d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800956c  0800956c  000200ec  2**0
                  CONTENTS
  4 .ARM          00000000  0800956c  0800956c  000200ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800956c  0800956c  000200ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800956c  0800956c  0001956c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009570  08009570  00019570  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ec  20000000  08009574  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ea0  200000f0  08009660  000200f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001f90  08009660  00021f90  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ddd6  00000000  00000000  00020115  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003bf3  00000000  00000000  0003deeb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001700  00000000  00000000  00041ae0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001598  00000000  00000000  000431e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018a57  00000000  00000000  00044778  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001124e  00000000  00000000  0005d1cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008360d  00000000  00000000  0006e41d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f1a2a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006950  00000000  00000000  000f1aa8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000f0 	.word	0x200000f0
 800012c:	00000000 	.word	0x00000000
 8000130:	08008d84 	.word	0x08008d84

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000f4 	.word	0x200000f4
 800014c:	08008d84 	.word	0x08008d84

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000160:	b580      	push	{r7, lr}
 8000162:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000164:	4b08      	ldr	r3, [pc, #32]	; (8000188 <HAL_Init+0x28>)
 8000166:	681b      	ldr	r3, [r3, #0]
 8000168:	4a07      	ldr	r2, [pc, #28]	; (8000188 <HAL_Init+0x28>)
 800016a:	f043 0310 	orr.w	r3, r3, #16
 800016e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000170:	2003      	movs	r0, #3
 8000172:	f000 fbf3 	bl	800095c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000176:	2000      	movs	r0, #0
 8000178:	f004 fd26 	bl	8004bc8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800017c:	f004 fc38 	bl	80049f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000180:	2300      	movs	r3, #0
}
 8000182:	4618      	mov	r0, r3
 8000184:	bd80      	pop	{r7, pc}
 8000186:	bf00      	nop
 8000188:	40022000 	.word	0x40022000

0800018c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800018c:	b480      	push	{r7}
 800018e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000190:	4b05      	ldr	r3, [pc, #20]	; (80001a8 <HAL_IncTick+0x1c>)
 8000192:	781b      	ldrb	r3, [r3, #0]
 8000194:	461a      	mov	r2, r3
 8000196:	4b05      	ldr	r3, [pc, #20]	; (80001ac <HAL_IncTick+0x20>)
 8000198:	681b      	ldr	r3, [r3, #0]
 800019a:	4413      	add	r3, r2
 800019c:	4a03      	ldr	r2, [pc, #12]	; (80001ac <HAL_IncTick+0x20>)
 800019e:	6013      	str	r3, [r2, #0]
}
 80001a0:	bf00      	nop
 80001a2:	46bd      	mov	sp, r7
 80001a4:	bc80      	pop	{r7}
 80001a6:	4770      	bx	lr
 80001a8:	20000004 	.word	0x20000004
 80001ac:	20001e6c 	.word	0x20001e6c

080001b0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001b0:	b480      	push	{r7}
 80001b2:	af00      	add	r7, sp, #0
  return uwTick;
 80001b4:	4b02      	ldr	r3, [pc, #8]	; (80001c0 <HAL_GetTick+0x10>)
 80001b6:	681b      	ldr	r3, [r3, #0]
}
 80001b8:	4618      	mov	r0, r3
 80001ba:	46bd      	mov	sp, r7
 80001bc:	bc80      	pop	{r7}
 80001be:	4770      	bx	lr
 80001c0:	20001e6c 	.word	0x20001e6c

080001c4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80001c4:	b580      	push	{r7, lr}
 80001c6:	b084      	sub	sp, #16
 80001c8:	af00      	add	r7, sp, #0
 80001ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80001cc:	687b      	ldr	r3, [r7, #4]
 80001ce:	2b00      	cmp	r3, #0
 80001d0:	d101      	bne.n	80001d6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80001d2:	2301      	movs	r3, #1
 80001d4:	e0ed      	b.n	80003b2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80001dc:	b2db      	uxtb	r3, r3
 80001de:	2b00      	cmp	r3, #0
 80001e0:	d102      	bne.n	80001e8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80001e2:	6878      	ldr	r0, [r7, #4]
 80001e4:	f004 fc3c 	bl	8004a60 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	681a      	ldr	r2, [r3, #0]
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	681b      	ldr	r3, [r3, #0]
 80001f2:	f022 0202 	bic.w	r2, r2, #2
 80001f6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80001f8:	f7ff ffda 	bl	80001b0 <HAL_GetTick>
 80001fc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80001fe:	e012      	b.n	8000226 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000200:	f7ff ffd6 	bl	80001b0 <HAL_GetTick>
 8000204:	4602      	mov	r2, r0
 8000206:	68fb      	ldr	r3, [r7, #12]
 8000208:	1ad3      	subs	r3, r2, r3
 800020a:	2b0a      	cmp	r3, #10
 800020c:	d90b      	bls.n	8000226 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000212:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	2205      	movs	r2, #5
 800021e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000222:	2301      	movs	r3, #1
 8000224:	e0c5      	b.n	80003b2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	685b      	ldr	r3, [r3, #4]
 800022c:	f003 0302 	and.w	r3, r3, #2
 8000230:	2b00      	cmp	r3, #0
 8000232:	d1e5      	bne.n	8000200 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	681a      	ldr	r2, [r3, #0]
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	f042 0201 	orr.w	r2, r2, #1
 8000242:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000244:	f7ff ffb4 	bl	80001b0 <HAL_GetTick>
 8000248:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800024a:	e012      	b.n	8000272 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800024c:	f7ff ffb0 	bl	80001b0 <HAL_GetTick>
 8000250:	4602      	mov	r2, r0
 8000252:	68fb      	ldr	r3, [r7, #12]
 8000254:	1ad3      	subs	r3, r2, r3
 8000256:	2b0a      	cmp	r3, #10
 8000258:	d90b      	bls.n	8000272 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800025e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	2205      	movs	r2, #5
 800026a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800026e:	2301      	movs	r3, #1
 8000270:	e09f      	b.n	80003b2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	685b      	ldr	r3, [r3, #4]
 8000278:	f003 0301 	and.w	r3, r3, #1
 800027c:	2b00      	cmp	r3, #0
 800027e:	d0e5      	beq.n	800024c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	7e1b      	ldrb	r3, [r3, #24]
 8000284:	2b01      	cmp	r3, #1
 8000286:	d108      	bne.n	800029a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	681a      	ldr	r2, [r3, #0]
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000296:	601a      	str	r2, [r3, #0]
 8000298:	e007      	b.n	80002aa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	681a      	ldr	r2, [r3, #0]
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80002a8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	7e5b      	ldrb	r3, [r3, #25]
 80002ae:	2b01      	cmp	r3, #1
 80002b0:	d108      	bne.n	80002c4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	681a      	ldr	r2, [r3, #0]
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80002c0:	601a      	str	r2, [r3, #0]
 80002c2:	e007      	b.n	80002d4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	681a      	ldr	r2, [r3, #0]
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80002d2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	7e9b      	ldrb	r3, [r3, #26]
 80002d8:	2b01      	cmp	r3, #1
 80002da:	d108      	bne.n	80002ee <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	681a      	ldr	r2, [r3, #0]
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	f042 0220 	orr.w	r2, r2, #32
 80002ea:	601a      	str	r2, [r3, #0]
 80002ec:	e007      	b.n	80002fe <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	681a      	ldr	r2, [r3, #0]
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	f022 0220 	bic.w	r2, r2, #32
 80002fc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	7edb      	ldrb	r3, [r3, #27]
 8000302:	2b01      	cmp	r3, #1
 8000304:	d108      	bne.n	8000318 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	681a      	ldr	r2, [r3, #0]
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	f022 0210 	bic.w	r2, r2, #16
 8000314:	601a      	str	r2, [r3, #0]
 8000316:	e007      	b.n	8000328 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	681a      	ldr	r2, [r3, #0]
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	f042 0210 	orr.w	r2, r2, #16
 8000326:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	7f1b      	ldrb	r3, [r3, #28]
 800032c:	2b01      	cmp	r3, #1
 800032e:	d108      	bne.n	8000342 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	681a      	ldr	r2, [r3, #0]
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	f042 0208 	orr.w	r2, r2, #8
 800033e:	601a      	str	r2, [r3, #0]
 8000340:	e007      	b.n	8000352 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	681a      	ldr	r2, [r3, #0]
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	f022 0208 	bic.w	r2, r2, #8
 8000350:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	7f5b      	ldrb	r3, [r3, #29]
 8000356:	2b01      	cmp	r3, #1
 8000358:	d108      	bne.n	800036c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	681a      	ldr	r2, [r3, #0]
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	f042 0204 	orr.w	r2, r2, #4
 8000368:	601a      	str	r2, [r3, #0]
 800036a:	e007      	b.n	800037c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	681a      	ldr	r2, [r3, #0]
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	f022 0204 	bic.w	r2, r2, #4
 800037a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	689a      	ldr	r2, [r3, #8]
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	68db      	ldr	r3, [r3, #12]
 8000384:	431a      	orrs	r2, r3
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	691b      	ldr	r3, [r3, #16]
 800038a:	431a      	orrs	r2, r3
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	695b      	ldr	r3, [r3, #20]
 8000390:	ea42 0103 	orr.w	r1, r2, r3
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	685b      	ldr	r3, [r3, #4]
 8000398:	1e5a      	subs	r2, r3, #1
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	430a      	orrs	r2, r1
 80003a0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	2200      	movs	r2, #0
 80003a6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	2201      	movs	r2, #1
 80003ac:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80003b0:	2300      	movs	r3, #0
}
 80003b2:	4618      	mov	r0, r3
 80003b4:	3710      	adds	r7, #16
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bd80      	pop	{r7, pc}

080003ba <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80003ba:	b580      	push	{r7, lr}
 80003bc:	b08a      	sub	sp, #40	; 0x28
 80003be:	af00      	add	r7, sp, #0
 80003c0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80003c2:	2300      	movs	r3, #0
 80003c4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	695b      	ldr	r3, [r3, #20]
 80003cc:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	685b      	ldr	r3, [r3, #4]
 80003d4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	689b      	ldr	r3, [r3, #8]
 80003dc:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	68db      	ldr	r3, [r3, #12]
 80003e4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	691b      	ldr	r3, [r3, #16]
 80003ec:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80003f6:	6a3b      	ldr	r3, [r7, #32]
 80003f8:	f003 0301 	and.w	r3, r3, #1
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d07c      	beq.n	80004fa <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000400:	69bb      	ldr	r3, [r7, #24]
 8000402:	f003 0301 	and.w	r3, r3, #1
 8000406:	2b00      	cmp	r3, #0
 8000408:	d023      	beq.n	8000452 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	2201      	movs	r2, #1
 8000410:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000412:	69bb      	ldr	r3, [r7, #24]
 8000414:	f003 0302 	and.w	r3, r3, #2
 8000418:	2b00      	cmp	r3, #0
 800041a:	d003      	beq.n	8000424 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800041c:	6878      	ldr	r0, [r7, #4]
 800041e:	f000 f97d 	bl	800071c <HAL_CAN_TxMailbox0CompleteCallback>
 8000422:	e016      	b.n	8000452 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000424:	69bb      	ldr	r3, [r7, #24]
 8000426:	f003 0304 	and.w	r3, r3, #4
 800042a:	2b00      	cmp	r3, #0
 800042c:	d004      	beq.n	8000438 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800042e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000430:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000434:	627b      	str	r3, [r7, #36]	; 0x24
 8000436:	e00c      	b.n	8000452 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000438:	69bb      	ldr	r3, [r7, #24]
 800043a:	f003 0308 	and.w	r3, r3, #8
 800043e:	2b00      	cmp	r3, #0
 8000440:	d004      	beq.n	800044c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000444:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000448:	627b      	str	r3, [r7, #36]	; 0x24
 800044a:	e002      	b.n	8000452 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800044c:	6878      	ldr	r0, [r7, #4]
 800044e:	f000 f980 	bl	8000752 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000452:	69bb      	ldr	r3, [r7, #24]
 8000454:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000458:	2b00      	cmp	r3, #0
 800045a:	d024      	beq.n	80004a6 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000464:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000466:	69bb      	ldr	r3, [r7, #24]
 8000468:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800046c:	2b00      	cmp	r3, #0
 800046e:	d003      	beq.n	8000478 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000470:	6878      	ldr	r0, [r7, #4]
 8000472:	f000 f95c 	bl	800072e <HAL_CAN_TxMailbox1CompleteCallback>
 8000476:	e016      	b.n	80004a6 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000478:	69bb      	ldr	r3, [r7, #24]
 800047a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800047e:	2b00      	cmp	r3, #0
 8000480:	d004      	beq.n	800048c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000484:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000488:	627b      	str	r3, [r7, #36]	; 0x24
 800048a:	e00c      	b.n	80004a6 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800048c:	69bb      	ldr	r3, [r7, #24]
 800048e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000492:	2b00      	cmp	r3, #0
 8000494:	d004      	beq.n	80004a0 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000498:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800049c:	627b      	str	r3, [r7, #36]	; 0x24
 800049e:	e002      	b.n	80004a6 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80004a0:	6878      	ldr	r0, [r7, #4]
 80004a2:	f000 f95f 	bl	8000764 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80004a6:	69bb      	ldr	r3, [r7, #24]
 80004a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d024      	beq.n	80004fa <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80004b8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80004ba:	69bb      	ldr	r3, [r7, #24]
 80004bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d003      	beq.n	80004cc <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80004c4:	6878      	ldr	r0, [r7, #4]
 80004c6:	f000 f93b 	bl	8000740 <HAL_CAN_TxMailbox2CompleteCallback>
 80004ca:	e016      	b.n	80004fa <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80004cc:	69bb      	ldr	r3, [r7, #24]
 80004ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d004      	beq.n	80004e0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80004d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80004dc:	627b      	str	r3, [r7, #36]	; 0x24
 80004de:	e00c      	b.n	80004fa <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80004e0:	69bb      	ldr	r3, [r7, #24]
 80004e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d004      	beq.n	80004f4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80004ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80004f0:	627b      	str	r3, [r7, #36]	; 0x24
 80004f2:	e002      	b.n	80004fa <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80004f4:	6878      	ldr	r0, [r7, #4]
 80004f6:	f000 f93e 	bl	8000776 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80004fa:	6a3b      	ldr	r3, [r7, #32]
 80004fc:	f003 0308 	and.w	r3, r3, #8
 8000500:	2b00      	cmp	r3, #0
 8000502:	d00c      	beq.n	800051e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8000504:	697b      	ldr	r3, [r7, #20]
 8000506:	f003 0310 	and.w	r3, r3, #16
 800050a:	2b00      	cmp	r3, #0
 800050c:	d007      	beq.n	800051e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800050e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000510:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000514:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	2210      	movs	r2, #16
 800051c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800051e:	6a3b      	ldr	r3, [r7, #32]
 8000520:	f003 0304 	and.w	r3, r3, #4
 8000524:	2b00      	cmp	r3, #0
 8000526:	d00b      	beq.n	8000540 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8000528:	697b      	ldr	r3, [r7, #20]
 800052a:	f003 0308 	and.w	r3, r3, #8
 800052e:	2b00      	cmp	r3, #0
 8000530:	d006      	beq.n	8000540 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	2208      	movs	r2, #8
 8000538:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800053a:	6878      	ldr	r0, [r7, #4]
 800053c:	f000 f92d 	bl	800079a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8000540:	6a3b      	ldr	r3, [r7, #32]
 8000542:	f003 0302 	and.w	r3, r3, #2
 8000546:	2b00      	cmp	r3, #0
 8000548:	d009      	beq.n	800055e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	68db      	ldr	r3, [r3, #12]
 8000550:	f003 0303 	and.w	r3, r3, #3
 8000554:	2b00      	cmp	r3, #0
 8000556:	d002      	beq.n	800055e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8000558:	6878      	ldr	r0, [r7, #4]
 800055a:	f000 f915 	bl	8000788 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800055e:	6a3b      	ldr	r3, [r7, #32]
 8000560:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000564:	2b00      	cmp	r3, #0
 8000566:	d00c      	beq.n	8000582 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8000568:	693b      	ldr	r3, [r7, #16]
 800056a:	f003 0310 	and.w	r3, r3, #16
 800056e:	2b00      	cmp	r3, #0
 8000570:	d007      	beq.n	8000582 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000574:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000578:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	2210      	movs	r2, #16
 8000580:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8000582:	6a3b      	ldr	r3, [r7, #32]
 8000584:	f003 0320 	and.w	r3, r3, #32
 8000588:	2b00      	cmp	r3, #0
 800058a:	d00b      	beq.n	80005a4 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800058c:	693b      	ldr	r3, [r7, #16]
 800058e:	f003 0308 	and.w	r3, r3, #8
 8000592:	2b00      	cmp	r3, #0
 8000594:	d006      	beq.n	80005a4 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	2208      	movs	r2, #8
 800059c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800059e:	6878      	ldr	r0, [r7, #4]
 80005a0:	f000 f90d 	bl	80007be <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80005a4:	6a3b      	ldr	r3, [r7, #32]
 80005a6:	f003 0310 	and.w	r3, r3, #16
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d009      	beq.n	80005c2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	691b      	ldr	r3, [r3, #16]
 80005b4:	f003 0303 	and.w	r3, r3, #3
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d002      	beq.n	80005c2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80005bc:	6878      	ldr	r0, [r7, #4]
 80005be:	f000 f8f5 	bl	80007ac <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80005c2:	6a3b      	ldr	r3, [r7, #32]
 80005c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d00b      	beq.n	80005e4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80005cc:	69fb      	ldr	r3, [r7, #28]
 80005ce:	f003 0310 	and.w	r3, r3, #16
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d006      	beq.n	80005e4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	2210      	movs	r2, #16
 80005dc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80005de:	6878      	ldr	r0, [r7, #4]
 80005e0:	f000 f8f6 	bl	80007d0 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80005e4:	6a3b      	ldr	r3, [r7, #32]
 80005e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d00b      	beq.n	8000606 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80005ee:	69fb      	ldr	r3, [r7, #28]
 80005f0:	f003 0308 	and.w	r3, r3, #8
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d006      	beq.n	8000606 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	2208      	movs	r2, #8
 80005fe:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000600:	6878      	ldr	r0, [r7, #4]
 8000602:	f000 f8ee 	bl	80007e2 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8000606:	6a3b      	ldr	r3, [r7, #32]
 8000608:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800060c:	2b00      	cmp	r3, #0
 800060e:	d075      	beq.n	80006fc <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8000610:	69fb      	ldr	r3, [r7, #28]
 8000612:	f003 0304 	and.w	r3, r3, #4
 8000616:	2b00      	cmp	r3, #0
 8000618:	d06c      	beq.n	80006f4 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800061a:	6a3b      	ldr	r3, [r7, #32]
 800061c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000620:	2b00      	cmp	r3, #0
 8000622:	d008      	beq.n	8000636 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800062a:	2b00      	cmp	r3, #0
 800062c:	d003      	beq.n	8000636 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800062e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000630:	f043 0301 	orr.w	r3, r3, #1
 8000634:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000636:	6a3b      	ldr	r3, [r7, #32]
 8000638:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800063c:	2b00      	cmp	r3, #0
 800063e:	d008      	beq.n	8000652 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000646:	2b00      	cmp	r3, #0
 8000648:	d003      	beq.n	8000652 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800064a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800064c:	f043 0302 	orr.w	r3, r3, #2
 8000650:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000652:	6a3b      	ldr	r3, [r7, #32]
 8000654:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000658:	2b00      	cmp	r3, #0
 800065a:	d008      	beq.n	800066e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000662:	2b00      	cmp	r3, #0
 8000664:	d003      	beq.n	800066e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8000666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000668:	f043 0304 	orr.w	r3, r3, #4
 800066c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800066e:	6a3b      	ldr	r3, [r7, #32]
 8000670:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000674:	2b00      	cmp	r3, #0
 8000676:	d03d      	beq.n	80006f4 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800067e:	2b00      	cmp	r3, #0
 8000680:	d038      	beq.n	80006f4 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8000688:	2b30      	cmp	r3, #48	; 0x30
 800068a:	d017      	beq.n	80006bc <HAL_CAN_IRQHandler+0x302>
 800068c:	2b30      	cmp	r3, #48	; 0x30
 800068e:	d804      	bhi.n	800069a <HAL_CAN_IRQHandler+0x2e0>
 8000690:	2b10      	cmp	r3, #16
 8000692:	d009      	beq.n	80006a8 <HAL_CAN_IRQHandler+0x2ee>
 8000694:	2b20      	cmp	r3, #32
 8000696:	d00c      	beq.n	80006b2 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8000698:	e024      	b.n	80006e4 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 800069a:	2b50      	cmp	r3, #80	; 0x50
 800069c:	d018      	beq.n	80006d0 <HAL_CAN_IRQHandler+0x316>
 800069e:	2b60      	cmp	r3, #96	; 0x60
 80006a0:	d01b      	beq.n	80006da <HAL_CAN_IRQHandler+0x320>
 80006a2:	2b40      	cmp	r3, #64	; 0x40
 80006a4:	d00f      	beq.n	80006c6 <HAL_CAN_IRQHandler+0x30c>
            break;
 80006a6:	e01d      	b.n	80006e4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 80006a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006aa:	f043 0308 	orr.w	r3, r3, #8
 80006ae:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80006b0:	e018      	b.n	80006e4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 80006b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006b4:	f043 0310 	orr.w	r3, r3, #16
 80006b8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80006ba:	e013      	b.n	80006e4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 80006bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006be:	f043 0320 	orr.w	r3, r3, #32
 80006c2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80006c4:	e00e      	b.n	80006e4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 80006c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80006cc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80006ce:	e009      	b.n	80006e4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 80006d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006d6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80006d8:	e004      	b.n	80006e4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 80006da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006e0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80006e2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	699a      	ldr	r2, [r3, #24]
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80006f2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	2204      	movs	r2, #4
 80006fa:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80006fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d008      	beq.n	8000714 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000708:	431a      	orrs	r2, r3
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800070e:	6878      	ldr	r0, [r7, #4]
 8000710:	f000 f870 	bl	80007f4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8000714:	bf00      	nop
 8000716:	3728      	adds	r7, #40	; 0x28
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}

0800071c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8000724:	bf00      	nop
 8000726:	370c      	adds	r7, #12
 8000728:	46bd      	mov	sp, r7
 800072a:	bc80      	pop	{r7}
 800072c:	4770      	bx	lr

0800072e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800072e:	b480      	push	{r7}
 8000730:	b083      	sub	sp, #12
 8000732:	af00      	add	r7, sp, #0
 8000734:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8000736:	bf00      	nop
 8000738:	370c      	adds	r7, #12
 800073a:	46bd      	mov	sp, r7
 800073c:	bc80      	pop	{r7}
 800073e:	4770      	bx	lr

08000740 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000740:	b480      	push	{r7}
 8000742:	b083      	sub	sp, #12
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8000748:	bf00      	nop
 800074a:	370c      	adds	r7, #12
 800074c:	46bd      	mov	sp, r7
 800074e:	bc80      	pop	{r7}
 8000750:	4770      	bx	lr

08000752 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8000752:	b480      	push	{r7}
 8000754:	b083      	sub	sp, #12
 8000756:	af00      	add	r7, sp, #0
 8000758:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800075a:	bf00      	nop
 800075c:	370c      	adds	r7, #12
 800075e:	46bd      	mov	sp, r7
 8000760:	bc80      	pop	{r7}
 8000762:	4770      	bx	lr

08000764 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8000764:	b480      	push	{r7}
 8000766:	b083      	sub	sp, #12
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800076c:	bf00      	nop
 800076e:	370c      	adds	r7, #12
 8000770:	46bd      	mov	sp, r7
 8000772:	bc80      	pop	{r7}
 8000774:	4770      	bx	lr

08000776 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8000776:	b480      	push	{r7}
 8000778:	b083      	sub	sp, #12
 800077a:	af00      	add	r7, sp, #0
 800077c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800077e:	bf00      	nop
 8000780:	370c      	adds	r7, #12
 8000782:	46bd      	mov	sp, r7
 8000784:	bc80      	pop	{r7}
 8000786:	4770      	bx	lr

08000788 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8000790:	bf00      	nop
 8000792:	370c      	adds	r7, #12
 8000794:	46bd      	mov	sp, r7
 8000796:	bc80      	pop	{r7}
 8000798:	4770      	bx	lr

0800079a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800079a:	b480      	push	{r7}
 800079c:	b083      	sub	sp, #12
 800079e:	af00      	add	r7, sp, #0
 80007a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80007a2:	bf00      	nop
 80007a4:	370c      	adds	r7, #12
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bc80      	pop	{r7}
 80007aa:	4770      	bx	lr

080007ac <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80007b4:	bf00      	nop
 80007b6:	370c      	adds	r7, #12
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bc80      	pop	{r7}
 80007bc:	4770      	bx	lr

080007be <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80007be:	b480      	push	{r7}
 80007c0:	b083      	sub	sp, #12
 80007c2:	af00      	add	r7, sp, #0
 80007c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80007c6:	bf00      	nop
 80007c8:	370c      	adds	r7, #12
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bc80      	pop	{r7}
 80007ce:	4770      	bx	lr

080007d0 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80007d8:	bf00      	nop
 80007da:	370c      	adds	r7, #12
 80007dc:	46bd      	mov	sp, r7
 80007de:	bc80      	pop	{r7}
 80007e0:	4770      	bx	lr

080007e2 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80007e2:	b480      	push	{r7}
 80007e4:	b083      	sub	sp, #12
 80007e6:	af00      	add	r7, sp, #0
 80007e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80007ea:	bf00      	nop
 80007ec:	370c      	adds	r7, #12
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bc80      	pop	{r7}
 80007f2:	4770      	bx	lr

080007f4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80007f4:	b480      	push	{r7}
 80007f6:	b083      	sub	sp, #12
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80007fc:	bf00      	nop
 80007fe:	370c      	adds	r7, #12
 8000800:	46bd      	mov	sp, r7
 8000802:	bc80      	pop	{r7}
 8000804:	4770      	bx	lr
	...

08000808 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000808:	b480      	push	{r7}
 800080a:	b085      	sub	sp, #20
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	f003 0307 	and.w	r3, r3, #7
 8000816:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000818:	4b0c      	ldr	r3, [pc, #48]	; (800084c <__NVIC_SetPriorityGrouping+0x44>)
 800081a:	68db      	ldr	r3, [r3, #12]
 800081c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800081e:	68ba      	ldr	r2, [r7, #8]
 8000820:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000824:	4013      	ands	r3, r2
 8000826:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800082c:	68bb      	ldr	r3, [r7, #8]
 800082e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000830:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000834:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000838:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800083a:	4a04      	ldr	r2, [pc, #16]	; (800084c <__NVIC_SetPriorityGrouping+0x44>)
 800083c:	68bb      	ldr	r3, [r7, #8]
 800083e:	60d3      	str	r3, [r2, #12]
}
 8000840:	bf00      	nop
 8000842:	3714      	adds	r7, #20
 8000844:	46bd      	mov	sp, r7
 8000846:	bc80      	pop	{r7}
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	e000ed00 	.word	0xe000ed00

08000850 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000854:	4b04      	ldr	r3, [pc, #16]	; (8000868 <__NVIC_GetPriorityGrouping+0x18>)
 8000856:	68db      	ldr	r3, [r3, #12]
 8000858:	0a1b      	lsrs	r3, r3, #8
 800085a:	f003 0307 	and.w	r3, r3, #7
}
 800085e:	4618      	mov	r0, r3
 8000860:	46bd      	mov	sp, r7
 8000862:	bc80      	pop	{r7}
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	e000ed00 	.word	0xe000ed00

0800086c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0
 8000872:	4603      	mov	r3, r0
 8000874:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800087a:	2b00      	cmp	r3, #0
 800087c:	db0b      	blt.n	8000896 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800087e:	79fb      	ldrb	r3, [r7, #7]
 8000880:	f003 021f 	and.w	r2, r3, #31
 8000884:	4906      	ldr	r1, [pc, #24]	; (80008a0 <__NVIC_EnableIRQ+0x34>)
 8000886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800088a:	095b      	lsrs	r3, r3, #5
 800088c:	2001      	movs	r0, #1
 800088e:	fa00 f202 	lsl.w	r2, r0, r2
 8000892:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000896:	bf00      	nop
 8000898:	370c      	adds	r7, #12
 800089a:	46bd      	mov	sp, r7
 800089c:	bc80      	pop	{r7}
 800089e:	4770      	bx	lr
 80008a0:	e000e100 	.word	0xe000e100

080008a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	6039      	str	r1, [r7, #0]
 80008ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	db0a      	blt.n	80008ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	b2da      	uxtb	r2, r3
 80008bc:	490c      	ldr	r1, [pc, #48]	; (80008f0 <__NVIC_SetPriority+0x4c>)
 80008be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008c2:	0112      	lsls	r2, r2, #4
 80008c4:	b2d2      	uxtb	r2, r2
 80008c6:	440b      	add	r3, r1
 80008c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008cc:	e00a      	b.n	80008e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	b2da      	uxtb	r2, r3
 80008d2:	4908      	ldr	r1, [pc, #32]	; (80008f4 <__NVIC_SetPriority+0x50>)
 80008d4:	79fb      	ldrb	r3, [r7, #7]
 80008d6:	f003 030f 	and.w	r3, r3, #15
 80008da:	3b04      	subs	r3, #4
 80008dc:	0112      	lsls	r2, r2, #4
 80008de:	b2d2      	uxtb	r2, r2
 80008e0:	440b      	add	r3, r1
 80008e2:	761a      	strb	r2, [r3, #24]
}
 80008e4:	bf00      	nop
 80008e6:	370c      	adds	r7, #12
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bc80      	pop	{r7}
 80008ec:	4770      	bx	lr
 80008ee:	bf00      	nop
 80008f0:	e000e100 	.word	0xe000e100
 80008f4:	e000ed00 	.word	0xe000ed00

080008f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b089      	sub	sp, #36	; 0x24
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	60f8      	str	r0, [r7, #12]
 8000900:	60b9      	str	r1, [r7, #8]
 8000902:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	f003 0307 	and.w	r3, r3, #7
 800090a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800090c:	69fb      	ldr	r3, [r7, #28]
 800090e:	f1c3 0307 	rsb	r3, r3, #7
 8000912:	2b04      	cmp	r3, #4
 8000914:	bf28      	it	cs
 8000916:	2304      	movcs	r3, #4
 8000918:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800091a:	69fb      	ldr	r3, [r7, #28]
 800091c:	3304      	adds	r3, #4
 800091e:	2b06      	cmp	r3, #6
 8000920:	d902      	bls.n	8000928 <NVIC_EncodePriority+0x30>
 8000922:	69fb      	ldr	r3, [r7, #28]
 8000924:	3b03      	subs	r3, #3
 8000926:	e000      	b.n	800092a <NVIC_EncodePriority+0x32>
 8000928:	2300      	movs	r3, #0
 800092a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800092c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000930:	69bb      	ldr	r3, [r7, #24]
 8000932:	fa02 f303 	lsl.w	r3, r2, r3
 8000936:	43da      	mvns	r2, r3
 8000938:	68bb      	ldr	r3, [r7, #8]
 800093a:	401a      	ands	r2, r3
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000940:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000944:	697b      	ldr	r3, [r7, #20]
 8000946:	fa01 f303 	lsl.w	r3, r1, r3
 800094a:	43d9      	mvns	r1, r3
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000950:	4313      	orrs	r3, r2
         );
}
 8000952:	4618      	mov	r0, r3
 8000954:	3724      	adds	r7, #36	; 0x24
 8000956:	46bd      	mov	sp, r7
 8000958:	bc80      	pop	{r7}
 800095a:	4770      	bx	lr

0800095c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000964:	6878      	ldr	r0, [r7, #4]
 8000966:	f7ff ff4f 	bl	8000808 <__NVIC_SetPriorityGrouping>
}
 800096a:	bf00      	nop
 800096c:	3708      	adds	r7, #8
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}

08000972 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000972:	b580      	push	{r7, lr}
 8000974:	b086      	sub	sp, #24
 8000976:	af00      	add	r7, sp, #0
 8000978:	4603      	mov	r3, r0
 800097a:	60b9      	str	r1, [r7, #8]
 800097c:	607a      	str	r2, [r7, #4]
 800097e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000980:	2300      	movs	r3, #0
 8000982:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000984:	f7ff ff64 	bl	8000850 <__NVIC_GetPriorityGrouping>
 8000988:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800098a:	687a      	ldr	r2, [r7, #4]
 800098c:	68b9      	ldr	r1, [r7, #8]
 800098e:	6978      	ldr	r0, [r7, #20]
 8000990:	f7ff ffb2 	bl	80008f8 <NVIC_EncodePriority>
 8000994:	4602      	mov	r2, r0
 8000996:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800099a:	4611      	mov	r1, r2
 800099c:	4618      	mov	r0, r3
 800099e:	f7ff ff81 	bl	80008a4 <__NVIC_SetPriority>
}
 80009a2:	bf00      	nop
 80009a4:	3718      	adds	r7, #24
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}

080009aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009aa:	b580      	push	{r7, lr}
 80009ac:	b082      	sub	sp, #8
 80009ae:	af00      	add	r7, sp, #0
 80009b0:	4603      	mov	r3, r0
 80009b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b8:	4618      	mov	r0, r3
 80009ba:	f7ff ff57 	bl	800086c <__NVIC_EnableIRQ>
}
 80009be:	bf00      	nop
 80009c0:	3708      	adds	r7, #8
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
	...

080009c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b08b      	sub	sp, #44	; 0x2c
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
 80009d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009d2:	2300      	movs	r3, #0
 80009d4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80009d6:	2300      	movs	r3, #0
 80009d8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009da:	e127      	b.n	8000c2c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80009dc:	2201      	movs	r2, #1
 80009de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e0:	fa02 f303 	lsl.w	r3, r2, r3
 80009e4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	69fa      	ldr	r2, [r7, #28]
 80009ec:	4013      	ands	r3, r2
 80009ee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80009f0:	69ba      	ldr	r2, [r7, #24]
 80009f2:	69fb      	ldr	r3, [r7, #28]
 80009f4:	429a      	cmp	r2, r3
 80009f6:	f040 8116 	bne.w	8000c26 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	685b      	ldr	r3, [r3, #4]
 80009fe:	2b12      	cmp	r3, #18
 8000a00:	d034      	beq.n	8000a6c <HAL_GPIO_Init+0xa4>
 8000a02:	2b12      	cmp	r3, #18
 8000a04:	d80d      	bhi.n	8000a22 <HAL_GPIO_Init+0x5a>
 8000a06:	2b02      	cmp	r3, #2
 8000a08:	d02b      	beq.n	8000a62 <HAL_GPIO_Init+0x9a>
 8000a0a:	2b02      	cmp	r3, #2
 8000a0c:	d804      	bhi.n	8000a18 <HAL_GPIO_Init+0x50>
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d031      	beq.n	8000a76 <HAL_GPIO_Init+0xae>
 8000a12:	2b01      	cmp	r3, #1
 8000a14:	d01c      	beq.n	8000a50 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a16:	e048      	b.n	8000aaa <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000a18:	2b03      	cmp	r3, #3
 8000a1a:	d043      	beq.n	8000aa4 <HAL_GPIO_Init+0xdc>
 8000a1c:	2b11      	cmp	r3, #17
 8000a1e:	d01b      	beq.n	8000a58 <HAL_GPIO_Init+0x90>
          break;
 8000a20:	e043      	b.n	8000aaa <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000a22:	4a89      	ldr	r2, [pc, #548]	; (8000c48 <HAL_GPIO_Init+0x280>)
 8000a24:	4293      	cmp	r3, r2
 8000a26:	d026      	beq.n	8000a76 <HAL_GPIO_Init+0xae>
 8000a28:	4a87      	ldr	r2, [pc, #540]	; (8000c48 <HAL_GPIO_Init+0x280>)
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d806      	bhi.n	8000a3c <HAL_GPIO_Init+0x74>
 8000a2e:	4a87      	ldr	r2, [pc, #540]	; (8000c4c <HAL_GPIO_Init+0x284>)
 8000a30:	4293      	cmp	r3, r2
 8000a32:	d020      	beq.n	8000a76 <HAL_GPIO_Init+0xae>
 8000a34:	4a86      	ldr	r2, [pc, #536]	; (8000c50 <HAL_GPIO_Init+0x288>)
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d01d      	beq.n	8000a76 <HAL_GPIO_Init+0xae>
          break;
 8000a3a:	e036      	b.n	8000aaa <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000a3c:	4a85      	ldr	r2, [pc, #532]	; (8000c54 <HAL_GPIO_Init+0x28c>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d019      	beq.n	8000a76 <HAL_GPIO_Init+0xae>
 8000a42:	4a85      	ldr	r2, [pc, #532]	; (8000c58 <HAL_GPIO_Init+0x290>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d016      	beq.n	8000a76 <HAL_GPIO_Init+0xae>
 8000a48:	4a84      	ldr	r2, [pc, #528]	; (8000c5c <HAL_GPIO_Init+0x294>)
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d013      	beq.n	8000a76 <HAL_GPIO_Init+0xae>
          break;
 8000a4e:	e02c      	b.n	8000aaa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	68db      	ldr	r3, [r3, #12]
 8000a54:	623b      	str	r3, [r7, #32]
          break;
 8000a56:	e028      	b.n	8000aaa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	68db      	ldr	r3, [r3, #12]
 8000a5c:	3304      	adds	r3, #4
 8000a5e:	623b      	str	r3, [r7, #32]
          break;
 8000a60:	e023      	b.n	8000aaa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a62:	683b      	ldr	r3, [r7, #0]
 8000a64:	68db      	ldr	r3, [r3, #12]
 8000a66:	3308      	adds	r3, #8
 8000a68:	623b      	str	r3, [r7, #32]
          break;
 8000a6a:	e01e      	b.n	8000aaa <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	68db      	ldr	r3, [r3, #12]
 8000a70:	330c      	adds	r3, #12
 8000a72:	623b      	str	r3, [r7, #32]
          break;
 8000a74:	e019      	b.n	8000aaa <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	689b      	ldr	r3, [r3, #8]
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d102      	bne.n	8000a84 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a7e:	2304      	movs	r3, #4
 8000a80:	623b      	str	r3, [r7, #32]
          break;
 8000a82:	e012      	b.n	8000aaa <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	689b      	ldr	r3, [r3, #8]
 8000a88:	2b01      	cmp	r3, #1
 8000a8a:	d105      	bne.n	8000a98 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a8c:	2308      	movs	r3, #8
 8000a8e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	69fa      	ldr	r2, [r7, #28]
 8000a94:	611a      	str	r2, [r3, #16]
          break;
 8000a96:	e008      	b.n	8000aaa <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a98:	2308      	movs	r3, #8
 8000a9a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	69fa      	ldr	r2, [r7, #28]
 8000aa0:	615a      	str	r2, [r3, #20]
          break;
 8000aa2:	e002      	b.n	8000aaa <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	623b      	str	r3, [r7, #32]
          break;
 8000aa8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000aaa:	69bb      	ldr	r3, [r7, #24]
 8000aac:	2bff      	cmp	r3, #255	; 0xff
 8000aae:	d801      	bhi.n	8000ab4 <HAL_GPIO_Init+0xec>
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	e001      	b.n	8000ab8 <HAL_GPIO_Init+0xf0>
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	3304      	adds	r3, #4
 8000ab8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000aba:	69bb      	ldr	r3, [r7, #24]
 8000abc:	2bff      	cmp	r3, #255	; 0xff
 8000abe:	d802      	bhi.n	8000ac6 <HAL_GPIO_Init+0xfe>
 8000ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ac2:	009b      	lsls	r3, r3, #2
 8000ac4:	e002      	b.n	8000acc <HAL_GPIO_Init+0x104>
 8000ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ac8:	3b08      	subs	r3, #8
 8000aca:	009b      	lsls	r3, r3, #2
 8000acc:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	681a      	ldr	r2, [r3, #0]
 8000ad2:	210f      	movs	r1, #15
 8000ad4:	693b      	ldr	r3, [r7, #16]
 8000ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8000ada:	43db      	mvns	r3, r3
 8000adc:	401a      	ands	r2, r3
 8000ade:	6a39      	ldr	r1, [r7, #32]
 8000ae0:	693b      	ldr	r3, [r7, #16]
 8000ae2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ae6:	431a      	orrs	r2, r3
 8000ae8:	697b      	ldr	r3, [r7, #20]
 8000aea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	f000 8096 	beq.w	8000c26 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000afa:	4b59      	ldr	r3, [pc, #356]	; (8000c60 <HAL_GPIO_Init+0x298>)
 8000afc:	699b      	ldr	r3, [r3, #24]
 8000afe:	4a58      	ldr	r2, [pc, #352]	; (8000c60 <HAL_GPIO_Init+0x298>)
 8000b00:	f043 0301 	orr.w	r3, r3, #1
 8000b04:	6193      	str	r3, [r2, #24]
 8000b06:	4b56      	ldr	r3, [pc, #344]	; (8000c60 <HAL_GPIO_Init+0x298>)
 8000b08:	699b      	ldr	r3, [r3, #24]
 8000b0a:	f003 0301 	and.w	r3, r3, #1
 8000b0e:	60bb      	str	r3, [r7, #8]
 8000b10:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b12:	4a54      	ldr	r2, [pc, #336]	; (8000c64 <HAL_GPIO_Init+0x29c>)
 8000b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b16:	089b      	lsrs	r3, r3, #2
 8000b18:	3302      	adds	r3, #2
 8000b1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b1e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b22:	f003 0303 	and.w	r3, r3, #3
 8000b26:	009b      	lsls	r3, r3, #2
 8000b28:	220f      	movs	r2, #15
 8000b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b2e:	43db      	mvns	r3, r3
 8000b30:	68fa      	ldr	r2, [r7, #12]
 8000b32:	4013      	ands	r3, r2
 8000b34:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	4a4b      	ldr	r2, [pc, #300]	; (8000c68 <HAL_GPIO_Init+0x2a0>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d013      	beq.n	8000b66 <HAL_GPIO_Init+0x19e>
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4a4a      	ldr	r2, [pc, #296]	; (8000c6c <HAL_GPIO_Init+0x2a4>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d00d      	beq.n	8000b62 <HAL_GPIO_Init+0x19a>
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4a49      	ldr	r2, [pc, #292]	; (8000c70 <HAL_GPIO_Init+0x2a8>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d007      	beq.n	8000b5e <HAL_GPIO_Init+0x196>
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4a48      	ldr	r2, [pc, #288]	; (8000c74 <HAL_GPIO_Init+0x2ac>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d101      	bne.n	8000b5a <HAL_GPIO_Init+0x192>
 8000b56:	2303      	movs	r3, #3
 8000b58:	e006      	b.n	8000b68 <HAL_GPIO_Init+0x1a0>
 8000b5a:	2304      	movs	r3, #4
 8000b5c:	e004      	b.n	8000b68 <HAL_GPIO_Init+0x1a0>
 8000b5e:	2302      	movs	r3, #2
 8000b60:	e002      	b.n	8000b68 <HAL_GPIO_Init+0x1a0>
 8000b62:	2301      	movs	r3, #1
 8000b64:	e000      	b.n	8000b68 <HAL_GPIO_Init+0x1a0>
 8000b66:	2300      	movs	r3, #0
 8000b68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b6a:	f002 0203 	and.w	r2, r2, #3
 8000b6e:	0092      	lsls	r2, r2, #2
 8000b70:	4093      	lsls	r3, r2
 8000b72:	68fa      	ldr	r2, [r7, #12]
 8000b74:	4313      	orrs	r3, r2
 8000b76:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000b78:	493a      	ldr	r1, [pc, #232]	; (8000c64 <HAL_GPIO_Init+0x29c>)
 8000b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b7c:	089b      	lsrs	r3, r3, #2
 8000b7e:	3302      	adds	r3, #2
 8000b80:	68fa      	ldr	r2, [r7, #12]
 8000b82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d006      	beq.n	8000ba0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b92:	4b39      	ldr	r3, [pc, #228]	; (8000c78 <HAL_GPIO_Init+0x2b0>)
 8000b94:	681a      	ldr	r2, [r3, #0]
 8000b96:	4938      	ldr	r1, [pc, #224]	; (8000c78 <HAL_GPIO_Init+0x2b0>)
 8000b98:	69bb      	ldr	r3, [r7, #24]
 8000b9a:	4313      	orrs	r3, r2
 8000b9c:	600b      	str	r3, [r1, #0]
 8000b9e:	e006      	b.n	8000bae <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000ba0:	4b35      	ldr	r3, [pc, #212]	; (8000c78 <HAL_GPIO_Init+0x2b0>)
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	69bb      	ldr	r3, [r7, #24]
 8000ba6:	43db      	mvns	r3, r3
 8000ba8:	4933      	ldr	r1, [pc, #204]	; (8000c78 <HAL_GPIO_Init+0x2b0>)
 8000baa:	4013      	ands	r3, r2
 8000bac:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	685b      	ldr	r3, [r3, #4]
 8000bb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d006      	beq.n	8000bc8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000bba:	4b2f      	ldr	r3, [pc, #188]	; (8000c78 <HAL_GPIO_Init+0x2b0>)
 8000bbc:	685a      	ldr	r2, [r3, #4]
 8000bbe:	492e      	ldr	r1, [pc, #184]	; (8000c78 <HAL_GPIO_Init+0x2b0>)
 8000bc0:	69bb      	ldr	r3, [r7, #24]
 8000bc2:	4313      	orrs	r3, r2
 8000bc4:	604b      	str	r3, [r1, #4]
 8000bc6:	e006      	b.n	8000bd6 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000bc8:	4b2b      	ldr	r3, [pc, #172]	; (8000c78 <HAL_GPIO_Init+0x2b0>)
 8000bca:	685a      	ldr	r2, [r3, #4]
 8000bcc:	69bb      	ldr	r3, [r7, #24]
 8000bce:	43db      	mvns	r3, r3
 8000bd0:	4929      	ldr	r1, [pc, #164]	; (8000c78 <HAL_GPIO_Init+0x2b0>)
 8000bd2:	4013      	ands	r3, r2
 8000bd4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	685b      	ldr	r3, [r3, #4]
 8000bda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d006      	beq.n	8000bf0 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000be2:	4b25      	ldr	r3, [pc, #148]	; (8000c78 <HAL_GPIO_Init+0x2b0>)
 8000be4:	689a      	ldr	r2, [r3, #8]
 8000be6:	4924      	ldr	r1, [pc, #144]	; (8000c78 <HAL_GPIO_Init+0x2b0>)
 8000be8:	69bb      	ldr	r3, [r7, #24]
 8000bea:	4313      	orrs	r3, r2
 8000bec:	608b      	str	r3, [r1, #8]
 8000bee:	e006      	b.n	8000bfe <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000bf0:	4b21      	ldr	r3, [pc, #132]	; (8000c78 <HAL_GPIO_Init+0x2b0>)
 8000bf2:	689a      	ldr	r2, [r3, #8]
 8000bf4:	69bb      	ldr	r3, [r7, #24]
 8000bf6:	43db      	mvns	r3, r3
 8000bf8:	491f      	ldr	r1, [pc, #124]	; (8000c78 <HAL_GPIO_Init+0x2b0>)
 8000bfa:	4013      	ands	r3, r2
 8000bfc:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	685b      	ldr	r3, [r3, #4]
 8000c02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d006      	beq.n	8000c18 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c0a:	4b1b      	ldr	r3, [pc, #108]	; (8000c78 <HAL_GPIO_Init+0x2b0>)
 8000c0c:	68da      	ldr	r2, [r3, #12]
 8000c0e:	491a      	ldr	r1, [pc, #104]	; (8000c78 <HAL_GPIO_Init+0x2b0>)
 8000c10:	69bb      	ldr	r3, [r7, #24]
 8000c12:	4313      	orrs	r3, r2
 8000c14:	60cb      	str	r3, [r1, #12]
 8000c16:	e006      	b.n	8000c26 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000c18:	4b17      	ldr	r3, [pc, #92]	; (8000c78 <HAL_GPIO_Init+0x2b0>)
 8000c1a:	68da      	ldr	r2, [r3, #12]
 8000c1c:	69bb      	ldr	r3, [r7, #24]
 8000c1e:	43db      	mvns	r3, r3
 8000c20:	4915      	ldr	r1, [pc, #84]	; (8000c78 <HAL_GPIO_Init+0x2b0>)
 8000c22:	4013      	ands	r3, r2
 8000c24:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c28:	3301      	adds	r3, #1
 8000c2a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	681a      	ldr	r2, [r3, #0]
 8000c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c32:	fa22 f303 	lsr.w	r3, r2, r3
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	f47f aed0 	bne.w	80009dc <HAL_GPIO_Init+0x14>
  }
}
 8000c3c:	bf00      	nop
 8000c3e:	372c      	adds	r7, #44	; 0x2c
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bc80      	pop	{r7}
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	10210000 	.word	0x10210000
 8000c4c:	10110000 	.word	0x10110000
 8000c50:	10120000 	.word	0x10120000
 8000c54:	10310000 	.word	0x10310000
 8000c58:	10320000 	.word	0x10320000
 8000c5c:	10220000 	.word	0x10220000
 8000c60:	40021000 	.word	0x40021000
 8000c64:	40010000 	.word	0x40010000
 8000c68:	40010800 	.word	0x40010800
 8000c6c:	40010c00 	.word	0x40010c00
 8000c70:	40011000 	.word	0x40011000
 8000c74:	40011400 	.word	0x40011400
 8000c78:	40010400 	.word	0x40010400

08000c7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
 8000c84:	460b      	mov	r3, r1
 8000c86:	807b      	strh	r3, [r7, #2]
 8000c88:	4613      	mov	r3, r2
 8000c8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c8c:	787b      	ldrb	r3, [r7, #1]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d003      	beq.n	8000c9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000c92:	887a      	ldrh	r2, [r7, #2]
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000c98:	e003      	b.n	8000ca2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000c9a:	887b      	ldrh	r3, [r7, #2]
 8000c9c:	041a      	lsls	r2, r3, #16
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	611a      	str	r2, [r3, #16]
}
 8000ca2:	bf00      	nop
 8000ca4:	370c      	adds	r7, #12
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bc80      	pop	{r7}
 8000caa:	4770      	bx	lr

08000cac <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b083      	sub	sp, #12
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
 8000cb4:	460b      	mov	r3, r1
 8000cb6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	68da      	ldr	r2, [r3, #12]
 8000cbc:	887b      	ldrh	r3, [r7, #2]
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d003      	beq.n	8000ccc <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000cc4:	887a      	ldrh	r2, [r7, #2]
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8000cca:	e002      	b.n	8000cd2 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ccc:	887a      	ldrh	r2, [r7, #2]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	611a      	str	r2, [r3, #16]
}
 8000cd2:	bf00      	nop
 8000cd4:	370c      	adds	r7, #12
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bc80      	pop	{r7}
 8000cda:	4770      	bx	lr

08000cdc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b086      	sub	sp, #24
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d101      	bne.n	8000cee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000cea:	2301      	movs	r3, #1
 8000cec:	e26c      	b.n	80011c8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	f003 0301 	and.w	r3, r3, #1
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	f000 8087 	beq.w	8000e0a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000cfc:	4b92      	ldr	r3, [pc, #584]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000cfe:	685b      	ldr	r3, [r3, #4]
 8000d00:	f003 030c 	and.w	r3, r3, #12
 8000d04:	2b04      	cmp	r3, #4
 8000d06:	d00c      	beq.n	8000d22 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d08:	4b8f      	ldr	r3, [pc, #572]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	f003 030c 	and.w	r3, r3, #12
 8000d10:	2b08      	cmp	r3, #8
 8000d12:	d112      	bne.n	8000d3a <HAL_RCC_OscConfig+0x5e>
 8000d14:	4b8c      	ldr	r3, [pc, #560]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d20:	d10b      	bne.n	8000d3a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d22:	4b89      	ldr	r3, [pc, #548]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d06c      	beq.n	8000e08 <HAL_RCC_OscConfig+0x12c>
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d168      	bne.n	8000e08 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d36:	2301      	movs	r3, #1
 8000d38:	e246      	b.n	80011c8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d42:	d106      	bne.n	8000d52 <HAL_RCC_OscConfig+0x76>
 8000d44:	4b80      	ldr	r3, [pc, #512]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a7f      	ldr	r2, [pc, #508]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000d4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d4e:	6013      	str	r3, [r2, #0]
 8000d50:	e02e      	b.n	8000db0 <HAL_RCC_OscConfig+0xd4>
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d10c      	bne.n	8000d74 <HAL_RCC_OscConfig+0x98>
 8000d5a:	4b7b      	ldr	r3, [pc, #492]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4a7a      	ldr	r2, [pc, #488]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000d60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d64:	6013      	str	r3, [r2, #0]
 8000d66:	4b78      	ldr	r3, [pc, #480]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	4a77      	ldr	r2, [pc, #476]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000d6c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d70:	6013      	str	r3, [r2, #0]
 8000d72:	e01d      	b.n	8000db0 <HAL_RCC_OscConfig+0xd4>
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d7c:	d10c      	bne.n	8000d98 <HAL_RCC_OscConfig+0xbc>
 8000d7e:	4b72      	ldr	r3, [pc, #456]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	4a71      	ldr	r2, [pc, #452]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000d84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d88:	6013      	str	r3, [r2, #0]
 8000d8a:	4b6f      	ldr	r3, [pc, #444]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4a6e      	ldr	r2, [pc, #440]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000d90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d94:	6013      	str	r3, [r2, #0]
 8000d96:	e00b      	b.n	8000db0 <HAL_RCC_OscConfig+0xd4>
 8000d98:	4b6b      	ldr	r3, [pc, #428]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a6a      	ldr	r2, [pc, #424]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000d9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000da2:	6013      	str	r3, [r2, #0]
 8000da4:	4b68      	ldr	r3, [pc, #416]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a67      	ldr	r2, [pc, #412]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000daa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d013      	beq.n	8000de0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000db8:	f7ff f9fa 	bl	80001b0 <HAL_GetTick>
 8000dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dbe:	e008      	b.n	8000dd2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000dc0:	f7ff f9f6 	bl	80001b0 <HAL_GetTick>
 8000dc4:	4602      	mov	r2, r0
 8000dc6:	693b      	ldr	r3, [r7, #16]
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	2b64      	cmp	r3, #100	; 0x64
 8000dcc:	d901      	bls.n	8000dd2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000dce:	2303      	movs	r3, #3
 8000dd0:	e1fa      	b.n	80011c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dd2:	4b5d      	ldr	r3, [pc, #372]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d0f0      	beq.n	8000dc0 <HAL_RCC_OscConfig+0xe4>
 8000dde:	e014      	b.n	8000e0a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000de0:	f7ff f9e6 	bl	80001b0 <HAL_GetTick>
 8000de4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000de6:	e008      	b.n	8000dfa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000de8:	f7ff f9e2 	bl	80001b0 <HAL_GetTick>
 8000dec:	4602      	mov	r2, r0
 8000dee:	693b      	ldr	r3, [r7, #16]
 8000df0:	1ad3      	subs	r3, r2, r3
 8000df2:	2b64      	cmp	r3, #100	; 0x64
 8000df4:	d901      	bls.n	8000dfa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000df6:	2303      	movs	r3, #3
 8000df8:	e1e6      	b.n	80011c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dfa:	4b53      	ldr	r3, [pc, #332]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d1f0      	bne.n	8000de8 <HAL_RCC_OscConfig+0x10c>
 8000e06:	e000      	b.n	8000e0a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	f003 0302 	and.w	r3, r3, #2
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d063      	beq.n	8000ede <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e16:	4b4c      	ldr	r3, [pc, #304]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	f003 030c 	and.w	r3, r3, #12
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d00b      	beq.n	8000e3a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e22:	4b49      	ldr	r3, [pc, #292]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	f003 030c 	and.w	r3, r3, #12
 8000e2a:	2b08      	cmp	r3, #8
 8000e2c:	d11c      	bne.n	8000e68 <HAL_RCC_OscConfig+0x18c>
 8000e2e:	4b46      	ldr	r3, [pc, #280]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d116      	bne.n	8000e68 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e3a:	4b43      	ldr	r3, [pc, #268]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f003 0302 	and.w	r3, r3, #2
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d005      	beq.n	8000e52 <HAL_RCC_OscConfig+0x176>
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	691b      	ldr	r3, [r3, #16]
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d001      	beq.n	8000e52 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	e1ba      	b.n	80011c8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e52:	4b3d      	ldr	r3, [pc, #244]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	695b      	ldr	r3, [r3, #20]
 8000e5e:	00db      	lsls	r3, r3, #3
 8000e60:	4939      	ldr	r1, [pc, #228]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000e62:	4313      	orrs	r3, r2
 8000e64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e66:	e03a      	b.n	8000ede <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	691b      	ldr	r3, [r3, #16]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d020      	beq.n	8000eb2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e70:	4b36      	ldr	r3, [pc, #216]	; (8000f4c <HAL_RCC_OscConfig+0x270>)
 8000e72:	2201      	movs	r2, #1
 8000e74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e76:	f7ff f99b 	bl	80001b0 <HAL_GetTick>
 8000e7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e7c:	e008      	b.n	8000e90 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e7e:	f7ff f997 	bl	80001b0 <HAL_GetTick>
 8000e82:	4602      	mov	r2, r0
 8000e84:	693b      	ldr	r3, [r7, #16]
 8000e86:	1ad3      	subs	r3, r2, r3
 8000e88:	2b02      	cmp	r3, #2
 8000e8a:	d901      	bls.n	8000e90 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000e8c:	2303      	movs	r3, #3
 8000e8e:	e19b      	b.n	80011c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e90:	4b2d      	ldr	r3, [pc, #180]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	f003 0302 	and.w	r3, r3, #2
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d0f0      	beq.n	8000e7e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e9c:	4b2a      	ldr	r3, [pc, #168]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	695b      	ldr	r3, [r3, #20]
 8000ea8:	00db      	lsls	r3, r3, #3
 8000eaa:	4927      	ldr	r1, [pc, #156]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000eac:	4313      	orrs	r3, r2
 8000eae:	600b      	str	r3, [r1, #0]
 8000eb0:	e015      	b.n	8000ede <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000eb2:	4b26      	ldr	r3, [pc, #152]	; (8000f4c <HAL_RCC_OscConfig+0x270>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eb8:	f7ff f97a 	bl	80001b0 <HAL_GetTick>
 8000ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ebe:	e008      	b.n	8000ed2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ec0:	f7ff f976 	bl	80001b0 <HAL_GetTick>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	693b      	ldr	r3, [r7, #16]
 8000ec8:	1ad3      	subs	r3, r2, r3
 8000eca:	2b02      	cmp	r3, #2
 8000ecc:	d901      	bls.n	8000ed2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000ece:	2303      	movs	r3, #3
 8000ed0:	e17a      	b.n	80011c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ed2:	4b1d      	ldr	r3, [pc, #116]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f003 0302 	and.w	r3, r3, #2
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d1f0      	bne.n	8000ec0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f003 0308 	and.w	r3, r3, #8
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d03a      	beq.n	8000f60 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	699b      	ldr	r3, [r3, #24]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d019      	beq.n	8000f26 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ef2:	4b17      	ldr	r3, [pc, #92]	; (8000f50 <HAL_RCC_OscConfig+0x274>)
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ef8:	f7ff f95a 	bl	80001b0 <HAL_GetTick>
 8000efc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000efe:	e008      	b.n	8000f12 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f00:	f7ff f956 	bl	80001b0 <HAL_GetTick>
 8000f04:	4602      	mov	r2, r0
 8000f06:	693b      	ldr	r3, [r7, #16]
 8000f08:	1ad3      	subs	r3, r2, r3
 8000f0a:	2b02      	cmp	r3, #2
 8000f0c:	d901      	bls.n	8000f12 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000f0e:	2303      	movs	r3, #3
 8000f10:	e15a      	b.n	80011c8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f12:	4b0d      	ldr	r3, [pc, #52]	; (8000f48 <HAL_RCC_OscConfig+0x26c>)
 8000f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f16:	f003 0302 	and.w	r3, r3, #2
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d0f0      	beq.n	8000f00 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f1e:	2001      	movs	r0, #1
 8000f20:	f000 fb0a 	bl	8001538 <RCC_Delay>
 8000f24:	e01c      	b.n	8000f60 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f26:	4b0a      	ldr	r3, [pc, #40]	; (8000f50 <HAL_RCC_OscConfig+0x274>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f2c:	f7ff f940 	bl	80001b0 <HAL_GetTick>
 8000f30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f32:	e00f      	b.n	8000f54 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f34:	f7ff f93c 	bl	80001b0 <HAL_GetTick>
 8000f38:	4602      	mov	r2, r0
 8000f3a:	693b      	ldr	r3, [r7, #16]
 8000f3c:	1ad3      	subs	r3, r2, r3
 8000f3e:	2b02      	cmp	r3, #2
 8000f40:	d908      	bls.n	8000f54 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000f42:	2303      	movs	r3, #3
 8000f44:	e140      	b.n	80011c8 <HAL_RCC_OscConfig+0x4ec>
 8000f46:	bf00      	nop
 8000f48:	40021000 	.word	0x40021000
 8000f4c:	42420000 	.word	0x42420000
 8000f50:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f54:	4b9e      	ldr	r3, [pc, #632]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 8000f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f58:	f003 0302 	and.w	r3, r3, #2
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d1e9      	bne.n	8000f34 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f003 0304 	and.w	r3, r3, #4
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	f000 80a6 	beq.w	80010ba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f72:	4b97      	ldr	r3, [pc, #604]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 8000f74:	69db      	ldr	r3, [r3, #28]
 8000f76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d10d      	bne.n	8000f9a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f7e:	4b94      	ldr	r3, [pc, #592]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 8000f80:	69db      	ldr	r3, [r3, #28]
 8000f82:	4a93      	ldr	r2, [pc, #588]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 8000f84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f88:	61d3      	str	r3, [r2, #28]
 8000f8a:	4b91      	ldr	r3, [pc, #580]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 8000f8c:	69db      	ldr	r3, [r3, #28]
 8000f8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f92:	60bb      	str	r3, [r7, #8]
 8000f94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f96:	2301      	movs	r3, #1
 8000f98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f9a:	4b8e      	ldr	r3, [pc, #568]	; (80011d4 <HAL_RCC_OscConfig+0x4f8>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d118      	bne.n	8000fd8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fa6:	4b8b      	ldr	r3, [pc, #556]	; (80011d4 <HAL_RCC_OscConfig+0x4f8>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4a8a      	ldr	r2, [pc, #552]	; (80011d4 <HAL_RCC_OscConfig+0x4f8>)
 8000fac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fb2:	f7ff f8fd 	bl	80001b0 <HAL_GetTick>
 8000fb6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fb8:	e008      	b.n	8000fcc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fba:	f7ff f8f9 	bl	80001b0 <HAL_GetTick>
 8000fbe:	4602      	mov	r2, r0
 8000fc0:	693b      	ldr	r3, [r7, #16]
 8000fc2:	1ad3      	subs	r3, r2, r3
 8000fc4:	2b64      	cmp	r3, #100	; 0x64
 8000fc6:	d901      	bls.n	8000fcc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000fc8:	2303      	movs	r3, #3
 8000fca:	e0fd      	b.n	80011c8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fcc:	4b81      	ldr	r3, [pc, #516]	; (80011d4 <HAL_RCC_OscConfig+0x4f8>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d0f0      	beq.n	8000fba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	68db      	ldr	r3, [r3, #12]
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d106      	bne.n	8000fee <HAL_RCC_OscConfig+0x312>
 8000fe0:	4b7b      	ldr	r3, [pc, #492]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 8000fe2:	6a1b      	ldr	r3, [r3, #32]
 8000fe4:	4a7a      	ldr	r2, [pc, #488]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 8000fe6:	f043 0301 	orr.w	r3, r3, #1
 8000fea:	6213      	str	r3, [r2, #32]
 8000fec:	e02d      	b.n	800104a <HAL_RCC_OscConfig+0x36e>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	68db      	ldr	r3, [r3, #12]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d10c      	bne.n	8001010 <HAL_RCC_OscConfig+0x334>
 8000ff6:	4b76      	ldr	r3, [pc, #472]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 8000ff8:	6a1b      	ldr	r3, [r3, #32]
 8000ffa:	4a75      	ldr	r2, [pc, #468]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 8000ffc:	f023 0301 	bic.w	r3, r3, #1
 8001000:	6213      	str	r3, [r2, #32]
 8001002:	4b73      	ldr	r3, [pc, #460]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 8001004:	6a1b      	ldr	r3, [r3, #32]
 8001006:	4a72      	ldr	r2, [pc, #456]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 8001008:	f023 0304 	bic.w	r3, r3, #4
 800100c:	6213      	str	r3, [r2, #32]
 800100e:	e01c      	b.n	800104a <HAL_RCC_OscConfig+0x36e>
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	68db      	ldr	r3, [r3, #12]
 8001014:	2b05      	cmp	r3, #5
 8001016:	d10c      	bne.n	8001032 <HAL_RCC_OscConfig+0x356>
 8001018:	4b6d      	ldr	r3, [pc, #436]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 800101a:	6a1b      	ldr	r3, [r3, #32]
 800101c:	4a6c      	ldr	r2, [pc, #432]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 800101e:	f043 0304 	orr.w	r3, r3, #4
 8001022:	6213      	str	r3, [r2, #32]
 8001024:	4b6a      	ldr	r3, [pc, #424]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 8001026:	6a1b      	ldr	r3, [r3, #32]
 8001028:	4a69      	ldr	r2, [pc, #420]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 800102a:	f043 0301 	orr.w	r3, r3, #1
 800102e:	6213      	str	r3, [r2, #32]
 8001030:	e00b      	b.n	800104a <HAL_RCC_OscConfig+0x36e>
 8001032:	4b67      	ldr	r3, [pc, #412]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 8001034:	6a1b      	ldr	r3, [r3, #32]
 8001036:	4a66      	ldr	r2, [pc, #408]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 8001038:	f023 0301 	bic.w	r3, r3, #1
 800103c:	6213      	str	r3, [r2, #32]
 800103e:	4b64      	ldr	r3, [pc, #400]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 8001040:	6a1b      	ldr	r3, [r3, #32]
 8001042:	4a63      	ldr	r2, [pc, #396]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 8001044:	f023 0304 	bic.w	r3, r3, #4
 8001048:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	68db      	ldr	r3, [r3, #12]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d015      	beq.n	800107e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001052:	f7ff f8ad 	bl	80001b0 <HAL_GetTick>
 8001056:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001058:	e00a      	b.n	8001070 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800105a:	f7ff f8a9 	bl	80001b0 <HAL_GetTick>
 800105e:	4602      	mov	r2, r0
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	1ad3      	subs	r3, r2, r3
 8001064:	f241 3288 	movw	r2, #5000	; 0x1388
 8001068:	4293      	cmp	r3, r2
 800106a:	d901      	bls.n	8001070 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800106c:	2303      	movs	r3, #3
 800106e:	e0ab      	b.n	80011c8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001070:	4b57      	ldr	r3, [pc, #348]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 8001072:	6a1b      	ldr	r3, [r3, #32]
 8001074:	f003 0302 	and.w	r3, r3, #2
 8001078:	2b00      	cmp	r3, #0
 800107a:	d0ee      	beq.n	800105a <HAL_RCC_OscConfig+0x37e>
 800107c:	e014      	b.n	80010a8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800107e:	f7ff f897 	bl	80001b0 <HAL_GetTick>
 8001082:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001084:	e00a      	b.n	800109c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001086:	f7ff f893 	bl	80001b0 <HAL_GetTick>
 800108a:	4602      	mov	r2, r0
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	1ad3      	subs	r3, r2, r3
 8001090:	f241 3288 	movw	r2, #5000	; 0x1388
 8001094:	4293      	cmp	r3, r2
 8001096:	d901      	bls.n	800109c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001098:	2303      	movs	r3, #3
 800109a:	e095      	b.n	80011c8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800109c:	4b4c      	ldr	r3, [pc, #304]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 800109e:	6a1b      	ldr	r3, [r3, #32]
 80010a0:	f003 0302 	and.w	r3, r3, #2
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d1ee      	bne.n	8001086 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80010a8:	7dfb      	ldrb	r3, [r7, #23]
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d105      	bne.n	80010ba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010ae:	4b48      	ldr	r3, [pc, #288]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 80010b0:	69db      	ldr	r3, [r3, #28]
 80010b2:	4a47      	ldr	r2, [pc, #284]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 80010b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80010b8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	69db      	ldr	r3, [r3, #28]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	f000 8081 	beq.w	80011c6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010c4:	4b42      	ldr	r3, [pc, #264]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	f003 030c 	and.w	r3, r3, #12
 80010cc:	2b08      	cmp	r3, #8
 80010ce:	d061      	beq.n	8001194 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	69db      	ldr	r3, [r3, #28]
 80010d4:	2b02      	cmp	r3, #2
 80010d6:	d146      	bne.n	8001166 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010d8:	4b3f      	ldr	r3, [pc, #252]	; (80011d8 <HAL_RCC_OscConfig+0x4fc>)
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010de:	f7ff f867 	bl	80001b0 <HAL_GetTick>
 80010e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010e4:	e008      	b.n	80010f8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010e6:	f7ff f863 	bl	80001b0 <HAL_GetTick>
 80010ea:	4602      	mov	r2, r0
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	1ad3      	subs	r3, r2, r3
 80010f0:	2b02      	cmp	r3, #2
 80010f2:	d901      	bls.n	80010f8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80010f4:	2303      	movs	r3, #3
 80010f6:	e067      	b.n	80011c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010f8:	4b35      	ldr	r3, [pc, #212]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001100:	2b00      	cmp	r3, #0
 8001102:	d1f0      	bne.n	80010e6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6a1b      	ldr	r3, [r3, #32]
 8001108:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800110c:	d108      	bne.n	8001120 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800110e:	4b30      	ldr	r3, [pc, #192]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	689b      	ldr	r3, [r3, #8]
 800111a:	492d      	ldr	r1, [pc, #180]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 800111c:	4313      	orrs	r3, r2
 800111e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001120:	4b2b      	ldr	r3, [pc, #172]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	6a19      	ldr	r1, [r3, #32]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001130:	430b      	orrs	r3, r1
 8001132:	4927      	ldr	r1, [pc, #156]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 8001134:	4313      	orrs	r3, r2
 8001136:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001138:	4b27      	ldr	r3, [pc, #156]	; (80011d8 <HAL_RCC_OscConfig+0x4fc>)
 800113a:	2201      	movs	r2, #1
 800113c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800113e:	f7ff f837 	bl	80001b0 <HAL_GetTick>
 8001142:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001144:	e008      	b.n	8001158 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001146:	f7ff f833 	bl	80001b0 <HAL_GetTick>
 800114a:	4602      	mov	r2, r0
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	1ad3      	subs	r3, r2, r3
 8001150:	2b02      	cmp	r3, #2
 8001152:	d901      	bls.n	8001158 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001154:	2303      	movs	r3, #3
 8001156:	e037      	b.n	80011c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001158:	4b1d      	ldr	r3, [pc, #116]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001160:	2b00      	cmp	r3, #0
 8001162:	d0f0      	beq.n	8001146 <HAL_RCC_OscConfig+0x46a>
 8001164:	e02f      	b.n	80011c6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001166:	4b1c      	ldr	r3, [pc, #112]	; (80011d8 <HAL_RCC_OscConfig+0x4fc>)
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800116c:	f7ff f820 	bl	80001b0 <HAL_GetTick>
 8001170:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001172:	e008      	b.n	8001186 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001174:	f7ff f81c 	bl	80001b0 <HAL_GetTick>
 8001178:	4602      	mov	r2, r0
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	1ad3      	subs	r3, r2, r3
 800117e:	2b02      	cmp	r3, #2
 8001180:	d901      	bls.n	8001186 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001182:	2303      	movs	r3, #3
 8001184:	e020      	b.n	80011c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001186:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800118e:	2b00      	cmp	r3, #0
 8001190:	d1f0      	bne.n	8001174 <HAL_RCC_OscConfig+0x498>
 8001192:	e018      	b.n	80011c6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	69db      	ldr	r3, [r3, #28]
 8001198:	2b01      	cmp	r3, #1
 800119a:	d101      	bne.n	80011a0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800119c:	2301      	movs	r3, #1
 800119e:	e013      	b.n	80011c8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80011a0:	4b0b      	ldr	r3, [pc, #44]	; (80011d0 <HAL_RCC_OscConfig+0x4f4>)
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6a1b      	ldr	r3, [r3, #32]
 80011b0:	429a      	cmp	r2, r3
 80011b2:	d106      	bne.n	80011c2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011be:	429a      	cmp	r2, r3
 80011c0:	d001      	beq.n	80011c6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
 80011c4:	e000      	b.n	80011c8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80011c6:	2300      	movs	r3, #0
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3718      	adds	r7, #24
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	40021000 	.word	0x40021000
 80011d4:	40007000 	.word	0x40007000
 80011d8:	42420060 	.word	0x42420060

080011dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d101      	bne.n	80011f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011ec:	2301      	movs	r3, #1
 80011ee:	e0d0      	b.n	8001392 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011f0:	4b6a      	ldr	r3, [pc, #424]	; (800139c <HAL_RCC_ClockConfig+0x1c0>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f003 0307 	and.w	r3, r3, #7
 80011f8:	683a      	ldr	r2, [r7, #0]
 80011fa:	429a      	cmp	r2, r3
 80011fc:	d910      	bls.n	8001220 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011fe:	4b67      	ldr	r3, [pc, #412]	; (800139c <HAL_RCC_ClockConfig+0x1c0>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f023 0207 	bic.w	r2, r3, #7
 8001206:	4965      	ldr	r1, [pc, #404]	; (800139c <HAL_RCC_ClockConfig+0x1c0>)
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	4313      	orrs	r3, r2
 800120c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800120e:	4b63      	ldr	r3, [pc, #396]	; (800139c <HAL_RCC_ClockConfig+0x1c0>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0307 	and.w	r3, r3, #7
 8001216:	683a      	ldr	r2, [r7, #0]
 8001218:	429a      	cmp	r2, r3
 800121a:	d001      	beq.n	8001220 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800121c:	2301      	movs	r3, #1
 800121e:	e0b8      	b.n	8001392 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 0302 	and.w	r3, r3, #2
 8001228:	2b00      	cmp	r3, #0
 800122a:	d020      	beq.n	800126e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f003 0304 	and.w	r3, r3, #4
 8001234:	2b00      	cmp	r3, #0
 8001236:	d005      	beq.n	8001244 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001238:	4b59      	ldr	r3, [pc, #356]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	4a58      	ldr	r2, [pc, #352]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 800123e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001242:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f003 0308 	and.w	r3, r3, #8
 800124c:	2b00      	cmp	r3, #0
 800124e:	d005      	beq.n	800125c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001250:	4b53      	ldr	r3, [pc, #332]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	4a52      	ldr	r2, [pc, #328]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001256:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800125a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800125c:	4b50      	ldr	r3, [pc, #320]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	689b      	ldr	r3, [r3, #8]
 8001268:	494d      	ldr	r1, [pc, #308]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 800126a:	4313      	orrs	r3, r2
 800126c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f003 0301 	and.w	r3, r3, #1
 8001276:	2b00      	cmp	r3, #0
 8001278:	d040      	beq.n	80012fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	2b01      	cmp	r3, #1
 8001280:	d107      	bne.n	8001292 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001282:	4b47      	ldr	r3, [pc, #284]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800128a:	2b00      	cmp	r3, #0
 800128c:	d115      	bne.n	80012ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800128e:	2301      	movs	r3, #1
 8001290:	e07f      	b.n	8001392 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	2b02      	cmp	r3, #2
 8001298:	d107      	bne.n	80012aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800129a:	4b41      	ldr	r3, [pc, #260]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d109      	bne.n	80012ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e073      	b.n	8001392 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012aa:	4b3d      	ldr	r3, [pc, #244]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f003 0302 	and.w	r3, r3, #2
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d101      	bne.n	80012ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	e06b      	b.n	8001392 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012ba:	4b39      	ldr	r3, [pc, #228]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f023 0203 	bic.w	r2, r3, #3
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	4936      	ldr	r1, [pc, #216]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 80012c8:	4313      	orrs	r3, r2
 80012ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012cc:	f7fe ff70 	bl	80001b0 <HAL_GetTick>
 80012d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012d2:	e00a      	b.n	80012ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012d4:	f7fe ff6c 	bl	80001b0 <HAL_GetTick>
 80012d8:	4602      	mov	r2, r0
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	f241 3288 	movw	r2, #5000	; 0x1388
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d901      	bls.n	80012ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012e6:	2303      	movs	r3, #3
 80012e8:	e053      	b.n	8001392 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012ea:	4b2d      	ldr	r3, [pc, #180]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	f003 020c 	and.w	r2, r3, #12
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d1eb      	bne.n	80012d4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012fc:	4b27      	ldr	r3, [pc, #156]	; (800139c <HAL_RCC_ClockConfig+0x1c0>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f003 0307 	and.w	r3, r3, #7
 8001304:	683a      	ldr	r2, [r7, #0]
 8001306:	429a      	cmp	r2, r3
 8001308:	d210      	bcs.n	800132c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800130a:	4b24      	ldr	r3, [pc, #144]	; (800139c <HAL_RCC_ClockConfig+0x1c0>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f023 0207 	bic.w	r2, r3, #7
 8001312:	4922      	ldr	r1, [pc, #136]	; (800139c <HAL_RCC_ClockConfig+0x1c0>)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	4313      	orrs	r3, r2
 8001318:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800131a:	4b20      	ldr	r3, [pc, #128]	; (800139c <HAL_RCC_ClockConfig+0x1c0>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f003 0307 	and.w	r3, r3, #7
 8001322:	683a      	ldr	r2, [r7, #0]
 8001324:	429a      	cmp	r2, r3
 8001326:	d001      	beq.n	800132c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001328:	2301      	movs	r3, #1
 800132a:	e032      	b.n	8001392 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f003 0304 	and.w	r3, r3, #4
 8001334:	2b00      	cmp	r3, #0
 8001336:	d008      	beq.n	800134a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001338:	4b19      	ldr	r3, [pc, #100]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	68db      	ldr	r3, [r3, #12]
 8001344:	4916      	ldr	r1, [pc, #88]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001346:	4313      	orrs	r3, r2
 8001348:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 0308 	and.w	r3, r3, #8
 8001352:	2b00      	cmp	r3, #0
 8001354:	d009      	beq.n	800136a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001356:	4b12      	ldr	r3, [pc, #72]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	691b      	ldr	r3, [r3, #16]
 8001362:	00db      	lsls	r3, r3, #3
 8001364:	490e      	ldr	r1, [pc, #56]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001366:	4313      	orrs	r3, r2
 8001368:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800136a:	f000 f821 	bl	80013b0 <HAL_RCC_GetSysClockFreq>
 800136e:	4601      	mov	r1, r0
 8001370:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <HAL_RCC_ClockConfig+0x1c4>)
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	091b      	lsrs	r3, r3, #4
 8001376:	f003 030f 	and.w	r3, r3, #15
 800137a:	4a0a      	ldr	r2, [pc, #40]	; (80013a4 <HAL_RCC_ClockConfig+0x1c8>)
 800137c:	5cd3      	ldrb	r3, [r2, r3]
 800137e:	fa21 f303 	lsr.w	r3, r1, r3
 8001382:	4a09      	ldr	r2, [pc, #36]	; (80013a8 <HAL_RCC_ClockConfig+0x1cc>)
 8001384:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001386:	4b09      	ldr	r3, [pc, #36]	; (80013ac <HAL_RCC_ClockConfig+0x1d0>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4618      	mov	r0, r3
 800138c:	f003 fc1c 	bl	8004bc8 <HAL_InitTick>

  return HAL_OK;
 8001390:	2300      	movs	r3, #0
}
 8001392:	4618      	mov	r0, r3
 8001394:	3710      	adds	r7, #16
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	40022000 	.word	0x40022000
 80013a0:	40021000 	.word	0x40021000
 80013a4:	0800933c 	.word	0x0800933c
 80013a8:	2000000c 	.word	0x2000000c
 80013ac:	20000000 	.word	0x20000000

080013b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013b0:	b490      	push	{r4, r7}
 80013b2:	b08a      	sub	sp, #40	; 0x28
 80013b4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80013b6:	4b2a      	ldr	r3, [pc, #168]	; (8001460 <HAL_RCC_GetSysClockFreq+0xb0>)
 80013b8:	1d3c      	adds	r4, r7, #4
 80013ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80013c0:	4b28      	ldr	r3, [pc, #160]	; (8001464 <HAL_RCC_GetSysClockFreq+0xb4>)
 80013c2:	881b      	ldrh	r3, [r3, #0]
 80013c4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80013c6:	2300      	movs	r3, #0
 80013c8:	61fb      	str	r3, [r7, #28]
 80013ca:	2300      	movs	r3, #0
 80013cc:	61bb      	str	r3, [r7, #24]
 80013ce:	2300      	movs	r3, #0
 80013d0:	627b      	str	r3, [r7, #36]	; 0x24
 80013d2:	2300      	movs	r3, #0
 80013d4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80013d6:	2300      	movs	r3, #0
 80013d8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80013da:	4b23      	ldr	r3, [pc, #140]	; (8001468 <HAL_RCC_GetSysClockFreq+0xb8>)
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80013e0:	69fb      	ldr	r3, [r7, #28]
 80013e2:	f003 030c 	and.w	r3, r3, #12
 80013e6:	2b04      	cmp	r3, #4
 80013e8:	d002      	beq.n	80013f0 <HAL_RCC_GetSysClockFreq+0x40>
 80013ea:	2b08      	cmp	r3, #8
 80013ec:	d003      	beq.n	80013f6 <HAL_RCC_GetSysClockFreq+0x46>
 80013ee:	e02d      	b.n	800144c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80013f0:	4b1e      	ldr	r3, [pc, #120]	; (800146c <HAL_RCC_GetSysClockFreq+0xbc>)
 80013f2:	623b      	str	r3, [r7, #32]
      break;
 80013f4:	e02d      	b.n	8001452 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	0c9b      	lsrs	r3, r3, #18
 80013fa:	f003 030f 	and.w	r3, r3, #15
 80013fe:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001402:	4413      	add	r3, r2
 8001404:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001408:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800140a:	69fb      	ldr	r3, [r7, #28]
 800140c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001410:	2b00      	cmp	r3, #0
 8001412:	d013      	beq.n	800143c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001414:	4b14      	ldr	r3, [pc, #80]	; (8001468 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	0c5b      	lsrs	r3, r3, #17
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001422:	4413      	add	r3, r2
 8001424:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001428:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	4a0f      	ldr	r2, [pc, #60]	; (800146c <HAL_RCC_GetSysClockFreq+0xbc>)
 800142e:	fb02 f203 	mul.w	r2, r2, r3
 8001432:	69bb      	ldr	r3, [r7, #24]
 8001434:	fbb2 f3f3 	udiv	r3, r2, r3
 8001438:	627b      	str	r3, [r7, #36]	; 0x24
 800143a:	e004      	b.n	8001446 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	4a0c      	ldr	r2, [pc, #48]	; (8001470 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001440:	fb02 f303 	mul.w	r3, r2, r3
 8001444:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001448:	623b      	str	r3, [r7, #32]
      break;
 800144a:	e002      	b.n	8001452 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800144c:	4b07      	ldr	r3, [pc, #28]	; (800146c <HAL_RCC_GetSysClockFreq+0xbc>)
 800144e:	623b      	str	r3, [r7, #32]
      break;
 8001450:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001452:	6a3b      	ldr	r3, [r7, #32]
}
 8001454:	4618      	mov	r0, r3
 8001456:	3728      	adds	r7, #40	; 0x28
 8001458:	46bd      	mov	sp, r7
 800145a:	bc90      	pop	{r4, r7}
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	08008d9c 	.word	0x08008d9c
 8001464:	08008dac 	.word	0x08008dac
 8001468:	40021000 	.word	0x40021000
 800146c:	007a1200 	.word	0x007a1200
 8001470:	003d0900 	.word	0x003d0900

08001474 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001478:	4b02      	ldr	r3, [pc, #8]	; (8001484 <HAL_RCC_GetHCLKFreq+0x10>)
 800147a:	681b      	ldr	r3, [r3, #0]
}
 800147c:	4618      	mov	r0, r3
 800147e:	46bd      	mov	sp, r7
 8001480:	bc80      	pop	{r7}
 8001482:	4770      	bx	lr
 8001484:	2000000c 	.word	0x2000000c

08001488 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800148c:	f7ff fff2 	bl	8001474 <HAL_RCC_GetHCLKFreq>
 8001490:	4601      	mov	r1, r0
 8001492:	4b05      	ldr	r3, [pc, #20]	; (80014a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	0a1b      	lsrs	r3, r3, #8
 8001498:	f003 0307 	and.w	r3, r3, #7
 800149c:	4a03      	ldr	r2, [pc, #12]	; (80014ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800149e:	5cd3      	ldrb	r3, [r2, r3]
 80014a0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40021000 	.word	0x40021000
 80014ac:	0800934c 	.word	0x0800934c

080014b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80014b4:	f7ff ffde 	bl	8001474 <HAL_RCC_GetHCLKFreq>
 80014b8:	4601      	mov	r1, r0
 80014ba:	4b05      	ldr	r3, [pc, #20]	; (80014d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	0adb      	lsrs	r3, r3, #11
 80014c0:	f003 0307 	and.w	r3, r3, #7
 80014c4:	4a03      	ldr	r2, [pc, #12]	; (80014d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80014c6:	5cd3      	ldrb	r3, [r2, r3]
 80014c8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40021000 	.word	0x40021000
 80014d4:	0800934c 	.word	0x0800934c

080014d8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
 80014e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	220f      	movs	r2, #15
 80014e6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80014e8:	4b11      	ldr	r3, [pc, #68]	; (8001530 <HAL_RCC_GetClockConfig+0x58>)
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	f003 0203 	and.w	r2, r3, #3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80014f4:	4b0e      	ldr	r3, [pc, #56]	; (8001530 <HAL_RCC_GetClockConfig+0x58>)
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001500:	4b0b      	ldr	r3, [pc, #44]	; (8001530 <HAL_RCC_GetClockConfig+0x58>)
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800150c:	4b08      	ldr	r3, [pc, #32]	; (8001530 <HAL_RCC_GetClockConfig+0x58>)
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	08db      	lsrs	r3, r3, #3
 8001512:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800151a:	4b06      	ldr	r3, [pc, #24]	; (8001534 <HAL_RCC_GetClockConfig+0x5c>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f003 0207 	and.w	r2, r3, #7
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001526:	bf00      	nop
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr
 8001530:	40021000 	.word	0x40021000
 8001534:	40022000 	.word	0x40022000

08001538 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001538:	b480      	push	{r7}
 800153a:	b085      	sub	sp, #20
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001540:	4b0a      	ldr	r3, [pc, #40]	; (800156c <RCC_Delay+0x34>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a0a      	ldr	r2, [pc, #40]	; (8001570 <RCC_Delay+0x38>)
 8001546:	fba2 2303 	umull	r2, r3, r2, r3
 800154a:	0a5b      	lsrs	r3, r3, #9
 800154c:	687a      	ldr	r2, [r7, #4]
 800154e:	fb02 f303 	mul.w	r3, r2, r3
 8001552:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001554:	bf00      	nop
  }
  while (Delay --);
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	1e5a      	subs	r2, r3, #1
 800155a:	60fa      	str	r2, [r7, #12]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d1f9      	bne.n	8001554 <RCC_Delay+0x1c>
}
 8001560:	bf00      	nop
 8001562:	3714      	adds	r7, #20
 8001564:	46bd      	mov	sp, r7
 8001566:	bc80      	pop	{r7}
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	2000000c 	.word	0x2000000c
 8001570:	10624dd3 	.word	0x10624dd3

08001574 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d101      	bne.n	8001586 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
 8001584:	e01d      	b.n	80015c2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800158c:	b2db      	uxtb	r3, r3
 800158e:	2b00      	cmp	r3, #0
 8001590:	d106      	bne.n	80015a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2200      	movs	r2, #0
 8001596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f000 f815 	bl	80015ca <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2202      	movs	r2, #2
 80015a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	3304      	adds	r3, #4
 80015b0:	4619      	mov	r1, r3
 80015b2:	4610      	mov	r0, r2
 80015b4:	f000 f962 	bl	800187c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2201      	movs	r2, #1
 80015bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80015c0:	2300      	movs	r3, #0
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80015ca:	b480      	push	{r7}
 80015cc:	b083      	sub	sp, #12
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80015d2:	bf00      	nop
 80015d4:	370c      	adds	r7, #12
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bc80      	pop	{r7}
 80015da:	4770      	bx	lr

080015dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80015dc:	b480      	push	{r7}
 80015de:	b085      	sub	sp, #20
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	68da      	ldr	r2, [r3, #12]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f042 0201 	orr.w	r2, r2, #1
 80015f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	f003 0307 	and.w	r3, r3, #7
 80015fe:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	2b06      	cmp	r3, #6
 8001604:	d007      	beq.n	8001616 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f042 0201 	orr.w	r2, r2, #1
 8001614:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001616:	2300      	movs	r3, #0
}
 8001618:	4618      	mov	r0, r3
 800161a:	3714      	adds	r7, #20
 800161c:	46bd      	mov	sp, r7
 800161e:	bc80      	pop	{r7}
 8001620:	4770      	bx	lr

08001622 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001622:	b580      	push	{r7, lr}
 8001624:	b082      	sub	sp, #8
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	691b      	ldr	r3, [r3, #16]
 8001630:	f003 0302 	and.w	r3, r3, #2
 8001634:	2b02      	cmp	r3, #2
 8001636:	d122      	bne.n	800167e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	f003 0302 	and.w	r3, r3, #2
 8001642:	2b02      	cmp	r3, #2
 8001644:	d11b      	bne.n	800167e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f06f 0202 	mvn.w	r2, #2
 800164e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2201      	movs	r2, #1
 8001654:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	699b      	ldr	r3, [r3, #24]
 800165c:	f003 0303 	and.w	r3, r3, #3
 8001660:	2b00      	cmp	r3, #0
 8001662:	d003      	beq.n	800166c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f000 f8ed 	bl	8001844 <HAL_TIM_IC_CaptureCallback>
 800166a:	e005      	b.n	8001678 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f000 f8e0 	bl	8001832 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f000 f8ef 	bl	8001856 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2200      	movs	r2, #0
 800167c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	691b      	ldr	r3, [r3, #16]
 8001684:	f003 0304 	and.w	r3, r3, #4
 8001688:	2b04      	cmp	r3, #4
 800168a:	d122      	bne.n	80016d2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	68db      	ldr	r3, [r3, #12]
 8001692:	f003 0304 	and.w	r3, r3, #4
 8001696:	2b04      	cmp	r3, #4
 8001698:	d11b      	bne.n	80016d2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f06f 0204 	mvn.w	r2, #4
 80016a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2202      	movs	r2, #2
 80016a8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d003      	beq.n	80016c0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f000 f8c3 	bl	8001844 <HAL_TIM_IC_CaptureCallback>
 80016be:	e005      	b.n	80016cc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f000 f8b6 	bl	8001832 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	f000 f8c5 	bl	8001856 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2200      	movs	r2, #0
 80016d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	691b      	ldr	r3, [r3, #16]
 80016d8:	f003 0308 	and.w	r3, r3, #8
 80016dc:	2b08      	cmp	r3, #8
 80016de:	d122      	bne.n	8001726 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	68db      	ldr	r3, [r3, #12]
 80016e6:	f003 0308 	and.w	r3, r3, #8
 80016ea:	2b08      	cmp	r3, #8
 80016ec:	d11b      	bne.n	8001726 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f06f 0208 	mvn.w	r2, #8
 80016f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2204      	movs	r2, #4
 80016fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	69db      	ldr	r3, [r3, #28]
 8001704:	f003 0303 	and.w	r3, r3, #3
 8001708:	2b00      	cmp	r3, #0
 800170a:	d003      	beq.n	8001714 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f000 f899 	bl	8001844 <HAL_TIM_IC_CaptureCallback>
 8001712:	e005      	b.n	8001720 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001714:	6878      	ldr	r0, [r7, #4]
 8001716:	f000 f88c 	bl	8001832 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800171a:	6878      	ldr	r0, [r7, #4]
 800171c:	f000 f89b 	bl	8001856 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2200      	movs	r2, #0
 8001724:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	691b      	ldr	r3, [r3, #16]
 800172c:	f003 0310 	and.w	r3, r3, #16
 8001730:	2b10      	cmp	r3, #16
 8001732:	d122      	bne.n	800177a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	68db      	ldr	r3, [r3, #12]
 800173a:	f003 0310 	and.w	r3, r3, #16
 800173e:	2b10      	cmp	r3, #16
 8001740:	d11b      	bne.n	800177a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f06f 0210 	mvn.w	r2, #16
 800174a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2208      	movs	r2, #8
 8001750:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	69db      	ldr	r3, [r3, #28]
 8001758:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800175c:	2b00      	cmp	r3, #0
 800175e:	d003      	beq.n	8001768 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f000 f86f 	bl	8001844 <HAL_TIM_IC_CaptureCallback>
 8001766:	e005      	b.n	8001774 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001768:	6878      	ldr	r0, [r7, #4]
 800176a:	f000 f862 	bl	8001832 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800176e:	6878      	ldr	r0, [r7, #4]
 8001770:	f000 f871 	bl	8001856 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2200      	movs	r2, #0
 8001778:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	691b      	ldr	r3, [r3, #16]
 8001780:	f003 0301 	and.w	r3, r3, #1
 8001784:	2b01      	cmp	r3, #1
 8001786:	d10e      	bne.n	80017a6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	2b01      	cmp	r3, #1
 8001794:	d107      	bne.n	80017a6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f06f 0201 	mvn.w	r2, #1
 800179e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80017a0:	6878      	ldr	r0, [r7, #4]
 80017a2:	f003 f90d 	bl	80049c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	691b      	ldr	r3, [r3, #16]
 80017ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017b0:	2b80      	cmp	r3, #128	; 0x80
 80017b2:	d10e      	bne.n	80017d2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	68db      	ldr	r3, [r3, #12]
 80017ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017be:	2b80      	cmp	r3, #128	; 0x80
 80017c0:	d107      	bne.n	80017d2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80017ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f000 f8c0 	bl	8001952 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	691b      	ldr	r3, [r3, #16]
 80017d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017dc:	2b40      	cmp	r3, #64	; 0x40
 80017de:	d10e      	bne.n	80017fe <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	68db      	ldr	r3, [r3, #12]
 80017e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017ea:	2b40      	cmp	r3, #64	; 0x40
 80017ec:	d107      	bne.n	80017fe <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80017f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f000 f835 	bl	8001868 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	691b      	ldr	r3, [r3, #16]
 8001804:	f003 0320 	and.w	r3, r3, #32
 8001808:	2b20      	cmp	r3, #32
 800180a:	d10e      	bne.n	800182a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	68db      	ldr	r3, [r3, #12]
 8001812:	f003 0320 	and.w	r3, r3, #32
 8001816:	2b20      	cmp	r3, #32
 8001818:	d107      	bne.n	800182a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f06f 0220 	mvn.w	r2, #32
 8001822:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f000 f88b 	bl	8001940 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800182a:	bf00      	nop
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001832:	b480      	push	{r7}
 8001834:	b083      	sub	sp, #12
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800183a:	bf00      	nop
 800183c:	370c      	adds	r7, #12
 800183e:	46bd      	mov	sp, r7
 8001840:	bc80      	pop	{r7}
 8001842:	4770      	bx	lr

08001844 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001844:	b480      	push	{r7}
 8001846:	b083      	sub	sp, #12
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800184c:	bf00      	nop
 800184e:	370c      	adds	r7, #12
 8001850:	46bd      	mov	sp, r7
 8001852:	bc80      	pop	{r7}
 8001854:	4770      	bx	lr

08001856 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001856:	b480      	push	{r7}
 8001858:	b083      	sub	sp, #12
 800185a:	af00      	add	r7, sp, #0
 800185c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800185e:	bf00      	nop
 8001860:	370c      	adds	r7, #12
 8001862:	46bd      	mov	sp, r7
 8001864:	bc80      	pop	{r7}
 8001866:	4770      	bx	lr

08001868 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001870:	bf00      	nop
 8001872:	370c      	adds	r7, #12
 8001874:	46bd      	mov	sp, r7
 8001876:	bc80      	pop	{r7}
 8001878:	4770      	bx	lr
	...

0800187c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800187c:	b480      	push	{r7}
 800187e:	b085      	sub	sp, #20
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	4a29      	ldr	r2, [pc, #164]	; (8001934 <TIM_Base_SetConfig+0xb8>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d00b      	beq.n	80018ac <TIM_Base_SetConfig+0x30>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800189a:	d007      	beq.n	80018ac <TIM_Base_SetConfig+0x30>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	4a26      	ldr	r2, [pc, #152]	; (8001938 <TIM_Base_SetConfig+0xbc>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d003      	beq.n	80018ac <TIM_Base_SetConfig+0x30>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	4a25      	ldr	r2, [pc, #148]	; (800193c <TIM_Base_SetConfig+0xc0>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d108      	bne.n	80018be <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80018b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	68fa      	ldr	r2, [r7, #12]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a1c      	ldr	r2, [pc, #112]	; (8001934 <TIM_Base_SetConfig+0xb8>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d00b      	beq.n	80018de <TIM_Base_SetConfig+0x62>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018cc:	d007      	beq.n	80018de <TIM_Base_SetConfig+0x62>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4a19      	ldr	r2, [pc, #100]	; (8001938 <TIM_Base_SetConfig+0xbc>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d003      	beq.n	80018de <TIM_Base_SetConfig+0x62>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4a18      	ldr	r2, [pc, #96]	; (800193c <TIM_Base_SetConfig+0xc0>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d108      	bne.n	80018f0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80018e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	68db      	ldr	r3, [r3, #12]
 80018ea:	68fa      	ldr	r2, [r7, #12]
 80018ec:	4313      	orrs	r3, r2
 80018ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	695b      	ldr	r3, [r3, #20]
 80018fa:	4313      	orrs	r3, r2
 80018fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	68fa      	ldr	r2, [r7, #12]
 8001902:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	689a      	ldr	r2, [r3, #8]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	4a07      	ldr	r2, [pc, #28]	; (8001934 <TIM_Base_SetConfig+0xb8>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d103      	bne.n	8001924 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	691a      	ldr	r2, [r3, #16]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2201      	movs	r2, #1
 8001928:	615a      	str	r2, [r3, #20]
}
 800192a:	bf00      	nop
 800192c:	3714      	adds	r7, #20
 800192e:	46bd      	mov	sp, r7
 8001930:	bc80      	pop	{r7}
 8001932:	4770      	bx	lr
 8001934:	40012c00 	.word	0x40012c00
 8001938:	40000400 	.word	0x40000400
 800193c:	40000800 	.word	0x40000800

08001940 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001948:	bf00      	nop
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	bc80      	pop	{r7}
 8001950:	4770      	bx	lr

08001952 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001952:	b480      	push	{r7}
 8001954:	b083      	sub	sp, #12
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800195a:	bf00      	nop
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	bc80      	pop	{r7}
 8001962:	4770      	bx	lr

08001964 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d101      	bne.n	8001976 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e03f      	b.n	80019f6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800197c:	b2db      	uxtb	r3, r3
 800197e:	2b00      	cmp	r3, #0
 8001980:	d106      	bne.n	8001990 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2200      	movs	r2, #0
 8001986:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f003 f8d0 	bl	8004b30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2224      	movs	r2, #36	; 0x24
 8001994:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	68da      	ldr	r2, [r3, #12]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80019a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80019a8:	6878      	ldr	r0, [r7, #4]
 80019aa:	f000 f829 	bl	8001a00 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	691a      	ldr	r2, [r3, #16]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80019bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	695a      	ldr	r2, [r3, #20]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80019cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	68da      	ldr	r2, [r3, #12]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80019dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2200      	movs	r2, #0
 80019e2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2220      	movs	r2, #32
 80019e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2220      	movs	r2, #32
 80019f0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80019f4:	2300      	movs	r3, #0
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
	...

08001a00 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	691b      	ldr	r3, [r3, #16]
 8001a0e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	68da      	ldr	r2, [r3, #12]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	430a      	orrs	r2, r1
 8001a1c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	689a      	ldr	r2, [r3, #8]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	691b      	ldr	r3, [r3, #16]
 8001a26:	431a      	orrs	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	695b      	ldr	r3, [r3, #20]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001a3a:	f023 030c 	bic.w	r3, r3, #12
 8001a3e:	687a      	ldr	r2, [r7, #4]
 8001a40:	6812      	ldr	r2, [r2, #0]
 8001a42:	68f9      	ldr	r1, [r7, #12]
 8001a44:	430b      	orrs	r3, r1
 8001a46:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	695b      	ldr	r3, [r3, #20]
 8001a4e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	699a      	ldr	r2, [r3, #24]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	430a      	orrs	r2, r1
 8001a5c:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a52      	ldr	r2, [pc, #328]	; (8001bac <UART_SetConfig+0x1ac>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d14e      	bne.n	8001b06 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001a68:	f7ff fd22 	bl	80014b0 <HAL_RCC_GetPCLK2Freq>
 8001a6c:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001a6e:	68ba      	ldr	r2, [r7, #8]
 8001a70:	4613      	mov	r3, r2
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	4413      	add	r3, r2
 8001a76:	009a      	lsls	r2, r3, #2
 8001a78:	441a      	add	r2, r3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a84:	4a4a      	ldr	r2, [pc, #296]	; (8001bb0 <UART_SetConfig+0x1b0>)
 8001a86:	fba2 2303 	umull	r2, r3, r2, r3
 8001a8a:	095b      	lsrs	r3, r3, #5
 8001a8c:	0119      	lsls	r1, r3, #4
 8001a8e:	68ba      	ldr	r2, [r7, #8]
 8001a90:	4613      	mov	r3, r2
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	4413      	add	r3, r2
 8001a96:	009a      	lsls	r2, r3, #2
 8001a98:	441a      	add	r2, r3
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	fbb2 f2f3 	udiv	r2, r2, r3
 8001aa4:	4b42      	ldr	r3, [pc, #264]	; (8001bb0 <UART_SetConfig+0x1b0>)
 8001aa6:	fba3 0302 	umull	r0, r3, r3, r2
 8001aaa:	095b      	lsrs	r3, r3, #5
 8001aac:	2064      	movs	r0, #100	; 0x64
 8001aae:	fb00 f303 	mul.w	r3, r0, r3
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	011b      	lsls	r3, r3, #4
 8001ab6:	3332      	adds	r3, #50	; 0x32
 8001ab8:	4a3d      	ldr	r2, [pc, #244]	; (8001bb0 <UART_SetConfig+0x1b0>)
 8001aba:	fba2 2303 	umull	r2, r3, r2, r3
 8001abe:	095b      	lsrs	r3, r3, #5
 8001ac0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ac4:	4419      	add	r1, r3
 8001ac6:	68ba      	ldr	r2, [r7, #8]
 8001ac8:	4613      	mov	r3, r2
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	4413      	add	r3, r2
 8001ace:	009a      	lsls	r2, r3, #2
 8001ad0:	441a      	add	r2, r3
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	fbb2 f2f3 	udiv	r2, r2, r3
 8001adc:	4b34      	ldr	r3, [pc, #208]	; (8001bb0 <UART_SetConfig+0x1b0>)
 8001ade:	fba3 0302 	umull	r0, r3, r3, r2
 8001ae2:	095b      	lsrs	r3, r3, #5
 8001ae4:	2064      	movs	r0, #100	; 0x64
 8001ae6:	fb00 f303 	mul.w	r3, r0, r3
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	011b      	lsls	r3, r3, #4
 8001aee:	3332      	adds	r3, #50	; 0x32
 8001af0:	4a2f      	ldr	r2, [pc, #188]	; (8001bb0 <UART_SetConfig+0x1b0>)
 8001af2:	fba2 2303 	umull	r2, r3, r2, r3
 8001af6:	095b      	lsrs	r3, r3, #5
 8001af8:	f003 020f 	and.w	r2, r3, #15
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	440a      	add	r2, r1
 8001b02:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8001b04:	e04d      	b.n	8001ba2 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8001b06:	f7ff fcbf 	bl	8001488 <HAL_RCC_GetPCLK1Freq>
 8001b0a:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001b0c:	68ba      	ldr	r2, [r7, #8]
 8001b0e:	4613      	mov	r3, r2
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	4413      	add	r3, r2
 8001b14:	009a      	lsls	r2, r3, #2
 8001b16:	441a      	add	r2, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b22:	4a23      	ldr	r2, [pc, #140]	; (8001bb0 <UART_SetConfig+0x1b0>)
 8001b24:	fba2 2303 	umull	r2, r3, r2, r3
 8001b28:	095b      	lsrs	r3, r3, #5
 8001b2a:	0119      	lsls	r1, r3, #4
 8001b2c:	68ba      	ldr	r2, [r7, #8]
 8001b2e:	4613      	mov	r3, r2
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	4413      	add	r3, r2
 8001b34:	009a      	lsls	r2, r3, #2
 8001b36:	441a      	add	r2, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	009b      	lsls	r3, r3, #2
 8001b3e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b42:	4b1b      	ldr	r3, [pc, #108]	; (8001bb0 <UART_SetConfig+0x1b0>)
 8001b44:	fba3 0302 	umull	r0, r3, r3, r2
 8001b48:	095b      	lsrs	r3, r3, #5
 8001b4a:	2064      	movs	r0, #100	; 0x64
 8001b4c:	fb00 f303 	mul.w	r3, r0, r3
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	011b      	lsls	r3, r3, #4
 8001b54:	3332      	adds	r3, #50	; 0x32
 8001b56:	4a16      	ldr	r2, [pc, #88]	; (8001bb0 <UART_SetConfig+0x1b0>)
 8001b58:	fba2 2303 	umull	r2, r3, r2, r3
 8001b5c:	095b      	lsrs	r3, r3, #5
 8001b5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b62:	4419      	add	r1, r3
 8001b64:	68ba      	ldr	r2, [r7, #8]
 8001b66:	4613      	mov	r3, r2
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	4413      	add	r3, r2
 8001b6c:	009a      	lsls	r2, r3, #2
 8001b6e:	441a      	add	r2, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b7a:	4b0d      	ldr	r3, [pc, #52]	; (8001bb0 <UART_SetConfig+0x1b0>)
 8001b7c:	fba3 0302 	umull	r0, r3, r3, r2
 8001b80:	095b      	lsrs	r3, r3, #5
 8001b82:	2064      	movs	r0, #100	; 0x64
 8001b84:	fb00 f303 	mul.w	r3, r0, r3
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	011b      	lsls	r3, r3, #4
 8001b8c:	3332      	adds	r3, #50	; 0x32
 8001b8e:	4a08      	ldr	r2, [pc, #32]	; (8001bb0 <UART_SetConfig+0x1b0>)
 8001b90:	fba2 2303 	umull	r2, r3, r2, r3
 8001b94:	095b      	lsrs	r3, r3, #5
 8001b96:	f003 020f 	and.w	r2, r3, #15
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	440a      	add	r2, r1
 8001ba0:	609a      	str	r2, [r3, #8]
}
 8001ba2:	bf00      	nop
 8001ba4:	3710      	adds	r7, #16
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	40013800 	.word	0x40013800
 8001bb0:	51eb851f 	.word	0x51eb851f

08001bb4 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8001bb4:	b480      	push	{r7}
 8001bb6:	b085      	sub	sp, #20
 8001bb8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001bba:	f3ef 8305 	mrs	r3, IPSR
 8001bbe:	60bb      	str	r3, [r7, #8]
  return(result);
 8001bc0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d10f      	bne.n	8001be6 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001bc6:	f3ef 8310 	mrs	r3, PRIMASK
 8001bca:	607b      	str	r3, [r7, #4]
  return(result);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d109      	bne.n	8001be6 <osKernelInitialize+0x32>
 8001bd2:	4b10      	ldr	r3, [pc, #64]	; (8001c14 <osKernelInitialize+0x60>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	2b02      	cmp	r3, #2
 8001bd8:	d109      	bne.n	8001bee <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001bda:	f3ef 8311 	mrs	r3, BASEPRI
 8001bde:	603b      	str	r3, [r7, #0]
  return(result);
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d003      	beq.n	8001bee <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8001be6:	f06f 0305 	mvn.w	r3, #5
 8001bea:	60fb      	str	r3, [r7, #12]
 8001bec:	e00c      	b.n	8001c08 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8001bee:	4b09      	ldr	r3, [pc, #36]	; (8001c14 <osKernelInitialize+0x60>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d105      	bne.n	8001c02 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8001bf6:	4b07      	ldr	r3, [pc, #28]	; (8001c14 <osKernelInitialize+0x60>)
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	60fb      	str	r3, [r7, #12]
 8001c00:	e002      	b.n	8001c08 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8001c02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c06:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8001c08:	68fb      	ldr	r3, [r7, #12]
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3714      	adds	r7, #20
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bc80      	pop	{r7}
 8001c12:	4770      	bx	lr
 8001c14:	2000010c 	.word	0x2000010c

08001c18 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001c1e:	f3ef 8305 	mrs	r3, IPSR
 8001c22:	60bb      	str	r3, [r7, #8]
  return(result);
 8001c24:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d10f      	bne.n	8001c4a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c2a:	f3ef 8310 	mrs	r3, PRIMASK
 8001c2e:	607b      	str	r3, [r7, #4]
  return(result);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d109      	bne.n	8001c4a <osKernelStart+0x32>
 8001c36:	4b11      	ldr	r3, [pc, #68]	; (8001c7c <osKernelStart+0x64>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2b02      	cmp	r3, #2
 8001c3c:	d109      	bne.n	8001c52 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001c3e:	f3ef 8311 	mrs	r3, BASEPRI
 8001c42:	603b      	str	r3, [r7, #0]
  return(result);
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d003      	beq.n	8001c52 <osKernelStart+0x3a>
    stat = osErrorISR;
 8001c4a:	f06f 0305 	mvn.w	r3, #5
 8001c4e:	60fb      	str	r3, [r7, #12]
 8001c50:	e00e      	b.n	8001c70 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8001c52:	4b0a      	ldr	r3, [pc, #40]	; (8001c7c <osKernelStart+0x64>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d107      	bne.n	8001c6a <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8001c5a:	4b08      	ldr	r3, [pc, #32]	; (8001c7c <osKernelStart+0x64>)
 8001c5c:	2202      	movs	r2, #2
 8001c5e:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8001c60:	f001 f988 	bl	8002f74 <vTaskStartScheduler>
      stat = osOK;
 8001c64:	2300      	movs	r3, #0
 8001c66:	60fb      	str	r3, [r7, #12]
 8001c68:	e002      	b.n	8001c70 <osKernelStart+0x58>
    } else {
      stat = osError;
 8001c6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c6e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8001c70:	68fb      	ldr	r3, [r7, #12]
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	3710      	adds	r7, #16
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	2000010c 	.word	0x2000010c

08001c80 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b092      	sub	sp, #72	; 0x48
 8001c84:	af04      	add	r7, sp, #16
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001c90:	f3ef 8305 	mrs	r3, IPSR
 8001c94:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8001c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	f040 8094 	bne.w	8001dc6 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c9e:	f3ef 8310 	mrs	r3, PRIMASK
 8001ca2:	623b      	str	r3, [r7, #32]
  return(result);
 8001ca4:	6a3b      	ldr	r3, [r7, #32]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	f040 808d 	bne.w	8001dc6 <osThreadNew+0x146>
 8001cac:	4b48      	ldr	r3, [pc, #288]	; (8001dd0 <osThreadNew+0x150>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d106      	bne.n	8001cc2 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001cb4:	f3ef 8311 	mrs	r3, BASEPRI
 8001cb8:	61fb      	str	r3, [r7, #28]
  return(result);
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	f040 8082 	bne.w	8001dc6 <osThreadNew+0x146>
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d07e      	beq.n	8001dc6 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8001cc8:	2380      	movs	r3, #128	; 0x80
 8001cca:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8001ccc:	2318      	movs	r3, #24
 8001cce:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8001cd4:	f107 031b 	add.w	r3, r7, #27
 8001cd8:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8001cda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001cde:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d045      	beq.n	8001d72 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d002      	beq.n	8001cf4 <osThreadNew+0x74>
        name = attr->name;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	699b      	ldr	r3, [r3, #24]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d002      	beq.n	8001d02 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8001d02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d008      	beq.n	8001d1a <osThreadNew+0x9a>
 8001d08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d0a:	2b38      	cmp	r3, #56	; 0x38
 8001d0c:	d805      	bhi.n	8001d1a <osThreadNew+0x9a>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	f003 0301 	and.w	r3, r3, #1
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <osThreadNew+0x9e>
        return (NULL);
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	e054      	b.n	8001dc8 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	695b      	ldr	r3, [r3, #20]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d003      	beq.n	8001d2e <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	695b      	ldr	r3, [r3, #20]
 8001d2a:	089b      	lsrs	r3, r3, #2
 8001d2c:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d00e      	beq.n	8001d54 <osThreadNew+0xd4>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	2b5b      	cmp	r3, #91	; 0x5b
 8001d3c:	d90a      	bls.n	8001d54 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d006      	beq.n	8001d54 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	695b      	ldr	r3, [r3, #20]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d002      	beq.n	8001d54 <osThreadNew+0xd4>
        mem = 1;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d52:	e010      	b.n	8001d76 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d10c      	bne.n	8001d76 <osThreadNew+0xf6>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d108      	bne.n	8001d76 <osThreadNew+0xf6>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	691b      	ldr	r3, [r3, #16]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d104      	bne.n	8001d76 <osThreadNew+0xf6>
          mem = 0;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d70:	e001      	b.n	8001d76 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8001d72:	2300      	movs	r3, #0
 8001d74:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8001d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d110      	bne.n	8001d9e <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001d84:	9202      	str	r2, [sp, #8]
 8001d86:	9301      	str	r3, [sp, #4]
 8001d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d8a:	9300      	str	r3, [sp, #0]
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d90:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001d92:	68f8      	ldr	r0, [r7, #12]
 8001d94:	f000 ff26 	bl	8002be4 <xTaskCreateStatic>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	617b      	str	r3, [r7, #20]
 8001d9c:	e013      	b.n	8001dc6 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8001d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d110      	bne.n	8001dc6 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8001da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	f107 0314 	add.w	r3, r7, #20
 8001dac:	9301      	str	r3, [sp, #4]
 8001dae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001db0:	9300      	str	r3, [sp, #0]
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001db6:	68f8      	ldr	r0, [r7, #12]
 8001db8:	f000 ff6d 	bl	8002c96 <xTaskCreate>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d001      	beq.n	8001dc6 <osThreadNew+0x146>
          hTask = NULL;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001dc6:	697b      	ldr	r3, [r7, #20]
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3738      	adds	r7, #56	; 0x38
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	2000010c 	.word	0x2000010c

08001dd4 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001ddc:	f3ef 8305 	mrs	r3, IPSR
 8001de0:	613b      	str	r3, [r7, #16]
  return(result);
 8001de2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d10f      	bne.n	8001e08 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001de8:	f3ef 8310 	mrs	r3, PRIMASK
 8001dec:	60fb      	str	r3, [r7, #12]
  return(result);
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d109      	bne.n	8001e08 <osDelay+0x34>
 8001df4:	4b0d      	ldr	r3, [pc, #52]	; (8001e2c <osDelay+0x58>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d109      	bne.n	8001e10 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001dfc:	f3ef 8311 	mrs	r3, BASEPRI
 8001e00:	60bb      	str	r3, [r7, #8]
  return(result);
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d003      	beq.n	8001e10 <osDelay+0x3c>
    stat = osErrorISR;
 8001e08:	f06f 0305 	mvn.w	r3, #5
 8001e0c:	617b      	str	r3, [r7, #20]
 8001e0e:	e007      	b.n	8001e20 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8001e10:	2300      	movs	r3, #0
 8001e12:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d002      	beq.n	8001e20 <osDelay+0x4c>
      vTaskDelay(ticks);
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f001 f876 	bl	8002f0c <vTaskDelay>
    }
  }

  return (stat);
 8001e20:	697b      	ldr	r3, [r7, #20]
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3718      	adds	r7, #24
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	2000010c 	.word	0x2000010c

08001e30 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b08a      	sub	sp, #40	; 0x28
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001e3c:	f3ef 8305 	mrs	r3, IPSR
 8001e40:	613b      	str	r3, [r7, #16]
  return(result);
 8001e42:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	f040 8085 	bne.w	8001f54 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e4a:	f3ef 8310 	mrs	r3, PRIMASK
 8001e4e:	60fb      	str	r3, [r7, #12]
  return(result);
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d17e      	bne.n	8001f54 <osMutexNew+0x124>
 8001e56:	4b42      	ldr	r3, [pc, #264]	; (8001f60 <osMutexNew+0x130>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d105      	bne.n	8001e6a <osMutexNew+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001e5e:	f3ef 8311 	mrs	r3, BASEPRI
 8001e62:	60bb      	str	r3, [r7, #8]
  return(result);
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d174      	bne.n	8001f54 <osMutexNew+0x124>
    if (attr != NULL) {
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d003      	beq.n	8001e78 <osMutexNew+0x48>
      type = attr->attr_bits;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	623b      	str	r3, [r7, #32]
 8001e76:	e001      	b.n	8001e7c <osMutexNew+0x4c>
    } else {
      type = 0U;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8001e7c:	6a3b      	ldr	r3, [r7, #32]
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d002      	beq.n	8001e8c <osMutexNew+0x5c>
      rmtx = 1U;
 8001e86:	2301      	movs	r3, #1
 8001e88:	61fb      	str	r3, [r7, #28]
 8001e8a:	e001      	b.n	8001e90 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8001e90:	6a3b      	ldr	r3, [r7, #32]
 8001e92:	f003 0308 	and.w	r3, r3, #8
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d15c      	bne.n	8001f54 <osMutexNew+0x124>
      mem = -1;
 8001e9a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e9e:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d015      	beq.n	8001ed2 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d006      	beq.n	8001ebc <osMutexNew+0x8c>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	2b4f      	cmp	r3, #79	; 0x4f
 8001eb4:	d902      	bls.n	8001ebc <osMutexNew+0x8c>
          mem = 1;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	61bb      	str	r3, [r7, #24]
 8001eba:	e00c      	b.n	8001ed6 <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d108      	bne.n	8001ed6 <osMutexNew+0xa6>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d104      	bne.n	8001ed6 <osMutexNew+0xa6>
            mem = 0;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	61bb      	str	r3, [r7, #24]
 8001ed0:	e001      	b.n	8001ed6 <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8001ed6:	69bb      	ldr	r3, [r7, #24]
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d112      	bne.n	8001f02 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 8001edc:	69fb      	ldr	r3, [r7, #28]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d007      	beq.n	8001ef2 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	2004      	movs	r0, #4
 8001eea:	f000 fa89 	bl	8002400 <xQueueCreateMutexStatic>
 8001eee:	6278      	str	r0, [r7, #36]	; 0x24
 8001ef0:	e016      	b.n	8001f20 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	2001      	movs	r0, #1
 8001efa:	f000 fa81 	bl	8002400 <xQueueCreateMutexStatic>
 8001efe:	6278      	str	r0, [r7, #36]	; 0x24
 8001f00:	e00e      	b.n	8001f20 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d10b      	bne.n	8001f20 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 8001f08:	69fb      	ldr	r3, [r7, #28]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d004      	beq.n	8001f18 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8001f0e:	2004      	movs	r0, #4
 8001f10:	f000 fa5e 	bl	80023d0 <xQueueCreateMutex>
 8001f14:	6278      	str	r0, [r7, #36]	; 0x24
 8001f16:	e003      	b.n	8001f20 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 8001f18:	2001      	movs	r0, #1
 8001f1a:	f000 fa59 	bl	80023d0 <xQueueCreateMutex>
 8001f1e:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8001f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d00c      	beq.n	8001f40 <osMutexNew+0x110>
        if (attr != NULL) {
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d003      	beq.n	8001f34 <osMutexNew+0x104>
          name = attr->name;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	617b      	str	r3, [r7, #20]
 8001f32:	e001      	b.n	8001f38 <osMutexNew+0x108>
        } else {
          name = NULL;
 8001f34:	2300      	movs	r3, #0
 8001f36:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 8001f38:	6979      	ldr	r1, [r7, #20]
 8001f3a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001f3c:	f000 fdf6 	bl	8002b2c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8001f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d006      	beq.n	8001f54 <osMutexNew+0x124>
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d003      	beq.n	8001f54 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8001f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f4e:	f043 0301 	orr.w	r3, r3, #1
 8001f52:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8001f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3728      	adds	r7, #40	; 0x28
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	2000010c 	.word	0x2000010c

08001f64 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001f64:	b480      	push	{r7}
 8001f66:	b085      	sub	sp, #20
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	60f8      	str	r0, [r7, #12]
 8001f6c:	60b9      	str	r1, [r7, #8]
 8001f6e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	4a06      	ldr	r2, [pc, #24]	; (8001f8c <vApplicationGetIdleTaskMemory+0x28>)
 8001f74:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	4a05      	ldr	r2, [pc, #20]	; (8001f90 <vApplicationGetIdleTaskMemory+0x2c>)
 8001f7a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2280      	movs	r2, #128	; 0x80
 8001f80:	601a      	str	r2, [r3, #0]
}
 8001f82:	bf00      	nop
 8001f84:	3714      	adds	r7, #20
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bc80      	pop	{r7}
 8001f8a:	4770      	bx	lr
 8001f8c:	20000110 	.word	0x20000110
 8001f90:	2000016c 	.word	0x2000016c

08001f94 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8001f94:	b480      	push	{r7}
 8001f96:	b085      	sub	sp, #20
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	4a07      	ldr	r2, [pc, #28]	; (8001fc0 <vApplicationGetTimerTaskMemory+0x2c>)
 8001fa4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	4a06      	ldr	r2, [pc, #24]	; (8001fc4 <vApplicationGetTimerTaskMemory+0x30>)
 8001faa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001fb2:	601a      	str	r2, [r3, #0]
}
 8001fb4:	bf00      	nop
 8001fb6:	3714      	adds	r7, #20
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bc80      	pop	{r7}
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	2000036c 	.word	0x2000036c
 8001fc4:	200003c8 	.word	0x200003c8

08001fc8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	f103 0208 	add.w	r2, r3, #8
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001fe0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	f103 0208 	add.w	r2, r3, #8
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	f103 0208 	add.w	r2, r3, #8
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001ffc:	bf00      	nop
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	bc80      	pop	{r7}
 8002004:	4770      	bx	lr

08002006 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002006:	b480      	push	{r7}
 8002008:	b083      	sub	sp, #12
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2200      	movs	r2, #0
 8002012:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002014:	bf00      	nop
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	bc80      	pop	{r7}
 800201c:	4770      	bx	lr

0800201e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800201e:	b480      	push	{r7}
 8002020:	b085      	sub	sp, #20
 8002022:	af00      	add	r7, sp, #0
 8002024:	6078      	str	r0, [r7, #4]
 8002026:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	68fa      	ldr	r2, [r7, #12]
 8002032:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	689a      	ldr	r2, [r3, #8]
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	683a      	ldr	r2, [r7, #0]
 8002042:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	683a      	ldr	r2, [r7, #0]
 8002048:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	1c5a      	adds	r2, r3, #1
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	601a      	str	r2, [r3, #0]
}
 800205a:	bf00      	nop
 800205c:	3714      	adds	r7, #20
 800205e:	46bd      	mov	sp, r7
 8002060:	bc80      	pop	{r7}
 8002062:	4770      	bx	lr

08002064 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800207a:	d103      	bne.n	8002084 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	691b      	ldr	r3, [r3, #16]
 8002080:	60fb      	str	r3, [r7, #12]
 8002082:	e00c      	b.n	800209e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	3308      	adds	r3, #8
 8002088:	60fb      	str	r3, [r7, #12]
 800208a:	e002      	b.n	8002092 <vListInsert+0x2e>
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	60fb      	str	r3, [r7, #12]
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	68ba      	ldr	r2, [r7, #8]
 800209a:	429a      	cmp	r2, r3
 800209c:	d2f6      	bcs.n	800208c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	685a      	ldr	r2, [r3, #4]
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	683a      	ldr	r2, [r7, #0]
 80020ac:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	68fa      	ldr	r2, [r7, #12]
 80020b2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	683a      	ldr	r2, [r7, #0]
 80020b8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	687a      	ldr	r2, [r7, #4]
 80020be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	1c5a      	adds	r2, r3, #1
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	601a      	str	r2, [r3, #0]
}
 80020ca:	bf00      	nop
 80020cc:	3714      	adds	r7, #20
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bc80      	pop	{r7}
 80020d2:	4770      	bx	lr

080020d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80020d4:	b480      	push	{r7}
 80020d6:	b085      	sub	sp, #20
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	691b      	ldr	r3, [r3, #16]
 80020e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	6892      	ldr	r2, [r2, #8]
 80020ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	6852      	ldr	r2, [r2, #4]
 80020f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	687a      	ldr	r2, [r7, #4]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d103      	bne.n	8002108 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	689a      	ldr	r2, [r3, #8]
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2200      	movs	r2, #0
 800210c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	1e5a      	subs	r2, r3, #1
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
}
 800211c:	4618      	mov	r0, r3
 800211e:	3714      	adds	r7, #20
 8002120:	46bd      	mov	sp, r7
 8002122:	bc80      	pop	{r7}
 8002124:	4770      	bx	lr
	...

08002128 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d109      	bne.n	8002150 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800213c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002140:	f383 8811 	msr	BASEPRI, r3
 8002144:	f3bf 8f6f 	isb	sy
 8002148:	f3bf 8f4f 	dsb	sy
 800214c:	60bb      	str	r3, [r7, #8]
 800214e:	e7fe      	b.n	800214e <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8002150:	f002 f822 	bl	8004198 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800215c:	68f9      	ldr	r1, [r7, #12]
 800215e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002160:	fb01 f303 	mul.w	r3, r1, r3
 8002164:	441a      	add	r2, r3
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	2200      	movs	r2, #0
 800216e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002180:	3b01      	subs	r3, #1
 8002182:	68f9      	ldr	r1, [r7, #12]
 8002184:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002186:	fb01 f303 	mul.w	r3, r1, r3
 800218a:	441a      	add	r2, r3
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	22ff      	movs	r2, #255	; 0xff
 8002194:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	22ff      	movs	r2, #255	; 0xff
 800219c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d114      	bne.n	80021d0 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	691b      	ldr	r3, [r3, #16]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d01a      	beq.n	80021e4 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	3310      	adds	r3, #16
 80021b2:	4618      	mov	r0, r3
 80021b4:	f001 f962 	bl	800347c <xTaskRemoveFromEventList>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d012      	beq.n	80021e4 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80021be:	4b0d      	ldr	r3, [pc, #52]	; (80021f4 <xQueueGenericReset+0xcc>)
 80021c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80021c4:	601a      	str	r2, [r3, #0]
 80021c6:	f3bf 8f4f 	dsb	sy
 80021ca:	f3bf 8f6f 	isb	sy
 80021ce:	e009      	b.n	80021e4 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	3310      	adds	r3, #16
 80021d4:	4618      	mov	r0, r3
 80021d6:	f7ff fef7 	bl	8001fc8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	3324      	adds	r3, #36	; 0x24
 80021de:	4618      	mov	r0, r3
 80021e0:	f7ff fef2 	bl	8001fc8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80021e4:	f002 f806 	bl	80041f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80021e8:	2301      	movs	r3, #1
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	e000ed04 	.word	0xe000ed04

080021f8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b08e      	sub	sp, #56	; 0x38
 80021fc:	af02      	add	r7, sp, #8
 80021fe:	60f8      	str	r0, [r7, #12]
 8002200:	60b9      	str	r1, [r7, #8]
 8002202:	607a      	str	r2, [r7, #4]
 8002204:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d109      	bne.n	8002220 <xQueueGenericCreateStatic+0x28>
 800220c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002210:	f383 8811 	msr	BASEPRI, r3
 8002214:	f3bf 8f6f 	isb	sy
 8002218:	f3bf 8f4f 	dsb	sy
 800221c:	62bb      	str	r3, [r7, #40]	; 0x28
 800221e:	e7fe      	b.n	800221e <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d109      	bne.n	800223a <xQueueGenericCreateStatic+0x42>
 8002226:	f04f 0350 	mov.w	r3, #80	; 0x50
 800222a:	f383 8811 	msr	BASEPRI, r3
 800222e:	f3bf 8f6f 	isb	sy
 8002232:	f3bf 8f4f 	dsb	sy
 8002236:	627b      	str	r3, [r7, #36]	; 0x24
 8002238:	e7fe      	b.n	8002238 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d002      	beq.n	8002246 <xQueueGenericCreateStatic+0x4e>
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <xQueueGenericCreateStatic+0x52>
 8002246:	2301      	movs	r3, #1
 8002248:	e000      	b.n	800224c <xQueueGenericCreateStatic+0x54>
 800224a:	2300      	movs	r3, #0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d109      	bne.n	8002264 <xQueueGenericCreateStatic+0x6c>
 8002250:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002254:	f383 8811 	msr	BASEPRI, r3
 8002258:	f3bf 8f6f 	isb	sy
 800225c:	f3bf 8f4f 	dsb	sy
 8002260:	623b      	str	r3, [r7, #32]
 8002262:	e7fe      	b.n	8002262 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d102      	bne.n	8002270 <xQueueGenericCreateStatic+0x78>
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d101      	bne.n	8002274 <xQueueGenericCreateStatic+0x7c>
 8002270:	2301      	movs	r3, #1
 8002272:	e000      	b.n	8002276 <xQueueGenericCreateStatic+0x7e>
 8002274:	2300      	movs	r3, #0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d109      	bne.n	800228e <xQueueGenericCreateStatic+0x96>
 800227a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800227e:	f383 8811 	msr	BASEPRI, r3
 8002282:	f3bf 8f6f 	isb	sy
 8002286:	f3bf 8f4f 	dsb	sy
 800228a:	61fb      	str	r3, [r7, #28]
 800228c:	e7fe      	b.n	800228c <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800228e:	2350      	movs	r3, #80	; 0x50
 8002290:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	2b50      	cmp	r3, #80	; 0x50
 8002296:	d009      	beq.n	80022ac <xQueueGenericCreateStatic+0xb4>
 8002298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800229c:	f383 8811 	msr	BASEPRI, r3
 80022a0:	f3bf 8f6f 	isb	sy
 80022a4:	f3bf 8f4f 	dsb	sy
 80022a8:	61bb      	str	r3, [r7, #24]
 80022aa:	e7fe      	b.n	80022aa <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80022b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d00d      	beq.n	80022d2 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80022b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022b8:	2201      	movs	r2, #1
 80022ba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80022be:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80022c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022c4:	9300      	str	r3, [sp, #0]
 80022c6:	4613      	mov	r3, r2
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	68b9      	ldr	r1, [r7, #8]
 80022cc:	68f8      	ldr	r0, [r7, #12]
 80022ce:	f000 f842 	bl	8002356 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80022d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3730      	adds	r7, #48	; 0x30
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}

080022dc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b08a      	sub	sp, #40	; 0x28
 80022e0:	af02      	add	r7, sp, #8
 80022e2:	60f8      	str	r0, [r7, #12]
 80022e4:	60b9      	str	r1, [r7, #8]
 80022e6:	4613      	mov	r3, r2
 80022e8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d109      	bne.n	8002304 <xQueueGenericCreate+0x28>
 80022f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022f4:	f383 8811 	msr	BASEPRI, r3
 80022f8:	f3bf 8f6f 	isb	sy
 80022fc:	f3bf 8f4f 	dsb	sy
 8002300:	613b      	str	r3, [r7, #16]
 8002302:	e7fe      	b.n	8002302 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d102      	bne.n	8002310 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800230a:	2300      	movs	r3, #0
 800230c:	61fb      	str	r3, [r7, #28]
 800230e:	e004      	b.n	800231a <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	68ba      	ldr	r2, [r7, #8]
 8002314:	fb02 f303 	mul.w	r3, r2, r3
 8002318:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	3350      	adds	r3, #80	; 0x50
 800231e:	4618      	mov	r0, r3
 8002320:	f002 f830 	bl	8004384 <pvPortMalloc>
 8002324:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002326:	69bb      	ldr	r3, [r7, #24]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d00f      	beq.n	800234c <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800232c:	69bb      	ldr	r3, [r7, #24]
 800232e:	3350      	adds	r3, #80	; 0x50
 8002330:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002332:	69bb      	ldr	r3, [r7, #24]
 8002334:	2200      	movs	r2, #0
 8002336:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800233a:	79fa      	ldrb	r2, [r7, #7]
 800233c:	69bb      	ldr	r3, [r7, #24]
 800233e:	9300      	str	r3, [sp, #0]
 8002340:	4613      	mov	r3, r2
 8002342:	697a      	ldr	r2, [r7, #20]
 8002344:	68b9      	ldr	r1, [r7, #8]
 8002346:	68f8      	ldr	r0, [r7, #12]
 8002348:	f000 f805 	bl	8002356 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800234c:	69bb      	ldr	r3, [r7, #24]
	}
 800234e:	4618      	mov	r0, r3
 8002350:	3720      	adds	r7, #32
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}

08002356 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002356:	b580      	push	{r7, lr}
 8002358:	b084      	sub	sp, #16
 800235a:	af00      	add	r7, sp, #0
 800235c:	60f8      	str	r0, [r7, #12]
 800235e:	60b9      	str	r1, [r7, #8]
 8002360:	607a      	str	r2, [r7, #4]
 8002362:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d103      	bne.n	8002372 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800236a:	69bb      	ldr	r3, [r7, #24]
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	e002      	b.n	8002378 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002372:	69bb      	ldr	r3, [r7, #24]
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	68fa      	ldr	r2, [r7, #12]
 800237c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800237e:	69bb      	ldr	r3, [r7, #24]
 8002380:	68ba      	ldr	r2, [r7, #8]
 8002382:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002384:	2101      	movs	r1, #1
 8002386:	69b8      	ldr	r0, [r7, #24]
 8002388:	f7ff fece 	bl	8002128 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	78fa      	ldrb	r2, [r7, #3]
 8002390:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002394:	bf00      	nop
 8002396:	3710      	adds	r7, #16
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d00e      	beq.n	80023c8 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2200      	movs	r2, #0
 80023ae:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2200      	movs	r2, #0
 80023b4:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80023bc:	2300      	movs	r3, #0
 80023be:	2200      	movs	r2, #0
 80023c0:	2100      	movs	r1, #0
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f000 f838 	bl	8002438 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80023c8:	bf00      	nop
 80023ca:	3708      	adds	r7, #8
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}

080023d0 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b086      	sub	sp, #24
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	4603      	mov	r3, r0
 80023d8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80023da:	2301      	movs	r3, #1
 80023dc:	617b      	str	r3, [r7, #20]
 80023de:	2300      	movs	r3, #0
 80023e0:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80023e2:	79fb      	ldrb	r3, [r7, #7]
 80023e4:	461a      	mov	r2, r3
 80023e6:	6939      	ldr	r1, [r7, #16]
 80023e8:	6978      	ldr	r0, [r7, #20]
 80023ea:	f7ff ff77 	bl	80022dc <xQueueGenericCreate>
 80023ee:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 80023f0:	68f8      	ldr	r0, [r7, #12]
 80023f2:	f7ff ffd3 	bl	800239c <prvInitialiseMutex>

		return pxNewQueue;
 80023f6:	68fb      	ldr	r3, [r7, #12]
	}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3718      	adds	r7, #24
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}

08002400 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8002400:	b580      	push	{r7, lr}
 8002402:	b088      	sub	sp, #32
 8002404:	af02      	add	r7, sp, #8
 8002406:	4603      	mov	r3, r0
 8002408:	6039      	str	r1, [r7, #0]
 800240a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800240c:	2301      	movs	r3, #1
 800240e:	617b      	str	r3, [r7, #20]
 8002410:	2300      	movs	r3, #0
 8002412:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8002414:	79fb      	ldrb	r3, [r7, #7]
 8002416:	9300      	str	r3, [sp, #0]
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	2200      	movs	r2, #0
 800241c:	6939      	ldr	r1, [r7, #16]
 800241e:	6978      	ldr	r0, [r7, #20]
 8002420:	f7ff feea 	bl	80021f8 <xQueueGenericCreateStatic>
 8002424:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8002426:	68f8      	ldr	r0, [r7, #12]
 8002428:	f7ff ffb8 	bl	800239c <prvInitialiseMutex>

		return pxNewQueue;
 800242c:	68fb      	ldr	r3, [r7, #12]
	}
 800242e:	4618      	mov	r0, r3
 8002430:	3718      	adds	r7, #24
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
	...

08002438 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b08e      	sub	sp, #56	; 0x38
 800243c:	af00      	add	r7, sp, #0
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	60b9      	str	r1, [r7, #8]
 8002442:	607a      	str	r2, [r7, #4]
 8002444:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002446:	2300      	movs	r3, #0
 8002448:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800244e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002450:	2b00      	cmp	r3, #0
 8002452:	d109      	bne.n	8002468 <xQueueGenericSend+0x30>
 8002454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002458:	f383 8811 	msr	BASEPRI, r3
 800245c:	f3bf 8f6f 	isb	sy
 8002460:	f3bf 8f4f 	dsb	sy
 8002464:	62bb      	str	r3, [r7, #40]	; 0x28
 8002466:	e7fe      	b.n	8002466 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d103      	bne.n	8002476 <xQueueGenericSend+0x3e>
 800246e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002472:	2b00      	cmp	r3, #0
 8002474:	d101      	bne.n	800247a <xQueueGenericSend+0x42>
 8002476:	2301      	movs	r3, #1
 8002478:	e000      	b.n	800247c <xQueueGenericSend+0x44>
 800247a:	2300      	movs	r3, #0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d109      	bne.n	8002494 <xQueueGenericSend+0x5c>
 8002480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002484:	f383 8811 	msr	BASEPRI, r3
 8002488:	f3bf 8f6f 	isb	sy
 800248c:	f3bf 8f4f 	dsb	sy
 8002490:	627b      	str	r3, [r7, #36]	; 0x24
 8002492:	e7fe      	b.n	8002492 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	2b02      	cmp	r3, #2
 8002498:	d103      	bne.n	80024a2 <xQueueGenericSend+0x6a>
 800249a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800249c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d101      	bne.n	80024a6 <xQueueGenericSend+0x6e>
 80024a2:	2301      	movs	r3, #1
 80024a4:	e000      	b.n	80024a8 <xQueueGenericSend+0x70>
 80024a6:	2300      	movs	r3, #0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d109      	bne.n	80024c0 <xQueueGenericSend+0x88>
 80024ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024b0:	f383 8811 	msr	BASEPRI, r3
 80024b4:	f3bf 8f6f 	isb	sy
 80024b8:	f3bf 8f4f 	dsb	sy
 80024bc:	623b      	str	r3, [r7, #32]
 80024be:	e7fe      	b.n	80024be <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80024c0:	f001 f996 	bl	80037f0 <xTaskGetSchedulerState>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d102      	bne.n	80024d0 <xQueueGenericSend+0x98>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d101      	bne.n	80024d4 <xQueueGenericSend+0x9c>
 80024d0:	2301      	movs	r3, #1
 80024d2:	e000      	b.n	80024d6 <xQueueGenericSend+0x9e>
 80024d4:	2300      	movs	r3, #0
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d109      	bne.n	80024ee <xQueueGenericSend+0xb6>
 80024da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024de:	f383 8811 	msr	BASEPRI, r3
 80024e2:	f3bf 8f6f 	isb	sy
 80024e6:	f3bf 8f4f 	dsb	sy
 80024ea:	61fb      	str	r3, [r7, #28]
 80024ec:	e7fe      	b.n	80024ec <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80024ee:	f001 fe53 	bl	8004198 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80024f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024fa:	429a      	cmp	r2, r3
 80024fc:	d302      	bcc.n	8002504 <xQueueGenericSend+0xcc>
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	2b02      	cmp	r3, #2
 8002502:	d129      	bne.n	8002558 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002504:	683a      	ldr	r2, [r7, #0]
 8002506:	68b9      	ldr	r1, [r7, #8]
 8002508:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800250a:	f000 f9ff 	bl	800290c <prvCopyDataToQueue>
 800250e:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002514:	2b00      	cmp	r3, #0
 8002516:	d010      	beq.n	800253a <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800251a:	3324      	adds	r3, #36	; 0x24
 800251c:	4618      	mov	r0, r3
 800251e:	f000 ffad 	bl	800347c <xTaskRemoveFromEventList>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d013      	beq.n	8002550 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002528:	4b3f      	ldr	r3, [pc, #252]	; (8002628 <xQueueGenericSend+0x1f0>)
 800252a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800252e:	601a      	str	r2, [r3, #0]
 8002530:	f3bf 8f4f 	dsb	sy
 8002534:	f3bf 8f6f 	isb	sy
 8002538:	e00a      	b.n	8002550 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800253a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800253c:	2b00      	cmp	r3, #0
 800253e:	d007      	beq.n	8002550 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002540:	4b39      	ldr	r3, [pc, #228]	; (8002628 <xQueueGenericSend+0x1f0>)
 8002542:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002546:	601a      	str	r2, [r3, #0]
 8002548:	f3bf 8f4f 	dsb	sy
 800254c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002550:	f001 fe50 	bl	80041f4 <vPortExitCritical>
				return pdPASS;
 8002554:	2301      	movs	r3, #1
 8002556:	e063      	b.n	8002620 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d103      	bne.n	8002566 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800255e:	f001 fe49 	bl	80041f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002562:	2300      	movs	r3, #0
 8002564:	e05c      	b.n	8002620 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002566:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002568:	2b00      	cmp	r3, #0
 800256a:	d106      	bne.n	800257a <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800256c:	f107 0314 	add.w	r3, r7, #20
 8002570:	4618      	mov	r0, r3
 8002572:	f000 ffe5 	bl	8003540 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002576:	2301      	movs	r3, #1
 8002578:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800257a:	f001 fe3b 	bl	80041f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800257e:	f000 fd5d 	bl	800303c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002582:	f001 fe09 	bl	8004198 <vPortEnterCritical>
 8002586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002588:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800258c:	b25b      	sxtb	r3, r3
 800258e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002592:	d103      	bne.n	800259c <xQueueGenericSend+0x164>
 8002594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002596:	2200      	movs	r2, #0
 8002598:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800259c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800259e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80025a2:	b25b      	sxtb	r3, r3
 80025a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025a8:	d103      	bne.n	80025b2 <xQueueGenericSend+0x17a>
 80025aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ac:	2200      	movs	r2, #0
 80025ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80025b2:	f001 fe1f 	bl	80041f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80025b6:	1d3a      	adds	r2, r7, #4
 80025b8:	f107 0314 	add.w	r3, r7, #20
 80025bc:	4611      	mov	r1, r2
 80025be:	4618      	mov	r0, r3
 80025c0:	f000 ffd4 	bl	800356c <xTaskCheckForTimeOut>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d124      	bne.n	8002614 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80025ca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80025cc:	f000 fa96 	bl	8002afc <prvIsQueueFull>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d018      	beq.n	8002608 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80025d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025d8:	3310      	adds	r3, #16
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	4611      	mov	r1, r2
 80025de:	4618      	mov	r0, r3
 80025e0:	f000 fefe 	bl	80033e0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80025e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80025e6:	f000 fa21 	bl	8002a2c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80025ea:	f000 fd35 	bl	8003058 <xTaskResumeAll>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	f47f af7c 	bne.w	80024ee <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 80025f6:	4b0c      	ldr	r3, [pc, #48]	; (8002628 <xQueueGenericSend+0x1f0>)
 80025f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025fc:	601a      	str	r2, [r3, #0]
 80025fe:	f3bf 8f4f 	dsb	sy
 8002602:	f3bf 8f6f 	isb	sy
 8002606:	e772      	b.n	80024ee <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002608:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800260a:	f000 fa0f 	bl	8002a2c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800260e:	f000 fd23 	bl	8003058 <xTaskResumeAll>
 8002612:	e76c      	b.n	80024ee <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002614:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002616:	f000 fa09 	bl	8002a2c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800261a:	f000 fd1d 	bl	8003058 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800261e:	2300      	movs	r3, #0
		}
	}
}
 8002620:	4618      	mov	r0, r3
 8002622:	3738      	adds	r7, #56	; 0x38
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	e000ed04 	.word	0xe000ed04

0800262c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b08e      	sub	sp, #56	; 0x38
 8002630:	af00      	add	r7, sp, #0
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	60b9      	str	r1, [r7, #8]
 8002636:	607a      	str	r2, [r7, #4]
 8002638:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800263e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002640:	2b00      	cmp	r3, #0
 8002642:	d109      	bne.n	8002658 <xQueueGenericSendFromISR+0x2c>
 8002644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002648:	f383 8811 	msr	BASEPRI, r3
 800264c:	f3bf 8f6f 	isb	sy
 8002650:	f3bf 8f4f 	dsb	sy
 8002654:	627b      	str	r3, [r7, #36]	; 0x24
 8002656:	e7fe      	b.n	8002656 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d103      	bne.n	8002666 <xQueueGenericSendFromISR+0x3a>
 800265e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002662:	2b00      	cmp	r3, #0
 8002664:	d101      	bne.n	800266a <xQueueGenericSendFromISR+0x3e>
 8002666:	2301      	movs	r3, #1
 8002668:	e000      	b.n	800266c <xQueueGenericSendFromISR+0x40>
 800266a:	2300      	movs	r3, #0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d109      	bne.n	8002684 <xQueueGenericSendFromISR+0x58>
 8002670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002674:	f383 8811 	msr	BASEPRI, r3
 8002678:	f3bf 8f6f 	isb	sy
 800267c:	f3bf 8f4f 	dsb	sy
 8002680:	623b      	str	r3, [r7, #32]
 8002682:	e7fe      	b.n	8002682 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	2b02      	cmp	r3, #2
 8002688:	d103      	bne.n	8002692 <xQueueGenericSendFromISR+0x66>
 800268a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800268c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800268e:	2b01      	cmp	r3, #1
 8002690:	d101      	bne.n	8002696 <xQueueGenericSendFromISR+0x6a>
 8002692:	2301      	movs	r3, #1
 8002694:	e000      	b.n	8002698 <xQueueGenericSendFromISR+0x6c>
 8002696:	2300      	movs	r3, #0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d109      	bne.n	80026b0 <xQueueGenericSendFromISR+0x84>
 800269c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026a0:	f383 8811 	msr	BASEPRI, r3
 80026a4:	f3bf 8f6f 	isb	sy
 80026a8:	f3bf 8f4f 	dsb	sy
 80026ac:	61fb      	str	r3, [r7, #28]
 80026ae:	e7fe      	b.n	80026ae <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80026b0:	f001 fe2c 	bl	800430c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80026b4:	f3ef 8211 	mrs	r2, BASEPRI
 80026b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026bc:	f383 8811 	msr	BASEPRI, r3
 80026c0:	f3bf 8f6f 	isb	sy
 80026c4:	f3bf 8f4f 	dsb	sy
 80026c8:	61ba      	str	r2, [r7, #24]
 80026ca:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80026cc:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80026ce:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80026d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80026d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026d8:	429a      	cmp	r2, r3
 80026da:	d302      	bcc.n	80026e2 <xQueueGenericSendFromISR+0xb6>
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d12c      	bne.n	800273c <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80026e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80026e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80026ec:	683a      	ldr	r2, [r7, #0]
 80026ee:	68b9      	ldr	r1, [r7, #8]
 80026f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80026f2:	f000 f90b 	bl	800290c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80026f6:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80026fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026fe:	d112      	bne.n	8002726 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002704:	2b00      	cmp	r3, #0
 8002706:	d016      	beq.n	8002736 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800270a:	3324      	adds	r3, #36	; 0x24
 800270c:	4618      	mov	r0, r3
 800270e:	f000 feb5 	bl	800347c <xTaskRemoveFromEventList>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d00e      	beq.n	8002736 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d00b      	beq.n	8002736 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2201      	movs	r2, #1
 8002722:	601a      	str	r2, [r3, #0]
 8002724:	e007      	b.n	8002736 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002726:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800272a:	3301      	adds	r3, #1
 800272c:	b2db      	uxtb	r3, r3
 800272e:	b25a      	sxtb	r2, r3
 8002730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002732:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002736:	2301      	movs	r3, #1
 8002738:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800273a:	e001      	b.n	8002740 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800273c:	2300      	movs	r3, #0
 800273e:	637b      	str	r3, [r7, #52]	; 0x34
 8002740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002742:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800274a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800274c:	4618      	mov	r0, r3
 800274e:	3738      	adds	r7, #56	; 0x38
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}

08002754 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b08c      	sub	sp, #48	; 0x30
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002760:	2300      	movs	r3, #0
 8002762:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800276a:	2b00      	cmp	r3, #0
 800276c:	d109      	bne.n	8002782 <xQueueReceive+0x2e>
	__asm volatile
 800276e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002772:	f383 8811 	msr	BASEPRI, r3
 8002776:	f3bf 8f6f 	isb	sy
 800277a:	f3bf 8f4f 	dsb	sy
 800277e:	623b      	str	r3, [r7, #32]
 8002780:	e7fe      	b.n	8002780 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d103      	bne.n	8002790 <xQueueReceive+0x3c>
 8002788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800278a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278c:	2b00      	cmp	r3, #0
 800278e:	d101      	bne.n	8002794 <xQueueReceive+0x40>
 8002790:	2301      	movs	r3, #1
 8002792:	e000      	b.n	8002796 <xQueueReceive+0x42>
 8002794:	2300      	movs	r3, #0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d109      	bne.n	80027ae <xQueueReceive+0x5a>
 800279a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800279e:	f383 8811 	msr	BASEPRI, r3
 80027a2:	f3bf 8f6f 	isb	sy
 80027a6:	f3bf 8f4f 	dsb	sy
 80027aa:	61fb      	str	r3, [r7, #28]
 80027ac:	e7fe      	b.n	80027ac <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80027ae:	f001 f81f 	bl	80037f0 <xTaskGetSchedulerState>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d102      	bne.n	80027be <xQueueReceive+0x6a>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d101      	bne.n	80027c2 <xQueueReceive+0x6e>
 80027be:	2301      	movs	r3, #1
 80027c0:	e000      	b.n	80027c4 <xQueueReceive+0x70>
 80027c2:	2300      	movs	r3, #0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d109      	bne.n	80027dc <xQueueReceive+0x88>
 80027c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027cc:	f383 8811 	msr	BASEPRI, r3
 80027d0:	f3bf 8f6f 	isb	sy
 80027d4:	f3bf 8f4f 	dsb	sy
 80027d8:	61bb      	str	r3, [r7, #24]
 80027da:	e7fe      	b.n	80027da <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80027dc:	f001 fcdc 	bl	8004198 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80027e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027e4:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80027e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d01f      	beq.n	800282c <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80027ec:	68b9      	ldr	r1, [r7, #8]
 80027ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80027f0:	f000 f8f6 	bl	80029e0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80027f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f6:	1e5a      	subs	r2, r3, #1
 80027f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027fa:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80027fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027fe:	691b      	ldr	r3, [r3, #16]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d00f      	beq.n	8002824 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002806:	3310      	adds	r3, #16
 8002808:	4618      	mov	r0, r3
 800280a:	f000 fe37 	bl	800347c <xTaskRemoveFromEventList>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d007      	beq.n	8002824 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002814:	4b3c      	ldr	r3, [pc, #240]	; (8002908 <xQueueReceive+0x1b4>)
 8002816:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800281a:	601a      	str	r2, [r3, #0]
 800281c:	f3bf 8f4f 	dsb	sy
 8002820:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002824:	f001 fce6 	bl	80041f4 <vPortExitCritical>
				return pdPASS;
 8002828:	2301      	movs	r3, #1
 800282a:	e069      	b.n	8002900 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d103      	bne.n	800283a <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002832:	f001 fcdf 	bl	80041f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002836:	2300      	movs	r3, #0
 8002838:	e062      	b.n	8002900 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800283a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800283c:	2b00      	cmp	r3, #0
 800283e:	d106      	bne.n	800284e <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002840:	f107 0310 	add.w	r3, r7, #16
 8002844:	4618      	mov	r0, r3
 8002846:	f000 fe7b 	bl	8003540 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800284a:	2301      	movs	r3, #1
 800284c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800284e:	f001 fcd1 	bl	80041f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002852:	f000 fbf3 	bl	800303c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002856:	f001 fc9f 	bl	8004198 <vPortEnterCritical>
 800285a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800285c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002860:	b25b      	sxtb	r3, r3
 8002862:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002866:	d103      	bne.n	8002870 <xQueueReceive+0x11c>
 8002868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800286a:	2200      	movs	r2, #0
 800286c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002872:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002876:	b25b      	sxtb	r3, r3
 8002878:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800287c:	d103      	bne.n	8002886 <xQueueReceive+0x132>
 800287e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002880:	2200      	movs	r2, #0
 8002882:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002886:	f001 fcb5 	bl	80041f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800288a:	1d3a      	adds	r2, r7, #4
 800288c:	f107 0310 	add.w	r3, r7, #16
 8002890:	4611      	mov	r1, r2
 8002892:	4618      	mov	r0, r3
 8002894:	f000 fe6a 	bl	800356c <xTaskCheckForTimeOut>
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	d123      	bne.n	80028e6 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800289e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80028a0:	f000 f916 	bl	8002ad0 <prvIsQueueEmpty>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d017      	beq.n	80028da <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80028aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028ac:	3324      	adds	r3, #36	; 0x24
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	4611      	mov	r1, r2
 80028b2:	4618      	mov	r0, r3
 80028b4:	f000 fd94 	bl	80033e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80028b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80028ba:	f000 f8b7 	bl	8002a2c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80028be:	f000 fbcb 	bl	8003058 <xTaskResumeAll>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d189      	bne.n	80027dc <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80028c8:	4b0f      	ldr	r3, [pc, #60]	; (8002908 <xQueueReceive+0x1b4>)
 80028ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028ce:	601a      	str	r2, [r3, #0]
 80028d0:	f3bf 8f4f 	dsb	sy
 80028d4:	f3bf 8f6f 	isb	sy
 80028d8:	e780      	b.n	80027dc <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80028da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80028dc:	f000 f8a6 	bl	8002a2c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80028e0:	f000 fbba 	bl	8003058 <xTaskResumeAll>
 80028e4:	e77a      	b.n	80027dc <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80028e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80028e8:	f000 f8a0 	bl	8002a2c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80028ec:	f000 fbb4 	bl	8003058 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80028f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80028f2:	f000 f8ed 	bl	8002ad0 <prvIsQueueEmpty>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	f43f af6f 	beq.w	80027dc <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80028fe:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8002900:	4618      	mov	r0, r3
 8002902:	3730      	adds	r7, #48	; 0x30
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	e000ed04 	.word	0xe000ed04

0800290c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b086      	sub	sp, #24
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002918:	2300      	movs	r3, #0
 800291a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002920:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002926:	2b00      	cmp	r3, #0
 8002928:	d10d      	bne.n	8002946 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d14d      	bne.n	80029ce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	4618      	mov	r0, r3
 8002938:	f000 ff78 	bl	800382c <xTaskPriorityDisinherit>
 800293c:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2200      	movs	r2, #0
 8002942:	605a      	str	r2, [r3, #4]
 8002944:	e043      	b.n	80029ce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d119      	bne.n	8002980 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	6898      	ldr	r0, [r3, #8]
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002954:	461a      	mov	r2, r3
 8002956:	68b9      	ldr	r1, [r7, #8]
 8002958:	f005 face 	bl	8007ef8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	689a      	ldr	r2, [r3, #8]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002964:	441a      	add	r2, r3
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	689a      	ldr	r2, [r3, #8]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	429a      	cmp	r2, r3
 8002974:	d32b      	bcc.n	80029ce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	609a      	str	r2, [r3, #8]
 800297e:	e026      	b.n	80029ce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	68d8      	ldr	r0, [r3, #12]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002988:	461a      	mov	r2, r3
 800298a:	68b9      	ldr	r1, [r7, #8]
 800298c:	f005 fab4 	bl	8007ef8 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	68da      	ldr	r2, [r3, #12]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002998:	425b      	negs	r3, r3
 800299a:	441a      	add	r2, r3
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	68da      	ldr	r2, [r3, #12]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d207      	bcs.n	80029bc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	685a      	ldr	r2, [r3, #4]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b4:	425b      	negs	r3, r3
 80029b6:	441a      	add	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d105      	bne.n	80029ce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d002      	beq.n	80029ce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	3b01      	subs	r3, #1
 80029cc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	1c5a      	adds	r2, r3, #1
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80029d6:	697b      	ldr	r3, [r7, #20]
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3718      	adds	r7, #24
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d018      	beq.n	8002a24 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	68da      	ldr	r2, [r3, #12]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fa:	441a      	add	r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	68da      	ldr	r2, [r3, #12]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d303      	bcc.n	8002a14 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	68d9      	ldr	r1, [r3, #12]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	6838      	ldr	r0, [r7, #0]
 8002a20:	f005 fa6a 	bl	8007ef8 <memcpy>
	}
}
 8002a24:	bf00      	nop
 8002a26:	3708      	adds	r7, #8
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002a34:	f001 fbb0 	bl	8004198 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002a3e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002a40:	e011      	b.n	8002a66 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d012      	beq.n	8002a70 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	3324      	adds	r3, #36	; 0x24
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f000 fd14 	bl	800347c <xTaskRemoveFromEventList>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d001      	beq.n	8002a5e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002a5a:	f000 fde7 	bl	800362c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002a5e:	7bfb      	ldrb	r3, [r7, #15]
 8002a60:	3b01      	subs	r3, #1
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002a66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	dce9      	bgt.n	8002a42 <prvUnlockQueue+0x16>
 8002a6e:	e000      	b.n	8002a72 <prvUnlockQueue+0x46>
					break;
 8002a70:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	22ff      	movs	r2, #255	; 0xff
 8002a76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002a7a:	f001 fbbb 	bl	80041f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002a7e:	f001 fb8b 	bl	8004198 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002a88:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002a8a:	e011      	b.n	8002ab0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	691b      	ldr	r3, [r3, #16]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d012      	beq.n	8002aba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	3310      	adds	r3, #16
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f000 fcef 	bl	800347c <xTaskRemoveFromEventList>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d001      	beq.n	8002aa8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002aa4:	f000 fdc2 	bl	800362c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002aa8:	7bbb      	ldrb	r3, [r7, #14]
 8002aaa:	3b01      	subs	r3, #1
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002ab0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	dce9      	bgt.n	8002a8c <prvUnlockQueue+0x60>
 8002ab8:	e000      	b.n	8002abc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002aba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	22ff      	movs	r2, #255	; 0xff
 8002ac0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002ac4:	f001 fb96 	bl	80041f4 <vPortExitCritical>
}
 8002ac8:	bf00      	nop
 8002aca:	3710      	adds	r7, #16
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}

08002ad0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002ad8:	f001 fb5e 	bl	8004198 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d102      	bne.n	8002aea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	e001      	b.n	8002aee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002aea:	2300      	movs	r3, #0
 8002aec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002aee:	f001 fb81 	bl	80041f4 <vPortExitCritical>

	return xReturn;
 8002af2:	68fb      	ldr	r3, [r7, #12]
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3710      	adds	r7, #16
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}

08002afc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002b04:	f001 fb48 	bl	8004198 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d102      	bne.n	8002b1a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002b14:	2301      	movs	r3, #1
 8002b16:	60fb      	str	r3, [r7, #12]
 8002b18:	e001      	b.n	8002b1e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002b1e:	f001 fb69 	bl	80041f4 <vPortExitCritical>

	return xReturn;
 8002b22:	68fb      	ldr	r3, [r7, #12]
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3710      	adds	r7, #16
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b085      	sub	sp, #20
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002b36:	2300      	movs	r3, #0
 8002b38:	60fb      	str	r3, [r7, #12]
 8002b3a:	e014      	b.n	8002b66 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002b3c:	4a0e      	ldr	r2, [pc, #56]	; (8002b78 <vQueueAddToRegistry+0x4c>)
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d10b      	bne.n	8002b60 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002b48:	490b      	ldr	r1, [pc, #44]	; (8002b78 <vQueueAddToRegistry+0x4c>)
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	683a      	ldr	r2, [r7, #0]
 8002b4e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002b52:	4a09      	ldr	r2, [pc, #36]	; (8002b78 <vQueueAddToRegistry+0x4c>)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	00db      	lsls	r3, r3, #3
 8002b58:	4413      	add	r3, r2
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002b5e:	e005      	b.n	8002b6c <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	3301      	adds	r3, #1
 8002b64:	60fb      	str	r3, [r7, #12]
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2b07      	cmp	r3, #7
 8002b6a:	d9e7      	bls.n	8002b3c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002b6c:	bf00      	nop
 8002b6e:	3714      	adds	r7, #20
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bc80      	pop	{r7}
 8002b74:	4770      	bx	lr
 8002b76:	bf00      	nop
 8002b78:	20001e70 	.word	0x20001e70

08002b7c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b086      	sub	sp, #24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	60b9      	str	r1, [r7, #8]
 8002b86:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002b8c:	f001 fb04 	bl	8004198 <vPortEnterCritical>
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002b96:	b25b      	sxtb	r3, r3
 8002b98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b9c:	d103      	bne.n	8002ba6 <vQueueWaitForMessageRestricted+0x2a>
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002bac:	b25b      	sxtb	r3, r3
 8002bae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002bb2:	d103      	bne.n	8002bbc <vQueueWaitForMessageRestricted+0x40>
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002bbc:	f001 fb1a 	bl	80041f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d106      	bne.n	8002bd6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	3324      	adds	r3, #36	; 0x24
 8002bcc:	687a      	ldr	r2, [r7, #4]
 8002bce:	68b9      	ldr	r1, [r7, #8]
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f000 fc29 	bl	8003428 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002bd6:	6978      	ldr	r0, [r7, #20]
 8002bd8:	f7ff ff28 	bl	8002a2c <prvUnlockQueue>
	}
 8002bdc:	bf00      	nop
 8002bde:	3718      	adds	r7, #24
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b08e      	sub	sp, #56	; 0x38
 8002be8:	af04      	add	r7, sp, #16
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
 8002bf0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002bf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d109      	bne.n	8002c0c <xTaskCreateStatic+0x28>
 8002bf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bfc:	f383 8811 	msr	BASEPRI, r3
 8002c00:	f3bf 8f6f 	isb	sy
 8002c04:	f3bf 8f4f 	dsb	sy
 8002c08:	623b      	str	r3, [r7, #32]
 8002c0a:	e7fe      	b.n	8002c0a <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8002c0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d109      	bne.n	8002c26 <xTaskCreateStatic+0x42>
 8002c12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c16:	f383 8811 	msr	BASEPRI, r3
 8002c1a:	f3bf 8f6f 	isb	sy
 8002c1e:	f3bf 8f4f 	dsb	sy
 8002c22:	61fb      	str	r3, [r7, #28]
 8002c24:	e7fe      	b.n	8002c24 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002c26:	235c      	movs	r3, #92	; 0x5c
 8002c28:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	2b5c      	cmp	r3, #92	; 0x5c
 8002c2e:	d009      	beq.n	8002c44 <xTaskCreateStatic+0x60>
 8002c30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c34:	f383 8811 	msr	BASEPRI, r3
 8002c38:	f3bf 8f6f 	isb	sy
 8002c3c:	f3bf 8f4f 	dsb	sy
 8002c40:	61bb      	str	r3, [r7, #24]
 8002c42:	e7fe      	b.n	8002c42 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002c44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d01e      	beq.n	8002c88 <xTaskCreateStatic+0xa4>
 8002c4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d01b      	beq.n	8002c88 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002c50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c52:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c58:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c5c:	2202      	movs	r2, #2
 8002c5e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002c62:	2300      	movs	r3, #0
 8002c64:	9303      	str	r3, [sp, #12]
 8002c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c68:	9302      	str	r3, [sp, #8]
 8002c6a:	f107 0314 	add.w	r3, r7, #20
 8002c6e:	9301      	str	r3, [sp, #4]
 8002c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c72:	9300      	str	r3, [sp, #0]
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	68b9      	ldr	r1, [r7, #8]
 8002c7a:	68f8      	ldr	r0, [r7, #12]
 8002c7c:	f000 f850 	bl	8002d20 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002c80:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002c82:	f000 f8d3 	bl	8002e2c <prvAddNewTaskToReadyList>
 8002c86:	e001      	b.n	8002c8c <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002c8c:	697b      	ldr	r3, [r7, #20]
	}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3728      	adds	r7, #40	; 0x28
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b08c      	sub	sp, #48	; 0x30
 8002c9a:	af04      	add	r7, sp, #16
 8002c9c:	60f8      	str	r0, [r7, #12]
 8002c9e:	60b9      	str	r1, [r7, #8]
 8002ca0:	603b      	str	r3, [r7, #0]
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002ca6:	88fb      	ldrh	r3, [r7, #6]
 8002ca8:	009b      	lsls	r3, r3, #2
 8002caa:	4618      	mov	r0, r3
 8002cac:	f001 fb6a 	bl	8004384 <pvPortMalloc>
 8002cb0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d00e      	beq.n	8002cd6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8002cb8:	205c      	movs	r0, #92	; 0x5c
 8002cba:	f001 fb63 	bl	8004384 <pvPortMalloc>
 8002cbe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d003      	beq.n	8002cce <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	697a      	ldr	r2, [r7, #20]
 8002cca:	631a      	str	r2, [r3, #48]	; 0x30
 8002ccc:	e005      	b.n	8002cda <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002cce:	6978      	ldr	r0, [r7, #20]
 8002cd0:	f001 fc1a 	bl	8004508 <vPortFree>
 8002cd4:	e001      	b.n	8002cda <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d017      	beq.n	8002d10 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002ce8:	88fa      	ldrh	r2, [r7, #6]
 8002cea:	2300      	movs	r3, #0
 8002cec:	9303      	str	r3, [sp, #12]
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	9302      	str	r3, [sp, #8]
 8002cf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cf4:	9301      	str	r3, [sp, #4]
 8002cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cf8:	9300      	str	r3, [sp, #0]
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	68b9      	ldr	r1, [r7, #8]
 8002cfe:	68f8      	ldr	r0, [r7, #12]
 8002d00:	f000 f80e 	bl	8002d20 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002d04:	69f8      	ldr	r0, [r7, #28]
 8002d06:	f000 f891 	bl	8002e2c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	61bb      	str	r3, [r7, #24]
 8002d0e:	e002      	b.n	8002d16 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002d10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002d14:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002d16:	69bb      	ldr	r3, [r7, #24]
	}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3720      	adds	r7, #32
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}

08002d20 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b088      	sub	sp, #32
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	60f8      	str	r0, [r7, #12]
 8002d28:	60b9      	str	r1, [r7, #8]
 8002d2a:	607a      	str	r2, [r7, #4]
 8002d2c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d30:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	461a      	mov	r2, r3
 8002d38:	21a5      	movs	r1, #165	; 0xa5
 8002d3a:	f005 f8e8 	bl	8007f0e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002d48:	3b01      	subs	r3, #1
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	4413      	add	r3, r2
 8002d4e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002d50:	69bb      	ldr	r3, [r7, #24]
 8002d52:	f023 0307 	bic.w	r3, r3, #7
 8002d56:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002d58:	69bb      	ldr	r3, [r7, #24]
 8002d5a:	f003 0307 	and.w	r3, r3, #7
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d009      	beq.n	8002d76 <prvInitialiseNewTask+0x56>
 8002d62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d66:	f383 8811 	msr	BASEPRI, r3
 8002d6a:	f3bf 8f6f 	isb	sy
 8002d6e:	f3bf 8f4f 	dsb	sy
 8002d72:	617b      	str	r3, [r7, #20]
 8002d74:	e7fe      	b.n	8002d74 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002d76:	2300      	movs	r3, #0
 8002d78:	61fb      	str	r3, [r7, #28]
 8002d7a:	e012      	b.n	8002da2 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002d7c:	68ba      	ldr	r2, [r7, #8]
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	4413      	add	r3, r2
 8002d82:	7819      	ldrb	r1, [r3, #0]
 8002d84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	4413      	add	r3, r2
 8002d8a:	3334      	adds	r3, #52	; 0x34
 8002d8c:	460a      	mov	r2, r1
 8002d8e:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8002d90:	68ba      	ldr	r2, [r7, #8]
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	4413      	add	r3, r2
 8002d96:	781b      	ldrb	r3, [r3, #0]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d006      	beq.n	8002daa <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	3301      	adds	r3, #1
 8002da0:	61fb      	str	r3, [r7, #28]
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	2b0f      	cmp	r3, #15
 8002da6:	d9e9      	bls.n	8002d7c <prvInitialiseNewTask+0x5c>
 8002da8:	e000      	b.n	8002dac <prvInitialiseNewTask+0x8c>
		{
			break;
 8002daa:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dae:	2200      	movs	r2, #0
 8002db0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002db6:	2b37      	cmp	r3, #55	; 0x37
 8002db8:	d901      	bls.n	8002dbe <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002dba:	2337      	movs	r3, #55	; 0x37
 8002dbc:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002dbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dc0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002dc2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dc6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002dc8:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dcc:	2200      	movs	r2, #0
 8002dce:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dd2:	3304      	adds	r3, #4
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f7ff f916 	bl	8002006 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ddc:	3318      	adds	r3, #24
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7ff f911 	bl	8002006 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002de6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002de8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dec:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8002df0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002df2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002df6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002df8:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e02:	2200      	movs	r2, #0
 8002e04:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002e08:	683a      	ldr	r2, [r7, #0]
 8002e0a:	68f9      	ldr	r1, [r7, #12]
 8002e0c:	69b8      	ldr	r0, [r7, #24]
 8002e0e:	f001 f8d7 	bl	8003fc0 <pxPortInitialiseStack>
 8002e12:	4602      	mov	r2, r0
 8002e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e16:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8002e18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d002      	beq.n	8002e24 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002e1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e22:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002e24:	bf00      	nop
 8002e26:	3720      	adds	r7, #32
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002e34:	f001 f9b0 	bl	8004198 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002e38:	4b2d      	ldr	r3, [pc, #180]	; (8002ef0 <prvAddNewTaskToReadyList+0xc4>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	3301      	adds	r3, #1
 8002e3e:	4a2c      	ldr	r2, [pc, #176]	; (8002ef0 <prvAddNewTaskToReadyList+0xc4>)
 8002e40:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002e42:	4b2c      	ldr	r3, [pc, #176]	; (8002ef4 <prvAddNewTaskToReadyList+0xc8>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d109      	bne.n	8002e5e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002e4a:	4a2a      	ldr	r2, [pc, #168]	; (8002ef4 <prvAddNewTaskToReadyList+0xc8>)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002e50:	4b27      	ldr	r3, [pc, #156]	; (8002ef0 <prvAddNewTaskToReadyList+0xc4>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d110      	bne.n	8002e7a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002e58:	f000 fc0c 	bl	8003674 <prvInitialiseTaskLists>
 8002e5c:	e00d      	b.n	8002e7a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002e5e:	4b26      	ldr	r3, [pc, #152]	; (8002ef8 <prvAddNewTaskToReadyList+0xcc>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d109      	bne.n	8002e7a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002e66:	4b23      	ldr	r3, [pc, #140]	; (8002ef4 <prvAddNewTaskToReadyList+0xc8>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d802      	bhi.n	8002e7a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002e74:	4a1f      	ldr	r2, [pc, #124]	; (8002ef4 <prvAddNewTaskToReadyList+0xc8>)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002e7a:	4b20      	ldr	r3, [pc, #128]	; (8002efc <prvAddNewTaskToReadyList+0xd0>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	3301      	adds	r3, #1
 8002e80:	4a1e      	ldr	r2, [pc, #120]	; (8002efc <prvAddNewTaskToReadyList+0xd0>)
 8002e82:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002e84:	4b1d      	ldr	r3, [pc, #116]	; (8002efc <prvAddNewTaskToReadyList+0xd0>)
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e90:	4b1b      	ldr	r3, [pc, #108]	; (8002f00 <prvAddNewTaskToReadyList+0xd4>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d903      	bls.n	8002ea0 <prvAddNewTaskToReadyList+0x74>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e9c:	4a18      	ldr	r2, [pc, #96]	; (8002f00 <prvAddNewTaskToReadyList+0xd4>)
 8002e9e:	6013      	str	r3, [r2, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ea4:	4613      	mov	r3, r2
 8002ea6:	009b      	lsls	r3, r3, #2
 8002ea8:	4413      	add	r3, r2
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	4a15      	ldr	r2, [pc, #84]	; (8002f04 <prvAddNewTaskToReadyList+0xd8>)
 8002eae:	441a      	add	r2, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	3304      	adds	r3, #4
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	4610      	mov	r0, r2
 8002eb8:	f7ff f8b1 	bl	800201e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002ebc:	f001 f99a 	bl	80041f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002ec0:	4b0d      	ldr	r3, [pc, #52]	; (8002ef8 <prvAddNewTaskToReadyList+0xcc>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d00e      	beq.n	8002ee6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002ec8:	4b0a      	ldr	r3, [pc, #40]	; (8002ef4 <prvAddNewTaskToReadyList+0xc8>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d207      	bcs.n	8002ee6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002ed6:	4b0c      	ldr	r3, [pc, #48]	; (8002f08 <prvAddNewTaskToReadyList+0xdc>)
 8002ed8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002edc:	601a      	str	r2, [r3, #0]
 8002ede:	f3bf 8f4f 	dsb	sy
 8002ee2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002ee6:	bf00      	nop
 8002ee8:	3708      	adds	r7, #8
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	20000c9c 	.word	0x20000c9c
 8002ef4:	200007c8 	.word	0x200007c8
 8002ef8:	20000ca8 	.word	0x20000ca8
 8002efc:	20000cb8 	.word	0x20000cb8
 8002f00:	20000ca4 	.word	0x20000ca4
 8002f04:	200007cc 	.word	0x200007cc
 8002f08:	e000ed04 	.word	0xe000ed04

08002f0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002f14:	2300      	movs	r3, #0
 8002f16:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d016      	beq.n	8002f4c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002f1e:	4b13      	ldr	r3, [pc, #76]	; (8002f6c <vTaskDelay+0x60>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d009      	beq.n	8002f3a <vTaskDelay+0x2e>
 8002f26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f2a:	f383 8811 	msr	BASEPRI, r3
 8002f2e:	f3bf 8f6f 	isb	sy
 8002f32:	f3bf 8f4f 	dsb	sy
 8002f36:	60bb      	str	r3, [r7, #8]
 8002f38:	e7fe      	b.n	8002f38 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8002f3a:	f000 f87f 	bl	800303c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002f3e:	2100      	movs	r1, #0
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f000 fcdf 	bl	8003904 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002f46:	f000 f887 	bl	8003058 <xTaskResumeAll>
 8002f4a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d107      	bne.n	8002f62 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8002f52:	4b07      	ldr	r3, [pc, #28]	; (8002f70 <vTaskDelay+0x64>)
 8002f54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f58:	601a      	str	r2, [r3, #0]
 8002f5a:	f3bf 8f4f 	dsb	sy
 8002f5e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002f62:	bf00      	nop
 8002f64:	3710      	adds	r7, #16
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	20000cc4 	.word	0x20000cc4
 8002f70:	e000ed04 	.word	0xe000ed04

08002f74 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b08a      	sub	sp, #40	; 0x28
 8002f78:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002f82:	463a      	mov	r2, r7
 8002f84:	1d39      	adds	r1, r7, #4
 8002f86:	f107 0308 	add.w	r3, r7, #8
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f7fe ffea 	bl	8001f64 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002f90:	6839      	ldr	r1, [r7, #0]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	68ba      	ldr	r2, [r7, #8]
 8002f96:	9202      	str	r2, [sp, #8]
 8002f98:	9301      	str	r3, [sp, #4]
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	9300      	str	r3, [sp, #0]
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	460a      	mov	r2, r1
 8002fa2:	4920      	ldr	r1, [pc, #128]	; (8003024 <vTaskStartScheduler+0xb0>)
 8002fa4:	4820      	ldr	r0, [pc, #128]	; (8003028 <vTaskStartScheduler+0xb4>)
 8002fa6:	f7ff fe1d 	bl	8002be4 <xTaskCreateStatic>
 8002faa:	4602      	mov	r2, r0
 8002fac:	4b1f      	ldr	r3, [pc, #124]	; (800302c <vTaskStartScheduler+0xb8>)
 8002fae:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002fb0:	4b1e      	ldr	r3, [pc, #120]	; (800302c <vTaskStartScheduler+0xb8>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d002      	beq.n	8002fbe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	617b      	str	r3, [r7, #20]
 8002fbc:	e001      	b.n	8002fc2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d102      	bne.n	8002fce <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8002fc8:	f000 fcf0 	bl	80039ac <xTimerCreateTimerTask>
 8002fcc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d115      	bne.n	8003000 <vTaskStartScheduler+0x8c>
 8002fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fd8:	f383 8811 	msr	BASEPRI, r3
 8002fdc:	f3bf 8f6f 	isb	sy
 8002fe0:	f3bf 8f4f 	dsb	sy
 8002fe4:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002fe6:	4b12      	ldr	r3, [pc, #72]	; (8003030 <vTaskStartScheduler+0xbc>)
 8002fe8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002fec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002fee:	4b11      	ldr	r3, [pc, #68]	; (8003034 <vTaskStartScheduler+0xc0>)
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8002ff4:	4b10      	ldr	r3, [pc, #64]	; (8003038 <vTaskStartScheduler+0xc4>)
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002ffa:	f001 f85d 	bl	80040b8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002ffe:	e00d      	b.n	800301c <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003006:	d109      	bne.n	800301c <vTaskStartScheduler+0xa8>
 8003008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800300c:	f383 8811 	msr	BASEPRI, r3
 8003010:	f3bf 8f6f 	isb	sy
 8003014:	f3bf 8f4f 	dsb	sy
 8003018:	60fb      	str	r3, [r7, #12]
 800301a:	e7fe      	b.n	800301a <vTaskStartScheduler+0xa6>
}
 800301c:	bf00      	nop
 800301e:	3718      	adds	r7, #24
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}
 8003024:	08008db0 	.word	0x08008db0
 8003028:	08003645 	.word	0x08003645
 800302c:	20000cc0 	.word	0x20000cc0
 8003030:	20000cbc 	.word	0x20000cbc
 8003034:	20000ca8 	.word	0x20000ca8
 8003038:	20000ca0 	.word	0x20000ca0

0800303c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003040:	4b04      	ldr	r3, [pc, #16]	; (8003054 <vTaskSuspendAll+0x18>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	3301      	adds	r3, #1
 8003046:	4a03      	ldr	r2, [pc, #12]	; (8003054 <vTaskSuspendAll+0x18>)
 8003048:	6013      	str	r3, [r2, #0]
}
 800304a:	bf00      	nop
 800304c:	46bd      	mov	sp, r7
 800304e:	bc80      	pop	{r7}
 8003050:	4770      	bx	lr
 8003052:	bf00      	nop
 8003054:	20000cc4 	.word	0x20000cc4

08003058 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b084      	sub	sp, #16
 800305c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800305e:	2300      	movs	r3, #0
 8003060:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003062:	2300      	movs	r3, #0
 8003064:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003066:	4b41      	ldr	r3, [pc, #260]	; (800316c <xTaskResumeAll+0x114>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d109      	bne.n	8003082 <xTaskResumeAll+0x2a>
 800306e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003072:	f383 8811 	msr	BASEPRI, r3
 8003076:	f3bf 8f6f 	isb	sy
 800307a:	f3bf 8f4f 	dsb	sy
 800307e:	603b      	str	r3, [r7, #0]
 8003080:	e7fe      	b.n	8003080 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003082:	f001 f889 	bl	8004198 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003086:	4b39      	ldr	r3, [pc, #228]	; (800316c <xTaskResumeAll+0x114>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	3b01      	subs	r3, #1
 800308c:	4a37      	ldr	r2, [pc, #220]	; (800316c <xTaskResumeAll+0x114>)
 800308e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003090:	4b36      	ldr	r3, [pc, #216]	; (800316c <xTaskResumeAll+0x114>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d162      	bne.n	800315e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003098:	4b35      	ldr	r3, [pc, #212]	; (8003170 <xTaskResumeAll+0x118>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d05e      	beq.n	800315e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80030a0:	e02f      	b.n	8003102 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80030a2:	4b34      	ldr	r3, [pc, #208]	; (8003174 <xTaskResumeAll+0x11c>)
 80030a4:	68db      	ldr	r3, [r3, #12]
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	3318      	adds	r3, #24
 80030ae:	4618      	mov	r0, r3
 80030b0:	f7ff f810 	bl	80020d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	3304      	adds	r3, #4
 80030b8:	4618      	mov	r0, r3
 80030ba:	f7ff f80b 	bl	80020d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030c2:	4b2d      	ldr	r3, [pc, #180]	; (8003178 <xTaskResumeAll+0x120>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	429a      	cmp	r2, r3
 80030c8:	d903      	bls.n	80030d2 <xTaskResumeAll+0x7a>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ce:	4a2a      	ldr	r2, [pc, #168]	; (8003178 <xTaskResumeAll+0x120>)
 80030d0:	6013      	str	r3, [r2, #0]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030d6:	4613      	mov	r3, r2
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	4413      	add	r3, r2
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	4a27      	ldr	r2, [pc, #156]	; (800317c <xTaskResumeAll+0x124>)
 80030e0:	441a      	add	r2, r3
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	3304      	adds	r3, #4
 80030e6:	4619      	mov	r1, r3
 80030e8:	4610      	mov	r0, r2
 80030ea:	f7fe ff98 	bl	800201e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030f2:	4b23      	ldr	r3, [pc, #140]	; (8003180 <xTaskResumeAll+0x128>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d302      	bcc.n	8003102 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80030fc:	4b21      	ldr	r3, [pc, #132]	; (8003184 <xTaskResumeAll+0x12c>)
 80030fe:	2201      	movs	r2, #1
 8003100:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003102:	4b1c      	ldr	r3, [pc, #112]	; (8003174 <xTaskResumeAll+0x11c>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d1cb      	bne.n	80030a2 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d001      	beq.n	8003114 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003110:	f000 fb4a 	bl	80037a8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003114:	4b1c      	ldr	r3, [pc, #112]	; (8003188 <xTaskResumeAll+0x130>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d010      	beq.n	8003142 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003120:	f000 f844 	bl	80031ac <xTaskIncrementTick>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d002      	beq.n	8003130 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800312a:	4b16      	ldr	r3, [pc, #88]	; (8003184 <xTaskResumeAll+0x12c>)
 800312c:	2201      	movs	r2, #1
 800312e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	3b01      	subs	r3, #1
 8003134:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d1f1      	bne.n	8003120 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800313c:	4b12      	ldr	r3, [pc, #72]	; (8003188 <xTaskResumeAll+0x130>)
 800313e:	2200      	movs	r2, #0
 8003140:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003142:	4b10      	ldr	r3, [pc, #64]	; (8003184 <xTaskResumeAll+0x12c>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d009      	beq.n	800315e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800314a:	2301      	movs	r3, #1
 800314c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800314e:	4b0f      	ldr	r3, [pc, #60]	; (800318c <xTaskResumeAll+0x134>)
 8003150:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003154:	601a      	str	r2, [r3, #0]
 8003156:	f3bf 8f4f 	dsb	sy
 800315a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800315e:	f001 f849 	bl	80041f4 <vPortExitCritical>

	return xAlreadyYielded;
 8003162:	68bb      	ldr	r3, [r7, #8]
}
 8003164:	4618      	mov	r0, r3
 8003166:	3710      	adds	r7, #16
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}
 800316c:	20000cc4 	.word	0x20000cc4
 8003170:	20000c9c 	.word	0x20000c9c
 8003174:	20000c5c 	.word	0x20000c5c
 8003178:	20000ca4 	.word	0x20000ca4
 800317c:	200007cc 	.word	0x200007cc
 8003180:	200007c8 	.word	0x200007c8
 8003184:	20000cb0 	.word	0x20000cb0
 8003188:	20000cac 	.word	0x20000cac
 800318c:	e000ed04 	.word	0xe000ed04

08003190 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003190:	b480      	push	{r7}
 8003192:	b083      	sub	sp, #12
 8003194:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003196:	4b04      	ldr	r3, [pc, #16]	; (80031a8 <xTaskGetTickCount+0x18>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800319c:	687b      	ldr	r3, [r7, #4]
}
 800319e:	4618      	mov	r0, r3
 80031a0:	370c      	adds	r7, #12
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bc80      	pop	{r7}
 80031a6:	4770      	bx	lr
 80031a8:	20000ca0 	.word	0x20000ca0

080031ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b086      	sub	sp, #24
 80031b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80031b2:	2300      	movs	r3, #0
 80031b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80031b6:	4b51      	ldr	r3, [pc, #324]	; (80032fc <xTaskIncrementTick+0x150>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	f040 808d 	bne.w	80032da <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80031c0:	4b4f      	ldr	r3, [pc, #316]	; (8003300 <xTaskIncrementTick+0x154>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	3301      	adds	r3, #1
 80031c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80031c8:	4a4d      	ldr	r2, [pc, #308]	; (8003300 <xTaskIncrementTick+0x154>)
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d11f      	bne.n	8003214 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80031d4:	4b4b      	ldr	r3, [pc, #300]	; (8003304 <xTaskIncrementTick+0x158>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d009      	beq.n	80031f2 <xTaskIncrementTick+0x46>
 80031de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031e2:	f383 8811 	msr	BASEPRI, r3
 80031e6:	f3bf 8f6f 	isb	sy
 80031ea:	f3bf 8f4f 	dsb	sy
 80031ee:	603b      	str	r3, [r7, #0]
 80031f0:	e7fe      	b.n	80031f0 <xTaskIncrementTick+0x44>
 80031f2:	4b44      	ldr	r3, [pc, #272]	; (8003304 <xTaskIncrementTick+0x158>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	60fb      	str	r3, [r7, #12]
 80031f8:	4b43      	ldr	r3, [pc, #268]	; (8003308 <xTaskIncrementTick+0x15c>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a41      	ldr	r2, [pc, #260]	; (8003304 <xTaskIncrementTick+0x158>)
 80031fe:	6013      	str	r3, [r2, #0]
 8003200:	4a41      	ldr	r2, [pc, #260]	; (8003308 <xTaskIncrementTick+0x15c>)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	6013      	str	r3, [r2, #0]
 8003206:	4b41      	ldr	r3, [pc, #260]	; (800330c <xTaskIncrementTick+0x160>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	3301      	adds	r3, #1
 800320c:	4a3f      	ldr	r2, [pc, #252]	; (800330c <xTaskIncrementTick+0x160>)
 800320e:	6013      	str	r3, [r2, #0]
 8003210:	f000 faca 	bl	80037a8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003214:	4b3e      	ldr	r3, [pc, #248]	; (8003310 <xTaskIncrementTick+0x164>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	693a      	ldr	r2, [r7, #16]
 800321a:	429a      	cmp	r2, r3
 800321c:	d34e      	bcc.n	80032bc <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800321e:	4b39      	ldr	r3, [pc, #228]	; (8003304 <xTaskIncrementTick+0x158>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d101      	bne.n	800322c <xTaskIncrementTick+0x80>
 8003228:	2301      	movs	r3, #1
 800322a:	e000      	b.n	800322e <xTaskIncrementTick+0x82>
 800322c:	2300      	movs	r3, #0
 800322e:	2b00      	cmp	r3, #0
 8003230:	d004      	beq.n	800323c <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003232:	4b37      	ldr	r3, [pc, #220]	; (8003310 <xTaskIncrementTick+0x164>)
 8003234:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003238:	601a      	str	r2, [r3, #0]
					break;
 800323a:	e03f      	b.n	80032bc <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800323c:	4b31      	ldr	r3, [pc, #196]	; (8003304 <xTaskIncrementTick+0x158>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	68db      	ldr	r3, [r3, #12]
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800324c:	693a      	ldr	r2, [r7, #16]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	429a      	cmp	r2, r3
 8003252:	d203      	bcs.n	800325c <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003254:	4a2e      	ldr	r2, [pc, #184]	; (8003310 <xTaskIncrementTick+0x164>)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6013      	str	r3, [r2, #0]
						break;
 800325a:	e02f      	b.n	80032bc <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	3304      	adds	r3, #4
 8003260:	4618      	mov	r0, r3
 8003262:	f7fe ff37 	bl	80020d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800326a:	2b00      	cmp	r3, #0
 800326c:	d004      	beq.n	8003278 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	3318      	adds	r3, #24
 8003272:	4618      	mov	r0, r3
 8003274:	f7fe ff2e 	bl	80020d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800327c:	4b25      	ldr	r3, [pc, #148]	; (8003314 <xTaskIncrementTick+0x168>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	429a      	cmp	r2, r3
 8003282:	d903      	bls.n	800328c <xTaskIncrementTick+0xe0>
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003288:	4a22      	ldr	r2, [pc, #136]	; (8003314 <xTaskIncrementTick+0x168>)
 800328a:	6013      	str	r3, [r2, #0]
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003290:	4613      	mov	r3, r2
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	4413      	add	r3, r2
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	4a1f      	ldr	r2, [pc, #124]	; (8003318 <xTaskIncrementTick+0x16c>)
 800329a:	441a      	add	r2, r3
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	3304      	adds	r3, #4
 80032a0:	4619      	mov	r1, r3
 80032a2:	4610      	mov	r0, r2
 80032a4:	f7fe febb 	bl	800201e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032ac:	4b1b      	ldr	r3, [pc, #108]	; (800331c <xTaskIncrementTick+0x170>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d3b3      	bcc.n	800321e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80032b6:	2301      	movs	r3, #1
 80032b8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80032ba:	e7b0      	b.n	800321e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80032bc:	4b17      	ldr	r3, [pc, #92]	; (800331c <xTaskIncrementTick+0x170>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032c2:	4915      	ldr	r1, [pc, #84]	; (8003318 <xTaskIncrementTick+0x16c>)
 80032c4:	4613      	mov	r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	4413      	add	r3, r2
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	440b      	add	r3, r1
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d907      	bls.n	80032e4 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 80032d4:	2301      	movs	r3, #1
 80032d6:	617b      	str	r3, [r7, #20]
 80032d8:	e004      	b.n	80032e4 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80032da:	4b11      	ldr	r3, [pc, #68]	; (8003320 <xTaskIncrementTick+0x174>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	3301      	adds	r3, #1
 80032e0:	4a0f      	ldr	r2, [pc, #60]	; (8003320 <xTaskIncrementTick+0x174>)
 80032e2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80032e4:	4b0f      	ldr	r3, [pc, #60]	; (8003324 <xTaskIncrementTick+0x178>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d001      	beq.n	80032f0 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 80032ec:	2301      	movs	r3, #1
 80032ee:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80032f0:	697b      	ldr	r3, [r7, #20]
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3718      	adds	r7, #24
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	20000cc4 	.word	0x20000cc4
 8003300:	20000ca0 	.word	0x20000ca0
 8003304:	20000c54 	.word	0x20000c54
 8003308:	20000c58 	.word	0x20000c58
 800330c:	20000cb4 	.word	0x20000cb4
 8003310:	20000cbc 	.word	0x20000cbc
 8003314:	20000ca4 	.word	0x20000ca4
 8003318:	200007cc 	.word	0x200007cc
 800331c:	200007c8 	.word	0x200007c8
 8003320:	20000cac 	.word	0x20000cac
 8003324:	20000cb0 	.word	0x20000cb0

08003328 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003328:	b480      	push	{r7}
 800332a:	b085      	sub	sp, #20
 800332c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800332e:	4b27      	ldr	r3, [pc, #156]	; (80033cc <vTaskSwitchContext+0xa4>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d003      	beq.n	800333e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003336:	4b26      	ldr	r3, [pc, #152]	; (80033d0 <vTaskSwitchContext+0xa8>)
 8003338:	2201      	movs	r2, #1
 800333a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800333c:	e040      	b.n	80033c0 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800333e:	4b24      	ldr	r3, [pc, #144]	; (80033d0 <vTaskSwitchContext+0xa8>)
 8003340:	2200      	movs	r2, #0
 8003342:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003344:	4b23      	ldr	r3, [pc, #140]	; (80033d4 <vTaskSwitchContext+0xac>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	60fb      	str	r3, [r7, #12]
 800334a:	e00f      	b.n	800336c <vTaskSwitchContext+0x44>
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d109      	bne.n	8003366 <vTaskSwitchContext+0x3e>
 8003352:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003356:	f383 8811 	msr	BASEPRI, r3
 800335a:	f3bf 8f6f 	isb	sy
 800335e:	f3bf 8f4f 	dsb	sy
 8003362:	607b      	str	r3, [r7, #4]
 8003364:	e7fe      	b.n	8003364 <vTaskSwitchContext+0x3c>
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	3b01      	subs	r3, #1
 800336a:	60fb      	str	r3, [r7, #12]
 800336c:	491a      	ldr	r1, [pc, #104]	; (80033d8 <vTaskSwitchContext+0xb0>)
 800336e:	68fa      	ldr	r2, [r7, #12]
 8003370:	4613      	mov	r3, r2
 8003372:	009b      	lsls	r3, r3, #2
 8003374:	4413      	add	r3, r2
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	440b      	add	r3, r1
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d0e5      	beq.n	800334c <vTaskSwitchContext+0x24>
 8003380:	68fa      	ldr	r2, [r7, #12]
 8003382:	4613      	mov	r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	4413      	add	r3, r2
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	4a13      	ldr	r2, [pc, #76]	; (80033d8 <vTaskSwitchContext+0xb0>)
 800338c:	4413      	add	r3, r2
 800338e:	60bb      	str	r3, [r7, #8]
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	685a      	ldr	r2, [r3, #4]
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	605a      	str	r2, [r3, #4]
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	685a      	ldr	r2, [r3, #4]
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	3308      	adds	r3, #8
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d104      	bne.n	80033b0 <vTaskSwitchContext+0x88>
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	685a      	ldr	r2, [r3, #4]
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	605a      	str	r2, [r3, #4]
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	4a09      	ldr	r2, [pc, #36]	; (80033dc <vTaskSwitchContext+0xb4>)
 80033b8:	6013      	str	r3, [r2, #0]
 80033ba:	4a06      	ldr	r2, [pc, #24]	; (80033d4 <vTaskSwitchContext+0xac>)
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6013      	str	r3, [r2, #0]
}
 80033c0:	bf00      	nop
 80033c2:	3714      	adds	r7, #20
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bc80      	pop	{r7}
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	20000cc4 	.word	0x20000cc4
 80033d0:	20000cb0 	.word	0x20000cb0
 80033d4:	20000ca4 	.word	0x20000ca4
 80033d8:	200007cc 	.word	0x200007cc
 80033dc:	200007c8 	.word	0x200007c8

080033e0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d109      	bne.n	8003404 <vTaskPlaceOnEventList+0x24>
 80033f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033f4:	f383 8811 	msr	BASEPRI, r3
 80033f8:	f3bf 8f6f 	isb	sy
 80033fc:	f3bf 8f4f 	dsb	sy
 8003400:	60fb      	str	r3, [r7, #12]
 8003402:	e7fe      	b.n	8003402 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003404:	4b07      	ldr	r3, [pc, #28]	; (8003424 <vTaskPlaceOnEventList+0x44>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	3318      	adds	r3, #24
 800340a:	4619      	mov	r1, r3
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f7fe fe29 	bl	8002064 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003412:	2101      	movs	r1, #1
 8003414:	6838      	ldr	r0, [r7, #0]
 8003416:	f000 fa75 	bl	8003904 <prvAddCurrentTaskToDelayedList>
}
 800341a:	bf00      	nop
 800341c:	3710      	adds	r7, #16
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	200007c8 	.word	0x200007c8

08003428 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003428:	b580      	push	{r7, lr}
 800342a:	b086      	sub	sp, #24
 800342c:	af00      	add	r7, sp, #0
 800342e:	60f8      	str	r0, [r7, #12]
 8003430:	60b9      	str	r1, [r7, #8]
 8003432:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d109      	bne.n	800344e <vTaskPlaceOnEventListRestricted+0x26>
 800343a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800343e:	f383 8811 	msr	BASEPRI, r3
 8003442:	f3bf 8f6f 	isb	sy
 8003446:	f3bf 8f4f 	dsb	sy
 800344a:	617b      	str	r3, [r7, #20]
 800344c:	e7fe      	b.n	800344c <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800344e:	4b0a      	ldr	r3, [pc, #40]	; (8003478 <vTaskPlaceOnEventListRestricted+0x50>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	3318      	adds	r3, #24
 8003454:	4619      	mov	r1, r3
 8003456:	68f8      	ldr	r0, [r7, #12]
 8003458:	f7fe fde1 	bl	800201e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d002      	beq.n	8003468 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8003462:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003466:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003468:	6879      	ldr	r1, [r7, #4]
 800346a:	68b8      	ldr	r0, [r7, #8]
 800346c:	f000 fa4a 	bl	8003904 <prvAddCurrentTaskToDelayedList>
	}
 8003470:	bf00      	nop
 8003472:	3718      	adds	r7, #24
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}
 8003478:	200007c8 	.word	0x200007c8

0800347c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b086      	sub	sp, #24
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d109      	bne.n	80034a6 <xTaskRemoveFromEventList+0x2a>
 8003492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003496:	f383 8811 	msr	BASEPRI, r3
 800349a:	f3bf 8f6f 	isb	sy
 800349e:	f3bf 8f4f 	dsb	sy
 80034a2:	60fb      	str	r3, [r7, #12]
 80034a4:	e7fe      	b.n	80034a4 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	3318      	adds	r3, #24
 80034aa:	4618      	mov	r0, r3
 80034ac:	f7fe fe12 	bl	80020d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80034b0:	4b1d      	ldr	r3, [pc, #116]	; (8003528 <xTaskRemoveFromEventList+0xac>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d11d      	bne.n	80034f4 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	3304      	adds	r3, #4
 80034bc:	4618      	mov	r0, r3
 80034be:	f7fe fe09 	bl	80020d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034c6:	4b19      	ldr	r3, [pc, #100]	; (800352c <xTaskRemoveFromEventList+0xb0>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d903      	bls.n	80034d6 <xTaskRemoveFromEventList+0x5a>
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d2:	4a16      	ldr	r2, [pc, #88]	; (800352c <xTaskRemoveFromEventList+0xb0>)
 80034d4:	6013      	str	r3, [r2, #0]
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034da:	4613      	mov	r3, r2
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	4413      	add	r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	4a13      	ldr	r2, [pc, #76]	; (8003530 <xTaskRemoveFromEventList+0xb4>)
 80034e4:	441a      	add	r2, r3
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	3304      	adds	r3, #4
 80034ea:	4619      	mov	r1, r3
 80034ec:	4610      	mov	r0, r2
 80034ee:	f7fe fd96 	bl	800201e <vListInsertEnd>
 80034f2:	e005      	b.n	8003500 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	3318      	adds	r3, #24
 80034f8:	4619      	mov	r1, r3
 80034fa:	480e      	ldr	r0, [pc, #56]	; (8003534 <xTaskRemoveFromEventList+0xb8>)
 80034fc:	f7fe fd8f 	bl	800201e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003504:	4b0c      	ldr	r3, [pc, #48]	; (8003538 <xTaskRemoveFromEventList+0xbc>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800350a:	429a      	cmp	r2, r3
 800350c:	d905      	bls.n	800351a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800350e:	2301      	movs	r3, #1
 8003510:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003512:	4b0a      	ldr	r3, [pc, #40]	; (800353c <xTaskRemoveFromEventList+0xc0>)
 8003514:	2201      	movs	r2, #1
 8003516:	601a      	str	r2, [r3, #0]
 8003518:	e001      	b.n	800351e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800351a:	2300      	movs	r3, #0
 800351c:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800351e:	697b      	ldr	r3, [r7, #20]
}
 8003520:	4618      	mov	r0, r3
 8003522:	3718      	adds	r7, #24
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}
 8003528:	20000cc4 	.word	0x20000cc4
 800352c:	20000ca4 	.word	0x20000ca4
 8003530:	200007cc 	.word	0x200007cc
 8003534:	20000c5c 	.word	0x20000c5c
 8003538:	200007c8 	.word	0x200007c8
 800353c:	20000cb0 	.word	0x20000cb0

08003540 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003540:	b480      	push	{r7}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003548:	4b06      	ldr	r3, [pc, #24]	; (8003564 <vTaskInternalSetTimeOutState+0x24>)
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003550:	4b05      	ldr	r3, [pc, #20]	; (8003568 <vTaskInternalSetTimeOutState+0x28>)
 8003552:	681a      	ldr	r2, [r3, #0]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	605a      	str	r2, [r3, #4]
}
 8003558:	bf00      	nop
 800355a:	370c      	adds	r7, #12
 800355c:	46bd      	mov	sp, r7
 800355e:	bc80      	pop	{r7}
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	20000cb4 	.word	0x20000cb4
 8003568:	20000ca0 	.word	0x20000ca0

0800356c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b088      	sub	sp, #32
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d109      	bne.n	8003590 <xTaskCheckForTimeOut+0x24>
 800357c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003580:	f383 8811 	msr	BASEPRI, r3
 8003584:	f3bf 8f6f 	isb	sy
 8003588:	f3bf 8f4f 	dsb	sy
 800358c:	613b      	str	r3, [r7, #16]
 800358e:	e7fe      	b.n	800358e <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d109      	bne.n	80035aa <xTaskCheckForTimeOut+0x3e>
 8003596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800359a:	f383 8811 	msr	BASEPRI, r3
 800359e:	f3bf 8f6f 	isb	sy
 80035a2:	f3bf 8f4f 	dsb	sy
 80035a6:	60fb      	str	r3, [r7, #12]
 80035a8:	e7fe      	b.n	80035a8 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80035aa:	f000 fdf5 	bl	8004198 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80035ae:	4b1d      	ldr	r3, [pc, #116]	; (8003624 <xTaskCheckForTimeOut+0xb8>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	69ba      	ldr	r2, [r7, #24]
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035c6:	d102      	bne.n	80035ce <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80035c8:	2300      	movs	r3, #0
 80035ca:	61fb      	str	r3, [r7, #28]
 80035cc:	e023      	b.n	8003616 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	4b15      	ldr	r3, [pc, #84]	; (8003628 <xTaskCheckForTimeOut+0xbc>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d007      	beq.n	80035ea <xTaskCheckForTimeOut+0x7e>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	69ba      	ldr	r2, [r7, #24]
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d302      	bcc.n	80035ea <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80035e4:	2301      	movs	r3, #1
 80035e6:	61fb      	str	r3, [r7, #28]
 80035e8:	e015      	b.n	8003616 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	697a      	ldr	r2, [r7, #20]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d20b      	bcs.n	800360c <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	1ad2      	subs	r2, r2, r3
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f7ff ff9d 	bl	8003540 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003606:	2300      	movs	r3, #0
 8003608:	61fb      	str	r3, [r7, #28]
 800360a:	e004      	b.n	8003616 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	2200      	movs	r2, #0
 8003610:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003612:	2301      	movs	r3, #1
 8003614:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003616:	f000 fded 	bl	80041f4 <vPortExitCritical>

	return xReturn;
 800361a:	69fb      	ldr	r3, [r7, #28]
}
 800361c:	4618      	mov	r0, r3
 800361e:	3720      	adds	r7, #32
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}
 8003624:	20000ca0 	.word	0x20000ca0
 8003628:	20000cb4 	.word	0x20000cb4

0800362c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800362c:	b480      	push	{r7}
 800362e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003630:	4b03      	ldr	r3, [pc, #12]	; (8003640 <vTaskMissedYield+0x14>)
 8003632:	2201      	movs	r2, #1
 8003634:	601a      	str	r2, [r3, #0]
}
 8003636:	bf00      	nop
 8003638:	46bd      	mov	sp, r7
 800363a:	bc80      	pop	{r7}
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop
 8003640:	20000cb0 	.word	0x20000cb0

08003644 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b082      	sub	sp, #8
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800364c:	f000 f852 	bl	80036f4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003650:	4b06      	ldr	r3, [pc, #24]	; (800366c <prvIdleTask+0x28>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	2b01      	cmp	r3, #1
 8003656:	d9f9      	bls.n	800364c <prvIdleTask+0x8>
			{
				taskYIELD();
 8003658:	4b05      	ldr	r3, [pc, #20]	; (8003670 <prvIdleTask+0x2c>)
 800365a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800365e:	601a      	str	r2, [r3, #0]
 8003660:	f3bf 8f4f 	dsb	sy
 8003664:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003668:	e7f0      	b.n	800364c <prvIdleTask+0x8>
 800366a:	bf00      	nop
 800366c:	200007cc 	.word	0x200007cc
 8003670:	e000ed04 	.word	0xe000ed04

08003674 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b082      	sub	sp, #8
 8003678:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800367a:	2300      	movs	r3, #0
 800367c:	607b      	str	r3, [r7, #4]
 800367e:	e00c      	b.n	800369a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	4613      	mov	r3, r2
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	4413      	add	r3, r2
 8003688:	009b      	lsls	r3, r3, #2
 800368a:	4a12      	ldr	r2, [pc, #72]	; (80036d4 <prvInitialiseTaskLists+0x60>)
 800368c:	4413      	add	r3, r2
 800368e:	4618      	mov	r0, r3
 8003690:	f7fe fc9a 	bl	8001fc8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	3301      	adds	r3, #1
 8003698:	607b      	str	r3, [r7, #4]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2b37      	cmp	r3, #55	; 0x37
 800369e:	d9ef      	bls.n	8003680 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80036a0:	480d      	ldr	r0, [pc, #52]	; (80036d8 <prvInitialiseTaskLists+0x64>)
 80036a2:	f7fe fc91 	bl	8001fc8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80036a6:	480d      	ldr	r0, [pc, #52]	; (80036dc <prvInitialiseTaskLists+0x68>)
 80036a8:	f7fe fc8e 	bl	8001fc8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80036ac:	480c      	ldr	r0, [pc, #48]	; (80036e0 <prvInitialiseTaskLists+0x6c>)
 80036ae:	f7fe fc8b 	bl	8001fc8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80036b2:	480c      	ldr	r0, [pc, #48]	; (80036e4 <prvInitialiseTaskLists+0x70>)
 80036b4:	f7fe fc88 	bl	8001fc8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80036b8:	480b      	ldr	r0, [pc, #44]	; (80036e8 <prvInitialiseTaskLists+0x74>)
 80036ba:	f7fe fc85 	bl	8001fc8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80036be:	4b0b      	ldr	r3, [pc, #44]	; (80036ec <prvInitialiseTaskLists+0x78>)
 80036c0:	4a05      	ldr	r2, [pc, #20]	; (80036d8 <prvInitialiseTaskLists+0x64>)
 80036c2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80036c4:	4b0a      	ldr	r3, [pc, #40]	; (80036f0 <prvInitialiseTaskLists+0x7c>)
 80036c6:	4a05      	ldr	r2, [pc, #20]	; (80036dc <prvInitialiseTaskLists+0x68>)
 80036c8:	601a      	str	r2, [r3, #0]
}
 80036ca:	bf00      	nop
 80036cc:	3708      	adds	r7, #8
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	200007cc 	.word	0x200007cc
 80036d8:	20000c2c 	.word	0x20000c2c
 80036dc:	20000c40 	.word	0x20000c40
 80036e0:	20000c5c 	.word	0x20000c5c
 80036e4:	20000c70 	.word	0x20000c70
 80036e8:	20000c88 	.word	0x20000c88
 80036ec:	20000c54 	.word	0x20000c54
 80036f0:	20000c58 	.word	0x20000c58

080036f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b082      	sub	sp, #8
 80036f8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80036fa:	e019      	b.n	8003730 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80036fc:	f000 fd4c 	bl	8004198 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003700:	4b0f      	ldr	r3, [pc, #60]	; (8003740 <prvCheckTasksWaitingTermination+0x4c>)
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	68db      	ldr	r3, [r3, #12]
 8003706:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	3304      	adds	r3, #4
 800370c:	4618      	mov	r0, r3
 800370e:	f7fe fce1 	bl	80020d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003712:	4b0c      	ldr	r3, [pc, #48]	; (8003744 <prvCheckTasksWaitingTermination+0x50>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	3b01      	subs	r3, #1
 8003718:	4a0a      	ldr	r2, [pc, #40]	; (8003744 <prvCheckTasksWaitingTermination+0x50>)
 800371a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800371c:	4b0a      	ldr	r3, [pc, #40]	; (8003748 <prvCheckTasksWaitingTermination+0x54>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	3b01      	subs	r3, #1
 8003722:	4a09      	ldr	r2, [pc, #36]	; (8003748 <prvCheckTasksWaitingTermination+0x54>)
 8003724:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003726:	f000 fd65 	bl	80041f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800372a:	6878      	ldr	r0, [r7, #4]
 800372c:	f000 f80e 	bl	800374c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003730:	4b05      	ldr	r3, [pc, #20]	; (8003748 <prvCheckTasksWaitingTermination+0x54>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d1e1      	bne.n	80036fc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003738:	bf00      	nop
 800373a:	3708      	adds	r7, #8
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}
 8003740:	20000c70 	.word	0x20000c70
 8003744:	20000c9c 	.word	0x20000c9c
 8003748:	20000c84 	.word	0x20000c84

0800374c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800374c:	b580      	push	{r7, lr}
 800374e:	b084      	sub	sp, #16
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800375a:	2b00      	cmp	r3, #0
 800375c:	d108      	bne.n	8003770 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003762:	4618      	mov	r0, r3
 8003764:	f000 fed0 	bl	8004508 <vPortFree>
				vPortFree( pxTCB );
 8003768:	6878      	ldr	r0, [r7, #4]
 800376a:	f000 fecd 	bl	8004508 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800376e:	e017      	b.n	80037a0 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003776:	2b01      	cmp	r3, #1
 8003778:	d103      	bne.n	8003782 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f000 fec4 	bl	8004508 <vPortFree>
	}
 8003780:	e00e      	b.n	80037a0 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003788:	2b02      	cmp	r3, #2
 800378a:	d009      	beq.n	80037a0 <prvDeleteTCB+0x54>
 800378c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003790:	f383 8811 	msr	BASEPRI, r3
 8003794:	f3bf 8f6f 	isb	sy
 8003798:	f3bf 8f4f 	dsb	sy
 800379c:	60fb      	str	r3, [r7, #12]
 800379e:	e7fe      	b.n	800379e <prvDeleteTCB+0x52>
	}
 80037a0:	bf00      	nop
 80037a2:	3710      	adds	r7, #16
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}

080037a8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80037a8:	b480      	push	{r7}
 80037aa:	b083      	sub	sp, #12
 80037ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80037ae:	4b0e      	ldr	r3, [pc, #56]	; (80037e8 <prvResetNextTaskUnblockTime+0x40>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d101      	bne.n	80037bc <prvResetNextTaskUnblockTime+0x14>
 80037b8:	2301      	movs	r3, #1
 80037ba:	e000      	b.n	80037be <prvResetNextTaskUnblockTime+0x16>
 80037bc:	2300      	movs	r3, #0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d004      	beq.n	80037cc <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80037c2:	4b0a      	ldr	r3, [pc, #40]	; (80037ec <prvResetNextTaskUnblockTime+0x44>)
 80037c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80037c8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80037ca:	e008      	b.n	80037de <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80037cc:	4b06      	ldr	r3, [pc, #24]	; (80037e8 <prvResetNextTaskUnblockTime+0x40>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	4a04      	ldr	r2, [pc, #16]	; (80037ec <prvResetNextTaskUnblockTime+0x44>)
 80037dc:	6013      	str	r3, [r2, #0]
}
 80037de:	bf00      	nop
 80037e0:	370c      	adds	r7, #12
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bc80      	pop	{r7}
 80037e6:	4770      	bx	lr
 80037e8:	20000c54 	.word	0x20000c54
 80037ec:	20000cbc 	.word	0x20000cbc

080037f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80037f6:	4b0b      	ldr	r3, [pc, #44]	; (8003824 <xTaskGetSchedulerState+0x34>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d102      	bne.n	8003804 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80037fe:	2301      	movs	r3, #1
 8003800:	607b      	str	r3, [r7, #4]
 8003802:	e008      	b.n	8003816 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003804:	4b08      	ldr	r3, [pc, #32]	; (8003828 <xTaskGetSchedulerState+0x38>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d102      	bne.n	8003812 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800380c:	2302      	movs	r3, #2
 800380e:	607b      	str	r3, [r7, #4]
 8003810:	e001      	b.n	8003816 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003812:	2300      	movs	r3, #0
 8003814:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003816:	687b      	ldr	r3, [r7, #4]
	}
 8003818:	4618      	mov	r0, r3
 800381a:	370c      	adds	r7, #12
 800381c:	46bd      	mov	sp, r7
 800381e:	bc80      	pop	{r7}
 8003820:	4770      	bx	lr
 8003822:	bf00      	nop
 8003824:	20000ca8 	.word	0x20000ca8
 8003828:	20000cc4 	.word	0x20000cc4

0800382c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800382c:	b580      	push	{r7, lr}
 800382e:	b086      	sub	sp, #24
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003838:	2300      	movs	r3, #0
 800383a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d054      	beq.n	80038ec <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003842:	4b2d      	ldr	r3, [pc, #180]	; (80038f8 <xTaskPriorityDisinherit+0xcc>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	693a      	ldr	r2, [r7, #16]
 8003848:	429a      	cmp	r2, r3
 800384a:	d009      	beq.n	8003860 <xTaskPriorityDisinherit+0x34>
 800384c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003850:	f383 8811 	msr	BASEPRI, r3
 8003854:	f3bf 8f6f 	isb	sy
 8003858:	f3bf 8f4f 	dsb	sy
 800385c:	60fb      	str	r3, [r7, #12]
 800385e:	e7fe      	b.n	800385e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003864:	2b00      	cmp	r3, #0
 8003866:	d109      	bne.n	800387c <xTaskPriorityDisinherit+0x50>
 8003868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800386c:	f383 8811 	msr	BASEPRI, r3
 8003870:	f3bf 8f6f 	isb	sy
 8003874:	f3bf 8f4f 	dsb	sy
 8003878:	60bb      	str	r3, [r7, #8]
 800387a:	e7fe      	b.n	800387a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003880:	1e5a      	subs	r2, r3, #1
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800388e:	429a      	cmp	r2, r3
 8003890:	d02c      	beq.n	80038ec <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003896:	2b00      	cmp	r3, #0
 8003898:	d128      	bne.n	80038ec <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	3304      	adds	r3, #4
 800389e:	4618      	mov	r0, r3
 80038a0:	f7fe fc18 	bl	80020d4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038b0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038bc:	4b0f      	ldr	r3, [pc, #60]	; (80038fc <xTaskPriorityDisinherit+0xd0>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d903      	bls.n	80038cc <xTaskPriorityDisinherit+0xa0>
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038c8:	4a0c      	ldr	r2, [pc, #48]	; (80038fc <xTaskPriorityDisinherit+0xd0>)
 80038ca:	6013      	str	r3, [r2, #0]
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038d0:	4613      	mov	r3, r2
 80038d2:	009b      	lsls	r3, r3, #2
 80038d4:	4413      	add	r3, r2
 80038d6:	009b      	lsls	r3, r3, #2
 80038d8:	4a09      	ldr	r2, [pc, #36]	; (8003900 <xTaskPriorityDisinherit+0xd4>)
 80038da:	441a      	add	r2, r3
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	3304      	adds	r3, #4
 80038e0:	4619      	mov	r1, r3
 80038e2:	4610      	mov	r0, r2
 80038e4:	f7fe fb9b 	bl	800201e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80038e8:	2301      	movs	r3, #1
 80038ea:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80038ec:	697b      	ldr	r3, [r7, #20]
	}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3718      	adds	r7, #24
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	200007c8 	.word	0x200007c8
 80038fc:	20000ca4 	.word	0x20000ca4
 8003900:	200007cc 	.word	0x200007cc

08003904 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800390e:	4b21      	ldr	r3, [pc, #132]	; (8003994 <prvAddCurrentTaskToDelayedList+0x90>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003914:	4b20      	ldr	r3, [pc, #128]	; (8003998 <prvAddCurrentTaskToDelayedList+0x94>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	3304      	adds	r3, #4
 800391a:	4618      	mov	r0, r3
 800391c:	f7fe fbda 	bl	80020d4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003926:	d10a      	bne.n	800393e <prvAddCurrentTaskToDelayedList+0x3a>
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d007      	beq.n	800393e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800392e:	4b1a      	ldr	r3, [pc, #104]	; (8003998 <prvAddCurrentTaskToDelayedList+0x94>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	3304      	adds	r3, #4
 8003934:	4619      	mov	r1, r3
 8003936:	4819      	ldr	r0, [pc, #100]	; (800399c <prvAddCurrentTaskToDelayedList+0x98>)
 8003938:	f7fe fb71 	bl	800201e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800393c:	e026      	b.n	800398c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800393e:	68fa      	ldr	r2, [r7, #12]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	4413      	add	r3, r2
 8003944:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003946:	4b14      	ldr	r3, [pc, #80]	; (8003998 <prvAddCurrentTaskToDelayedList+0x94>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	68ba      	ldr	r2, [r7, #8]
 800394c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800394e:	68ba      	ldr	r2, [r7, #8]
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	429a      	cmp	r2, r3
 8003954:	d209      	bcs.n	800396a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003956:	4b12      	ldr	r3, [pc, #72]	; (80039a0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	4b0f      	ldr	r3, [pc, #60]	; (8003998 <prvAddCurrentTaskToDelayedList+0x94>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	3304      	adds	r3, #4
 8003960:	4619      	mov	r1, r3
 8003962:	4610      	mov	r0, r2
 8003964:	f7fe fb7e 	bl	8002064 <vListInsert>
}
 8003968:	e010      	b.n	800398c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800396a:	4b0e      	ldr	r3, [pc, #56]	; (80039a4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	4b0a      	ldr	r3, [pc, #40]	; (8003998 <prvAddCurrentTaskToDelayedList+0x94>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	3304      	adds	r3, #4
 8003974:	4619      	mov	r1, r3
 8003976:	4610      	mov	r0, r2
 8003978:	f7fe fb74 	bl	8002064 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800397c:	4b0a      	ldr	r3, [pc, #40]	; (80039a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	68ba      	ldr	r2, [r7, #8]
 8003982:	429a      	cmp	r2, r3
 8003984:	d202      	bcs.n	800398c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003986:	4a08      	ldr	r2, [pc, #32]	; (80039a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	6013      	str	r3, [r2, #0]
}
 800398c:	bf00      	nop
 800398e:	3710      	adds	r7, #16
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}
 8003994:	20000ca0 	.word	0x20000ca0
 8003998:	200007c8 	.word	0x200007c8
 800399c:	20000c88 	.word	0x20000c88
 80039a0:	20000c58 	.word	0x20000c58
 80039a4:	20000c54 	.word	0x20000c54
 80039a8:	20000cbc 	.word	0x20000cbc

080039ac <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b08a      	sub	sp, #40	; 0x28
 80039b0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80039b2:	2300      	movs	r3, #0
 80039b4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80039b6:	f000 fac3 	bl	8003f40 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80039ba:	4b1c      	ldr	r3, [pc, #112]	; (8003a2c <xTimerCreateTimerTask+0x80>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d021      	beq.n	8003a06 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80039c2:	2300      	movs	r3, #0
 80039c4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80039c6:	2300      	movs	r3, #0
 80039c8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80039ca:	1d3a      	adds	r2, r7, #4
 80039cc:	f107 0108 	add.w	r1, r7, #8
 80039d0:	f107 030c 	add.w	r3, r7, #12
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7fe fadd 	bl	8001f94 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80039da:	6879      	ldr	r1, [r7, #4]
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	68fa      	ldr	r2, [r7, #12]
 80039e0:	9202      	str	r2, [sp, #8]
 80039e2:	9301      	str	r3, [sp, #4]
 80039e4:	2302      	movs	r3, #2
 80039e6:	9300      	str	r3, [sp, #0]
 80039e8:	2300      	movs	r3, #0
 80039ea:	460a      	mov	r2, r1
 80039ec:	4910      	ldr	r1, [pc, #64]	; (8003a30 <xTimerCreateTimerTask+0x84>)
 80039ee:	4811      	ldr	r0, [pc, #68]	; (8003a34 <xTimerCreateTimerTask+0x88>)
 80039f0:	f7ff f8f8 	bl	8002be4 <xTaskCreateStatic>
 80039f4:	4602      	mov	r2, r0
 80039f6:	4b10      	ldr	r3, [pc, #64]	; (8003a38 <xTimerCreateTimerTask+0x8c>)
 80039f8:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80039fa:	4b0f      	ldr	r3, [pc, #60]	; (8003a38 <xTimerCreateTimerTask+0x8c>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d001      	beq.n	8003a06 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003a02:	2301      	movs	r3, #1
 8003a04:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d109      	bne.n	8003a20 <xTimerCreateTimerTask+0x74>
 8003a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a10:	f383 8811 	msr	BASEPRI, r3
 8003a14:	f3bf 8f6f 	isb	sy
 8003a18:	f3bf 8f4f 	dsb	sy
 8003a1c:	613b      	str	r3, [r7, #16]
 8003a1e:	e7fe      	b.n	8003a1e <xTimerCreateTimerTask+0x72>
	return xReturn;
 8003a20:	697b      	ldr	r3, [r7, #20]
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3718      	adds	r7, #24
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	20000cf8 	.word	0x20000cf8
 8003a30:	08008db8 	.word	0x08008db8
 8003a34:	08003b55 	.word	0x08003b55
 8003a38:	20000cfc 	.word	0x20000cfc

08003a3c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b08a      	sub	sp, #40	; 0x28
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	607a      	str	r2, [r7, #4]
 8003a48:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d109      	bne.n	8003a68 <xTimerGenericCommand+0x2c>
 8003a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a58:	f383 8811 	msr	BASEPRI, r3
 8003a5c:	f3bf 8f6f 	isb	sy
 8003a60:	f3bf 8f4f 	dsb	sy
 8003a64:	623b      	str	r3, [r7, #32]
 8003a66:	e7fe      	b.n	8003a66 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003a68:	4b19      	ldr	r3, [pc, #100]	; (8003ad0 <xTimerGenericCommand+0x94>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d02a      	beq.n	8003ac6 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	2b05      	cmp	r3, #5
 8003a80:	dc18      	bgt.n	8003ab4 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003a82:	f7ff feb5 	bl	80037f0 <xTaskGetSchedulerState>
 8003a86:	4603      	mov	r3, r0
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d109      	bne.n	8003aa0 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003a8c:	4b10      	ldr	r3, [pc, #64]	; (8003ad0 <xTimerGenericCommand+0x94>)
 8003a8e:	6818      	ldr	r0, [r3, #0]
 8003a90:	f107 0110 	add.w	r1, r7, #16
 8003a94:	2300      	movs	r3, #0
 8003a96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a98:	f7fe fcce 	bl	8002438 <xQueueGenericSend>
 8003a9c:	6278      	str	r0, [r7, #36]	; 0x24
 8003a9e:	e012      	b.n	8003ac6 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003aa0:	4b0b      	ldr	r3, [pc, #44]	; (8003ad0 <xTimerGenericCommand+0x94>)
 8003aa2:	6818      	ldr	r0, [r3, #0]
 8003aa4:	f107 0110 	add.w	r1, r7, #16
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f7fe fcc4 	bl	8002438 <xQueueGenericSend>
 8003ab0:	6278      	str	r0, [r7, #36]	; 0x24
 8003ab2:	e008      	b.n	8003ac6 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003ab4:	4b06      	ldr	r3, [pc, #24]	; (8003ad0 <xTimerGenericCommand+0x94>)
 8003ab6:	6818      	ldr	r0, [r3, #0]
 8003ab8:	f107 0110 	add.w	r1, r7, #16
 8003abc:	2300      	movs	r3, #0
 8003abe:	683a      	ldr	r2, [r7, #0]
 8003ac0:	f7fe fdb4 	bl	800262c <xQueueGenericSendFromISR>
 8003ac4:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3728      	adds	r7, #40	; 0x28
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	20000cf8 	.word	0x20000cf8

08003ad4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b088      	sub	sp, #32
 8003ad8:	af02      	add	r7, sp, #8
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003ade:	4b1c      	ldr	r3, [pc, #112]	; (8003b50 <prvProcessExpiredTimer+0x7c>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	68db      	ldr	r3, [r3, #12]
 8003ae6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	3304      	adds	r3, #4
 8003aec:	4618      	mov	r0, r3
 8003aee:	f7fe faf1 	bl	80020d4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	69db      	ldr	r3, [r3, #28]
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d121      	bne.n	8003b3e <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	699a      	ldr	r2, [r3, #24]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	18d1      	adds	r1, r2, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	683a      	ldr	r2, [r7, #0]
 8003b06:	6978      	ldr	r0, [r7, #20]
 8003b08:	f000 f8c8 	bl	8003c9c <prvInsertTimerInActiveList>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d015      	beq.n	8003b3e <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003b12:	2300      	movs	r3, #0
 8003b14:	9300      	str	r3, [sp, #0]
 8003b16:	2300      	movs	r3, #0
 8003b18:	687a      	ldr	r2, [r7, #4]
 8003b1a:	2100      	movs	r1, #0
 8003b1c:	6978      	ldr	r0, [r7, #20]
 8003b1e:	f7ff ff8d 	bl	8003a3c <xTimerGenericCommand>
 8003b22:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d109      	bne.n	8003b3e <prvProcessExpiredTimer+0x6a>
 8003b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b2e:	f383 8811 	msr	BASEPRI, r3
 8003b32:	f3bf 8f6f 	isb	sy
 8003b36:	f3bf 8f4f 	dsb	sy
 8003b3a:	60fb      	str	r3, [r7, #12]
 8003b3c:	e7fe      	b.n	8003b3c <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b42:	6978      	ldr	r0, [r7, #20]
 8003b44:	4798      	blx	r3
}
 8003b46:	bf00      	nop
 8003b48:	3718      	adds	r7, #24
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	20000cf0 	.word	0x20000cf0

08003b54 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003b5c:	f107 0308 	add.w	r3, r7, #8
 8003b60:	4618      	mov	r0, r3
 8003b62:	f000 f857 	bl	8003c14 <prvGetNextExpireTime>
 8003b66:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	4619      	mov	r1, r3
 8003b6c:	68f8      	ldr	r0, [r7, #12]
 8003b6e:	f000 f803 	bl	8003b78 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003b72:	f000 f8d5 	bl	8003d20 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003b76:	e7f1      	b.n	8003b5c <prvTimerTask+0x8>

08003b78 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003b82:	f7ff fa5b 	bl	800303c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003b86:	f107 0308 	add.w	r3, r7, #8
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f000 f866 	bl	8003c5c <prvSampleTimeNow>
 8003b90:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d130      	bne.n	8003bfa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d10a      	bne.n	8003bb4 <prvProcessTimerOrBlockTask+0x3c>
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d806      	bhi.n	8003bb4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003ba6:	f7ff fa57 	bl	8003058 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003baa:	68f9      	ldr	r1, [r7, #12]
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f7ff ff91 	bl	8003ad4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003bb2:	e024      	b.n	8003bfe <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d008      	beq.n	8003bcc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003bba:	4b13      	ldr	r3, [pc, #76]	; (8003c08 <prvProcessTimerOrBlockTask+0x90>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	bf0c      	ite	eq
 8003bc4:	2301      	moveq	r3, #1
 8003bc6:	2300      	movne	r3, #0
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003bcc:	4b0f      	ldr	r3, [pc, #60]	; (8003c0c <prvProcessTimerOrBlockTask+0x94>)
 8003bce:	6818      	ldr	r0, [r3, #0]
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	1ad3      	subs	r3, r2, r3
 8003bd6:	683a      	ldr	r2, [r7, #0]
 8003bd8:	4619      	mov	r1, r3
 8003bda:	f7fe ffcf 	bl	8002b7c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003bde:	f7ff fa3b 	bl	8003058 <xTaskResumeAll>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d10a      	bne.n	8003bfe <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003be8:	4b09      	ldr	r3, [pc, #36]	; (8003c10 <prvProcessTimerOrBlockTask+0x98>)
 8003bea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bee:	601a      	str	r2, [r3, #0]
 8003bf0:	f3bf 8f4f 	dsb	sy
 8003bf4:	f3bf 8f6f 	isb	sy
}
 8003bf8:	e001      	b.n	8003bfe <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003bfa:	f7ff fa2d 	bl	8003058 <xTaskResumeAll>
}
 8003bfe:	bf00      	nop
 8003c00:	3710      	adds	r7, #16
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	20000cf4 	.word	0x20000cf4
 8003c0c:	20000cf8 	.word	0x20000cf8
 8003c10:	e000ed04 	.word	0xe000ed04

08003c14 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003c14:	b480      	push	{r7}
 8003c16:	b085      	sub	sp, #20
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003c1c:	4b0e      	ldr	r3, [pc, #56]	; (8003c58 <prvGetNextExpireTime+0x44>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	bf0c      	ite	eq
 8003c26:	2301      	moveq	r3, #1
 8003c28:	2300      	movne	r3, #0
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	461a      	mov	r2, r3
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d105      	bne.n	8003c46 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003c3a:	4b07      	ldr	r3, [pc, #28]	; (8003c58 <prvGetNextExpireTime+0x44>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	60fb      	str	r3, [r7, #12]
 8003c44:	e001      	b.n	8003c4a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003c46:	2300      	movs	r3, #0
 8003c48:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3714      	adds	r7, #20
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bc80      	pop	{r7}
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop
 8003c58:	20000cf0 	.word	0x20000cf0

08003c5c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003c64:	f7ff fa94 	bl	8003190 <xTaskGetTickCount>
 8003c68:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003c6a:	4b0b      	ldr	r3, [pc, #44]	; (8003c98 <prvSampleTimeNow+0x3c>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	68fa      	ldr	r2, [r7, #12]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d205      	bcs.n	8003c80 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003c74:	f000 f904 	bl	8003e80 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	601a      	str	r2, [r3, #0]
 8003c7e:	e002      	b.n	8003c86 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2200      	movs	r2, #0
 8003c84:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003c86:	4a04      	ldr	r2, [pc, #16]	; (8003c98 <prvSampleTimeNow+0x3c>)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3710      	adds	r7, #16
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
 8003c96:	bf00      	nop
 8003c98:	20000d00 	.word	0x20000d00

08003c9c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b086      	sub	sp, #24
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	60b9      	str	r1, [r7, #8]
 8003ca6:	607a      	str	r2, [r7, #4]
 8003ca8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003caa:	2300      	movs	r3, #0
 8003cac:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	68ba      	ldr	r2, [r7, #8]
 8003cb2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	68fa      	ldr	r2, [r7, #12]
 8003cb8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003cba:	68ba      	ldr	r2, [r7, #8]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d812      	bhi.n	8003ce8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	1ad2      	subs	r2, r2, r3
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	699b      	ldr	r3, [r3, #24]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d302      	bcc.n	8003cd6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	617b      	str	r3, [r7, #20]
 8003cd4:	e01b      	b.n	8003d0e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003cd6:	4b10      	ldr	r3, [pc, #64]	; (8003d18 <prvInsertTimerInActiveList+0x7c>)
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	3304      	adds	r3, #4
 8003cde:	4619      	mov	r1, r3
 8003ce0:	4610      	mov	r0, r2
 8003ce2:	f7fe f9bf 	bl	8002064 <vListInsert>
 8003ce6:	e012      	b.n	8003d0e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003ce8:	687a      	ldr	r2, [r7, #4]
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d206      	bcs.n	8003cfe <prvInsertTimerInActiveList+0x62>
 8003cf0:	68ba      	ldr	r2, [r7, #8]
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d302      	bcc.n	8003cfe <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	617b      	str	r3, [r7, #20]
 8003cfc:	e007      	b.n	8003d0e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003cfe:	4b07      	ldr	r3, [pc, #28]	; (8003d1c <prvInsertTimerInActiveList+0x80>)
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	3304      	adds	r3, #4
 8003d06:	4619      	mov	r1, r3
 8003d08:	4610      	mov	r0, r2
 8003d0a:	f7fe f9ab 	bl	8002064 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003d0e:	697b      	ldr	r3, [r7, #20]
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3718      	adds	r7, #24
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	20000cf4 	.word	0x20000cf4
 8003d1c:	20000cf0 	.word	0x20000cf0

08003d20 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b08e      	sub	sp, #56	; 0x38
 8003d24:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003d26:	e099      	b.n	8003e5c <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	da17      	bge.n	8003d5e <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003d2e:	1d3b      	adds	r3, r7, #4
 8003d30:	3304      	adds	r3, #4
 8003d32:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d109      	bne.n	8003d4e <prvProcessReceivedCommands+0x2e>
 8003d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d3e:	f383 8811 	msr	BASEPRI, r3
 8003d42:	f3bf 8f6f 	isb	sy
 8003d46:	f3bf 8f4f 	dsb	sy
 8003d4a:	61fb      	str	r3, [r7, #28]
 8003d4c:	e7fe      	b.n	8003d4c <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003d4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d54:	6850      	ldr	r0, [r2, #4]
 8003d56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d58:	6892      	ldr	r2, [r2, #8]
 8003d5a:	4611      	mov	r1, r2
 8003d5c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	db7a      	blt.n	8003e5a <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d6a:	695b      	ldr	r3, [r3, #20]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d004      	beq.n	8003d7a <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003d70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d72:	3304      	adds	r3, #4
 8003d74:	4618      	mov	r0, r3
 8003d76:	f7fe f9ad 	bl	80020d4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003d7a:	463b      	mov	r3, r7
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f7ff ff6d 	bl	8003c5c <prvSampleTimeNow>
 8003d82:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2b09      	cmp	r3, #9
 8003d88:	d868      	bhi.n	8003e5c <prvProcessReceivedCommands+0x13c>
 8003d8a:	a201      	add	r2, pc, #4	; (adr r2, 8003d90 <prvProcessReceivedCommands+0x70>)
 8003d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d90:	08003db9 	.word	0x08003db9
 8003d94:	08003db9 	.word	0x08003db9
 8003d98:	08003db9 	.word	0x08003db9
 8003d9c:	08003e5d 	.word	0x08003e5d
 8003da0:	08003e13 	.word	0x08003e13
 8003da4:	08003e49 	.word	0x08003e49
 8003da8:	08003db9 	.word	0x08003db9
 8003dac:	08003db9 	.word	0x08003db9
 8003db0:	08003e5d 	.word	0x08003e5d
 8003db4:	08003e13 	.word	0x08003e13
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003db8:	68ba      	ldr	r2, [r7, #8]
 8003dba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dbc:	699b      	ldr	r3, [r3, #24]
 8003dbe:	18d1      	adds	r1, r2, r3
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dc4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003dc6:	f7ff ff69 	bl	8003c9c <prvInsertTimerInActiveList>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d045      	beq.n	8003e5c <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003dd6:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dda:	69db      	ldr	r3, [r3, #28]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d13d      	bne.n	8003e5c <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003de0:	68ba      	ldr	r2, [r7, #8]
 8003de2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003de4:	699b      	ldr	r3, [r3, #24]
 8003de6:	441a      	add	r2, r3
 8003de8:	2300      	movs	r3, #0
 8003dea:	9300      	str	r3, [sp, #0]
 8003dec:	2300      	movs	r3, #0
 8003dee:	2100      	movs	r1, #0
 8003df0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003df2:	f7ff fe23 	bl	8003a3c <xTimerGenericCommand>
 8003df6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8003df8:	6a3b      	ldr	r3, [r7, #32]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d12e      	bne.n	8003e5c <prvProcessReceivedCommands+0x13c>
 8003dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e02:	f383 8811 	msr	BASEPRI, r3
 8003e06:	f3bf 8f6f 	isb	sy
 8003e0a:	f3bf 8f4f 	dsb	sy
 8003e0e:	61bb      	str	r3, [r7, #24]
 8003e10:	e7fe      	b.n	8003e10 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003e12:	68ba      	ldr	r2, [r7, #8]
 8003e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e16:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e1a:	699b      	ldr	r3, [r3, #24]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d109      	bne.n	8003e34 <prvProcessReceivedCommands+0x114>
 8003e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e24:	f383 8811 	msr	BASEPRI, r3
 8003e28:	f3bf 8f6f 	isb	sy
 8003e2c:	f3bf 8f4f 	dsb	sy
 8003e30:	617b      	str	r3, [r7, #20]
 8003e32:	e7fe      	b.n	8003e32 <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e36:	699a      	ldr	r2, [r3, #24]
 8003e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e3a:	18d1      	adds	r1, r2, r3
 8003e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003e42:	f7ff ff2b 	bl	8003c9c <prvInsertTimerInActiveList>
					break;
 8003e46:	e009      	b.n	8003e5c <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8003e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e4a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d104      	bne.n	8003e5c <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 8003e52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003e54:	f000 fb58 	bl	8004508 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003e58:	e000      	b.n	8003e5c <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8003e5a:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003e5c:	4b07      	ldr	r3, [pc, #28]	; (8003e7c <prvProcessReceivedCommands+0x15c>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	1d39      	adds	r1, r7, #4
 8003e62:	2200      	movs	r2, #0
 8003e64:	4618      	mov	r0, r3
 8003e66:	f7fe fc75 	bl	8002754 <xQueueReceive>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	f47f af5b 	bne.w	8003d28 <prvProcessReceivedCommands+0x8>
	}
}
 8003e72:	bf00      	nop
 8003e74:	3730      	adds	r7, #48	; 0x30
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	20000cf8 	.word	0x20000cf8

08003e80 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b088      	sub	sp, #32
 8003e84:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003e86:	e044      	b.n	8003f12 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003e88:	4b2b      	ldr	r3, [pc, #172]	; (8003f38 <prvSwitchTimerLists+0xb8>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003e92:	4b29      	ldr	r3, [pc, #164]	; (8003f38 <prvSwitchTimerLists+0xb8>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	3304      	adds	r3, #4
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f7fe f917 	bl	80020d4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eaa:	68f8      	ldr	r0, [r7, #12]
 8003eac:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	69db      	ldr	r3, [r3, #28]
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d12d      	bne.n	8003f12 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	699b      	ldr	r3, [r3, #24]
 8003eba:	693a      	ldr	r2, [r7, #16]
 8003ebc:	4413      	add	r3, r2
 8003ebe:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8003ec0:	68ba      	ldr	r2, [r7, #8]
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d90e      	bls.n	8003ee6 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	68ba      	ldr	r2, [r7, #8]
 8003ecc:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	68fa      	ldr	r2, [r7, #12]
 8003ed2:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003ed4:	4b18      	ldr	r3, [pc, #96]	; (8003f38 <prvSwitchTimerLists+0xb8>)
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	3304      	adds	r3, #4
 8003edc:	4619      	mov	r1, r3
 8003ede:	4610      	mov	r0, r2
 8003ee0:	f7fe f8c0 	bl	8002064 <vListInsert>
 8003ee4:	e015      	b.n	8003f12 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	9300      	str	r3, [sp, #0]
 8003eea:	2300      	movs	r3, #0
 8003eec:	693a      	ldr	r2, [r7, #16]
 8003eee:	2100      	movs	r1, #0
 8003ef0:	68f8      	ldr	r0, [r7, #12]
 8003ef2:	f7ff fda3 	bl	8003a3c <xTimerGenericCommand>
 8003ef6:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d109      	bne.n	8003f12 <prvSwitchTimerLists+0x92>
 8003efe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f02:	f383 8811 	msr	BASEPRI, r3
 8003f06:	f3bf 8f6f 	isb	sy
 8003f0a:	f3bf 8f4f 	dsb	sy
 8003f0e:	603b      	str	r3, [r7, #0]
 8003f10:	e7fe      	b.n	8003f10 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003f12:	4b09      	ldr	r3, [pc, #36]	; (8003f38 <prvSwitchTimerLists+0xb8>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1b5      	bne.n	8003e88 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8003f1c:	4b06      	ldr	r3, [pc, #24]	; (8003f38 <prvSwitchTimerLists+0xb8>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8003f22:	4b06      	ldr	r3, [pc, #24]	; (8003f3c <prvSwitchTimerLists+0xbc>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a04      	ldr	r2, [pc, #16]	; (8003f38 <prvSwitchTimerLists+0xb8>)
 8003f28:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8003f2a:	4a04      	ldr	r2, [pc, #16]	; (8003f3c <prvSwitchTimerLists+0xbc>)
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	6013      	str	r3, [r2, #0]
}
 8003f30:	bf00      	nop
 8003f32:	3718      	adds	r7, #24
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}
 8003f38:	20000cf0 	.word	0x20000cf0
 8003f3c:	20000cf4 	.word	0x20000cf4

08003f40 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b082      	sub	sp, #8
 8003f44:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003f46:	f000 f927 	bl	8004198 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003f4a:	4b15      	ldr	r3, [pc, #84]	; (8003fa0 <prvCheckForValidListAndQueue+0x60>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d120      	bne.n	8003f94 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8003f52:	4814      	ldr	r0, [pc, #80]	; (8003fa4 <prvCheckForValidListAndQueue+0x64>)
 8003f54:	f7fe f838 	bl	8001fc8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003f58:	4813      	ldr	r0, [pc, #76]	; (8003fa8 <prvCheckForValidListAndQueue+0x68>)
 8003f5a:	f7fe f835 	bl	8001fc8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003f5e:	4b13      	ldr	r3, [pc, #76]	; (8003fac <prvCheckForValidListAndQueue+0x6c>)
 8003f60:	4a10      	ldr	r2, [pc, #64]	; (8003fa4 <prvCheckForValidListAndQueue+0x64>)
 8003f62:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003f64:	4b12      	ldr	r3, [pc, #72]	; (8003fb0 <prvCheckForValidListAndQueue+0x70>)
 8003f66:	4a10      	ldr	r2, [pc, #64]	; (8003fa8 <prvCheckForValidListAndQueue+0x68>)
 8003f68:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	9300      	str	r3, [sp, #0]
 8003f6e:	4b11      	ldr	r3, [pc, #68]	; (8003fb4 <prvCheckForValidListAndQueue+0x74>)
 8003f70:	4a11      	ldr	r2, [pc, #68]	; (8003fb8 <prvCheckForValidListAndQueue+0x78>)
 8003f72:	2110      	movs	r1, #16
 8003f74:	200a      	movs	r0, #10
 8003f76:	f7fe f93f 	bl	80021f8 <xQueueGenericCreateStatic>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	4b08      	ldr	r3, [pc, #32]	; (8003fa0 <prvCheckForValidListAndQueue+0x60>)
 8003f7e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003f80:	4b07      	ldr	r3, [pc, #28]	; (8003fa0 <prvCheckForValidListAndQueue+0x60>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d005      	beq.n	8003f94 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003f88:	4b05      	ldr	r3, [pc, #20]	; (8003fa0 <prvCheckForValidListAndQueue+0x60>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	490b      	ldr	r1, [pc, #44]	; (8003fbc <prvCheckForValidListAndQueue+0x7c>)
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f7fe fdcc 	bl	8002b2c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003f94:	f000 f92e 	bl	80041f4 <vPortExitCritical>
}
 8003f98:	bf00      	nop
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	20000cf8 	.word	0x20000cf8
 8003fa4:	20000cc8 	.word	0x20000cc8
 8003fa8:	20000cdc 	.word	0x20000cdc
 8003fac:	20000cf0 	.word	0x20000cf0
 8003fb0:	20000cf4 	.word	0x20000cf4
 8003fb4:	20000da4 	.word	0x20000da4
 8003fb8:	20000d04 	.word	0x20000d04
 8003fbc:	08008dc0 	.word	0x08008dc0

08003fc0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b085      	sub	sp, #20
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	3b04      	subs	r3, #4
 8003fd0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003fd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	3b04      	subs	r3, #4
 8003fde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	f023 0201 	bic.w	r2, r3, #1
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	3b04      	subs	r3, #4
 8003fee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003ff0:	4a08      	ldr	r2, [pc, #32]	; (8004014 <pxPortInitialiseStack+0x54>)
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	3b14      	subs	r3, #20
 8003ffa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	3b20      	subs	r3, #32
 8004006:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004008:	68fb      	ldr	r3, [r7, #12]
}
 800400a:	4618      	mov	r0, r3
 800400c:	3714      	adds	r7, #20
 800400e:	46bd      	mov	sp, r7
 8004010:	bc80      	pop	{r7}
 8004012:	4770      	bx	lr
 8004014:	08004019 	.word	0x08004019

08004018 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004018:	b480      	push	{r7}
 800401a:	b085      	sub	sp, #20
 800401c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800401e:	2300      	movs	r3, #0
 8004020:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004022:	4b10      	ldr	r3, [pc, #64]	; (8004064 <prvTaskExitError+0x4c>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800402a:	d009      	beq.n	8004040 <prvTaskExitError+0x28>
 800402c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004030:	f383 8811 	msr	BASEPRI, r3
 8004034:	f3bf 8f6f 	isb	sy
 8004038:	f3bf 8f4f 	dsb	sy
 800403c:	60fb      	str	r3, [r7, #12]
 800403e:	e7fe      	b.n	800403e <prvTaskExitError+0x26>
 8004040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004044:	f383 8811 	msr	BASEPRI, r3
 8004048:	f3bf 8f6f 	isb	sy
 800404c:	f3bf 8f4f 	dsb	sy
 8004050:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004052:	bf00      	nop
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d0fc      	beq.n	8004054 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800405a:	bf00      	nop
 800405c:	3714      	adds	r7, #20
 800405e:	46bd      	mov	sp, r7
 8004060:	bc80      	pop	{r7}
 8004062:	4770      	bx	lr
 8004064:	20000008 	.word	0x20000008
	...

08004070 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004070:	4b07      	ldr	r3, [pc, #28]	; (8004090 <pxCurrentTCBConst2>)
 8004072:	6819      	ldr	r1, [r3, #0]
 8004074:	6808      	ldr	r0, [r1, #0]
 8004076:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800407a:	f380 8809 	msr	PSP, r0
 800407e:	f3bf 8f6f 	isb	sy
 8004082:	f04f 0000 	mov.w	r0, #0
 8004086:	f380 8811 	msr	BASEPRI, r0
 800408a:	f04e 0e0d 	orr.w	lr, lr, #13
 800408e:	4770      	bx	lr

08004090 <pxCurrentTCBConst2>:
 8004090:	200007c8 	.word	0x200007c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004094:	bf00      	nop
 8004096:	bf00      	nop

08004098 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004098:	4806      	ldr	r0, [pc, #24]	; (80040b4 <prvPortStartFirstTask+0x1c>)
 800409a:	6800      	ldr	r0, [r0, #0]
 800409c:	6800      	ldr	r0, [r0, #0]
 800409e:	f380 8808 	msr	MSP, r0
 80040a2:	b662      	cpsie	i
 80040a4:	b661      	cpsie	f
 80040a6:	f3bf 8f4f 	dsb	sy
 80040aa:	f3bf 8f6f 	isb	sy
 80040ae:	df00      	svc	0
 80040b0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80040b2:	bf00      	nop
 80040b4:	e000ed08 	.word	0xe000ed08

080040b8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b084      	sub	sp, #16
 80040bc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80040be:	4b31      	ldr	r3, [pc, #196]	; (8004184 <xPortStartScheduler+0xcc>)
 80040c0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	b2db      	uxtb	r3, r3
 80040c8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	22ff      	movs	r2, #255	; 0xff
 80040ce:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	781b      	ldrb	r3, [r3, #0]
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80040d8:	78fb      	ldrb	r3, [r7, #3]
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80040e0:	b2da      	uxtb	r2, r3
 80040e2:	4b29      	ldr	r3, [pc, #164]	; (8004188 <xPortStartScheduler+0xd0>)
 80040e4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80040e6:	4b29      	ldr	r3, [pc, #164]	; (800418c <xPortStartScheduler+0xd4>)
 80040e8:	2207      	movs	r2, #7
 80040ea:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80040ec:	e009      	b.n	8004102 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80040ee:	4b27      	ldr	r3, [pc, #156]	; (800418c <xPortStartScheduler+0xd4>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	3b01      	subs	r3, #1
 80040f4:	4a25      	ldr	r2, [pc, #148]	; (800418c <xPortStartScheduler+0xd4>)
 80040f6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80040f8:	78fb      	ldrb	r3, [r7, #3]
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	005b      	lsls	r3, r3, #1
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004102:	78fb      	ldrb	r3, [r7, #3]
 8004104:	b2db      	uxtb	r3, r3
 8004106:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800410a:	2b80      	cmp	r3, #128	; 0x80
 800410c:	d0ef      	beq.n	80040ee <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800410e:	4b1f      	ldr	r3, [pc, #124]	; (800418c <xPortStartScheduler+0xd4>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f1c3 0307 	rsb	r3, r3, #7
 8004116:	2b04      	cmp	r3, #4
 8004118:	d009      	beq.n	800412e <xPortStartScheduler+0x76>
 800411a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800411e:	f383 8811 	msr	BASEPRI, r3
 8004122:	f3bf 8f6f 	isb	sy
 8004126:	f3bf 8f4f 	dsb	sy
 800412a:	60bb      	str	r3, [r7, #8]
 800412c:	e7fe      	b.n	800412c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800412e:	4b17      	ldr	r3, [pc, #92]	; (800418c <xPortStartScheduler+0xd4>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	021b      	lsls	r3, r3, #8
 8004134:	4a15      	ldr	r2, [pc, #84]	; (800418c <xPortStartScheduler+0xd4>)
 8004136:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004138:	4b14      	ldr	r3, [pc, #80]	; (800418c <xPortStartScheduler+0xd4>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004140:	4a12      	ldr	r2, [pc, #72]	; (800418c <xPortStartScheduler+0xd4>)
 8004142:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	b2da      	uxtb	r2, r3
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800414c:	4b10      	ldr	r3, [pc, #64]	; (8004190 <xPortStartScheduler+0xd8>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a0f      	ldr	r2, [pc, #60]	; (8004190 <xPortStartScheduler+0xd8>)
 8004152:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004156:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004158:	4b0d      	ldr	r3, [pc, #52]	; (8004190 <xPortStartScheduler+0xd8>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a0c      	ldr	r2, [pc, #48]	; (8004190 <xPortStartScheduler+0xd8>)
 800415e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004162:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004164:	f000 f8b0 	bl	80042c8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004168:	4b0a      	ldr	r3, [pc, #40]	; (8004194 <xPortStartScheduler+0xdc>)
 800416a:	2200      	movs	r2, #0
 800416c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800416e:	f7ff ff93 	bl	8004098 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004172:	f7ff f8d9 	bl	8003328 <vTaskSwitchContext>
	prvTaskExitError();
 8004176:	f7ff ff4f 	bl	8004018 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800417a:	2300      	movs	r3, #0
}
 800417c:	4618      	mov	r0, r3
 800417e:	3710      	adds	r7, #16
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}
 8004184:	e000e400 	.word	0xe000e400
 8004188:	20000df4 	.word	0x20000df4
 800418c:	20000df8 	.word	0x20000df8
 8004190:	e000ed20 	.word	0xe000ed20
 8004194:	20000008 	.word	0x20000008

08004198 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
 800419e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041a2:	f383 8811 	msr	BASEPRI, r3
 80041a6:	f3bf 8f6f 	isb	sy
 80041aa:	f3bf 8f4f 	dsb	sy
 80041ae:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80041b0:	4b0e      	ldr	r3, [pc, #56]	; (80041ec <vPortEnterCritical+0x54>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	3301      	adds	r3, #1
 80041b6:	4a0d      	ldr	r2, [pc, #52]	; (80041ec <vPortEnterCritical+0x54>)
 80041b8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80041ba:	4b0c      	ldr	r3, [pc, #48]	; (80041ec <vPortEnterCritical+0x54>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d10e      	bne.n	80041e0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80041c2:	4b0b      	ldr	r3, [pc, #44]	; (80041f0 <vPortEnterCritical+0x58>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d009      	beq.n	80041e0 <vPortEnterCritical+0x48>
 80041cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041d0:	f383 8811 	msr	BASEPRI, r3
 80041d4:	f3bf 8f6f 	isb	sy
 80041d8:	f3bf 8f4f 	dsb	sy
 80041dc:	603b      	str	r3, [r7, #0]
 80041de:	e7fe      	b.n	80041de <vPortEnterCritical+0x46>
	}
}
 80041e0:	bf00      	nop
 80041e2:	370c      	adds	r7, #12
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bc80      	pop	{r7}
 80041e8:	4770      	bx	lr
 80041ea:	bf00      	nop
 80041ec:	20000008 	.word	0x20000008
 80041f0:	e000ed04 	.word	0xe000ed04

080041f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80041f4:	b480      	push	{r7}
 80041f6:	b083      	sub	sp, #12
 80041f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80041fa:	4b10      	ldr	r3, [pc, #64]	; (800423c <vPortExitCritical+0x48>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d109      	bne.n	8004216 <vPortExitCritical+0x22>
 8004202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004206:	f383 8811 	msr	BASEPRI, r3
 800420a:	f3bf 8f6f 	isb	sy
 800420e:	f3bf 8f4f 	dsb	sy
 8004212:	607b      	str	r3, [r7, #4]
 8004214:	e7fe      	b.n	8004214 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8004216:	4b09      	ldr	r3, [pc, #36]	; (800423c <vPortExitCritical+0x48>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	3b01      	subs	r3, #1
 800421c:	4a07      	ldr	r2, [pc, #28]	; (800423c <vPortExitCritical+0x48>)
 800421e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004220:	4b06      	ldr	r3, [pc, #24]	; (800423c <vPortExitCritical+0x48>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d104      	bne.n	8004232 <vPortExitCritical+0x3e>
 8004228:	2300      	movs	r3, #0
 800422a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8004232:	bf00      	nop
 8004234:	370c      	adds	r7, #12
 8004236:	46bd      	mov	sp, r7
 8004238:	bc80      	pop	{r7}
 800423a:	4770      	bx	lr
 800423c:	20000008 	.word	0x20000008

08004240 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004240:	f3ef 8009 	mrs	r0, PSP
 8004244:	f3bf 8f6f 	isb	sy
 8004248:	4b0d      	ldr	r3, [pc, #52]	; (8004280 <pxCurrentTCBConst>)
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004250:	6010      	str	r0, [r2, #0]
 8004252:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004256:	f04f 0050 	mov.w	r0, #80	; 0x50
 800425a:	f380 8811 	msr	BASEPRI, r0
 800425e:	f7ff f863 	bl	8003328 <vTaskSwitchContext>
 8004262:	f04f 0000 	mov.w	r0, #0
 8004266:	f380 8811 	msr	BASEPRI, r0
 800426a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800426e:	6819      	ldr	r1, [r3, #0]
 8004270:	6808      	ldr	r0, [r1, #0]
 8004272:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004276:	f380 8809 	msr	PSP, r0
 800427a:	f3bf 8f6f 	isb	sy
 800427e:	4770      	bx	lr

08004280 <pxCurrentTCBConst>:
 8004280:	200007c8 	.word	0x200007c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004284:	bf00      	nop
 8004286:	bf00      	nop

08004288 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b082      	sub	sp, #8
 800428c:	af00      	add	r7, sp, #0
	__asm volatile
 800428e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004292:	f383 8811 	msr	BASEPRI, r3
 8004296:	f3bf 8f6f 	isb	sy
 800429a:	f3bf 8f4f 	dsb	sy
 800429e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80042a0:	f7fe ff84 	bl	80031ac <xTaskIncrementTick>
 80042a4:	4603      	mov	r3, r0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d003      	beq.n	80042b2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80042aa:	4b06      	ldr	r3, [pc, #24]	; (80042c4 <SysTick_Handler+0x3c>)
 80042ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042b0:	601a      	str	r2, [r3, #0]
 80042b2:	2300      	movs	r3, #0
 80042b4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80042bc:	bf00      	nop
 80042be:	3708      	adds	r7, #8
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	e000ed04 	.word	0xe000ed04

080042c8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80042c8:	b480      	push	{r7}
 80042ca:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80042cc:	4b0a      	ldr	r3, [pc, #40]	; (80042f8 <vPortSetupTimerInterrupt+0x30>)
 80042ce:	2200      	movs	r2, #0
 80042d0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80042d2:	4b0a      	ldr	r3, [pc, #40]	; (80042fc <vPortSetupTimerInterrupt+0x34>)
 80042d4:	2200      	movs	r2, #0
 80042d6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80042d8:	4b09      	ldr	r3, [pc, #36]	; (8004300 <vPortSetupTimerInterrupt+0x38>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a09      	ldr	r2, [pc, #36]	; (8004304 <vPortSetupTimerInterrupt+0x3c>)
 80042de:	fba2 2303 	umull	r2, r3, r2, r3
 80042e2:	099b      	lsrs	r3, r3, #6
 80042e4:	4a08      	ldr	r2, [pc, #32]	; (8004308 <vPortSetupTimerInterrupt+0x40>)
 80042e6:	3b01      	subs	r3, #1
 80042e8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80042ea:	4b03      	ldr	r3, [pc, #12]	; (80042f8 <vPortSetupTimerInterrupt+0x30>)
 80042ec:	2207      	movs	r2, #7
 80042ee:	601a      	str	r2, [r3, #0]
}
 80042f0:	bf00      	nop
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bc80      	pop	{r7}
 80042f6:	4770      	bx	lr
 80042f8:	e000e010 	.word	0xe000e010
 80042fc:	e000e018 	.word	0xe000e018
 8004300:	2000000c 	.word	0x2000000c
 8004304:	10624dd3 	.word	0x10624dd3
 8004308:	e000e014 	.word	0xe000e014

0800430c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800430c:	b480      	push	{r7}
 800430e:	b085      	sub	sp, #20
 8004310:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004312:	f3ef 8305 	mrs	r3, IPSR
 8004316:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2b0f      	cmp	r3, #15
 800431c:	d913      	bls.n	8004346 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800431e:	4a15      	ldr	r2, [pc, #84]	; (8004374 <vPortValidateInterruptPriority+0x68>)
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	4413      	add	r3, r2
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004328:	4b13      	ldr	r3, [pc, #76]	; (8004378 <vPortValidateInterruptPriority+0x6c>)
 800432a:	781b      	ldrb	r3, [r3, #0]
 800432c:	7afa      	ldrb	r2, [r7, #11]
 800432e:	429a      	cmp	r2, r3
 8004330:	d209      	bcs.n	8004346 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8004332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004336:	f383 8811 	msr	BASEPRI, r3
 800433a:	f3bf 8f6f 	isb	sy
 800433e:	f3bf 8f4f 	dsb	sy
 8004342:	607b      	str	r3, [r7, #4]
 8004344:	e7fe      	b.n	8004344 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004346:	4b0d      	ldr	r3, [pc, #52]	; (800437c <vPortValidateInterruptPriority+0x70>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800434e:	4b0c      	ldr	r3, [pc, #48]	; (8004380 <vPortValidateInterruptPriority+0x74>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	429a      	cmp	r2, r3
 8004354:	d909      	bls.n	800436a <vPortValidateInterruptPriority+0x5e>
 8004356:	f04f 0350 	mov.w	r3, #80	; 0x50
 800435a:	f383 8811 	msr	BASEPRI, r3
 800435e:	f3bf 8f6f 	isb	sy
 8004362:	f3bf 8f4f 	dsb	sy
 8004366:	603b      	str	r3, [r7, #0]
 8004368:	e7fe      	b.n	8004368 <vPortValidateInterruptPriority+0x5c>
	}
 800436a:	bf00      	nop
 800436c:	3714      	adds	r7, #20
 800436e:	46bd      	mov	sp, r7
 8004370:	bc80      	pop	{r7}
 8004372:	4770      	bx	lr
 8004374:	e000e3f0 	.word	0xe000e3f0
 8004378:	20000df4 	.word	0x20000df4
 800437c:	e000ed0c 	.word	0xe000ed0c
 8004380:	20000df8 	.word	0x20000df8

08004384 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b08a      	sub	sp, #40	; 0x28
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800438c:	2300      	movs	r3, #0
 800438e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004390:	f7fe fe54 	bl	800303c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004394:	4b57      	ldr	r3, [pc, #348]	; (80044f4 <pvPortMalloc+0x170>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d101      	bne.n	80043a0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800439c:	f000 f90c 	bl	80045b8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80043a0:	4b55      	ldr	r3, [pc, #340]	; (80044f8 <pvPortMalloc+0x174>)
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	4013      	ands	r3, r2
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	f040 808c 	bne.w	80044c6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d01c      	beq.n	80043ee <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80043b4:	2208      	movs	r2, #8
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	4413      	add	r3, r2
 80043ba:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f003 0307 	and.w	r3, r3, #7
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d013      	beq.n	80043ee <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f023 0307 	bic.w	r3, r3, #7
 80043cc:	3308      	adds	r3, #8
 80043ce:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	f003 0307 	and.w	r3, r3, #7
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d009      	beq.n	80043ee <pvPortMalloc+0x6a>
 80043da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043de:	f383 8811 	msr	BASEPRI, r3
 80043e2:	f3bf 8f6f 	isb	sy
 80043e6:	f3bf 8f4f 	dsb	sy
 80043ea:	617b      	str	r3, [r7, #20]
 80043ec:	e7fe      	b.n	80043ec <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d068      	beq.n	80044c6 <pvPortMalloc+0x142>
 80043f4:	4b41      	ldr	r3, [pc, #260]	; (80044fc <pvPortMalloc+0x178>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	687a      	ldr	r2, [r7, #4]
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d863      	bhi.n	80044c6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80043fe:	4b40      	ldr	r3, [pc, #256]	; (8004500 <pvPortMalloc+0x17c>)
 8004400:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004402:	4b3f      	ldr	r3, [pc, #252]	; (8004500 <pvPortMalloc+0x17c>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004408:	e004      	b.n	8004414 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800440a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800440c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800440e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	687a      	ldr	r2, [r7, #4]
 800441a:	429a      	cmp	r2, r3
 800441c:	d903      	bls.n	8004426 <pvPortMalloc+0xa2>
 800441e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d1f1      	bne.n	800440a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004426:	4b33      	ldr	r3, [pc, #204]	; (80044f4 <pvPortMalloc+0x170>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800442c:	429a      	cmp	r2, r3
 800442e:	d04a      	beq.n	80044c6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004430:	6a3b      	ldr	r3, [r7, #32]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2208      	movs	r2, #8
 8004436:	4413      	add	r3, r2
 8004438:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800443a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	6a3b      	ldr	r3, [r7, #32]
 8004440:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004444:	685a      	ldr	r2, [r3, #4]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	1ad2      	subs	r2, r2, r3
 800444a:	2308      	movs	r3, #8
 800444c:	005b      	lsls	r3, r3, #1
 800444e:	429a      	cmp	r2, r3
 8004450:	d91e      	bls.n	8004490 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004452:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	4413      	add	r3, r2
 8004458:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800445a:	69bb      	ldr	r3, [r7, #24]
 800445c:	f003 0307 	and.w	r3, r3, #7
 8004460:	2b00      	cmp	r3, #0
 8004462:	d009      	beq.n	8004478 <pvPortMalloc+0xf4>
 8004464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004468:	f383 8811 	msr	BASEPRI, r3
 800446c:	f3bf 8f6f 	isb	sy
 8004470:	f3bf 8f4f 	dsb	sy
 8004474:	613b      	str	r3, [r7, #16]
 8004476:	e7fe      	b.n	8004476 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447a:	685a      	ldr	r2, [r3, #4]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	1ad2      	subs	r2, r2, r3
 8004480:	69bb      	ldr	r3, [r7, #24]
 8004482:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800448a:	69b8      	ldr	r0, [r7, #24]
 800448c:	f000 f8f6 	bl	800467c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004490:	4b1a      	ldr	r3, [pc, #104]	; (80044fc <pvPortMalloc+0x178>)
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	4a18      	ldr	r2, [pc, #96]	; (80044fc <pvPortMalloc+0x178>)
 800449c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800449e:	4b17      	ldr	r3, [pc, #92]	; (80044fc <pvPortMalloc+0x178>)
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	4b18      	ldr	r3, [pc, #96]	; (8004504 <pvPortMalloc+0x180>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d203      	bcs.n	80044b2 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80044aa:	4b14      	ldr	r3, [pc, #80]	; (80044fc <pvPortMalloc+0x178>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a15      	ldr	r2, [pc, #84]	; (8004504 <pvPortMalloc+0x180>)
 80044b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80044b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b4:	685a      	ldr	r2, [r3, #4]
 80044b6:	4b10      	ldr	r3, [pc, #64]	; (80044f8 <pvPortMalloc+0x174>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	431a      	orrs	r2, r3
 80044bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80044c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c2:	2200      	movs	r2, #0
 80044c4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80044c6:	f7fe fdc7 	bl	8003058 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	f003 0307 	and.w	r3, r3, #7
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d009      	beq.n	80044e8 <pvPortMalloc+0x164>
 80044d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044d8:	f383 8811 	msr	BASEPRI, r3
 80044dc:	f3bf 8f6f 	isb	sy
 80044e0:	f3bf 8f4f 	dsb	sy
 80044e4:	60fb      	str	r3, [r7, #12]
 80044e6:	e7fe      	b.n	80044e6 <pvPortMalloc+0x162>
	return pvReturn;
 80044e8:	69fb      	ldr	r3, [r7, #28]
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	3728      	adds	r7, #40	; 0x28
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	20001a04 	.word	0x20001a04
 80044f8:	20001a10 	.word	0x20001a10
 80044fc:	20001a08 	.word	0x20001a08
 8004500:	200019fc 	.word	0x200019fc
 8004504:	20001a0c 	.word	0x20001a0c

08004508 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b086      	sub	sp, #24
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d046      	beq.n	80045a8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800451a:	2308      	movs	r3, #8
 800451c:	425b      	negs	r3, r3
 800451e:	697a      	ldr	r2, [r7, #20]
 8004520:	4413      	add	r3, r2
 8004522:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004528:	693b      	ldr	r3, [r7, #16]
 800452a:	685a      	ldr	r2, [r3, #4]
 800452c:	4b20      	ldr	r3, [pc, #128]	; (80045b0 <vPortFree+0xa8>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4013      	ands	r3, r2
 8004532:	2b00      	cmp	r3, #0
 8004534:	d109      	bne.n	800454a <vPortFree+0x42>
 8004536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800453a:	f383 8811 	msr	BASEPRI, r3
 800453e:	f3bf 8f6f 	isb	sy
 8004542:	f3bf 8f4f 	dsb	sy
 8004546:	60fb      	str	r3, [r7, #12]
 8004548:	e7fe      	b.n	8004548 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d009      	beq.n	8004566 <vPortFree+0x5e>
 8004552:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004556:	f383 8811 	msr	BASEPRI, r3
 800455a:	f3bf 8f6f 	isb	sy
 800455e:	f3bf 8f4f 	dsb	sy
 8004562:	60bb      	str	r3, [r7, #8]
 8004564:	e7fe      	b.n	8004564 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	685a      	ldr	r2, [r3, #4]
 800456a:	4b11      	ldr	r3, [pc, #68]	; (80045b0 <vPortFree+0xa8>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4013      	ands	r3, r2
 8004570:	2b00      	cmp	r3, #0
 8004572:	d019      	beq.n	80045a8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d115      	bne.n	80045a8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	685a      	ldr	r2, [r3, #4]
 8004580:	4b0b      	ldr	r3, [pc, #44]	; (80045b0 <vPortFree+0xa8>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	43db      	mvns	r3, r3
 8004586:	401a      	ands	r2, r3
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800458c:	f7fe fd56 	bl	800303c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	685a      	ldr	r2, [r3, #4]
 8004594:	4b07      	ldr	r3, [pc, #28]	; (80045b4 <vPortFree+0xac>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4413      	add	r3, r2
 800459a:	4a06      	ldr	r2, [pc, #24]	; (80045b4 <vPortFree+0xac>)
 800459c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800459e:	6938      	ldr	r0, [r7, #16]
 80045a0:	f000 f86c 	bl	800467c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80045a4:	f7fe fd58 	bl	8003058 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80045a8:	bf00      	nop
 80045aa:	3718      	adds	r7, #24
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	20001a10 	.word	0x20001a10
 80045b4:	20001a08 	.word	0x20001a08

080045b8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80045b8:	b480      	push	{r7}
 80045ba:	b085      	sub	sp, #20
 80045bc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80045be:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80045c2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80045c4:	4b27      	ldr	r3, [pc, #156]	; (8004664 <prvHeapInit+0xac>)
 80045c6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f003 0307 	and.w	r3, r3, #7
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d00c      	beq.n	80045ec <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	3307      	adds	r3, #7
 80045d6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f023 0307 	bic.w	r3, r3, #7
 80045de:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80045e0:	68ba      	ldr	r2, [r7, #8]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	1ad3      	subs	r3, r2, r3
 80045e6:	4a1f      	ldr	r2, [pc, #124]	; (8004664 <prvHeapInit+0xac>)
 80045e8:	4413      	add	r3, r2
 80045ea:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80045f0:	4a1d      	ldr	r2, [pc, #116]	; (8004668 <prvHeapInit+0xb0>)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80045f6:	4b1c      	ldr	r3, [pc, #112]	; (8004668 <prvHeapInit+0xb0>)
 80045f8:	2200      	movs	r2, #0
 80045fa:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	68ba      	ldr	r2, [r7, #8]
 8004600:	4413      	add	r3, r2
 8004602:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004604:	2208      	movs	r2, #8
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	1a9b      	subs	r3, r3, r2
 800460a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f023 0307 	bic.w	r3, r3, #7
 8004612:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	4a15      	ldr	r2, [pc, #84]	; (800466c <prvHeapInit+0xb4>)
 8004618:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800461a:	4b14      	ldr	r3, [pc, #80]	; (800466c <prvHeapInit+0xb4>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	2200      	movs	r2, #0
 8004620:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004622:	4b12      	ldr	r3, [pc, #72]	; (800466c <prvHeapInit+0xb4>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	2200      	movs	r2, #0
 8004628:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	68fa      	ldr	r2, [r7, #12]
 8004632:	1ad2      	subs	r2, r2, r3
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004638:	4b0c      	ldr	r3, [pc, #48]	; (800466c <prvHeapInit+0xb4>)
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	4a0a      	ldr	r2, [pc, #40]	; (8004670 <prvHeapInit+0xb8>)
 8004646:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	4a09      	ldr	r2, [pc, #36]	; (8004674 <prvHeapInit+0xbc>)
 800464e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004650:	4b09      	ldr	r3, [pc, #36]	; (8004678 <prvHeapInit+0xc0>)
 8004652:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004656:	601a      	str	r2, [r3, #0]
}
 8004658:	bf00      	nop
 800465a:	3714      	adds	r7, #20
 800465c:	46bd      	mov	sp, r7
 800465e:	bc80      	pop	{r7}
 8004660:	4770      	bx	lr
 8004662:	bf00      	nop
 8004664:	20000dfc 	.word	0x20000dfc
 8004668:	200019fc 	.word	0x200019fc
 800466c:	20001a04 	.word	0x20001a04
 8004670:	20001a0c 	.word	0x20001a0c
 8004674:	20001a08 	.word	0x20001a08
 8004678:	20001a10 	.word	0x20001a10

0800467c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800467c:	b480      	push	{r7}
 800467e:	b085      	sub	sp, #20
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004684:	4b27      	ldr	r3, [pc, #156]	; (8004724 <prvInsertBlockIntoFreeList+0xa8>)
 8004686:	60fb      	str	r3, [r7, #12]
 8004688:	e002      	b.n	8004690 <prvInsertBlockIntoFreeList+0x14>
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	60fb      	str	r3, [r7, #12]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	429a      	cmp	r2, r3
 8004698:	d8f7      	bhi.n	800468a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	68ba      	ldr	r2, [r7, #8]
 80046a4:	4413      	add	r3, r2
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d108      	bne.n	80046be <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	685a      	ldr	r2, [r3, #4]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	441a      	add	r2, r3
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	68ba      	ldr	r2, [r7, #8]
 80046c8:	441a      	add	r2, r3
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	429a      	cmp	r2, r3
 80046d0:	d118      	bne.n	8004704 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	4b14      	ldr	r3, [pc, #80]	; (8004728 <prvInsertBlockIntoFreeList+0xac>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	429a      	cmp	r2, r3
 80046dc:	d00d      	beq.n	80046fa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	685a      	ldr	r2, [r3, #4]
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	441a      	add	r2, r3
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	601a      	str	r2, [r3, #0]
 80046f8:	e008      	b.n	800470c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80046fa:	4b0b      	ldr	r3, [pc, #44]	; (8004728 <prvInsertBlockIntoFreeList+0xac>)
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	601a      	str	r2, [r3, #0]
 8004702:	e003      	b.n	800470c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800470c:	68fa      	ldr	r2, [r7, #12]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	429a      	cmp	r2, r3
 8004712:	d002      	beq.n	800471a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	687a      	ldr	r2, [r7, #4]
 8004718:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800471a:	bf00      	nop
 800471c:	3714      	adds	r7, #20
 800471e:	46bd      	mov	sp, r7
 8004720:	bc80      	pop	{r7}
 8004722:	4770      	bx	lr
 8004724:	200019fc 	.word	0x200019fc
 8004728:	20001a04 	.word	0x20001a04

0800472c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004730:	f7fb fd16 	bl	8000160 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004734:	f000 f834 	bl	80047a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004738:	f000 f8d6 	bl	80048e8 <MX_GPIO_Init>
  MX_CAN_Init();
 800473c:	f000 f876 	bl	800482c <MX_CAN_Init>
  MX_USART1_UART_Init();
 8004740:	f000 f8a8 	bl	8004894 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  uavcanInit();
 8004744:	f000 fd46 	bl	80051d4 <uavcanInit>
  /* USER CODE END 2 */
  /* Init scheduler */
  osKernelInitialize();
 8004748:	f7fd fa34 	bl	8001bb4 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of uartMutex */
  uartMutexHandle = osMutexNew(&uartMutex_attributes);
 800474c:	480c      	ldr	r0, [pc, #48]	; (8004780 <main+0x54>)
 800474e:	f7fd fb6f 	bl	8001e30 <osMutexNew>
 8004752:	4602      	mov	r2, r0
 8004754:	4b0b      	ldr	r3, [pc, #44]	; (8004784 <main+0x58>)
 8004756:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task1 */
  Task1Handle = osThreadNew(StartTask01, NULL, &Task1_attributes);
 8004758:	4a0b      	ldr	r2, [pc, #44]	; (8004788 <main+0x5c>)
 800475a:	2100      	movs	r1, #0
 800475c:	480b      	ldr	r0, [pc, #44]	; (800478c <main+0x60>)
 800475e:	f7fd fa8f 	bl	8001c80 <osThreadNew>
 8004762:	4602      	mov	r2, r0
 8004764:	4b0a      	ldr	r3, [pc, #40]	; (8004790 <main+0x64>)
 8004766:	601a      	str	r2, [r3, #0]

  /* creation of Task2 */
  Task2Handle = osThreadNew(StartTask02, NULL, &Task2_attributes);
 8004768:	4a0a      	ldr	r2, [pc, #40]	; (8004794 <main+0x68>)
 800476a:	2100      	movs	r1, #0
 800476c:	480a      	ldr	r0, [pc, #40]	; (8004798 <main+0x6c>)
 800476e:	f7fd fa87 	bl	8001c80 <osThreadNew>
 8004772:	4602      	mov	r2, r0
 8004774:	4b09      	ldr	r3, [pc, #36]	; (800479c <main+0x70>)
 8004776:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8004778:	f7fd fa4e 	bl	8001c18 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800477c:	e7fe      	b.n	800477c <main+0x50>
 800477e:	bf00      	nop
 8004780:	0800932c 	.word	0x0800932c
 8004784:	20001f44 	.word	0x20001f44
 8004788:	080092e4 	.word	0x080092e4
 800478c:	08004999 	.word	0x08004999
 8004790:	20001f00 	.word	0x20001f00
 8004794:	08009308 	.word	0x08009308
 8004798:	080049ab 	.word	0x080049ab
 800479c:	20001f48 	.word	0x20001f48

080047a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b090      	sub	sp, #64	; 0x40
 80047a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80047a6:	f107 0318 	add.w	r3, r7, #24
 80047aa:	2228      	movs	r2, #40	; 0x28
 80047ac:	2100      	movs	r1, #0
 80047ae:	4618      	mov	r0, r3
 80047b0:	f003 fbad 	bl	8007f0e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80047b4:	1d3b      	adds	r3, r7, #4
 80047b6:	2200      	movs	r2, #0
 80047b8:	601a      	str	r2, [r3, #0]
 80047ba:	605a      	str	r2, [r3, #4]
 80047bc:	609a      	str	r2, [r3, #8]
 80047be:	60da      	str	r2, [r3, #12]
 80047c0:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80047c2:	2301      	movs	r3, #1
 80047c4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80047c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80047ca:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80047cc:	2300      	movs	r3, #0
 80047ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80047d0:	2301      	movs	r3, #1
 80047d2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80047d4:	2302      	movs	r3, #2
 80047d6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80047d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80047dc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80047de:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80047e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80047e4:	f107 0318 	add.w	r3, r7, #24
 80047e8:	4618      	mov	r0, r3
 80047ea:	f7fc fa77 	bl	8000cdc <HAL_RCC_OscConfig>
 80047ee:	4603      	mov	r3, r0
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d001      	beq.n	80047f8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80047f4:	f000 f8f6 	bl	80049e4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80047f8:	230f      	movs	r3, #15
 80047fa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80047fc:	2302      	movs	r3, #2
 80047fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004800:	2300      	movs	r3, #0
 8004802:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004804:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004808:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800480a:	2300      	movs	r3, #0
 800480c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800480e:	1d3b      	adds	r3, r7, #4
 8004810:	2102      	movs	r1, #2
 8004812:	4618      	mov	r0, r3
 8004814:	f7fc fce2 	bl	80011dc <HAL_RCC_ClockConfig>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	d001      	beq.n	8004822 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800481e:	f000 f8e1 	bl	80049e4 <Error_Handler>
  }
}
 8004822:	bf00      	nop
 8004824:	3740      	adds	r7, #64	; 0x40
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
	...

0800482c <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8004830:	4b16      	ldr	r3, [pc, #88]	; (800488c <MX_CAN_Init+0x60>)
 8004832:	4a17      	ldr	r2, [pc, #92]	; (8004890 <MX_CAN_Init+0x64>)
 8004834:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 8004836:	4b15      	ldr	r3, [pc, #84]	; (800488c <MX_CAN_Init+0x60>)
 8004838:	2210      	movs	r2, #16
 800483a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800483c:	4b13      	ldr	r3, [pc, #76]	; (800488c <MX_CAN_Init+0x60>)
 800483e:	2200      	movs	r2, #0
 8004840:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8004842:	4b12      	ldr	r3, [pc, #72]	; (800488c <MX_CAN_Init+0x60>)
 8004844:	2200      	movs	r2, #0
 8004846:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 8004848:	4b10      	ldr	r3, [pc, #64]	; (800488c <MX_CAN_Init+0x60>)
 800484a:	2200      	movs	r2, #0
 800484c:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 800484e:	4b0f      	ldr	r3, [pc, #60]	; (800488c <MX_CAN_Init+0x60>)
 8004850:	2200      	movs	r2, #0
 8004852:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8004854:	4b0d      	ldr	r3, [pc, #52]	; (800488c <MX_CAN_Init+0x60>)
 8004856:	2200      	movs	r2, #0
 8004858:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800485a:	4b0c      	ldr	r3, [pc, #48]	; (800488c <MX_CAN_Init+0x60>)
 800485c:	2200      	movs	r2, #0
 800485e:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8004860:	4b0a      	ldr	r3, [pc, #40]	; (800488c <MX_CAN_Init+0x60>)
 8004862:	2200      	movs	r2, #0
 8004864:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8004866:	4b09      	ldr	r3, [pc, #36]	; (800488c <MX_CAN_Init+0x60>)
 8004868:	2200      	movs	r2, #0
 800486a:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800486c:	4b07      	ldr	r3, [pc, #28]	; (800488c <MX_CAN_Init+0x60>)
 800486e:	2200      	movs	r2, #0
 8004870:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8004872:	4b06      	ldr	r3, [pc, #24]	; (800488c <MX_CAN_Init+0x60>)
 8004874:	2200      	movs	r2, #0
 8004876:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8004878:	4804      	ldr	r0, [pc, #16]	; (800488c <MX_CAN_Init+0x60>)
 800487a:	f7fb fca3 	bl	80001c4 <HAL_CAN_Init>
 800487e:	4603      	mov	r3, r0
 8004880:	2b00      	cmp	r3, #0
 8004882:	d001      	beq.n	8004888 <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 8004884:	f000 f8ae 	bl	80049e4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8004888:	bf00      	nop
 800488a:	bd80      	pop	{r7, pc}
 800488c:	20001ed8 	.word	0x20001ed8
 8004890:	40006400 	.word	0x40006400

08004894 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004898:	4b11      	ldr	r3, [pc, #68]	; (80048e0 <MX_USART1_UART_Init+0x4c>)
 800489a:	4a12      	ldr	r2, [pc, #72]	; (80048e4 <MX_USART1_UART_Init+0x50>)
 800489c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800489e:	4b10      	ldr	r3, [pc, #64]	; (80048e0 <MX_USART1_UART_Init+0x4c>)
 80048a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80048a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80048a6:	4b0e      	ldr	r3, [pc, #56]	; (80048e0 <MX_USART1_UART_Init+0x4c>)
 80048a8:	2200      	movs	r2, #0
 80048aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80048ac:	4b0c      	ldr	r3, [pc, #48]	; (80048e0 <MX_USART1_UART_Init+0x4c>)
 80048ae:	2200      	movs	r2, #0
 80048b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80048b2:	4b0b      	ldr	r3, [pc, #44]	; (80048e0 <MX_USART1_UART_Init+0x4c>)
 80048b4:	2200      	movs	r2, #0
 80048b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80048b8:	4b09      	ldr	r3, [pc, #36]	; (80048e0 <MX_USART1_UART_Init+0x4c>)
 80048ba:	220c      	movs	r2, #12
 80048bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80048be:	4b08      	ldr	r3, [pc, #32]	; (80048e0 <MX_USART1_UART_Init+0x4c>)
 80048c0:	2200      	movs	r2, #0
 80048c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80048c4:	4b06      	ldr	r3, [pc, #24]	; (80048e0 <MX_USART1_UART_Init+0x4c>)
 80048c6:	2200      	movs	r2, #0
 80048c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80048ca:	4805      	ldr	r0, [pc, #20]	; (80048e0 <MX_USART1_UART_Init+0x4c>)
 80048cc:	f7fd f84a 	bl	8001964 <HAL_UART_Init>
 80048d0:	4603      	mov	r3, r0
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d001      	beq.n	80048da <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80048d6:	f000 f885 	bl	80049e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80048da:	bf00      	nop
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	bf00      	nop
 80048e0:	20001f04 	.word	0x20001f04
 80048e4:	40013800 	.word	0x40013800

080048e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b088      	sub	sp, #32
 80048ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048ee:	f107 0310 	add.w	r3, r7, #16
 80048f2:	2200      	movs	r2, #0
 80048f4:	601a      	str	r2, [r3, #0]
 80048f6:	605a      	str	r2, [r3, #4]
 80048f8:	609a      	str	r2, [r3, #8]
 80048fa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80048fc:	4b24      	ldr	r3, [pc, #144]	; (8004990 <MX_GPIO_Init+0xa8>)
 80048fe:	699b      	ldr	r3, [r3, #24]
 8004900:	4a23      	ldr	r2, [pc, #140]	; (8004990 <MX_GPIO_Init+0xa8>)
 8004902:	f043 0310 	orr.w	r3, r3, #16
 8004906:	6193      	str	r3, [r2, #24]
 8004908:	4b21      	ldr	r3, [pc, #132]	; (8004990 <MX_GPIO_Init+0xa8>)
 800490a:	699b      	ldr	r3, [r3, #24]
 800490c:	f003 0310 	and.w	r3, r3, #16
 8004910:	60fb      	str	r3, [r7, #12]
 8004912:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004914:	4b1e      	ldr	r3, [pc, #120]	; (8004990 <MX_GPIO_Init+0xa8>)
 8004916:	699b      	ldr	r3, [r3, #24]
 8004918:	4a1d      	ldr	r2, [pc, #116]	; (8004990 <MX_GPIO_Init+0xa8>)
 800491a:	f043 0320 	orr.w	r3, r3, #32
 800491e:	6193      	str	r3, [r2, #24]
 8004920:	4b1b      	ldr	r3, [pc, #108]	; (8004990 <MX_GPIO_Init+0xa8>)
 8004922:	699b      	ldr	r3, [r3, #24]
 8004924:	f003 0320 	and.w	r3, r3, #32
 8004928:	60bb      	str	r3, [r7, #8]
 800492a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800492c:	4b18      	ldr	r3, [pc, #96]	; (8004990 <MX_GPIO_Init+0xa8>)
 800492e:	699b      	ldr	r3, [r3, #24]
 8004930:	4a17      	ldr	r2, [pc, #92]	; (8004990 <MX_GPIO_Init+0xa8>)
 8004932:	f043 0304 	orr.w	r3, r3, #4
 8004936:	6193      	str	r3, [r2, #24]
 8004938:	4b15      	ldr	r3, [pc, #84]	; (8004990 <MX_GPIO_Init+0xa8>)
 800493a:	699b      	ldr	r3, [r3, #24]
 800493c:	f003 0304 	and.w	r3, r3, #4
 8004940:	607b      	str	r3, [r7, #4]
 8004942:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004944:	4b12      	ldr	r3, [pc, #72]	; (8004990 <MX_GPIO_Init+0xa8>)
 8004946:	699b      	ldr	r3, [r3, #24]
 8004948:	4a11      	ldr	r2, [pc, #68]	; (8004990 <MX_GPIO_Init+0xa8>)
 800494a:	f043 0308 	orr.w	r3, r3, #8
 800494e:	6193      	str	r3, [r2, #24]
 8004950:	4b0f      	ldr	r3, [pc, #60]	; (8004990 <MX_GPIO_Init+0xa8>)
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	f003 0308 	and.w	r3, r3, #8
 8004958:	603b      	str	r3, [r7, #0]
 800495a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800495c:	2200      	movs	r2, #0
 800495e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004962:	480c      	ldr	r0, [pc, #48]	; (8004994 <MX_GPIO_Init+0xac>)
 8004964:	f7fc f98a 	bl	8000c7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8004968:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800496c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800496e:	2301      	movs	r3, #1
 8004970:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004972:	2300      	movs	r3, #0
 8004974:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004976:	2302      	movs	r3, #2
 8004978:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800497a:	f107 0310 	add.w	r3, r7, #16
 800497e:	4619      	mov	r1, r3
 8004980:	4804      	ldr	r0, [pc, #16]	; (8004994 <MX_GPIO_Init+0xac>)
 8004982:	f7fc f821 	bl	80009c8 <HAL_GPIO_Init>

}
 8004986:	bf00      	nop
 8004988:	3720      	adds	r7, #32
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}
 800498e:	bf00      	nop
 8004990:	40021000 	.word	0x40021000
 8004994:	40011000 	.word	0x40011000

08004998 <StartTask01>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartTask01 */
void StartTask01(void *argument)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b082      	sub	sp, #8
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
	//CDC_Transmit_FS(txData, messageLength);
	//HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
	//showRcpwmonUart();
	//printf("dupa");
	//publishAirspeed();
	osDelay(500);
 80049a0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80049a4:	f7fd fa16 	bl	8001dd4 <osDelay>
 80049a8:	e7fa      	b.n	80049a0 <StartTask01+0x8>

080049aa <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 80049aa:	b580      	push	{r7, lr}
 80049ac:	b082      	sub	sp, #8
 80049ae:	af00      	add	r7, sp, #0
 80049b0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */

  /* Infinite loop */
  for(;;)
  {
	sendCanard();
 80049b2:	f000 fc47 	bl	8005244 <sendCanard>
	receiveCanard();
 80049b6:	f000 fc69 	bl	800528c <receiveCanard>
	spinCanard();
 80049ba:	f000 fc89 	bl	80052d0 <spinCanard>
	sendCanard();
 80049be:	e7f8      	b.n	80049b2 <StartTask02+0x8>

080049c0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b082      	sub	sp, #8
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a04      	ldr	r2, [pc, #16]	; (80049e0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d101      	bne.n	80049d6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80049d2:	f7fb fbdb 	bl	800018c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80049d6:	bf00      	nop
 80049d8:	3708      	adds	r7, #8
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}
 80049de:	bf00      	nop
 80049e0:	40012c00 	.word	0x40012c00

080049e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80049e4:	b480      	push	{r7}
 80049e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80049e8:	bf00      	nop
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bc80      	pop	{r7}
 80049ee:	4770      	bx	lr

080049f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b084      	sub	sp, #16
 80049f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80049f6:	4b18      	ldr	r3, [pc, #96]	; (8004a58 <HAL_MspInit+0x68>)
 80049f8:	699b      	ldr	r3, [r3, #24]
 80049fa:	4a17      	ldr	r2, [pc, #92]	; (8004a58 <HAL_MspInit+0x68>)
 80049fc:	f043 0301 	orr.w	r3, r3, #1
 8004a00:	6193      	str	r3, [r2, #24]
 8004a02:	4b15      	ldr	r3, [pc, #84]	; (8004a58 <HAL_MspInit+0x68>)
 8004a04:	699b      	ldr	r3, [r3, #24]
 8004a06:	f003 0301 	and.w	r3, r3, #1
 8004a0a:	60bb      	str	r3, [r7, #8]
 8004a0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a0e:	4b12      	ldr	r3, [pc, #72]	; (8004a58 <HAL_MspInit+0x68>)
 8004a10:	69db      	ldr	r3, [r3, #28]
 8004a12:	4a11      	ldr	r2, [pc, #68]	; (8004a58 <HAL_MspInit+0x68>)
 8004a14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a18:	61d3      	str	r3, [r2, #28]
 8004a1a:	4b0f      	ldr	r3, [pc, #60]	; (8004a58 <HAL_MspInit+0x68>)
 8004a1c:	69db      	ldr	r3, [r3, #28]
 8004a1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a22:	607b      	str	r3, [r7, #4]
 8004a24:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004a26:	2200      	movs	r2, #0
 8004a28:	210f      	movs	r1, #15
 8004a2a:	f06f 0001 	mvn.w	r0, #1
 8004a2e:	f7fb ffa0 	bl	8000972 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004a32:	4b0a      	ldr	r3, [pc, #40]	; (8004a5c <HAL_MspInit+0x6c>)
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	60fb      	str	r3, [r7, #12]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004a3e:	60fb      	str	r3, [r7, #12]
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004a46:	60fb      	str	r3, [r7, #12]
 8004a48:	4a04      	ldr	r2, [pc, #16]	; (8004a5c <HAL_MspInit+0x6c>)
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a4e:	bf00      	nop
 8004a50:	3710      	adds	r7, #16
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	40021000 	.word	0x40021000
 8004a5c:	40010000 	.word	0x40010000

08004a60 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b08a      	sub	sp, #40	; 0x28
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a68:	f107 0314 	add.w	r3, r7, #20
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	601a      	str	r2, [r3, #0]
 8004a70:	605a      	str	r2, [r3, #4]
 8004a72:	609a      	str	r2, [r3, #8]
 8004a74:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a29      	ldr	r2, [pc, #164]	; (8004b20 <HAL_CAN_MspInit+0xc0>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d14b      	bne.n	8004b18 <HAL_CAN_MspInit+0xb8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8004a80:	4b28      	ldr	r3, [pc, #160]	; (8004b24 <HAL_CAN_MspInit+0xc4>)
 8004a82:	69db      	ldr	r3, [r3, #28]
 8004a84:	4a27      	ldr	r2, [pc, #156]	; (8004b24 <HAL_CAN_MspInit+0xc4>)
 8004a86:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004a8a:	61d3      	str	r3, [r2, #28]
 8004a8c:	4b25      	ldr	r3, [pc, #148]	; (8004b24 <HAL_CAN_MspInit+0xc4>)
 8004a8e:	69db      	ldr	r3, [r3, #28]
 8004a90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a94:	613b      	str	r3, [r7, #16]
 8004a96:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a98:	4b22      	ldr	r3, [pc, #136]	; (8004b24 <HAL_CAN_MspInit+0xc4>)
 8004a9a:	699b      	ldr	r3, [r3, #24]
 8004a9c:	4a21      	ldr	r2, [pc, #132]	; (8004b24 <HAL_CAN_MspInit+0xc4>)
 8004a9e:	f043 0308 	orr.w	r3, r3, #8
 8004aa2:	6193      	str	r3, [r2, #24]
 8004aa4:	4b1f      	ldr	r3, [pc, #124]	; (8004b24 <HAL_CAN_MspInit+0xc4>)
 8004aa6:	699b      	ldr	r3, [r3, #24]
 8004aa8:	f003 0308 	and.w	r3, r3, #8
 8004aac:	60fb      	str	r3, [r7, #12]
 8004aae:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration    
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004ab0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ab4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aba:	2300      	movs	r3, #0
 8004abc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004abe:	f107 0314 	add.w	r3, r7, #20
 8004ac2:	4619      	mov	r1, r3
 8004ac4:	4818      	ldr	r0, [pc, #96]	; (8004b28 <HAL_CAN_MspInit+0xc8>)
 8004ac6:	f7fb ff7f 	bl	80009c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004aca:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004ace:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ad0:	2302      	movs	r3, #2
 8004ad2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004ad4:	2303      	movs	r3, #3
 8004ad6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ad8:	f107 0314 	add.w	r3, r7, #20
 8004adc:	4619      	mov	r1, r3
 8004ade:	4812      	ldr	r0, [pc, #72]	; (8004b28 <HAL_CAN_MspInit+0xc8>)
 8004ae0:	f7fb ff72 	bl	80009c8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8004ae4:	4b11      	ldr	r3, [pc, #68]	; (8004b2c <HAL_CAN_MspInit+0xcc>)
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	627b      	str	r3, [r7, #36]	; 0x24
 8004aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aec:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8004af0:	627b      	str	r3, [r7, #36]	; 0x24
 8004af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004af8:	627b      	str	r3, [r7, #36]	; 0x24
 8004afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004afc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004b00:	627b      	str	r3, [r7, #36]	; 0x24
 8004b02:	4a0a      	ldr	r2, [pc, #40]	; (8004b2c <HAL_CAN_MspInit+0xcc>)
 8004b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b06:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8004b08:	2200      	movs	r2, #0
 8004b0a:	2105      	movs	r1, #5
 8004b0c:	2014      	movs	r0, #20
 8004b0e:	f7fb ff30 	bl	8000972 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8004b12:	2014      	movs	r0, #20
 8004b14:	f7fb ff49 	bl	80009aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8004b18:	bf00      	nop
 8004b1a:	3728      	adds	r7, #40	; 0x28
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}
 8004b20:	40006400 	.word	0x40006400
 8004b24:	40021000 	.word	0x40021000
 8004b28:	40010c00 	.word	0x40010c00
 8004b2c:	40010000 	.word	0x40010000

08004b30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b088      	sub	sp, #32
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b38:	f107 0310 	add.w	r3, r7, #16
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	601a      	str	r2, [r3, #0]
 8004b40:	605a      	str	r2, [r3, #4]
 8004b42:	609a      	str	r2, [r3, #8]
 8004b44:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a1c      	ldr	r2, [pc, #112]	; (8004bbc <HAL_UART_MspInit+0x8c>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d131      	bne.n	8004bb4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004b50:	4b1b      	ldr	r3, [pc, #108]	; (8004bc0 <HAL_UART_MspInit+0x90>)
 8004b52:	699b      	ldr	r3, [r3, #24]
 8004b54:	4a1a      	ldr	r2, [pc, #104]	; (8004bc0 <HAL_UART_MspInit+0x90>)
 8004b56:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004b5a:	6193      	str	r3, [r2, #24]
 8004b5c:	4b18      	ldr	r3, [pc, #96]	; (8004bc0 <HAL_UART_MspInit+0x90>)
 8004b5e:	699b      	ldr	r3, [r3, #24]
 8004b60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b64:	60fb      	str	r3, [r7, #12]
 8004b66:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b68:	4b15      	ldr	r3, [pc, #84]	; (8004bc0 <HAL_UART_MspInit+0x90>)
 8004b6a:	699b      	ldr	r3, [r3, #24]
 8004b6c:	4a14      	ldr	r2, [pc, #80]	; (8004bc0 <HAL_UART_MspInit+0x90>)
 8004b6e:	f043 0304 	orr.w	r3, r3, #4
 8004b72:	6193      	str	r3, [r2, #24]
 8004b74:	4b12      	ldr	r3, [pc, #72]	; (8004bc0 <HAL_UART_MspInit+0x90>)
 8004b76:	699b      	ldr	r3, [r3, #24]
 8004b78:	f003 0304 	and.w	r3, r3, #4
 8004b7c:	60bb      	str	r3, [r7, #8]
 8004b7e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004b80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b84:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b86:	2302      	movs	r3, #2
 8004b88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004b8a:	2303      	movs	r3, #3
 8004b8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b8e:	f107 0310 	add.w	r3, r7, #16
 8004b92:	4619      	mov	r1, r3
 8004b94:	480b      	ldr	r0, [pc, #44]	; (8004bc4 <HAL_UART_MspInit+0x94>)
 8004b96:	f7fb ff17 	bl	80009c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004b9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ba8:	f107 0310 	add.w	r3, r7, #16
 8004bac:	4619      	mov	r1, r3
 8004bae:	4805      	ldr	r0, [pc, #20]	; (8004bc4 <HAL_UART_MspInit+0x94>)
 8004bb0:	f7fb ff0a 	bl	80009c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004bb4:	bf00      	nop
 8004bb6:	3720      	adds	r7, #32
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}
 8004bbc:	40013800 	.word	0x40013800
 8004bc0:	40021000 	.word	0x40021000
 8004bc4:	40010800 	.word	0x40010800

08004bc8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b08c      	sub	sp, #48	; 0x30
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 8004bd8:	2200      	movs	r2, #0
 8004bda:	6879      	ldr	r1, [r7, #4]
 8004bdc:	2019      	movs	r0, #25
 8004bde:	f7fb fec8 	bl	8000972 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
 8004be2:	2019      	movs	r0, #25
 8004be4:	f7fb fee1 	bl	80009aa <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8004be8:	4b1e      	ldr	r3, [pc, #120]	; (8004c64 <HAL_InitTick+0x9c>)
 8004bea:	699b      	ldr	r3, [r3, #24]
 8004bec:	4a1d      	ldr	r2, [pc, #116]	; (8004c64 <HAL_InitTick+0x9c>)
 8004bee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004bf2:	6193      	str	r3, [r2, #24]
 8004bf4:	4b1b      	ldr	r3, [pc, #108]	; (8004c64 <HAL_InitTick+0x9c>)
 8004bf6:	699b      	ldr	r3, [r3, #24]
 8004bf8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004bfc:	60fb      	str	r3, [r7, #12]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004c00:	f107 0210 	add.w	r2, r7, #16
 8004c04:	f107 0314 	add.w	r3, r7, #20
 8004c08:	4611      	mov	r1, r2
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f7fc fc64 	bl	80014d8 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8004c10:	f7fc fc4e 	bl	80014b0 <HAL_RCC_GetPCLK2Freq>
 8004c14:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8004c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c18:	4a13      	ldr	r2, [pc, #76]	; (8004c68 <HAL_InitTick+0xa0>)
 8004c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c1e:	0c9b      	lsrs	r3, r3, #18
 8004c20:	3b01      	subs	r3, #1
 8004c22:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8004c24:	4b11      	ldr	r3, [pc, #68]	; (8004c6c <HAL_InitTick+0xa4>)
 8004c26:	4a12      	ldr	r2, [pc, #72]	; (8004c70 <HAL_InitTick+0xa8>)
 8004c28:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8004c2a:	4b10      	ldr	r3, [pc, #64]	; (8004c6c <HAL_InitTick+0xa4>)
 8004c2c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004c30:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8004c32:	4a0e      	ldr	r2, [pc, #56]	; (8004c6c <HAL_InitTick+0xa4>)
 8004c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c36:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8004c38:	4b0c      	ldr	r3, [pc, #48]	; (8004c6c <HAL_InitTick+0xa4>)
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c3e:	4b0b      	ldr	r3, [pc, #44]	; (8004c6c <HAL_InitTick+0xa4>)
 8004c40:	2200      	movs	r2, #0
 8004c42:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8004c44:	4809      	ldr	r0, [pc, #36]	; (8004c6c <HAL_InitTick+0xa4>)
 8004c46:	f7fc fc95 	bl	8001574 <HAL_TIM_Base_Init>
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d104      	bne.n	8004c5a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8004c50:	4806      	ldr	r0, [pc, #24]	; (8004c6c <HAL_InitTick+0xa4>)
 8004c52:	f7fc fcc3 	bl	80015dc <HAL_TIM_Base_Start_IT>
 8004c56:	4603      	mov	r3, r0
 8004c58:	e000      	b.n	8004c5c <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	3730      	adds	r7, #48	; 0x30
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}
 8004c64:	40021000 	.word	0x40021000
 8004c68:	431bde83 	.word	0x431bde83
 8004c6c:	20001f4c 	.word	0x20001f4c
 8004c70:	40012c00 	.word	0x40012c00

08004c74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004c74:	b480      	push	{r7}
 8004c76:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004c78:	bf00      	nop
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bc80      	pop	{r7}
 8004c7e:	4770      	bx	lr

08004c80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004c80:	b480      	push	{r7}
 8004c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004c84:	e7fe      	b.n	8004c84 <HardFault_Handler+0x4>

08004c86 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004c86:	b480      	push	{r7}
 8004c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004c8a:	e7fe      	b.n	8004c8a <MemManage_Handler+0x4>

08004c8c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004c90:	e7fe      	b.n	8004c90 <BusFault_Handler+0x4>

08004c92 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004c92:	b480      	push	{r7}
 8004c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004c96:	e7fe      	b.n	8004c96 <UsageFault_Handler+0x4>

08004c98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004c9c:	bf00      	nop
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bc80      	pop	{r7}
 8004ca2:	4770      	bx	lr

08004ca4 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8004ca8:	4802      	ldr	r0, [pc, #8]	; (8004cb4 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8004caa:	f7fb fb86 	bl	80003ba <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8004cae:	bf00      	nop
 8004cb0:	bd80      	pop	{r7, pc}
 8004cb2:	bf00      	nop
 8004cb4:	20001ed8 	.word	0x20001ed8

08004cb8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004cbc:	4802      	ldr	r0, [pc, #8]	; (8004cc8 <TIM1_UP_IRQHandler+0x10>)
 8004cbe:	f7fc fcb0 	bl	8001622 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8004cc2:	bf00      	nop
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	20001f4c 	.word	0x20001f4c

08004ccc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	af00      	add	r7, sp, #0
	return 1;
 8004cd0:	2301      	movs	r3, #1
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bc80      	pop	{r7}
 8004cd8:	4770      	bx	lr

08004cda <_kill>:

int _kill(int pid, int sig)
{
 8004cda:	b580      	push	{r7, lr}
 8004cdc:	b082      	sub	sp, #8
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	6078      	str	r0, [r7, #4]
 8004ce2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004ce4:	f003 f8cc 	bl	8007e80 <__errno>
 8004ce8:	4602      	mov	r2, r0
 8004cea:	2316      	movs	r3, #22
 8004cec:	6013      	str	r3, [r2, #0]
	return -1;
 8004cee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3708      	adds	r7, #8
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}

08004cfa <_exit>:

void _exit (int status)
{
 8004cfa:	b580      	push	{r7, lr}
 8004cfc:	b082      	sub	sp, #8
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004d02:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f7ff ffe7 	bl	8004cda <_kill>
	while (1) {}		/* Make sure we hang here */
 8004d0c:	e7fe      	b.n	8004d0c <_exit+0x12>

08004d0e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004d0e:	b580      	push	{r7, lr}
 8004d10:	b086      	sub	sp, #24
 8004d12:	af00      	add	r7, sp, #0
 8004d14:	60f8      	str	r0, [r7, #12]
 8004d16:	60b9      	str	r1, [r7, #8]
 8004d18:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	617b      	str	r3, [r7, #20]
 8004d1e:	e00a      	b.n	8004d36 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004d20:	f3af 8000 	nop.w
 8004d24:	4601      	mov	r1, r0
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	1c5a      	adds	r2, r3, #1
 8004d2a:	60ba      	str	r2, [r7, #8]
 8004d2c:	b2ca      	uxtb	r2, r1
 8004d2e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	3301      	adds	r3, #1
 8004d34:	617b      	str	r3, [r7, #20]
 8004d36:	697a      	ldr	r2, [r7, #20]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	dbf0      	blt.n	8004d20 <_read+0x12>
	}

return len;
 8004d3e:	687b      	ldr	r3, [r7, #4]
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	3718      	adds	r7, #24
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}

08004d48 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b086      	sub	sp, #24
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d54:	2300      	movs	r3, #0
 8004d56:	617b      	str	r3, [r7, #20]
 8004d58:	e009      	b.n	8004d6e <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	1c5a      	adds	r2, r3, #1
 8004d5e:	60ba      	str	r2, [r7, #8]
 8004d60:	781b      	ldrb	r3, [r3, #0]
 8004d62:	4618      	mov	r0, r3
 8004d64:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	617b      	str	r3, [r7, #20]
 8004d6e:	697a      	ldr	r2, [r7, #20]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	429a      	cmp	r2, r3
 8004d74:	dbf1      	blt.n	8004d5a <_write+0x12>
	}
	return len;
 8004d76:	687b      	ldr	r3, [r7, #4]
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3718      	adds	r7, #24
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}

08004d80 <_close>:

int _close(int file)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b083      	sub	sp, #12
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
	return -1;
 8004d88:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	370c      	adds	r7, #12
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bc80      	pop	{r7}
 8004d94:	4770      	bx	lr

08004d96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004d96:	b480      	push	{r7}
 8004d98:	b083      	sub	sp, #12
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	6078      	str	r0, [r7, #4]
 8004d9e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004da6:	605a      	str	r2, [r3, #4]
	return 0;
 8004da8:	2300      	movs	r3, #0
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	370c      	adds	r7, #12
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bc80      	pop	{r7}
 8004db2:	4770      	bx	lr

08004db4 <_isatty>:

int _isatty(int file)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
	return 1;
 8004dbc:	2301      	movs	r3, #1
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	370c      	adds	r7, #12
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bc80      	pop	{r7}
 8004dc6:	4770      	bx	lr

08004dc8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b085      	sub	sp, #20
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	60f8      	str	r0, [r7, #12]
 8004dd0:	60b9      	str	r1, [r7, #8]
 8004dd2:	607a      	str	r2, [r7, #4]
	return 0;
 8004dd4:	2300      	movs	r3, #0
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3714      	adds	r7, #20
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bc80      	pop	{r7}
 8004dde:	4770      	bx	lr

08004de0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b084      	sub	sp, #16
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004de8:	4b11      	ldr	r3, [pc, #68]	; (8004e30 <_sbrk+0x50>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d102      	bne.n	8004df6 <_sbrk+0x16>
		heap_end = &end;
 8004df0:	4b0f      	ldr	r3, [pc, #60]	; (8004e30 <_sbrk+0x50>)
 8004df2:	4a10      	ldr	r2, [pc, #64]	; (8004e34 <_sbrk+0x54>)
 8004df4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004df6:	4b0e      	ldr	r3, [pc, #56]	; (8004e30 <_sbrk+0x50>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004dfc:	4b0c      	ldr	r3, [pc, #48]	; (8004e30 <_sbrk+0x50>)
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	4413      	add	r3, r2
 8004e04:	466a      	mov	r2, sp
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d907      	bls.n	8004e1a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8004e0a:	f003 f839 	bl	8007e80 <__errno>
 8004e0e:	4602      	mov	r2, r0
 8004e10:	230c      	movs	r3, #12
 8004e12:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8004e14:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004e18:	e006      	b.n	8004e28 <_sbrk+0x48>
	}

	heap_end += incr;
 8004e1a:	4b05      	ldr	r3, [pc, #20]	; (8004e30 <_sbrk+0x50>)
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4413      	add	r3, r2
 8004e22:	4a03      	ldr	r2, [pc, #12]	; (8004e30 <_sbrk+0x50>)
 8004e24:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8004e26:	68fb      	ldr	r3, [r7, #12]
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3710      	adds	r7, #16
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}
 8004e30:	20001a14 	.word	0x20001a14
 8004e34:	20001f90 	.word	0x20001f90

08004e38 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8004e3c:	4b15      	ldr	r3, [pc, #84]	; (8004e94 <SystemInit+0x5c>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a14      	ldr	r2, [pc, #80]	; (8004e94 <SystemInit+0x5c>)
 8004e42:	f043 0301 	orr.w	r3, r3, #1
 8004e46:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8004e48:	4b12      	ldr	r3, [pc, #72]	; (8004e94 <SystemInit+0x5c>)
 8004e4a:	685a      	ldr	r2, [r3, #4]
 8004e4c:	4911      	ldr	r1, [pc, #68]	; (8004e94 <SystemInit+0x5c>)
 8004e4e:	4b12      	ldr	r3, [pc, #72]	; (8004e98 <SystemInit+0x60>)
 8004e50:	4013      	ands	r3, r2
 8004e52:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8004e54:	4b0f      	ldr	r3, [pc, #60]	; (8004e94 <SystemInit+0x5c>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a0e      	ldr	r2, [pc, #56]	; (8004e94 <SystemInit+0x5c>)
 8004e5a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004e5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e62:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004e64:	4b0b      	ldr	r3, [pc, #44]	; (8004e94 <SystemInit+0x5c>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a0a      	ldr	r2, [pc, #40]	; (8004e94 <SystemInit+0x5c>)
 8004e6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e6e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8004e70:	4b08      	ldr	r3, [pc, #32]	; (8004e94 <SystemInit+0x5c>)
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	4a07      	ldr	r2, [pc, #28]	; (8004e94 <SystemInit+0x5c>)
 8004e76:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8004e7a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8004e7c:	4b05      	ldr	r3, [pc, #20]	; (8004e94 <SystemInit+0x5c>)
 8004e7e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8004e82:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004e84:	4b05      	ldr	r3, [pc, #20]	; (8004e9c <SystemInit+0x64>)
 8004e86:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004e8a:	609a      	str	r2, [r3, #8]
#endif 
}
 8004e8c:	bf00      	nop
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bc80      	pop	{r7}
 8004e92:	4770      	bx	lr
 8004e94:	40021000 	.word	0x40021000
 8004e98:	f8ff0000 	.word	0xf8ff0000
 8004e9c:	e000ed00 	.word	0xe000ed00

08004ea0 <canardSTM32ComputeCANTimings>:
 */
static inline
int16_t canardSTM32ComputeCANTimings(const uint32_t peripheral_clock_rate,
                                     const uint32_t target_bitrate,
                                     CanardSTM32CANTimings* const out_timings)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b088      	sub	sp, #32
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	60f8      	str	r0, [r7, #12]
 8004ea8:	60b9      	str	r1, [r7, #8]
 8004eaa:	607a      	str	r2, [r7, #4]
    if (target_bitrate < 1000)
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004eb2:	d201      	bcs.n	8004eb8 <canardSTM32ComputeCANTimings+0x18>
    {
        return -CANARD_STM32_ERROR_UNSUPPORTED_BIT_RATE;
 8004eb4:	4b66      	ldr	r3, [pc, #408]	; (8005050 <canardSTM32ComputeCANTimings+0x1b0>)
 8004eb6:	e0c7      	b.n	8005048 <canardSTM32ComputeCANTimings+0x1a8>
    }

    CANARD_ASSERT(out_timings != NULL);  // NOLINT
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d105      	bne.n	8004eca <canardSTM32ComputeCANTimings+0x2a>
 8004ebe:	4b65      	ldr	r3, [pc, #404]	; (8005054 <canardSTM32ComputeCANTimings+0x1b4>)
 8004ec0:	4a65      	ldr	r2, [pc, #404]	; (8005058 <canardSTM32ComputeCANTimings+0x1b8>)
 8004ec2:	21c7      	movs	r1, #199	; 0xc7
 8004ec4:	4865      	ldr	r0, [pc, #404]	; (800505c <canardSTM32ComputeCANTimings+0x1bc>)
 8004ec6:	f002 ffbd 	bl	8007e44 <__assert_func>
    memset(out_timings, 0, sizeof(*out_timings));
 8004eca:	2206      	movs	r2, #6
 8004ecc:	2100      	movs	r1, #0
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	f003 f81d 	bl	8007f0e <memset>
     *   1000 kbps      8       10
     *   500  kbps      16      17
     *   250  kbps      16      17
     *   125  kbps      16      17
     */
    const uint8_t max_quanta_per_bit = (uint8_t)((target_bitrate >= 1000000) ? 10 : 17);    // NOLINT
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	4a62      	ldr	r2, [pc, #392]	; (8005060 <canardSTM32ComputeCANTimings+0x1c0>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d901      	bls.n	8004ee0 <canardSTM32ComputeCANTimings+0x40>
 8004edc:	230a      	movs	r3, #10
 8004ede:	e000      	b.n	8004ee2 <canardSTM32ComputeCANTimings+0x42>
 8004ee0:	2311      	movs	r3, #17
 8004ee2:	773b      	strb	r3, [r7, #28]
    CANARD_ASSERT(max_quanta_per_bit <= (MaxBS1 + MaxBS2));
 8004ee4:	7f3a      	ldrb	r2, [r7, #28]
 8004ee6:	4b5f      	ldr	r3, [pc, #380]	; (8005064 <canardSTM32ComputeCANTimings+0x1c4>)
 8004ee8:	781b      	ldrb	r3, [r3, #0]
 8004eea:	4619      	mov	r1, r3
 8004eec:	4b5e      	ldr	r3, [pc, #376]	; (8005068 <canardSTM32ComputeCANTimings+0x1c8>)
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	440b      	add	r3, r1
 8004ef2:	429a      	cmp	r2, r3
 8004ef4:	dd05      	ble.n	8004f02 <canardSTM32ComputeCANTimings+0x62>
 8004ef6:	4b5d      	ldr	r3, [pc, #372]	; (800506c <canardSTM32ComputeCANTimings+0x1cc>)
 8004ef8:	4a57      	ldr	r2, [pc, #348]	; (8005058 <canardSTM32ComputeCANTimings+0x1b8>)
 8004efa:	21dc      	movs	r1, #220	; 0xdc
 8004efc:	4857      	ldr	r0, [pc, #348]	; (800505c <canardSTM32ComputeCANTimings+0x1bc>)
 8004efe:	f002 ffa1 	bl	8007e44 <__assert_func>
     *   BS = 1 + BS1 + BS2                                             -- Number of time quanta per bit
     *   PRESCALER_BS = PRESCALER * BS
     * ==>
     *   PRESCALER_BS = PCLK / BITRATE
     */
    const uint32_t prescaler_bs = peripheral_clock_rate / target_bitrate;
 8004f02:	68fa      	ldr	r2, [r7, #12]
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f0a:	61bb      	str	r3, [r7, #24]

    /*
     * Searching for such prescaler value so that the number of quanta per bit is highest.
     */
    uint8_t bs1_bs2_sum = (uint8_t)(max_quanta_per_bit - 1);    // NOLINT
 8004f0c:	7f3b      	ldrb	r3, [r7, #28]
 8004f0e:	3b01      	subs	r3, #1
 8004f10:	77fb      	strb	r3, [r7, #31]

    while ((prescaler_bs % (1U + bs1_bs2_sum)) != 0)
 8004f12:	e007      	b.n	8004f24 <canardSTM32ComputeCANTimings+0x84>
    {
        if (bs1_bs2_sum <= 2)
 8004f14:	7ffb      	ldrb	r3, [r7, #31]
 8004f16:	2b02      	cmp	r3, #2
 8004f18:	d801      	bhi.n	8004f1e <canardSTM32ComputeCANTimings+0x7e>
        {
            return -CANARD_STM32_ERROR_UNSUPPORTED_BIT_RATE;          // No solution
 8004f1a:	4b4d      	ldr	r3, [pc, #308]	; (8005050 <canardSTM32ComputeCANTimings+0x1b0>)
 8004f1c:	e094      	b.n	8005048 <canardSTM32ComputeCANTimings+0x1a8>
        }
        bs1_bs2_sum--;
 8004f1e:	7ffb      	ldrb	r3, [r7, #31]
 8004f20:	3b01      	subs	r3, #1
 8004f22:	77fb      	strb	r3, [r7, #31]
    while ((prescaler_bs % (1U + bs1_bs2_sum)) != 0)
 8004f24:	7ffb      	ldrb	r3, [r7, #31]
 8004f26:	1c5a      	adds	r2, r3, #1
 8004f28:	69bb      	ldr	r3, [r7, #24]
 8004f2a:	fbb3 f1f2 	udiv	r1, r3, r2
 8004f2e:	fb02 f201 	mul.w	r2, r2, r1
 8004f32:	1a9b      	subs	r3, r3, r2
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d1ed      	bne.n	8004f14 <canardSTM32ComputeCANTimings+0x74>
    }

    const uint32_t prescaler = prescaler_bs / (1U + bs1_bs2_sum);
 8004f38:	7ffb      	ldrb	r3, [r7, #31]
 8004f3a:	3301      	adds	r3, #1
 8004f3c:	69ba      	ldr	r2, [r7, #24]
 8004f3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f42:	617b      	str	r3, [r7, #20]
    if ((prescaler < 1U) || (prescaler > 1024U))
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d003      	beq.n	8004f52 <canardSTM32ComputeCANTimings+0xb2>
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f50:	d901      	bls.n	8004f56 <canardSTM32ComputeCANTimings+0xb6>
    {
        return -CANARD_STM32_ERROR_UNSUPPORTED_BIT_RATE;              // No solution
 8004f52:	4b3f      	ldr	r3, [pc, #252]	; (8005050 <canardSTM32ComputeCANTimings+0x1b0>)
 8004f54:	e078      	b.n	8005048 <canardSTM32ComputeCANTimings+0x1a8>
     *
     * Since the optimal solution is so close to the maximum, we prepare two solutions, and then pick the best one:
     *   - With rounding to nearest
     *   - With rounding to zero
     */
    uint8_t bs1 = (uint8_t)(((7 * bs1_bs2_sum - 1) + 4) / 8);       // Trying rounding to nearest first  // NOLINT
 8004f56:	7ffa      	ldrb	r2, [r7, #31]
 8004f58:	4613      	mov	r3, r2
 8004f5a:	00db      	lsls	r3, r3, #3
 8004f5c:	1a9b      	subs	r3, r3, r2
 8004f5e:	3303      	adds	r3, #3
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	da00      	bge.n	8004f66 <canardSTM32ComputeCANTimings+0xc6>
 8004f64:	3307      	adds	r3, #7
 8004f66:	10db      	asrs	r3, r3, #3
 8004f68:	77bb      	strb	r3, [r7, #30]
    uint8_t bs2 = (uint8_t)(bs1_bs2_sum - bs1);  // NOLINT
 8004f6a:	7ffa      	ldrb	r2, [r7, #31]
 8004f6c:	7fbb      	ldrb	r3, [r7, #30]
 8004f6e:	1ad3      	subs	r3, r2, r3
 8004f70:	777b      	strb	r3, [r7, #29]
    CANARD_ASSERT(bs1_bs2_sum > bs1);
 8004f72:	7ffa      	ldrb	r2, [r7, #31]
 8004f74:	7fbb      	ldrb	r3, [r7, #30]
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d806      	bhi.n	8004f88 <canardSTM32ComputeCANTimings+0xe8>
 8004f7a:	4b3d      	ldr	r3, [pc, #244]	; (8005070 <canardSTM32ComputeCANTimings+0x1d0>)
 8004f7c:	4a36      	ldr	r2, [pc, #216]	; (8005058 <canardSTM32ComputeCANTimings+0x1b8>)
 8004f7e:	f240 1115 	movw	r1, #277	; 0x115
 8004f82:	4836      	ldr	r0, [pc, #216]	; (800505c <canardSTM32ComputeCANTimings+0x1bc>)
 8004f84:	f002 ff5e 	bl	8007e44 <__assert_func>

    {
        const uint16_t sample_point_permill = (uint16_t)(1000U * (1U + bs1) / (1U + bs1 + bs2));  // NOLINT
 8004f88:	7fbb      	ldrb	r3, [r7, #30]
 8004f8a:	3301      	adds	r3, #1
 8004f8c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004f90:	fb02 f203 	mul.w	r2, r2, r3
 8004f94:	7fb9      	ldrb	r1, [r7, #30]
 8004f96:	7f7b      	ldrb	r3, [r7, #29]
 8004f98:	440b      	add	r3, r1
 8004f9a:	3301      	adds	r3, #1
 8004f9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fa0:	827b      	strh	r3, [r7, #18]

        if (sample_point_permill > MaxSamplePointLocationPermill)   // Strictly more!
 8004fa2:	4b34      	ldr	r3, [pc, #208]	; (8005074 <canardSTM32ComputeCANTimings+0x1d4>)
 8004fa4:	881b      	ldrh	r3, [r3, #0]
 8004fa6:	8a7a      	ldrh	r2, [r7, #18]
 8004fa8:	429a      	cmp	r2, r3
 8004faa:	d90d      	bls.n	8004fc8 <canardSTM32ComputeCANTimings+0x128>
        {
            bs1 = (uint8_t)((7 * bs1_bs2_sum - 1) / 8);             // Nope, too far; now rounding to zero
 8004fac:	7ffa      	ldrb	r2, [r7, #31]
 8004fae:	4613      	mov	r3, r2
 8004fb0:	00db      	lsls	r3, r3, #3
 8004fb2:	1a9b      	subs	r3, r3, r2
 8004fb4:	3b01      	subs	r3, #1
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	da00      	bge.n	8004fbc <canardSTM32ComputeCANTimings+0x11c>
 8004fba:	3307      	adds	r3, #7
 8004fbc:	10db      	asrs	r3, r3, #3
 8004fbe:	77bb      	strb	r3, [r7, #30]
            bs2 = (uint8_t)(bs1_bs2_sum - bs1);
 8004fc0:	7ffa      	ldrb	r2, [r7, #31]
 8004fc2:	7fbb      	ldrb	r3, [r7, #30]
 8004fc4:	1ad3      	subs	r3, r2, r3
 8004fc6:	777b      	strb	r3, [r7, #29]
        }
    }

    const bool valid = (bs1 >= 1) && (bs1 <= MaxBS1) && (bs2 >= 1) && (bs2 <= MaxBS2);
 8004fc8:	7fbb      	ldrb	r3, [r7, #30]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d00e      	beq.n	8004fec <canardSTM32ComputeCANTimings+0x14c>
 8004fce:	4b25      	ldr	r3, [pc, #148]	; (8005064 <canardSTM32ComputeCANTimings+0x1c4>)
 8004fd0:	781b      	ldrb	r3, [r3, #0]
 8004fd2:	7fba      	ldrb	r2, [r7, #30]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d809      	bhi.n	8004fec <canardSTM32ComputeCANTimings+0x14c>
 8004fd8:	7f7b      	ldrb	r3, [r7, #29]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d006      	beq.n	8004fec <canardSTM32ComputeCANTimings+0x14c>
 8004fde:	4b22      	ldr	r3, [pc, #136]	; (8005068 <canardSTM32ComputeCANTimings+0x1c8>)
 8004fe0:	781b      	ldrb	r3, [r3, #0]
 8004fe2:	7f7a      	ldrb	r2, [r7, #29]
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d801      	bhi.n	8004fec <canardSTM32ComputeCANTimings+0x14c>
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e000      	b.n	8004fee <canardSTM32ComputeCANTimings+0x14e>
 8004fec:	2300      	movs	r3, #0
 8004fee:	747b      	strb	r3, [r7, #17]
 8004ff0:	7c7b      	ldrb	r3, [r7, #17]
 8004ff2:	f003 0301 	and.w	r3, r3, #1
 8004ff6:	747b      	strb	r3, [r7, #17]
     * def sample_point_from_btr(x):
     *     assert 0b0011110010000000111111000000000 & x == 0
     *     ts2,ts1,brp = (x>>20)&7, (x>>16)&15, x&511
     *     return (1+ts1+1)/(1+ts1+1+ts2+1)
     */
    if ((target_bitrate != (peripheral_clock_rate / (prescaler * (1U + bs1 + bs2)))) ||
 8004ff8:	7fba      	ldrb	r2, [r7, #30]
 8004ffa:	7f7b      	ldrb	r3, [r7, #29]
 8004ffc:	4413      	add	r3, r2
 8004ffe:	3301      	adds	r3, #1
 8005000:	697a      	ldr	r2, [r7, #20]
 8005002:	fb02 f303 	mul.w	r3, r2, r3
 8005006:	68fa      	ldr	r2, [r7, #12]
 8005008:	fbb2 f3f3 	udiv	r3, r2, r3
 800500c:	68ba      	ldr	r2, [r7, #8]
 800500e:	429a      	cmp	r2, r3
 8005010:	d105      	bne.n	800501e <canardSTM32ComputeCANTimings+0x17e>
        !valid)
 8005012:	7c7b      	ldrb	r3, [r7, #17]
 8005014:	f083 0301 	eor.w	r3, r3, #1
 8005018:	b2db      	uxtb	r3, r3
    if ((target_bitrate != (peripheral_clock_rate / (prescaler * (1U + bs1 + bs2)))) ||
 800501a:	2b00      	cmp	r3, #0
 800501c:	d006      	beq.n	800502c <canardSTM32ComputeCANTimings+0x18c>
    {
        // This actually means that the algorithm has a logic error, hence assert(0).
        CANARD_ASSERT(0);  // NOLINT
 800501e:	4b16      	ldr	r3, [pc, #88]	; (8005078 <canardSTM32ComputeCANTimings+0x1d8>)
 8005020:	4a0d      	ldr	r2, [pc, #52]	; (8005058 <canardSTM32ComputeCANTimings+0x1b8>)
 8005022:	f240 112f 	movw	r1, #303	; 0x12f
 8005026:	480d      	ldr	r0, [pc, #52]	; (800505c <canardSTM32ComputeCANTimings+0x1bc>)
 8005028:	f002 ff0c 	bl	8007e44 <__assert_func>
        return -CANARD_STM32_ERROR_UNSUPPORTED_BIT_RATE;
    }

    out_timings->bit_rate_prescaler = (uint16_t) prescaler;
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	b29a      	uxth	r2, r3
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	801a      	strh	r2, [r3, #0]
    out_timings->max_resynchronization_jump_width = 1;      // One is recommended by UAVCAN, CANOpen, and DeviceNet
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2201      	movs	r2, #1
 8005038:	711a      	strb	r2, [r3, #4]
    out_timings->bit_segment_1 = bs1;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	7fba      	ldrb	r2, [r7, #30]
 800503e:	709a      	strb	r2, [r3, #2]
    out_timings->bit_segment_2 = bs2;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	7f7a      	ldrb	r2, [r7, #29]
 8005044:	70da      	strb	r2, [r3, #3]

    return 0;
 8005046:	2300      	movs	r3, #0
}
 8005048:	4618      	mov	r0, r3
 800504a:	3720      	adds	r7, #32
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}
 8005050:	fffffc18 	.word	0xfffffc18
 8005054:	08008de4 	.word	0x08008de4
 8005058:	08009354 	.word	0x08009354
 800505c:	08008e00 	.word	0x08008e00
 8005060:	000f423f 	.word	0x000f423f
 8005064:	08009371 	.word	0x08009371
 8005068:	08009372 	.word	0x08009372
 800506c:	08008e2c 	.word	0x08008e2c
 8005070:	08008e54 	.word	0x08008e54
 8005074:	08009374 	.word	0x08009374
 8005078:	08008e68 	.word	0x08008e68
 800507c:	00000000 	.word	0x00000000

08005080 <shouldAcceptTransfer>:
bool shouldAcceptTransfer(const CanardInstance* ins,
                          uint64_t* out_data_type_signature,
                          uint16_t data_type_id,
                          CanardTransferType transfer_type,
                          uint8_t source_node_id)
{
 8005080:	b490      	push	{r4, r7}
 8005082:	b084      	sub	sp, #16
 8005084:	af00      	add	r7, sp, #0
 8005086:	60f8      	str	r0, [r7, #12]
 8005088:	60b9      	str	r1, [r7, #8]
 800508a:	4611      	mov	r1, r2
 800508c:	461a      	mov	r2, r3
 800508e:	460b      	mov	r3, r1
 8005090:	80fb      	strh	r3, [r7, #6]
 8005092:	4613      	mov	r3, r2
 8005094:	717b      	strb	r3, [r7, #5]
    if ((transfer_type == CanardTransferTypeRequest) &&(data_type_id == UAVCAN_GET_NODE_INFO_DATA_TYPE_ID))
 8005096:	797b      	ldrb	r3, [r7, #5]
 8005098:	2b01      	cmp	r3, #1
 800509a:	d10a      	bne.n	80050b2 <shouldAcceptTransfer+0x32>
 800509c:	88fb      	ldrh	r3, [r7, #6]
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d107      	bne.n	80050b2 <shouldAcceptTransfer+0x32>
    {
        *out_data_type_signature = UAVCAN_GET_NODE_INFO_DATA_TYPE_SIGNATURE;
 80050a2:	68ba      	ldr	r2, [r7, #8]
 80050a4:	a412      	add	r4, pc, #72	; (adr r4, 80050f0 <shouldAcceptTransfer+0x70>)
 80050a6:	e9d4 3400 	ldrd	r3, r4, [r4]
 80050aa:	e9c2 3400 	strd	r3, r4, [r2]
        return true;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e018      	b.n	80050e4 <shouldAcceptTransfer+0x64>
    }
    if (data_type_id == UAVCAN_EQUIPMENT_ESC_RAWCOMMAND_ID)
 80050b2:	88fb      	ldrh	r3, [r7, #6]
 80050b4:	f240 4206 	movw	r2, #1030	; 0x406
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d107      	bne.n	80050cc <shouldAcceptTransfer+0x4c>
    {
        *out_data_type_signature = UAVCAN_EQUIPMENT_ESC_RAWCOMMAND_SIGNATURE;
 80050bc:	68ba      	ldr	r2, [r7, #8]
 80050be:	a40e      	add	r4, pc, #56	; (adr r4, 80050f8 <shouldAcceptTransfer+0x78>)
 80050c0:	e9d4 3400 	ldrd	r3, r4, [r4]
 80050c4:	e9c2 3400 	strd	r3, r4, [r2]
        return true;
 80050c8:	2301      	movs	r3, #1
 80050ca:	e00b      	b.n	80050e4 <shouldAcceptTransfer+0x64>
    }
    if (data_type_id == UAVCAN_PROTOCOL_PARAM_GETSET_ID)
 80050cc:	88fb      	ldrh	r3, [r7, #6]
 80050ce:	2b0b      	cmp	r3, #11
 80050d0:	d107      	bne.n	80050e2 <shouldAcceptTransfer+0x62>
    {
        *out_data_type_signature = UAVCAN_PROTOCOL_PARAM_GETSET_SIGNATURE;
 80050d2:	68ba      	ldr	r2, [r7, #8]
 80050d4:	a40a      	add	r4, pc, #40	; (adr r4, 8005100 <shouldAcceptTransfer+0x80>)
 80050d6:	e9d4 3400 	ldrd	r3, r4, [r4]
 80050da:	e9c2 3400 	strd	r3, r4, [r2]
        return true;
 80050de:	2301      	movs	r3, #1
 80050e0:	e000      	b.n	80050e4 <shouldAcceptTransfer+0x64>
    }
    return false;
 80050e2:	2300      	movs	r3, #0
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3710      	adds	r7, #16
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bc90      	pop	{r4, r7}
 80050ec:	4770      	bx	lr
 80050ee:	bf00      	nop
 80050f0:	21c46a9e 	.word	0x21c46a9e
 80050f4:	ee468a81 	.word	0xee468a81
 80050f8:	d7ec951d 	.word	0xd7ec951d
 80050fc:	217f5c87 	.word	0x217f5c87
 8005100:	39d1a4d5 	.word	0x39d1a4d5
 8005104:	a7b622f9 	.word	0xa7b622f9

08005108 <onTransferReceived>:

//////////////////////////////////////////////////////////////////////////////////////

void onTransferReceived(CanardInstance* ins, CanardRxTransfer* transfer)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b082      	sub	sp, #8
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	6039      	str	r1, [r7, #0]
    if ((transfer->transfer_type == CanardTransferTypeRequest) && (transfer->data_type_id == UAVCAN_GET_NODE_INFO_DATA_TYPE_ID))
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	7e1b      	ldrb	r3, [r3, #24]
 8005116:	2b01      	cmp	r3, #1
 8005118:	d106      	bne.n	8005128 <onTransferReceived+0x20>
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	8adb      	ldrh	r3, [r3, #22]
 800511e:	2b01      	cmp	r3, #1
 8005120:	d102      	bne.n	8005128 <onTransferReceived+0x20>
    {
        getNodeInfoHandleCanard(transfer);
 8005122:	6838      	ldr	r0, [r7, #0]
 8005124:	f000 f814 	bl	8005150 <getNodeInfoHandleCanard>
    }

    if (transfer->data_type_id == UAVCAN_EQUIPMENT_ESC_RAWCOMMAND_ID)
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	8adb      	ldrh	r3, [r3, #22]
 800512c:	f240 4206 	movw	r2, #1030	; 0x406
 8005130:	4293      	cmp	r3, r2
 8005132:	d102      	bne.n	800513a <onTransferReceived+0x32>
    {
        rawcmdHandleCanard(transfer);
 8005134:	6838      	ldr	r0, [r7, #0]
 8005136:	f000 f98f 	bl	8005458 <rawcmdHandleCanard>
    }

    if (transfer->data_type_id == UAVCAN_PROTOCOL_PARAM_GETSET_ID)
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	8adb      	ldrh	r3, [r3, #22]
 800513e:	2b0b      	cmp	r3, #11
 8005140:	d102      	bne.n	8005148 <onTransferReceived+0x40>
    {
        getsetHandleCanard(transfer);
 8005142:	6838      	ldr	r0, [r7, #0]
 8005144:	f000 fb00 	bl	8005748 <getsetHandleCanard>
    }

}
 8005148:	bf00      	nop
 800514a:	3708      	adds	r7, #8
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}

08005150 <getNodeInfoHandleCanard>:

void getNodeInfoHandleCanard(CanardRxTransfer* transfer)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b0ea      	sub	sp, #424	; 0x1a8
 8005154:	af06      	add	r7, sp, #24
 8005156:	1d3b      	adds	r3, r7, #4
 8005158:	6018      	str	r0, [r3, #0]
        uint8_t buffer[UAVCAN_GET_NODE_INFO_RESPONSE_MAX_SIZE];
        memset(buffer,0,UAVCAN_GET_NODE_INFO_RESPONSE_MAX_SIZE);
 800515a:	f107 030c 	add.w	r3, r7, #12
 800515e:	f240 1279 	movw	r2, #377	; 0x179
 8005162:	2100      	movs	r1, #0
 8005164:	4618      	mov	r0, r3
 8005166:	f002 fed2 	bl	8007f0e <memset>
        uint16_t len = makeNodeInfoMessage(buffer);
 800516a:	f107 030c 	add.w	r3, r7, #12
 800516e:	4618      	mov	r0, r3
 8005170:	f000 f91e 	bl	80053b0 <makeNodeInfoMessage>
 8005174:	4603      	mov	r3, r0
 8005176:	f8a7 318e 	strh.w	r3, [r7, #398]	; 0x18e
        int result = canardRequestOrRespond(&g_canard,
 800517a:	1d3b      	adds	r3, r7, #4
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	7ed8      	ldrb	r0, [r3, #27]
 8005180:	1d3b      	adds	r3, r7, #4
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	3319      	adds	r3, #25
 8005186:	1d3a      	adds	r2, r7, #4
 8005188:	6812      	ldr	r2, [r2, #0]
 800518a:	7e92      	ldrb	r2, [r2, #26]
 800518c:	f8b7 118e 	ldrh.w	r1, [r7, #398]	; 0x18e
 8005190:	9105      	str	r1, [sp, #20]
 8005192:	f107 010c 	add.w	r1, r7, #12
 8005196:	9104      	str	r1, [sp, #16]
 8005198:	2100      	movs	r1, #0
 800519a:	9103      	str	r1, [sp, #12]
 800519c:	9202      	str	r2, [sp, #8]
 800519e:	9301      	str	r3, [sp, #4]
 80051a0:	2301      	movs	r3, #1
 80051a2:	9300      	str	r3, [sp, #0]
 80051a4:	a309      	add	r3, pc, #36	; (adr r3, 80051cc <getNodeInfoHandleCanard+0x7c>)
 80051a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051aa:	4601      	mov	r1, r0
 80051ac:	4806      	ldr	r0, [pc, #24]	; (80051c8 <getNodeInfoHandleCanard+0x78>)
 80051ae:	f000 fcc5 	bl	8005b3c <canardRequestOrRespond>
 80051b2:	4603      	mov	r3, r0
 80051b4:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
                                            &transfer->transfer_id,
                                            transfer->priority,
                                            CanardResponse,
                                            &buffer[0],
                                            (uint16_t)len);
}
 80051b8:	bf00      	nop
 80051ba:	f507 77c8 	add.w	r7, r7, #400	; 0x190
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}
 80051c2:	bf00      	nop
 80051c4:	f3af 8000 	nop.w
 80051c8:	20001a18 	.word	0x20001a18
 80051cc:	21c46a9e 	.word	0x21c46a9e
 80051d0:	ee468a81 	.word	0xee468a81

080051d4 <uavcanInit>:

void uavcanInit(void)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b086      	sub	sp, #24
 80051d8:	af02      	add	r7, sp, #8
    CanardSTM32CANTimings timings;
    int result = canardSTM32ComputeCANTimings(HAL_RCC_GetPCLK1Freq(), 1000000, &timings);
 80051da:	f7fc f955 	bl	8001488 <HAL_RCC_GetPCLK1Freq>
 80051de:	1d3b      	adds	r3, r7, #4
 80051e0:	461a      	mov	r2, r3
 80051e2:	4913      	ldr	r1, [pc, #76]	; (8005230 <uavcanInit+0x5c>)
 80051e4:	f7ff fe5c 	bl	8004ea0 <canardSTM32ComputeCANTimings>
 80051e8:	4603      	mov	r3, r0
 80051ea:	60fb      	str	r3, [r7, #12]
    if (result)
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d000      	beq.n	80051f4 <uavcanInit+0x20>
    {
        __ASM volatile("BKPT #01");
 80051f2:	be01      	bkpt	0x0001
    }
    result = canardSTM32Init(&timings, CanardSTM32IfaceModeNormal);
 80051f4:	1d3b      	adds	r3, r7, #4
 80051f6:	2100      	movs	r1, #0
 80051f8:	4618      	mov	r0, r3
 80051fa:	f002 fbd1 	bl	80079a0 <canardSTM32Init>
 80051fe:	4603      	mov	r3, r0
 8005200:	60fb      	str	r3, [r7, #12]
    if (result)
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d000      	beq.n	800520a <uavcanInit+0x36>
    {
        __ASM volatile("BKPT #01");
 8005208:	be01      	bkpt	0x0001
    }

    canardInit(&g_canard,                         // Uninitialized library instance
 800520a:	2300      	movs	r3, #0
 800520c:	9301      	str	r3, [sp, #4]
 800520e:	4b09      	ldr	r3, [pc, #36]	; (8005234 <uavcanInit+0x60>)
 8005210:	9300      	str	r3, [sp, #0]
 8005212:	4b09      	ldr	r3, [pc, #36]	; (8005238 <uavcanInit+0x64>)
 8005214:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005218:	4908      	ldr	r1, [pc, #32]	; (800523c <uavcanInit+0x68>)
 800521a:	4809      	ldr	r0, [pc, #36]	; (8005240 <uavcanInit+0x6c>)
 800521c:	f000 fb7c 	bl	8005918 <canardInit>
               sizeof(g_canard_memory_pool),      // Size of the above, in bytes
               onTransferReceived,                // Callback, see CanardOnTransferReception
               shouldAcceptTransfer,              // Callback, see CanardShouldAcceptTransfer
               NULL);

    canardSetLocalNodeID(&g_canard, 11);
 8005220:	210b      	movs	r1, #11
 8005222:	4807      	ldr	r0, [pc, #28]	; (8005240 <uavcanInit+0x6c>)
 8005224:	f000 fbbc 	bl	80059a0 <canardSetLocalNodeID>
}
 8005228:	bf00      	nop
 800522a:	3710      	adds	r7, #16
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}
 8005230:	000f4240 	.word	0x000f4240
 8005234:	08005081 	.word	0x08005081
 8005238:	08005109 	.word	0x08005109
 800523c:	20001a3c 	.word	0x20001a3c
 8005240:	20001a18 	.word	0x20001a18

08005244 <sendCanard>:

void sendCanard(void)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b082      	sub	sp, #8
 8005248:	af00      	add	r7, sp, #0
  const CanardCANFrame* txf = canardPeekTxQueue(&g_canard);
 800524a:	480f      	ldr	r0, [pc, #60]	; (8005288 <sendCanard+0x44>)
 800524c:	f000 fce2 	bl	8005c14 <canardPeekTxQueue>
 8005250:	6078      	str	r0, [r7, #4]
  while(txf)
 8005252:	e012      	b.n	800527a <sendCanard+0x36>
    {
        const int tx_res = canardSTM32Transmit(txf);
 8005254:	6878      	ldr	r0, [r7, #4]
 8005256:	f002 fca9 	bl	8007bac <canardSTM32Transmit>
 800525a:	4603      	mov	r3, r0
 800525c:	603b      	str	r3, [r7, #0]
        if (tx_res < 0)                  // Failure - drop the frame and report
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	2b00      	cmp	r3, #0
 8005262:	da00      	bge.n	8005266 <sendCanard+0x22>
        {
            __ASM volatile("BKPT #01");  // TODO: handle the error properly
 8005264:	be01      	bkpt	0x0001
        }
        if(tx_res > 0)
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	2b00      	cmp	r3, #0
 800526a:	dd02      	ble.n	8005272 <sendCanard+0x2e>
        {
            canardPopTxQueue(&g_canard);
 800526c:	4806      	ldr	r0, [pc, #24]	; (8005288 <sendCanard+0x44>)
 800526e:	f000 fce3 	bl	8005c38 <canardPopTxQueue>
        }
        txf = canardPeekTxQueue(&g_canard);
 8005272:	4805      	ldr	r0, [pc, #20]	; (8005288 <sendCanard+0x44>)
 8005274:	f000 fcce 	bl	8005c14 <canardPeekTxQueue>
 8005278:	6078      	str	r0, [r7, #4]
  while(txf)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d1e9      	bne.n	8005254 <sendCanard+0x10>
    }
}
 8005280:	bf00      	nop
 8005282:	3708      	adds	r7, #8
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}
 8005288:	20001a18 	.word	0x20001a18

0800528c <receiveCanard>:

void receiveCanard(void)
{
 800528c:	b590      	push	{r4, r7, lr}
 800528e:	b087      	sub	sp, #28
 8005290:	af00      	add	r7, sp, #0
    CanardCANFrame rx_frame;
    int res = canardSTM32Receive(&rx_frame);
 8005292:	1d3b      	adds	r3, r7, #4
 8005294:	4618      	mov	r0, r3
 8005296:	f002 fd51 	bl	8007d3c <canardSTM32Receive>
 800529a:	4603      	mov	r3, r0
 800529c:	617b      	str	r3, [r7, #20]
    if(res)
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d00e      	beq.n	80052c2 <receiveCanard+0x36>
    {
        canardHandleRxFrame(&g_canard, &rx_frame, HAL_GetTick() * 1000);
 80052a4:	f7fa ff84 	bl	80001b0 <HAL_GetTick>
 80052a8:	4602      	mov	r2, r0
 80052aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80052ae:	fb03 f302 	mul.w	r3, r3, r2
 80052b2:	f04f 0400 	mov.w	r4, #0
 80052b6:	1d39      	adds	r1, r7, #4
 80052b8:	461a      	mov	r2, r3
 80052ba:	4623      	mov	r3, r4
 80052bc:	4803      	ldr	r0, [pc, #12]	; (80052cc <receiveCanard+0x40>)
 80052be:	f000 fcd1 	bl	8005c64 <canardHandleRxFrame>
    }
}
 80052c2:	bf00      	nop
 80052c4:	371c      	adds	r7, #28
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd90      	pop	{r4, r7, pc}
 80052ca:	bf00      	nop
 80052cc:	20001a18 	.word	0x20001a18

080052d0 <spinCanard>:

void spinCanard(void)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b08a      	sub	sp, #40	; 0x28
 80052d4:	af06      	add	r7, sp, #24
    static uint32_t spin_time = 0;
    if(HAL_GetTick() < spin_time + CANARD_SPIN_PERIOD) return;  // rate limiting
 80052d6:	f7fa ff6b 	bl	80001b0 <HAL_GetTick>
 80052da:	4602      	mov	r2, r0
 80052dc:	4b18      	ldr	r3, [pc, #96]	; (8005340 <spinCanard+0x70>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d321      	bcc.n	800532c <spinCanard+0x5c>
    spin_time = HAL_GetTick();
 80052e8:	f7fa ff62 	bl	80001b0 <HAL_GetTick>
 80052ec:	4602      	mov	r2, r0
 80052ee:	4b14      	ldr	r3, [pc, #80]	; (8005340 <spinCanard+0x70>)
 80052f0:	601a      	str	r2, [r3, #0]
    //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
    HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80052f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80052f6:	4813      	ldr	r0, [pc, #76]	; (8005344 <spinCanard+0x74>)
 80052f8:	f7fb fcd8 	bl	8000cac <HAL_GPIO_TogglePin>

    uint8_t buffer[UAVCAN_NODE_STATUS_MESSAGE_SIZE];
    static uint8_t transfer_id = 0;                           // This variable MUST BE STATIC; refer to the libcanard documentation for the background
    makeNodeStatusMessage(buffer);
 80052fc:	1d3b      	adds	r3, r7, #4
 80052fe:	4618      	mov	r0, r3
 8005300:	f000 f826 	bl	8005350 <makeNodeStatusMessage>
    const int16_t bc_res = canardBroadcast(&g_canard,
 8005304:	2307      	movs	r3, #7
 8005306:	9304      	str	r3, [sp, #16]
 8005308:	1d3b      	adds	r3, r7, #4
 800530a:	9303      	str	r3, [sp, #12]
 800530c:	2318      	movs	r3, #24
 800530e:	9302      	str	r3, [sp, #8]
 8005310:	4b0d      	ldr	r3, [pc, #52]	; (8005348 <spinCanard+0x78>)
 8005312:	9301      	str	r3, [sp, #4]
 8005314:	f240 1355 	movw	r3, #341	; 0x155
 8005318:	9300      	str	r3, [sp, #0]
 800531a:	a307      	add	r3, pc, #28	; (adr r3, 8005338 <spinCanard+0x68>)
 800531c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005320:	480a      	ldr	r0, [pc, #40]	; (800534c <spinCanard+0x7c>)
 8005322:	f000 fb79 	bl	8005a18 <canardBroadcast>
 8005326:	4603      	mov	r3, r0
 8005328:	81fb      	strh	r3, [r7, #14]
 800532a:	e000      	b.n	800532e <spinCanard+0x5e>
    if(HAL_GetTick() < spin_time + CANARD_SPIN_PERIOD) return;  // rate limiting
 800532c:	bf00      	nop
    if(bc_res <=0){
    	//handle errr
    }


}
 800532e:	3710      	adds	r7, #16
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}
 8005334:	f3af 8000 	nop.w
 8005338:	c1a7c6f1 	.word	0xc1a7c6f1
 800533c:	0f0868d0 	.word	0x0f0868d0
 8005340:	20001e48 	.word	0x20001e48
 8005344:	40011000 	.word	0x40011000
 8005348:	20001e4c 	.word	0x20001e4c
 800534c:	20001a18 	.word	0x20001a18

08005350 <makeNodeStatusMessage>:




void makeNodeStatusMessage(uint8_t buffer[UAVCAN_NODE_STATUS_MESSAGE_SIZE])
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b084      	sub	sp, #16
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
    uint8_t node_health = UAVCAN_NODE_HEALTH_OK;
 8005358:	2300      	movs	r3, #0
 800535a:	73fb      	strb	r3, [r7, #15]
    uint8_t node_mode   = UAVCAN_NODE_MODE_OPERATIONAL;
 800535c:	2300      	movs	r3, #0
 800535e:	73bb      	strb	r3, [r7, #14]
    memset(buffer, 0, UAVCAN_NODE_STATUS_MESSAGE_SIZE);
 8005360:	2207      	movs	r2, #7
 8005362:	2100      	movs	r1, #0
 8005364:	6878      	ldr	r0, [r7, #4]
 8005366:	f002 fdd2 	bl	8007f0e <memset>
    uint32_t uptime_sec = (HAL_GetTick() / 1000);
 800536a:	f7fa ff21 	bl	80001b0 <HAL_GetTick>
 800536e:	4602      	mov	r2, r0
 8005370:	4b0e      	ldr	r3, [pc, #56]	; (80053ac <makeNodeStatusMessage+0x5c>)
 8005372:	fba3 2302 	umull	r2, r3, r3, r2
 8005376:	099b      	lsrs	r3, r3, #6
 8005378:	60bb      	str	r3, [r7, #8]
    canardEncodeScalar(buffer,  0, 32, &uptime_sec);
 800537a:	f107 0308 	add.w	r3, r7, #8
 800537e:	2220      	movs	r2, #32
 8005380:	2100      	movs	r1, #0
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f001 f9aa 	bl	80066dc <canardEncodeScalar>
    canardEncodeScalar(buffer, 32,  2, &node_health);
 8005388:	f107 030f 	add.w	r3, r7, #15
 800538c:	2202      	movs	r2, #2
 800538e:	2120      	movs	r1, #32
 8005390:	6878      	ldr	r0, [r7, #4]
 8005392:	f001 f9a3 	bl	80066dc <canardEncodeScalar>
    canardEncodeScalar(buffer, 34,  3, &node_mode);
 8005396:	f107 030e 	add.w	r3, r7, #14
 800539a:	2203      	movs	r2, #3
 800539c:	2122      	movs	r1, #34	; 0x22
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f001 f99c 	bl	80066dc <canardEncodeScalar>
}
 80053a4:	bf00      	nop
 80053a6:	3710      	adds	r7, #16
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}
 80053ac:	10624dd3 	.word	0x10624dd3

080053b0 <makeNodeInfoMessage>:

uint16_t makeNodeInfoMessage(uint8_t buffer[UAVCAN_GET_NODE_INFO_RESPONSE_MAX_SIZE])
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b084      	sub	sp, #16
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
    memset(buffer, 0, UAVCAN_GET_NODE_INFO_RESPONSE_MAX_SIZE);
 80053b8:	f240 1279 	movw	r2, #377	; 0x179
 80053bc:	2100      	movs	r1, #0
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f002 fda5 	bl	8007f0e <memset>
    makeNodeStatusMessage(buffer);
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f7ff ffc3 	bl	8005350 <makeNodeStatusMessage>

    buffer[7] = APP_VERSION_MAJOR;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	3307      	adds	r3, #7
 80053ce:	2263      	movs	r2, #99	; 0x63
 80053d0:	701a      	strb	r2, [r3, #0]
    buffer[8] = APP_VERSION_MINOR;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	3308      	adds	r3, #8
 80053d6:	2263      	movs	r2, #99	; 0x63
 80053d8:	701a      	strb	r2, [r3, #0]
    buffer[9] = 1;                          // Optional field flags, VCS commit is set
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	3309      	adds	r3, #9
 80053de:	2201      	movs	r2, #1
 80053e0:	701a      	strb	r2, [r3, #0]
    uint32_t u32 = GIT_HASH;
 80053e2:	4b0f      	ldr	r3, [pc, #60]	; (8005420 <makeNodeInfoMessage+0x70>)
 80053e4:	60bb      	str	r3, [r7, #8]
    canardEncodeScalar(buffer, 80, 32, &u32);
 80053e6:	f107 0308 	add.w	r3, r7, #8
 80053ea:	2220      	movs	r2, #32
 80053ec:	2150      	movs	r1, #80	; 0x50
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f001 f974 	bl	80066dc <canardEncodeScalar>

    readUniqueID(&buffer[24]);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	3318      	adds	r3, #24
 80053f8:	4618      	mov	r0, r3
 80053fa:	f000 f815 	bl	8005428 <readUniqueID>
    const size_t name_len = strlen(APP_NODE_NAME);
 80053fe:	230f      	movs	r3, #15
 8005400:	60fb      	str	r3, [r7, #12]
    memcpy(&buffer[41], APP_NODE_NAME, name_len);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	3329      	adds	r3, #41	; 0x29
 8005406:	68fa      	ldr	r2, [r7, #12]
 8005408:	4906      	ldr	r1, [pc, #24]	; (8005424 <makeNodeInfoMessage+0x74>)
 800540a:	4618      	mov	r0, r3
 800540c:	f002 fd74 	bl	8007ef8 <memcpy>
    return 41 + name_len ;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	b29b      	uxth	r3, r3
 8005414:	3329      	adds	r3, #41	; 0x29
 8005416:	b29b      	uxth	r3, r3
}
 8005418:	4618      	mov	r0, r3
 800541a:	3710      	adds	r7, #16
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}
 8005420:	badc0ffe 	.word	0xbadc0ffe
 8005424:	08008e6c 	.word	0x08008e6c

08005428 <readUniqueID>:

void readUniqueID(uint8_t* out_uid)
{
 8005428:	b480      	push	{r7}
 800542a:	b085      	sub	sp, #20
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < UNIQUE_ID_LENGTH_BYTES; i++)
 8005430:	2300      	movs	r3, #0
 8005432:	73fb      	strb	r3, [r7, #15]
 8005434:	e007      	b.n	8005446 <readUniqueID+0x1e>
    {
        out_uid[i] = i;
 8005436:	7bfb      	ldrb	r3, [r7, #15]
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	4413      	add	r3, r2
 800543c:	7bfa      	ldrb	r2, [r7, #15]
 800543e:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < UNIQUE_ID_LENGTH_BYTES; i++)
 8005440:	7bfb      	ldrb	r3, [r7, #15]
 8005442:	3301      	adds	r3, #1
 8005444:	73fb      	strb	r3, [r7, #15]
 8005446:	7bfb      	ldrb	r3, [r7, #15]
 8005448:	2b0f      	cmp	r3, #15
 800544a:	d9f4      	bls.n	8005436 <readUniqueID+0xe>
    }
}
 800544c:	bf00      	nop
 800544e:	3714      	adds	r7, #20
 8005450:	46bd      	mov	sp, r7
 8005452:	bc80      	pop	{r7}
 8005454:	4770      	bx	lr
	...

08005458 <rawcmdHandleCanard>:


void rawcmdHandleCanard(CanardRxTransfer* transfer)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b086      	sub	sp, #24
 800545c:	af02      	add	r7, sp, #8
 800545e:	6078      	str	r0, [r7, #4]

    int offset = 0;
 8005460:	2300      	movs	r3, #0
 8005462:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i<6; i++)
 8005464:	2300      	movs	r3, #0
 8005466:	60bb      	str	r3, [r7, #8]
 8005468:	e013      	b.n	8005492 <rawcmdHandleCanard+0x3a>
    {
        if (canardDecodeScalar(transfer, offset, 14, true, &rc_pwm[i])<14) { break; }
 800546a:	68f9      	ldr	r1, [r7, #12]
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	005b      	lsls	r3, r3, #1
 8005470:	4a0c      	ldr	r2, [pc, #48]	; (80054a4 <rawcmdHandleCanard+0x4c>)
 8005472:	4413      	add	r3, r2
 8005474:	9300      	str	r3, [sp, #0]
 8005476:	2301      	movs	r3, #1
 8005478:	220e      	movs	r2, #14
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f000 ff5a 	bl	8006334 <canardDecodeScalar>
 8005480:	4603      	mov	r3, r0
 8005482:	2b0d      	cmp	r3, #13
 8005484:	dd09      	ble.n	800549a <rawcmdHandleCanard+0x42>
        offset += 14;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	330e      	adds	r3, #14
 800548a:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i<6; i++)
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	3301      	adds	r3, #1
 8005490:	60bb      	str	r3, [r7, #8]
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	2b05      	cmp	r3, #5
 8005496:	dde8      	ble.n	800546a <rawcmdHandleCanard+0x12>
    }
   // rcpwmUpdate(ar);
}
 8005498:	e000      	b.n	800549c <rawcmdHandleCanard+0x44>
        if (canardDecodeScalar(transfer, offset, 14, true, &rc_pwm[i])<14) { break; }
 800549a:	bf00      	nop
}
 800549c:	bf00      	nop
 800549e:	3710      	adds	r7, #16
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}
 80054a4:	20001e3c 	.word	0x20001e3c

080054a8 <getParamByIndex>:
    {"param1", 1, 0, 100, 25},
    {"param2", 2, 2, 8,  3 },
};

param_t * getParamByIndex(uint16_t index)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	4603      	mov	r3, r0
 80054b0:	80fb      	strh	r3, [r7, #6]
  if(index >= ARRAY_SIZE(parameters))
 80054b2:	88fb      	ldrh	r3, [r7, #6]
 80054b4:	2b02      	cmp	r3, #2
 80054b6:	d901      	bls.n	80054bc <getParamByIndex+0x14>
  {
    return NULL;
 80054b8:	2300      	movs	r3, #0
 80054ba:	e006      	b.n	80054ca <getParamByIndex+0x22>
  }

  return &parameters[index];
 80054bc:	88fa      	ldrh	r2, [r7, #6]
 80054be:	4613      	mov	r3, r2
 80054c0:	009b      	lsls	r3, r3, #2
 80054c2:	4413      	add	r3, r2
 80054c4:	00db      	lsls	r3, r3, #3
 80054c6:	4a03      	ldr	r2, [pc, #12]	; (80054d4 <getParamByIndex+0x2c>)
 80054c8:	4413      	add	r3, r2
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	370c      	adds	r7, #12
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bc80      	pop	{r7}
 80054d2:	4770      	bx	lr
 80054d4:	20000010 	.word	0x20000010

080054d8 <getParamByName>:

param_t * getParamByName(uint8_t * name)
{
 80054d8:	b590      	push	{r4, r7, lr}
 80054da:	b085      	sub	sp, #20
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  for(uint16_t i = 0; i < ARRAY_SIZE(parameters); i++)
 80054e0:	2300      	movs	r3, #0
 80054e2:	81fb      	strh	r3, [r7, #14]
 80054e4:	e026      	b.n	8005534 <getParamByName+0x5c>
  {
    if(strncmp((char const*)name, (char const*)parameters[i].name,strlen((char const*)parameters[i].name)) == 0)
 80054e6:	89fa      	ldrh	r2, [r7, #14]
 80054e8:	4916      	ldr	r1, [pc, #88]	; (8005544 <getParamByName+0x6c>)
 80054ea:	4613      	mov	r3, r2
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	4413      	add	r3, r2
 80054f0:	00db      	lsls	r3, r3, #3
 80054f2:	440b      	add	r3, r1
 80054f4:	681c      	ldr	r4, [r3, #0]
 80054f6:	89fa      	ldrh	r2, [r7, #14]
 80054f8:	4912      	ldr	r1, [pc, #72]	; (8005544 <getParamByName+0x6c>)
 80054fa:	4613      	mov	r3, r2
 80054fc:	009b      	lsls	r3, r3, #2
 80054fe:	4413      	add	r3, r2
 8005500:	00db      	lsls	r3, r3, #3
 8005502:	440b      	add	r3, r1
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4618      	mov	r0, r3
 8005508:	f7fa fe22 	bl	8000150 <strlen>
 800550c:	4603      	mov	r3, r0
 800550e:	461a      	mov	r2, r3
 8005510:	4621      	mov	r1, r4
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f002 ffc8 	bl	80084a8 <strncmp>
 8005518:	4603      	mov	r3, r0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d107      	bne.n	800552e <getParamByName+0x56>
    {
      return &parameters[i];
 800551e:	89fa      	ldrh	r2, [r7, #14]
 8005520:	4613      	mov	r3, r2
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	4413      	add	r3, r2
 8005526:	00db      	lsls	r3, r3, #3
 8005528:	4a06      	ldr	r2, [pc, #24]	; (8005544 <getParamByName+0x6c>)
 800552a:	4413      	add	r3, r2
 800552c:	e006      	b.n	800553c <getParamByName+0x64>
  for(uint16_t i = 0; i < ARRAY_SIZE(parameters); i++)
 800552e:	89fb      	ldrh	r3, [r7, #14]
 8005530:	3301      	adds	r3, #1
 8005532:	81fb      	strh	r3, [r7, #14]
 8005534:	89fb      	ldrh	r3, [r7, #14]
 8005536:	2b02      	cmp	r3, #2
 8005538:	d9d5      	bls.n	80054e6 <getParamByName+0xe>
    }
  }
  return NULL;
 800553a:	2300      	movs	r3, #0
}
 800553c:	4618      	mov	r0, r3
 800553e:	3714      	adds	r7, #20
 8005540:	46bd      	mov	sp, r7
 8005542:	bd90      	pop	{r4, r7, pc}
 8005544:	20000010 	.word	0x20000010

08005548 <encodeParamCanard>:

uint16_t encodeParamCanard(param_t * p, uint8_t * buffer)
{
 8005548:	b5b0      	push	{r4, r5, r7, lr}
 800554a:	b084      	sub	sp, #16
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	6039      	str	r1, [r7, #0]
    uint8_t n     = 0;
 8005552:	2300      	movs	r3, #0
 8005554:	72fb      	strb	r3, [r7, #11]
    int offset    = 0;
 8005556:	2300      	movs	r3, #0
 8005558:	60fb      	str	r3, [r7, #12]
    uint8_t tag   = 1;
 800555a:	2301      	movs	r3, #1
 800555c:	72bb      	strb	r3, [r7, #10]
    if(p==NULL)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d150      	bne.n	8005606 <encodeParamCanard+0xbe>
    {
        tag = 0;
 8005564:	2300      	movs	r3, #0
 8005566:	72bb      	strb	r3, [r7, #10]
        canardEncodeScalar(buffer, offset, 5, &n);
 8005568:	68f9      	ldr	r1, [r7, #12]
 800556a:	f107 030b 	add.w	r3, r7, #11
 800556e:	2205      	movs	r2, #5
 8005570:	6838      	ldr	r0, [r7, #0]
 8005572:	f001 f8b3 	bl	80066dc <canardEncodeScalar>
        offset += 5;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	3305      	adds	r3, #5
 800557a:	60fb      	str	r3, [r7, #12]
        canardEncodeScalar(buffer, offset,3, &tag);
 800557c:	68f9      	ldr	r1, [r7, #12]
 800557e:	f107 030a 	add.w	r3, r7, #10
 8005582:	2203      	movs	r2, #3
 8005584:	6838      	ldr	r0, [r7, #0]
 8005586:	f001 f8a9 	bl	80066dc <canardEncodeScalar>
        offset += 3;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	3303      	adds	r3, #3
 800558e:	60fb      	str	r3, [r7, #12]

        canardEncodeScalar(buffer, offset, 6, &n);
 8005590:	68f9      	ldr	r1, [r7, #12]
 8005592:	f107 030b 	add.w	r3, r7, #11
 8005596:	2206      	movs	r2, #6
 8005598:	6838      	ldr	r0, [r7, #0]
 800559a:	f001 f89f 	bl	80066dc <canardEncodeScalar>
        offset += 6;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	3306      	adds	r3, #6
 80055a2:	60fb      	str	r3, [r7, #12]
        canardEncodeScalar(buffer, offset,2, &tag);
 80055a4:	68f9      	ldr	r1, [r7, #12]
 80055a6:	f107 030a 	add.w	r3, r7, #10
 80055aa:	2202      	movs	r2, #2
 80055ac:	6838      	ldr	r0, [r7, #0]
 80055ae:	f001 f895 	bl	80066dc <canardEncodeScalar>
        offset += 2;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	3302      	adds	r3, #2
 80055b6:	60fb      	str	r3, [r7, #12]

        canardEncodeScalar(buffer, offset, 6, &n);
 80055b8:	68f9      	ldr	r1, [r7, #12]
 80055ba:	f107 030b 	add.w	r3, r7, #11
 80055be:	2206      	movs	r2, #6
 80055c0:	6838      	ldr	r0, [r7, #0]
 80055c2:	f001 f88b 	bl	80066dc <canardEncodeScalar>
        offset += 6;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	3306      	adds	r3, #6
 80055ca:	60fb      	str	r3, [r7, #12]
        canardEncodeScalar(buffer, offset, 2, &tag);
 80055cc:	68f9      	ldr	r1, [r7, #12]
 80055ce:	f107 030a 	add.w	r3, r7, #10
 80055d2:	2202      	movs	r2, #2
 80055d4:	6838      	ldr	r0, [r7, #0]
 80055d6:	f001 f881 	bl	80066dc <canardEncodeScalar>
        offset += 2;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	3302      	adds	r3, #2
 80055de:	60fb      	str	r3, [r7, #12]
        buffer[offset / 8] = 0;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	da00      	bge.n	80055e8 <encodeParamCanard+0xa0>
 80055e6:	3307      	adds	r3, #7
 80055e8:	10db      	asrs	r3, r3, #3
 80055ea:	461a      	mov	r2, r3
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	4413      	add	r3, r2
 80055f0:	2200      	movs	r2, #0
 80055f2:	701a      	strb	r2, [r3, #0]
        return ( offset / 8 + 1 );
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	da00      	bge.n	80055fc <encodeParamCanard+0xb4>
 80055fa:	3307      	adds	r3, #7
 80055fc:	10db      	asrs	r3, r3, #3
 80055fe:	b29b      	uxth	r3, r3
 8005600:	3301      	adds	r3, #1
 8005602:	b29b      	uxth	r3, r3
 8005604:	e09b      	b.n	800573e <encodeParamCanard+0x1f6>
    }
    canardEncodeScalar(buffer, offset, 5,&n);
 8005606:	68f9      	ldr	r1, [r7, #12]
 8005608:	f107 030b 	add.w	r3, r7, #11
 800560c:	2205      	movs	r2, #5
 800560e:	6838      	ldr	r0, [r7, #0]
 8005610:	f001 f864 	bl	80066dc <canardEncodeScalar>
    offset += 5;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	3305      	adds	r3, #5
 8005618:	60fb      	str	r3, [r7, #12]
    canardEncodeScalar(buffer, offset, 3, &tag);
 800561a:	68f9      	ldr	r1, [r7, #12]
 800561c:	f107 030a 	add.w	r3, r7, #10
 8005620:	2203      	movs	r2, #3
 8005622:	6838      	ldr	r0, [r7, #0]
 8005624:	f001 f85a 	bl	80066dc <canardEncodeScalar>
    offset += 3;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	3303      	adds	r3, #3
 800562c:	60fb      	str	r3, [r7, #12]
    canardEncodeScalar(buffer, offset, 64, &p->val);
 800562e:	68f9      	ldr	r1, [r7, #12]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	3308      	adds	r3, #8
 8005634:	2240      	movs	r2, #64	; 0x40
 8005636:	6838      	ldr	r0, [r7, #0]
 8005638:	f001 f850 	bl	80066dc <canardEncodeScalar>
    offset += 64;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	3340      	adds	r3, #64	; 0x40
 8005640:	60fb      	str	r3, [r7, #12]

    canardEncodeScalar(buffer, offset, 5, &n);
 8005642:	68f9      	ldr	r1, [r7, #12]
 8005644:	f107 030b 	add.w	r3, r7, #11
 8005648:	2205      	movs	r2, #5
 800564a:	6838      	ldr	r0, [r7, #0]
 800564c:	f001 f846 	bl	80066dc <canardEncodeScalar>
    offset += 5;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	3305      	adds	r3, #5
 8005654:	60fb      	str	r3, [r7, #12]
    canardEncodeScalar(buffer, offset, 3, &tag);
 8005656:	68f9      	ldr	r1, [r7, #12]
 8005658:	f107 030a 	add.w	r3, r7, #10
 800565c:	2203      	movs	r2, #3
 800565e:	6838      	ldr	r0, [r7, #0]
 8005660:	f001 f83c 	bl	80066dc <canardEncodeScalar>
    offset += 3;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	3303      	adds	r3, #3
 8005668:	60fb      	str	r3, [r7, #12]
    canardEncodeScalar(buffer, offset, 64, &p->defval);
 800566a:	68f9      	ldr	r1, [r7, #12]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	3320      	adds	r3, #32
 8005670:	2240      	movs	r2, #64	; 0x40
 8005672:	6838      	ldr	r0, [r7, #0]
 8005674:	f001 f832 	bl	80066dc <canardEncodeScalar>
    offset += 64;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	3340      	adds	r3, #64	; 0x40
 800567c:	60fb      	str	r3, [r7, #12]

    canardEncodeScalar(buffer, offset, 6, &n);
 800567e:	68f9      	ldr	r1, [r7, #12]
 8005680:	f107 030b 	add.w	r3, r7, #11
 8005684:	2206      	movs	r2, #6
 8005686:	6838      	ldr	r0, [r7, #0]
 8005688:	f001 f828 	bl	80066dc <canardEncodeScalar>
    offset += 6;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	3306      	adds	r3, #6
 8005690:	60fb      	str	r3, [r7, #12]
    canardEncodeScalar(buffer, offset, 2, &tag);
 8005692:	68f9      	ldr	r1, [r7, #12]
 8005694:	f107 030a 	add.w	r3, r7, #10
 8005698:	2202      	movs	r2, #2
 800569a:	6838      	ldr	r0, [r7, #0]
 800569c:	f001 f81e 	bl	80066dc <canardEncodeScalar>
    offset += 2;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	3302      	adds	r3, #2
 80056a4:	60fb      	str	r3, [r7, #12]
    canardEncodeScalar(buffer, offset, 64, &p->max);
 80056a6:	68f9      	ldr	r1, [r7, #12]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	3318      	adds	r3, #24
 80056ac:	2240      	movs	r2, #64	; 0x40
 80056ae:	6838      	ldr	r0, [r7, #0]
 80056b0:	f001 f814 	bl	80066dc <canardEncodeScalar>
    offset += 64;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	3340      	adds	r3, #64	; 0x40
 80056b8:	60fb      	str	r3, [r7, #12]

    canardEncodeScalar(buffer, offset, 6, &n);
 80056ba:	68f9      	ldr	r1, [r7, #12]
 80056bc:	f107 030b 	add.w	r3, r7, #11
 80056c0:	2206      	movs	r2, #6
 80056c2:	6838      	ldr	r0, [r7, #0]
 80056c4:	f001 f80a 	bl	80066dc <canardEncodeScalar>
    offset += 6;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	3306      	adds	r3, #6
 80056cc:	60fb      	str	r3, [r7, #12]
    canardEncodeScalar(buffer, offset,2,&tag);
 80056ce:	68f9      	ldr	r1, [r7, #12]
 80056d0:	f107 030a 	add.w	r3, r7, #10
 80056d4:	2202      	movs	r2, #2
 80056d6:	6838      	ldr	r0, [r7, #0]
 80056d8:	f001 f800 	bl	80066dc <canardEncodeScalar>
    offset += 2;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	3302      	adds	r3, #2
 80056e0:	60fb      	str	r3, [r7, #12]
    canardEncodeScalar(buffer, offset,64,&p->min);
 80056e2:	68f9      	ldr	r1, [r7, #12]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	3310      	adds	r3, #16
 80056e8:	2240      	movs	r2, #64	; 0x40
 80056ea:	6838      	ldr	r0, [r7, #0]
 80056ec:	f000 fff6 	bl	80066dc <canardEncodeScalar>
    offset += 64;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	3340      	adds	r3, #64	; 0x40
 80056f4:	60fb      	str	r3, [r7, #12]

    memcpy(&buffer[offset / 8], p->name, strlen((char const*)p->name));
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	da00      	bge.n	80056fe <encodeParamCanard+0x1b6>
 80056fc:	3307      	adds	r3, #7
 80056fe:	10db      	asrs	r3, r3, #3
 8005700:	461a      	mov	r2, r3
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	189c      	adds	r4, r3, r2
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681d      	ldr	r5, [r3, #0]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4618      	mov	r0, r3
 8005710:	f7fa fd1e 	bl	8000150 <strlen>
 8005714:	4603      	mov	r3, r0
 8005716:	461a      	mov	r2, r3
 8005718:	4629      	mov	r1, r5
 800571a:	4620      	mov	r0, r4
 800571c:	f002 fbec 	bl	8007ef8 <memcpy>
    return  (offset/8 + strlen((char const*)p->name));
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2b00      	cmp	r3, #0
 8005724:	da00      	bge.n	8005728 <encodeParamCanard+0x1e0>
 8005726:	3307      	adds	r3, #7
 8005728:	10db      	asrs	r3, r3, #3
 800572a:	b29c      	uxth	r4, r3
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4618      	mov	r0, r3
 8005732:	f7fa fd0d 	bl	8000150 <strlen>
 8005736:	4603      	mov	r3, r0
 8005738:	b29b      	uxth	r3, r3
 800573a:	4423      	add	r3, r4
 800573c:	b29b      	uxth	r3, r3
}
 800573e:	4618      	mov	r0, r3
 8005740:	3710      	adds	r7, #16
 8005742:	46bd      	mov	sp, r7
 8005744:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005748 <getsetHandleCanard>:


void getsetHandleCanard(CanardRxTransfer* transfer)
{
 8005748:	b590      	push	{r4, r7, lr}
 800574a:	b0a5      	sub	sp, #148	; 0x94
 800574c:	af06      	add	r7, sp, #24
 800574e:	6078      	str	r0, [r7, #4]
    uint16_t index = 0xFFFF;
 8005750:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005754:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
    uint8_t tag    = 0;
 8005758:	2300      	movs	r3, #0
 800575a:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
    int offset     = 0;
 800575e:	2300      	movs	r3, #0
 8005760:	677b      	str	r3, [r7, #116]	; 0x74
    int64_t val    = 0;
 8005762:	f04f 0300 	mov.w	r3, #0
 8005766:	f04f 0400 	mov.w	r4, #0
 800576a:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58

    canardDecodeScalar(transfer, offset,  13, false, &index);
 800576e:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8005770:	f107 0362 	add.w	r3, r7, #98	; 0x62
 8005774:	9300      	str	r3, [sp, #0]
 8005776:	2300      	movs	r3, #0
 8005778:	220d      	movs	r2, #13
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f000 fdda 	bl	8006334 <canardDecodeScalar>
    offset += 13;
 8005780:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005782:	330d      	adds	r3, #13
 8005784:	677b      	str	r3, [r7, #116]	; 0x74
    canardDecodeScalar(transfer, offset, 3, false, &tag);
 8005786:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8005788:	f107 0361 	add.w	r3, r7, #97	; 0x61
 800578c:	9300      	str	r3, [sp, #0]
 800578e:	2300      	movs	r3, #0
 8005790:	2203      	movs	r2, #3
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 fdce 	bl	8006334 <canardDecodeScalar>
    offset += 3;
 8005798:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800579a:	3303      	adds	r3, #3
 800579c:	677b      	str	r3, [r7, #116]	; 0x74

    if(tag == 1)
 800579e:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d10b      	bne.n	80057be <getsetHandleCanard+0x76>
    {
        canardDecodeScalar(transfer, offset, 64, false, &val);
 80057a6:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80057a8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80057ac:	9300      	str	r3, [sp, #0]
 80057ae:	2300      	movs	r3, #0
 80057b0:	2240      	movs	r2, #64	; 0x40
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 fdbe 	bl	8006334 <canardDecodeScalar>
        offset += 64;
 80057b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80057ba:	3340      	adds	r3, #64	; 0x40
 80057bc:	677b      	str	r3, [r7, #116]	; 0x74
    }

    uint16_t n = transfer->payload_len - offset / 8 ;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	8a9a      	ldrh	r2, [r3, #20]
 80057c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	da00      	bge.n	80057ca <getsetHandleCanard+0x82>
 80057c8:	3307      	adds	r3, #7
 80057ca:	10db      	asrs	r3, r3, #3
 80057cc:	425b      	negs	r3, r3
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	4413      	add	r3, r2
 80057d2:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
    uint8_t name[16]      = "";
 80057d6:	2300      	movs	r3, #0
 80057d8:	64bb      	str	r3, [r7, #72]	; 0x48
 80057da:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80057de:	2200      	movs	r2, #0
 80057e0:	601a      	str	r2, [r3, #0]
 80057e2:	605a      	str	r2, [r3, #4]
 80057e4:	609a      	str	r2, [r3, #8]
    for(int i = 0; i < n; i++)
 80057e6:	2300      	movs	r3, #0
 80057e8:	673b      	str	r3, [r7, #112]	; 0x70
 80057ea:	e010      	b.n	800580e <getsetHandleCanard+0xc6>
    {
        canardDecodeScalar(transfer, offset, 8, false, &name[i]);
 80057ec:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80057ee:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80057f2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80057f4:	4413      	add	r3, r2
 80057f6:	9300      	str	r3, [sp, #0]
 80057f8:	2300      	movs	r3, #0
 80057fa:	2208      	movs	r2, #8
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f000 fd99 	bl	8006334 <canardDecodeScalar>
        offset += 8;
 8005802:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005804:	3308      	adds	r3, #8
 8005806:	677b      	str	r3, [r7, #116]	; 0x74
    for(int i = 0; i < n; i++)
 8005808:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800580a:	3301      	adds	r3, #1
 800580c:	673b      	str	r3, [r7, #112]	; 0x70
 800580e:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8005812:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8005814:	429a      	cmp	r2, r3
 8005816:	dbe9      	blt.n	80057ec <getsetHandleCanard+0xa4>
    }

    param_t * p = NULL;
 8005818:	2300      	movs	r3, #0
 800581a:	66fb      	str	r3, [r7, #108]	; 0x6c

    if(strlen((char const*)name))
 800581c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005820:	781b      	ldrb	r3, [r3, #0]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d006      	beq.n	8005834 <getsetHandleCanard+0xec>
    {
        p = getParamByName(name);
 8005826:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800582a:	4618      	mov	r0, r3
 800582c:	f7ff fe54 	bl	80054d8 <getParamByName>
 8005830:	66f8      	str	r0, [r7, #108]	; 0x6c
 8005832:	e005      	b.n	8005840 <getsetHandleCanard+0xf8>
    }
    else
    {
        p = getParamByIndex(index);
 8005834:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8005838:	4618      	mov	r0, r3
 800583a:	f7ff fe35 	bl	80054a8 <getParamByIndex>
 800583e:	66f8      	str	r0, [r7, #108]	; 0x6c
    }

    if((p)&&(tag == 1))
 8005840:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005842:	2b00      	cmp	r3, #0
 8005844:	d008      	beq.n	8005858 <getsetHandleCanard+0x110>
 8005846:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 800584a:	2b01      	cmp	r3, #1
 800584c:	d104      	bne.n	8005858 <getsetHandleCanard+0x110>
    {
        p->val = val;
 800584e:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 8005852:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005854:	e9c2 3402 	strd	r3, r4, [r2, #8]
    }

    uint8_t  buffer[64] = "";
 8005858:	2300      	movs	r3, #0
 800585a:	60bb      	str	r3, [r7, #8]
 800585c:	f107 030c 	add.w	r3, r7, #12
 8005860:	223c      	movs	r2, #60	; 0x3c
 8005862:	2100      	movs	r1, #0
 8005864:	4618      	mov	r0, r3
 8005866:	f002 fb52 	bl	8007f0e <memset>
    uint16_t len = encodeParamCanard(p, buffer);
 800586a:	f107 0308 	add.w	r3, r7, #8
 800586e:	4619      	mov	r1, r3
 8005870:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005872:	f7ff fe69 	bl	8005548 <encodeParamCanard>
 8005876:	4603      	mov	r3, r0
 8005878:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
    int result = canardRequestOrRespond(&g_canard,
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	7ed8      	ldrb	r0, [r3, #27]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	3319      	adds	r3, #25
 8005884:	687a      	ldr	r2, [r7, #4]
 8005886:	7e92      	ldrb	r2, [r2, #26]
 8005888:	f8b7 1068 	ldrh.w	r1, [r7, #104]	; 0x68
 800588c:	9105      	str	r1, [sp, #20]
 800588e:	f107 0108 	add.w	r1, r7, #8
 8005892:	9104      	str	r1, [sp, #16]
 8005894:	2100      	movs	r1, #0
 8005896:	9103      	str	r1, [sp, #12]
 8005898:	9202      	str	r2, [sp, #8]
 800589a:	9301      	str	r3, [sp, #4]
 800589c:	230b      	movs	r3, #11
 800589e:	9300      	str	r3, [sp, #0]
 80058a0:	a308      	add	r3, pc, #32	; (adr r3, 80058c4 <getsetHandleCanard+0x17c>)
 80058a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a6:	4601      	mov	r1, r0
 80058a8:	4805      	ldr	r0, [pc, #20]	; (80058c0 <getsetHandleCanard+0x178>)
 80058aa:	f000 f947 	bl	8005b3c <canardRequestOrRespond>
 80058ae:	4603      	mov	r3, r0
 80058b0:	667b      	str	r3, [r7, #100]	; 0x64
                                        transfer->priority,
                                        CanardResponse,
                                        &buffer[0],
                                        (uint16_t)len);

}
 80058b2:	bf00      	nop
 80058b4:	377c      	adds	r7, #124	; 0x7c
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd90      	pop	{r4, r7, pc}
 80058ba:	bf00      	nop
 80058bc:	f3af 8000 	nop.w
 80058c0:	20001a18 	.word	0x20001a18
 80058c4:	39d1a4d5 	.word	0x39d1a4d5
 80058c8:	a7b622f9 	.word	0xa7b622f9

080058cc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80058cc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80058ce:	e003      	b.n	80058d8 <LoopCopyDataInit>

080058d0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80058d0:	4b0b      	ldr	r3, [pc, #44]	; (8005900 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80058d2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80058d4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80058d6:	3104      	adds	r1, #4

080058d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80058d8:	480a      	ldr	r0, [pc, #40]	; (8005904 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80058da:	4b0b      	ldr	r3, [pc, #44]	; (8005908 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80058dc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80058de:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80058e0:	d3f6      	bcc.n	80058d0 <CopyDataInit>
  ldr r2, =_sbss
 80058e2:	4a0a      	ldr	r2, [pc, #40]	; (800590c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80058e4:	e002      	b.n	80058ec <LoopFillZerobss>

080058e6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80058e6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80058e8:	f842 3b04 	str.w	r3, [r2], #4

080058ec <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80058ec:	4b08      	ldr	r3, [pc, #32]	; (8005910 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80058ee:	429a      	cmp	r2, r3
  bcc FillZerobss
 80058f0:	d3f9      	bcc.n	80058e6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80058f2:	f7ff faa1 	bl	8004e38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80058f6:	f002 fadb 	bl	8007eb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80058fa:	f7fe ff17 	bl	800472c <main>
  bx lr
 80058fe:	4770      	bx	lr
  ldr r3, =_sidata
 8005900:	08009574 	.word	0x08009574
  ldr r0, =_sdata
 8005904:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8005908:	200000ec 	.word	0x200000ec
  ldr r2, =_sbss
 800590c:	200000f0 	.word	0x200000f0
  ldr r3, = _ebss
 8005910:	20001f90 	.word	0x20001f90

08005914 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005914:	e7fe      	b.n	8005914 <ADC1_2_IRQHandler>
	...

08005918 <canardInit>:
                void* mem_arena,
                size_t mem_arena_size,
                CanardOnTransferReception on_reception,
                CanardShouldAcceptTransfer should_accept,
                void* user_reference)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b086      	sub	sp, #24
 800591c:	af00      	add	r7, sp, #0
 800591e:	60f8      	str	r0, [r7, #12]
 8005920:	60b9      	str	r1, [r7, #8]
 8005922:	607a      	str	r2, [r7, #4]
 8005924:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(out_ins != NULL);
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d105      	bne.n	8005938 <canardInit+0x20>
 800592c:	4b19      	ldr	r3, [pc, #100]	; (8005994 <canardInit+0x7c>)
 800592e:	4a1a      	ldr	r2, [pc, #104]	; (8005998 <canardInit+0x80>)
 8005930:	214f      	movs	r1, #79	; 0x4f
 8005932:	481a      	ldr	r0, [pc, #104]	; (800599c <canardInit+0x84>)
 8005934:	f002 fa86 	bl	8007e44 <__assert_func>
     * If your application fails here, make sure it's not built in 64-bit mode.
     * Refer to the design documentation for more info.
     */
    CANARD_ASSERT(CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE >= 6);

    memset(out_ins, 0, sizeof(*out_ins));
 8005938:	2224      	movs	r2, #36	; 0x24
 800593a:	2100      	movs	r1, #0
 800593c:	68f8      	ldr	r0, [r7, #12]
 800593e:	f002 fae6 	bl	8007f0e <memset>

    out_ins->node_id = CANARD_BROADCAST_NODE_ID;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2200      	movs	r2, #0
 8005946:	701a      	strb	r2, [r3, #0]
    out_ins->on_reception = on_reception;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	683a      	ldr	r2, [r7, #0]
 800594c:	609a      	str	r2, [r3, #8]
    out_ins->should_accept = should_accept;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	6a3a      	ldr	r2, [r7, #32]
 8005952:	605a      	str	r2, [r3, #4]
    out_ins->rx_states = NULL;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2200      	movs	r2, #0
 8005958:	619a      	str	r2, [r3, #24]
    out_ins->tx_queue = NULL;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2200      	movs	r2, #0
 800595e:	61da      	str	r2, [r3, #28]
    out_ins->user_reference = user_reference;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005964:	621a      	str	r2, [r3, #32]

    size_t pool_capacity = mem_arena_size / CANARD_MEM_BLOCK_SIZE;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	095b      	lsrs	r3, r3, #5
 800596a:	617b      	str	r3, [r7, #20]
    if (pool_capacity > 0xFFFFU)
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005972:	d302      	bcc.n	800597a <canardInit+0x62>
    {
        pool_capacity = 0xFFFFU;
 8005974:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005978:	617b      	str	r3, [r7, #20]
    }

    initPoolAllocator(&out_ins->allocator, mem_arena, (uint16_t)pool_capacity);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	330c      	adds	r3, #12
 800597e:	697a      	ldr	r2, [r7, #20]
 8005980:	b292      	uxth	r2, r2
 8005982:	68b9      	ldr	r1, [r7, #8]
 8005984:	4618      	mov	r0, r3
 8005986:	f001 fe8f 	bl	80076a8 <initPoolAllocator>
}
 800598a:	bf00      	nop
 800598c:	3718      	adds	r7, #24
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}
 8005992:	bf00      	nop
 8005994:	08008e94 	.word	0x08008e94
 8005998:	08009378 	.word	0x08009378
 800599c:	08008eac 	.word	0x08008eac

080059a0 <canardSetLocalNodeID>:
    CANARD_ASSERT(ins != NULL);
    return ins->user_reference;
}

void canardSetLocalNodeID(CanardInstance* ins, uint8_t self_node_id)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b082      	sub	sp, #8
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	460b      	mov	r3, r1
 80059aa:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(ins != NULL);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d105      	bne.n	80059be <canardSetLocalNodeID+0x1e>
 80059b2:	4b0f      	ldr	r3, [pc, #60]	; (80059f0 <canardSetLocalNodeID+0x50>)
 80059b4:	4a0f      	ldr	r2, [pc, #60]	; (80059f4 <canardSetLocalNodeID+0x54>)
 80059b6:	2173      	movs	r1, #115	; 0x73
 80059b8:	480f      	ldr	r0, [pc, #60]	; (80059f8 <canardSetLocalNodeID+0x58>)
 80059ba:	f002 fa43 	bl	8007e44 <__assert_func>

    if ((ins->node_id == CANARD_BROADCAST_NODE_ID) &&
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	781b      	ldrb	r3, [r3, #0]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d10a      	bne.n	80059dc <canardSetLocalNodeID+0x3c>
 80059c6:	78fb      	ldrb	r3, [r7, #3]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d007      	beq.n	80059dc <canardSetLocalNodeID+0x3c>
        (self_node_id >= CANARD_MIN_NODE_ID) &&
        (self_node_id <= CANARD_MAX_NODE_ID))
 80059cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
        (self_node_id >= CANARD_MIN_NODE_ID) &&
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	db03      	blt.n	80059dc <canardSetLocalNodeID+0x3c>
    {
        ins->node_id = self_node_id;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	78fa      	ldrb	r2, [r7, #3]
 80059d8:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        CANARD_ASSERT(false);
    }
}
 80059da:	e005      	b.n	80059e8 <canardSetLocalNodeID+0x48>
        CANARD_ASSERT(false);
 80059dc:	4b07      	ldr	r3, [pc, #28]	; (80059fc <canardSetLocalNodeID+0x5c>)
 80059de:	4a05      	ldr	r2, [pc, #20]	; (80059f4 <canardSetLocalNodeID+0x54>)
 80059e0:	217d      	movs	r1, #125	; 0x7d
 80059e2:	4805      	ldr	r0, [pc, #20]	; (80059f8 <canardSetLocalNodeID+0x58>)
 80059e4:	f002 fa2e 	bl	8007e44 <__assert_func>
}
 80059e8:	3708      	adds	r7, #8
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}
 80059ee:	bf00      	nop
 80059f0:	08008ec4 	.word	0x08008ec4
 80059f4:	08009384 	.word	0x08009384
 80059f8:	08008eac 	.word	0x08008eac
 80059fc:	08008ed8 	.word	0x08008ed8

08005a00 <canardGetLocalNodeID>:

uint8_t canardGetLocalNodeID(const CanardInstance* ins)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
    return ins->node_id;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	781b      	ldrb	r3, [r3, #0]
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	370c      	adds	r7, #12
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bc80      	pop	{r7}
 8005a14:	4770      	bx	lr
	...

08005a18 <canardBroadcast>:
                        uint16_t data_type_id,
                        uint8_t* inout_transfer_id,
                        uint8_t priority,
                        const void* payload,
                        uint16_t payload_len)
{
 8005a18:	b590      	push	{r4, r7, lr}
 8005a1a:	b08b      	sub	sp, #44	; 0x2c
 8005a1c:	af02      	add	r7, sp, #8
 8005a1e:	60f8      	str	r0, [r7, #12]
 8005a20:	e9c7 2300 	strd	r2, r3, [r7]
    if (payload == NULL && payload_len > 0)
 8005a24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d106      	bne.n	8005a38 <canardBroadcast+0x20>
 8005a2a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d002      	beq.n	8005a38 <canardBroadcast+0x20>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8005a32:	f06f 0301 	mvn.w	r3, #1
 8005a36:	e07b      	b.n	8005b30 <canardBroadcast+0x118>
    }
    if (priority > CANARD_TRANSFER_PRIORITY_LOWEST)
 8005a38:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8005a3c:	2b1f      	cmp	r3, #31
 8005a3e:	d902      	bls.n	8005a46 <canardBroadcast+0x2e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8005a40:	f06f 0301 	mvn.w	r3, #1
 8005a44:	e074      	b.n	8005b30 <canardBroadcast+0x118>
    }

    uint32_t can_id = 0;
 8005a46:	2300      	movs	r3, #0
 8005a48:	61fb      	str	r3, [r7, #28]
    uint16_t crc = 0xFFFFU;
 8005a4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005a4e:	837b      	strh	r3, [r7, #26]

    if (canardGetLocalNodeID(ins) == 0)
 8005a50:	68f8      	ldr	r0, [r7, #12]
 8005a52:	f7ff ffd5 	bl	8005a00 <canardGetLocalNodeID>
 8005a56:	4603      	mov	r3, r0
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d134      	bne.n	8005ac6 <canardBroadcast+0xae>
    {
        if (payload_len > 7)
 8005a5c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005a60:	2b07      	cmp	r3, #7
 8005a62:	d902      	bls.n	8005a6a <canardBroadcast+0x52>
        {
            return -CANARD_ERROR_NODE_ID_NOT_SET;
 8005a64:	f06f 0303 	mvn.w	r3, #3
 8005a68:	e062      	b.n	8005b30 <canardBroadcast+0x118>
        }

        static const uint16_t DTIDMask = (1U << ANON_MSG_DATA_TYPE_ID_BIT_LEN) - 1U;

        if ((data_type_id & DTIDMask) != data_type_id)
 8005a6a:	4b33      	ldr	r3, [pc, #204]	; (8005b38 <canardBroadcast+0x120>)
 8005a6c:	881a      	ldrh	r2, [r3, #0]
 8005a6e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005a70:	4013      	ands	r3, r2
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8005a76:	429a      	cmp	r2, r3
 8005a78:	d002      	beq.n	8005a80 <canardBroadcast+0x68>
        {
            return -CANARD_ERROR_INVALID_ARGUMENT;
 8005a7a:	f06f 0301 	mvn.w	r3, #1
 8005a7e:	e057      	b.n	8005b30 <canardBroadcast+0x118>
        }

        // anonymous transfer, random discriminator
        const uint16_t discriminator = (uint16_t)((crcAdd(0xFFFFU, payload, payload_len)) & 0x7FFEU);
 8005a80:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005a84:	461a      	mov	r2, r3
 8005a86:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005a88:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8005a8c:	f001 fdef 	bl	800766e <crcAdd>
 8005a90:	4603      	mov	r3, r0
 8005a92:	461a      	mov	r2, r3
 8005a94:	f647 73fe 	movw	r3, #32766	; 0x7ffe
 8005a98:	4013      	ands	r3, r2
 8005a9a:	833b      	strh	r3, [r7, #24]
        can_id = ((uint32_t) priority << 24U) | ((uint32_t) discriminator << 9U) |
 8005a9c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8005aa0:	061a      	lsls	r2, r3, #24
 8005aa2:	8b3b      	ldrh	r3, [r7, #24]
 8005aa4:	025b      	lsls	r3, r3, #9
 8005aa6:	431a      	orrs	r2, r3
                 ((uint32_t) (data_type_id & DTIDMask) << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 8005aa8:	4b23      	ldr	r3, [pc, #140]	; (8005b38 <canardBroadcast+0x120>)
 8005aaa:	8819      	ldrh	r1, [r3, #0]
 8005aac:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005aae:	400b      	ands	r3, r1
 8005ab0:	b29b      	uxth	r3, r3
 8005ab2:	021b      	lsls	r3, r3, #8
        can_id = ((uint32_t) priority << 24U) | ((uint32_t) discriminator << 9U) |
 8005ab4:	ea42 0403 	orr.w	r4, r2, r3
                 ((uint32_t) (data_type_id & DTIDMask) << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 8005ab8:	68f8      	ldr	r0, [r7, #12]
 8005aba:	f7ff ffa1 	bl	8005a00 <canardGetLocalNodeID>
 8005abe:	4603      	mov	r3, r0
        can_id = ((uint32_t) priority << 24U) | ((uint32_t) discriminator << 9U) |
 8005ac0:	4323      	orrs	r3, r4
 8005ac2:	61fb      	str	r3, [r7, #28]
 8005ac4:	e021      	b.n	8005b0a <canardBroadcast+0xf2>
    }
    else
    {
        can_id = ((uint32_t) priority << 24U) | ((uint32_t) data_type_id << 8U) | (uint32_t) canardGetLocalNodeID(ins);
 8005ac6:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8005aca:	061a      	lsls	r2, r3, #24
 8005acc:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005ace:	021b      	lsls	r3, r3, #8
 8005ad0:	ea42 0403 	orr.w	r4, r2, r3
 8005ad4:	68f8      	ldr	r0, [r7, #12]
 8005ad6:	f7ff ff93 	bl	8005a00 <canardGetLocalNodeID>
 8005ada:	4603      	mov	r3, r0
 8005adc:	4323      	orrs	r3, r4
 8005ade:	61fb      	str	r3, [r7, #28]

        if (payload_len > 7)
 8005ae0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005ae4:	2b07      	cmp	r3, #7
 8005ae6:	d910      	bls.n	8005b0a <canardBroadcast+0xf2>
        {
            crc = crcAddSignature(crc, data_type_signature);
 8005ae8:	8b79      	ldrh	r1, [r7, #26]
 8005aea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005aee:	4608      	mov	r0, r1
 8005af0:	f001 fd8e 	bl	8007610 <crcAddSignature>
 8005af4:	4603      	mov	r3, r0
 8005af6:	837b      	strh	r3, [r7, #26]
            crc = crcAdd(crc, payload, payload_len);
 8005af8:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8005afc:	8b7b      	ldrh	r3, [r7, #26]
 8005afe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005b00:	4618      	mov	r0, r3
 8005b02:	f001 fdb4 	bl	800766e <crcAdd>
 8005b06:	4603      	mov	r3, r0
 8005b08:	837b      	strh	r3, [r7, #26]
        }
    }

    const int16_t result = enqueueTxFrames(ins, can_id, inout_transfer_id, crc, payload, payload_len);
 8005b0a:	8b7a      	ldrh	r2, [r7, #26]
 8005b0c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005b10:	9301      	str	r3, [sp, #4]
 8005b12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b14:	9300      	str	r3, [sp, #0]
 8005b16:	4613      	mov	r3, r2
 8005b18:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b1a:	69f9      	ldr	r1, [r7, #28]
 8005b1c:	68f8      	ldr	r0, [r7, #12]
 8005b1e:	f000 ff05 	bl	800692c <enqueueTxFrames>
 8005b22:	4603      	mov	r3, r0
 8005b24:	82fb      	strh	r3, [r7, #22]

    incrementTransferID(inout_transfer_id);
 8005b26:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005b28:	f000 feda 	bl	80068e0 <incrementTransferID>

    return result;
 8005b2c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3724      	adds	r7, #36	; 0x24
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd90      	pop	{r4, r7, pc}
 8005b38:	0800939a 	.word	0x0800939a

08005b3c <canardRequestOrRespond>:
                               uint8_t* inout_transfer_id,
                               uint8_t priority,
                               CanardRequestResponse kind,
                               const void* payload,
                               uint16_t payload_len)
{
 8005b3c:	b590      	push	{r4, r7, lr}
 8005b3e:	b08b      	sub	sp, #44	; 0x2c
 8005b40:	af02      	add	r7, sp, #8
 8005b42:	60f8      	str	r0, [r7, #12]
 8005b44:	e9c7 2300 	strd	r2, r3, [r7]
 8005b48:	460b      	mov	r3, r1
 8005b4a:	72fb      	strb	r3, [r7, #11]
    if (payload == NULL && payload_len > 0)
 8005b4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d106      	bne.n	8005b60 <canardRequestOrRespond+0x24>
 8005b52:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d002      	beq.n	8005b60 <canardRequestOrRespond+0x24>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8005b5a:	f06f 0301 	mvn.w	r3, #1
 8005b5e:	e055      	b.n	8005c0c <canardRequestOrRespond+0xd0>
    }
    if (priority > CANARD_TRANSFER_PRIORITY_LOWEST)
 8005b60:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8005b64:	2b1f      	cmp	r3, #31
 8005b66:	d902      	bls.n	8005b6e <canardRequestOrRespond+0x32>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8005b68:	f06f 0301 	mvn.w	r3, #1
 8005b6c:	e04e      	b.n	8005c0c <canardRequestOrRespond+0xd0>
    }
    if (canardGetLocalNodeID(ins) == 0)
 8005b6e:	68f8      	ldr	r0, [r7, #12]
 8005b70:	f7ff ff46 	bl	8005a00 <canardGetLocalNodeID>
 8005b74:	4603      	mov	r3, r0
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d102      	bne.n	8005b80 <canardRequestOrRespond+0x44>
    {
        return -CANARD_ERROR_NODE_ID_NOT_SET;
 8005b7a:	f06f 0303 	mvn.w	r3, #3
 8005b7e:	e045      	b.n	8005c0c <canardRequestOrRespond+0xd0>
    }

    const uint32_t can_id = ((uint32_t) priority << 24U) | ((uint32_t) data_type_id << 16U) |
 8005b80:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8005b84:	061a      	lsls	r2, r3, #24
 8005b86:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005b8a:	041b      	lsls	r3, r3, #16
 8005b8c:	431a      	orrs	r2, r3
                            ((uint32_t) kind << 15U) | ((uint32_t) destination_node_id << 8U) |
 8005b8e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8005b92:	03db      	lsls	r3, r3, #15
    const uint32_t can_id = ((uint32_t) priority << 24U) | ((uint32_t) data_type_id << 16U) |
 8005b94:	431a      	orrs	r2, r3
                            ((uint32_t) kind << 15U) | ((uint32_t) destination_node_id << 8U) |
 8005b96:	7afb      	ldrb	r3, [r7, #11]
 8005b98:	021b      	lsls	r3, r3, #8
 8005b9a:	ea42 0403 	orr.w	r4, r2, r3
                            (1U << 7U) | (uint32_t) canardGetLocalNodeID(ins);
 8005b9e:	68f8      	ldr	r0, [r7, #12]
 8005ba0:	f7ff ff2e 	bl	8005a00 <canardGetLocalNodeID>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	4323      	orrs	r3, r4
    const uint32_t can_id = ((uint32_t) priority << 24U) | ((uint32_t) data_type_id << 16U) |
 8005ba8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bac:	61bb      	str	r3, [r7, #24]
    uint16_t crc = 0xFFFFU;
 8005bae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005bb2:	83fb      	strh	r3, [r7, #30]

    if (payload_len > 7)
 8005bb4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005bb8:	2b07      	cmp	r3, #7
 8005bba:	d910      	bls.n	8005bde <canardRequestOrRespond+0xa2>
    {
        crc = crcAddSignature(crc, data_type_signature);
 8005bbc:	8bf9      	ldrh	r1, [r7, #30]
 8005bbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005bc2:	4608      	mov	r0, r1
 8005bc4:	f001 fd24 	bl	8007610 <crcAddSignature>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	83fb      	strh	r3, [r7, #30]
        crc = crcAdd(crc, payload, payload_len);
 8005bcc:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8005bd0:	8bfb      	ldrh	r3, [r7, #30]
 8005bd2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	f001 fd4a 	bl	800766e <crcAdd>
 8005bda:	4603      	mov	r3, r0
 8005bdc:	83fb      	strh	r3, [r7, #30]
    }

    const int16_t result = enqueueTxFrames(ins, can_id, inout_transfer_id, crc, payload, payload_len);
 8005bde:	8bfa      	ldrh	r2, [r7, #30]
 8005be0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005be4:	9301      	str	r3, [sp, #4]
 8005be6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005be8:	9300      	str	r3, [sp, #0]
 8005bea:	4613      	mov	r3, r2
 8005bec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005bee:	69b9      	ldr	r1, [r7, #24]
 8005bf0:	68f8      	ldr	r0, [r7, #12]
 8005bf2:	f000 fe9b 	bl	800692c <enqueueTxFrames>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	82fb      	strh	r3, [r7, #22]

    if (kind == CanardRequest)                      // Response Transfer ID must not be altered
 8005bfa:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d102      	bne.n	8005c08 <canardRequestOrRespond+0xcc>
    {
        incrementTransferID(inout_transfer_id);
 8005c02:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005c04:	f000 fe6c 	bl	80068e0 <incrementTransferID>
    }

    return result;
 8005c08:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3724      	adds	r7, #36	; 0x24
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd90      	pop	{r4, r7, pc}

08005c14 <canardPeekTxQueue>:

const CanardCANFrame* canardPeekTxQueue(const CanardInstance* ins)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b083      	sub	sp, #12
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
    if (ins->tx_queue == NULL)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	69db      	ldr	r3, [r3, #28]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d101      	bne.n	8005c28 <canardPeekTxQueue+0x14>
    {
        return NULL;
 8005c24:	2300      	movs	r3, #0
 8005c26:	e002      	b.n	8005c2e <canardPeekTxQueue+0x1a>
    }
    return &ins->tx_queue->frame;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	69db      	ldr	r3, [r3, #28]
 8005c2c:	3304      	adds	r3, #4
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	370c      	adds	r7, #12
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bc80      	pop	{r7}
 8005c36:	4770      	bx	lr

08005c38 <canardPopTxQueue>:

void canardPopTxQueue(CanardInstance* ins)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
    CanardTxQueueItem* item = ins->tx_queue;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	69db      	ldr	r3, [r3, #28]
 8005c44:	60fb      	str	r3, [r7, #12]
    ins->tx_queue = item->next;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	61da      	str	r2, [r3, #28]
    freeBlock(&ins->allocator, item);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	330c      	adds	r3, #12
 8005c52:	68f9      	ldr	r1, [r7, #12]
 8005c54:	4618      	mov	r0, r3
 8005c56:	f001 fd7d 	bl	8007754 <freeBlock>
}
 8005c5a:	bf00      	nop
 8005c5c:	3710      	adds	r7, #16
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}
	...

08005c64 <canardHandleRxFrame>:

int16_t canardHandleRxFrame(CanardInstance* ins, const CanardCANFrame* frame, uint64_t timestamp_usec)
{
 8005c64:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8005c68:	b09e      	sub	sp, #120	; 0x78
 8005c6a:	af02      	add	r7, sp, #8
 8005c6c:	60f8      	str	r0, [r7, #12]
 8005c6e:	60b9      	str	r1, [r7, #8]
 8005c70:	e9c7 2300 	strd	r2, r3, [r7]
    const CanardTransferType transfer_type = extractTransferType(frame->id);
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4618      	mov	r0, r3
 8005c7a:	f001 f86c 	bl	8006d56 <extractTransferType>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    const uint8_t destination_node_id = (transfer_type == CanardTransferTypeBroadcast) ?
 8005c84:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005c88:	2b02      	cmp	r3, #2
 8005c8a:	d007      	beq.n	8005c9c <canardHandleRxFrame+0x38>
                                        (uint8_t)CANARD_BROADCAST_NODE_ID :
                                        DEST_ID_FROM_ID(frame->id);
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	0a1b      	lsrs	r3, r3, #8
 8005c92:	b2db      	uxtb	r3, r3
    const uint8_t destination_node_id = (transfer_type == CanardTransferTypeBroadcast) ?
 8005c94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c98:	b2db      	uxtb	r3, r3
 8005c9a:	e000      	b.n	8005c9e <canardHandleRxFrame+0x3a>
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

    // TODO: This function should maintain statistics of transfer errors and such.

    if ((frame->id & CANARD_CAN_FRAME_EFF) == 0 ||
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	da0f      	bge.n	8005cca <canardHandleRxFrame+0x66>
        (frame->id & CANARD_CAN_FRAME_RTR) != 0 ||
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
    if ((frame->id & CANARD_CAN_FRAME_EFF) == 0 ||
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d109      	bne.n	8005cca <canardHandleRxFrame+0x66>
        (frame->id & CANARD_CAN_FRAME_ERR) != 0 ||
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
        (frame->id & CANARD_CAN_FRAME_RTR) != 0 ||
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d103      	bne.n	8005cca <canardHandleRxFrame+0x66>
        (frame->data_len < 1))
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	7b1b      	ldrb	r3, [r3, #12]
        (frame->id & CANARD_CAN_FRAME_ERR) != 0 ||
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d102      	bne.n	8005cd0 <canardHandleRxFrame+0x6c>
    {
        return -CANARD_ERROR_RX_INCOMPATIBLE_PACKET;
 8005cca:	f06f 0309 	mvn.w	r3, #9
 8005cce:	e323      	b.n	8006318 <canardHandleRxFrame+0x6b4>
    }

    if (transfer_type != CanardTransferTypeBroadcast &&
 8005cd0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005cd4:	2b02      	cmp	r3, #2
 8005cd6:	d00b      	beq.n	8005cf0 <canardHandleRxFrame+0x8c>
        destination_node_id != canardGetLocalNodeID(ins))
 8005cd8:	68f8      	ldr	r0, [r7, #12]
 8005cda:	f7ff fe91 	bl	8005a00 <canardGetLocalNodeID>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	461a      	mov	r2, r3
    if (transfer_type != CanardTransferTypeBroadcast &&
 8005ce2:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d002      	beq.n	8005cf0 <canardHandleRxFrame+0x8c>
    {
        return -CANARD_ERROR_RX_WRONG_ADDRESS;
 8005cea:	f06f 030a 	mvn.w	r3, #10
 8005cee:	e313      	b.n	8006318 <canardHandleRxFrame+0x6b4>
    }

    const uint8_t priority = PRIORITY_FROM_ID(frame->id);
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	0e1b      	lsrs	r3, r3, #24
 8005cf6:	b2db      	uxtb	r3, r3
 8005cf8:	f003 031f 	and.w	r3, r3, #31
 8005cfc:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
    const uint8_t source_node_id = SOURCE_ID_FROM_ID(frame->id);
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d0a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
    const uint16_t data_type_id = extractDataType(frame->id);
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4618      	mov	r0, r3
 8005d14:	f000 fffe 	bl	8006d14 <extractDataType>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
    const uint32_t transfer_descriptor =
            MAKE_TRANSFER_DESCRIPTOR(data_type_id, transfer_type, source_node_id, destination_node_id);
 8005d1e:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 8005d22:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005d26:	041b      	lsls	r3, r3, #16
 8005d28:	431a      	orrs	r2, r3
 8005d2a:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8005d2e:	049b      	lsls	r3, r3, #18
 8005d30:	431a      	orrs	r2, r3
 8005d32:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8005d36:	065b      	lsls	r3, r3, #25
    const uint32_t transfer_descriptor =
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	64fb      	str	r3, [r7, #76]	; 0x4c

    const uint8_t tail_byte = frame->data[frame->data_len - 1];
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	7b1b      	ldrb	r3, [r3, #12]
 8005d40:	3b01      	subs	r3, #1
 8005d42:	68ba      	ldr	r2, [r7, #8]
 8005d44:	4413      	add	r3, r2
 8005d46:	791b      	ldrb	r3, [r3, #4]
 8005d48:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b

    CanardRxState* rx_state = NULL;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	66fb      	str	r3, [r7, #108]	; 0x6c

    if (IS_START_OF_TRANSFER(tail_byte))
 8005d50:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8005d54:	09db      	lsrs	r3, r3, #7
 8005d56:	b2db      	uxtb	r3, r3
 8005d58:	f003 0301 	and.w	r3, r3, #1
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d031      	beq.n	8005dc4 <canardHandleRxFrame+0x160>
    {
        uint64_t data_type_signature = 0;
 8005d60:	f04f 0300 	mov.w	r3, #0
 8005d64:	f04f 0400 	mov.w	r4, #0
 8005d68:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

        if (ins->should_accept(ins, &data_type_signature, data_type_id, transfer_type, source_node_id))
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	685c      	ldr	r4, [r3, #4]
 8005d70:	f897 0057 	ldrb.w	r0, [r7, #87]	; 0x57
 8005d74:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 8005d78:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8005d7c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8005d80:	9300      	str	r3, [sp, #0]
 8005d82:	4603      	mov	r3, r0
 8005d84:	68f8      	ldr	r0, [r7, #12]
 8005d86:	47a0      	blx	r4
 8005d88:	4603      	mov	r3, r0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d017      	beq.n	8005dbe <canardHandleRxFrame+0x15a>
        {
            rx_state = traverseRxStates(ins, transfer_descriptor);
 8005d8e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8005d90:	68f8      	ldr	r0, [r7, #12]
 8005d92:	f001 f804 	bl	8006d9e <traverseRxStates>
 8005d96:	66f8      	str	r0, [r7, #108]	; 0x6c

            if(rx_state == NULL)
 8005d98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d102      	bne.n	8005da4 <canardHandleRxFrame+0x140>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 8005d9e:	f06f 0302 	mvn.w	r3, #2
 8005da2:	e2b9      	b.n	8006318 <canardHandleRxFrame+0x6b4>
            }

            rx_state->calculated_crc = crcAddSignature(0xFFFFU, data_type_signature);
 8005da4:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8005da8:	461a      	mov	r2, r3
 8005daa:	4623      	mov	r3, r4
 8005dac:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8005db0:	f001 fc2e 	bl	8007610 <crcAddSignature>
 8005db4:	4603      	mov	r3, r0
 8005db6:	461a      	mov	r2, r3
 8005db8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dba:	829a      	strh	r2, [r3, #20]
 8005dbc:	e00f      	b.n	8005dde <canardHandleRxFrame+0x17a>
        }
        else
        {
            return -CANARD_ERROR_RX_NOT_WANTED;
 8005dbe:	f06f 030b 	mvn.w	r3, #11
 8005dc2:	e2a9      	b.n	8006318 <canardHandleRxFrame+0x6b4>
        }
    }
    else
    {
        rx_state = findRxState(ins->rx_states, transfer_descriptor);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	699b      	ldr	r3, [r3, #24]
 8005dc8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8005dca:	4618      	mov	r0, r3
 8005dcc:	f001 f816 	bl	8006dfc <findRxState>
 8005dd0:	66f8      	str	r0, [r7, #108]	; 0x6c

        if (rx_state == NULL)
 8005dd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d102      	bne.n	8005dde <canardHandleRxFrame+0x17a>
        {
            return -CANARD_ERROR_RX_MISSED_START;
 8005dd8:	f06f 030c 	mvn.w	r3, #12
 8005ddc:	e29c      	b.n	8006318 <canardHandleRxFrame+0x6b4>
        }
    }

    CANARD_ASSERT(rx_state != NULL);    // All paths that lead to NULL should be terminated with return above
 8005dde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d106      	bne.n	8005df2 <canardHandleRxFrame+0x18e>
 8005de4:	4bad      	ldr	r3, [pc, #692]	; (800609c <canardHandleRxFrame+0x438>)
 8005de6:	4aae      	ldr	r2, [pc, #696]	; (80060a0 <canardHandleRxFrame+0x43c>)
 8005de8:	f44f 719d 	mov.w	r1, #314	; 0x13a
 8005dec:	48ad      	ldr	r0, [pc, #692]	; (80060a4 <canardHandleRxFrame+0x440>)
 8005dee:	f002 f829 	bl	8007e44 <__assert_func>

    // Resolving the state flags:
    const bool not_initialized = rx_state->timestamp_usec == 0;
 8005df2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005df4:	f103 0408 	add.w	r4, r3, #8
 8005df8:	e9d4 3400 	ldrd	r3, r4, [r4]
 8005dfc:	4323      	orrs	r3, r4
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	bf0c      	ite	eq
 8005e02:	2301      	moveq	r3, #1
 8005e04:	2300      	movne	r3, #0
 8005e06:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
    const bool tid_timed_out = (timestamp_usec - rx_state->timestamp_usec) > TRANSFER_TIMEOUT_USEC;
 8005e0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e0c:	e9d3 bc02 	ldrd	fp, ip, [r3, #8]
 8005e10:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005e14:	460b      	mov	r3, r1
 8005e16:	4614      	mov	r4, r2
 8005e18:	ebb3 030b 	subs.w	r3, r3, fp
 8005e1c:	eb64 040c 	sbc.w	r4, r4, ip
 8005e20:	49a1      	ldr	r1, [pc, #644]	; (80060a8 <canardHandleRxFrame+0x444>)
 8005e22:	f04f 0200 	mov.w	r2, #0
 8005e26:	42a2      	cmp	r2, r4
 8005e28:	bf08      	it	eq
 8005e2a:	4299      	cmpeq	r1, r3
 8005e2c:	bf34      	ite	cc
 8005e2e:	2301      	movcc	r3, #1
 8005e30:	2300      	movcs	r3, #0
 8005e32:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
    const bool first_frame = IS_START_OF_TRANSFER(tail_byte);
 8005e36:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8005e3a:	09db      	lsrs	r3, r3, #7
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	f003 0301 	and.w	r3, r3, #1
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	bf14      	ite	ne
 8005e46:	2301      	movne	r3, #1
 8005e48:	2300      	moveq	r3, #0
 8005e4a:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
    const bool not_previous_tid =
        computeTransferIDForwardDistance((uint8_t) rx_state->transfer_id, TRANSFER_ID_FROM_TAIL_BYTE(tail_byte)) > 1;
 8005e4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e50:	7ddb      	ldrb	r3, [r3, #23]
 8005e52:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	461a      	mov	r2, r3
 8005e5a:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8005e5e:	f003 031f 	and.w	r3, r3, #31
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	4619      	mov	r1, r3
 8005e66:	4610      	mov	r0, r2
 8005e68:	f000 fd1c 	bl	80068a4 <computeTransferIDForwardDistance>
 8005e6c:	4603      	mov	r3, r0
    const bool not_previous_tid =
 8005e6e:	2b01      	cmp	r3, #1
 8005e70:	bfcc      	ite	gt
 8005e72:	2301      	movgt	r3, #1
 8005e74:	2300      	movle	r3, #0
 8005e76:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    const bool need_restart =
            (not_initialized) ||
            (tid_timed_out) ||
 8005e7a:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d10b      	bne.n	8005e9a <canardHandleRxFrame+0x236>
            (not_initialized) ||
 8005e82:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d107      	bne.n	8005e9a <canardHandleRxFrame+0x236>
            (tid_timed_out) ||
 8005e8a:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d005      	beq.n	8005e9e <canardHandleRxFrame+0x23a>
            (first_frame && not_previous_tid);
 8005e92:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d001      	beq.n	8005e9e <canardHandleRxFrame+0x23a>
            (tid_timed_out) ||
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e000      	b.n	8005ea0 <canardHandleRxFrame+0x23c>
 8005e9e:	2300      	movs	r3, #0
    const bool need_restart =
 8005ea0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8005ea4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005ea8:	f003 0301 	and.w	r3, r3, #1
 8005eac:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

    if (need_restart)
 8005eb0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d02b      	beq.n	8005f10 <canardHandleRxFrame+0x2ac>
    {
        rx_state->transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte);
 8005eb8:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8005ebc:	f003 031f 	and.w	r3, r3, #31
 8005ec0:	b2d9      	uxtb	r1, r3
 8005ec2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005ec4:	7dd3      	ldrb	r3, [r2, #23]
 8005ec6:	f361 0386 	bfi	r3, r1, #2, #5
 8005eca:	75d3      	strb	r3, [r2, #23]
        rx_state->next_toggle = 0;
 8005ecc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005ece:	7dd3      	ldrb	r3, [r2, #23]
 8005ed0:	f36f 13c7 	bfc	r3, #7, #1
 8005ed4:	75d3      	strb	r3, [r2, #23]
        releaseStatePayload(ins, rx_state);
 8005ed6:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8005ed8:	68f8      	ldr	r0, [r7, #12]
 8005eda:	f000 ffe8 	bl	8006eae <releaseStatePayload>
        if (!IS_START_OF_TRANSFER(tail_byte))
 8005ede:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8005ee2:	09db      	lsrs	r3, r3, #7
 8005ee4:	b2db      	uxtb	r3, r3
 8005ee6:	f003 0301 	and.w	r3, r3, #1
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d110      	bne.n	8005f10 <canardHandleRxFrame+0x2ac>
        {
            rx_state->transfer_id++;
 8005eee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ef0:	7ddb      	ldrb	r3, [r3, #23]
 8005ef2:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	3301      	adds	r3, #1
 8005efa:	f003 031f 	and.w	r3, r3, #31
 8005efe:	b2d9      	uxtb	r1, r3
 8005f00:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005f02:	7dd3      	ldrb	r3, [r2, #23]
 8005f04:	f361 0386 	bfi	r3, r1, #2, #5
 8005f08:	75d3      	strb	r3, [r2, #23]
            return -CANARD_ERROR_RX_MISSED_START;
 8005f0a:	f06f 030c 	mvn.w	r3, #12
 8005f0e:	e203      	b.n	8006318 <canardHandleRxFrame+0x6b4>
        }
    }

    if (IS_START_OF_TRANSFER(tail_byte) && IS_END_OF_TRANSFER(tail_byte)) // single frame transfer
 8005f10:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8005f14:	09db      	lsrs	r3, r3, #7
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	f003 0301 	and.w	r3, r3, #1
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d042      	beq.n	8005fa6 <canardHandleRxFrame+0x342>
 8005f20:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8005f24:	099b      	lsrs	r3, r3, #6
 8005f26:	b2db      	uxtb	r3, r3
 8005f28:	f003 0301 	and.w	r3, r3, #1
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d03a      	beq.n	8005fa6 <canardHandleRxFrame+0x342>
    {
        rx_state->timestamp_usec = timestamp_usec;
 8005f30:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005f32:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005f36:	e9c2 3402 	strd	r3, r4, [r2, #8]
        CanardRxTransfer rx_transfer = {
 8005f3a:	f107 0310 	add.w	r3, r7, #16
 8005f3e:	2220      	movs	r2, #32
 8005f40:	2100      	movs	r1, #0
 8005f42:	4618      	mov	r0, r3
 8005f44:	f001 ffe3 	bl	8007f0e <memset>
 8005f48:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005f4c:	e9c7 3404 	strd	r3, r4, [r7, #16]
            .timestamp_usec = timestamp_usec,
            .payload_head = frame->data,
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	3304      	adds	r3, #4
        CanardRxTransfer rx_transfer = {
 8005f54:	61bb      	str	r3, [r7, #24]
            .payload_len = (uint8_t)(frame->data_len - 1U),
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	7b1b      	ldrb	r3, [r3, #12]
 8005f5a:	3b01      	subs	r3, #1
 8005f5c:	b2db      	uxtb	r3, r3
 8005f5e:	b29b      	uxth	r3, r3
        CanardRxTransfer rx_transfer = {
 8005f60:	84bb      	strh	r3, [r7, #36]	; 0x24
 8005f62:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8005f66:	84fb      	strh	r3, [r7, #38]	; 0x26
 8005f68:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005f6c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
            .data_type_id = data_type_id,
            .transfer_type = (uint8_t)transfer_type,
            .transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte),
 8005f70:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8005f74:	f003 031f 	and.w	r3, r3, #31
 8005f78:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 8005f7a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 8005f7e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8005f82:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005f86:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8005f8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            .priority = priority,
            .source_node_id = source_node_id
        };

        ins->on_reception(ins, &rx_transfer);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	f107 0210 	add.w	r2, r7, #16
 8005f96:	4611      	mov	r1, r2
 8005f98:	68f8      	ldr	r0, [r7, #12]
 8005f9a:	4798      	blx	r3

        prepareForNextTransfer(rx_state);
 8005f9c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005f9e:	f000 fe87 	bl	8006cb0 <prepareForNextTransfer>
        return CANARD_OK;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	e1b8      	b.n	8006318 <canardHandleRxFrame+0x6b4>
    }

    if (TOGGLE_BIT(tail_byte) != rx_state->next_toggle)
 8005fa6:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8005faa:	095b      	lsrs	r3, r3, #5
 8005fac:	b2db      	uxtb	r3, r3
 8005fae:	f003 0301 	and.w	r3, r3, #1
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	bf14      	ite	ne
 8005fb6:	2301      	movne	r3, #1
 8005fb8:	2300      	moveq	r3, #0
 8005fba:	b2db      	uxtb	r3, r3
 8005fbc:	461a      	mov	r2, r3
 8005fbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fc0:	7ddb      	ldrb	r3, [r3, #23]
 8005fc2:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005fc6:	b2db      	uxtb	r3, r3
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d002      	beq.n	8005fd2 <canardHandleRxFrame+0x36e>
    {
        return -CANARD_ERROR_RX_WRONG_TOGGLE;
 8005fcc:	f06f 030d 	mvn.w	r3, #13
 8005fd0:	e1a2      	b.n	8006318 <canardHandleRxFrame+0x6b4>
    }

    if (TRANSFER_ID_FROM_TAIL_BYTE(tail_byte) != rx_state->transfer_id)
 8005fd2:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8005fd6:	f003 031f 	and.w	r3, r3, #31
 8005fda:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005fdc:	7dd2      	ldrb	r2, [r2, #23]
 8005fde:	f3c2 0284 	ubfx	r2, r2, #2, #5
 8005fe2:	b2d2      	uxtb	r2, r2
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d002      	beq.n	8005fee <canardHandleRxFrame+0x38a>
    {
        return -CANARD_ERROR_RX_UNEXPECTED_TID;
 8005fe8:	f06f 030e 	mvn.w	r3, #14
 8005fec:	e194      	b.n	8006318 <canardHandleRxFrame+0x6b4>
    }

    if (IS_START_OF_TRANSFER(tail_byte) && !IS_END_OF_TRANSFER(tail_byte))      // Beginning of multi frame transfer
 8005fee:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8005ff2:	09db      	lsrs	r3, r3, #7
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	f003 0301 	and.w	r3, r3, #1
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d056      	beq.n	80060ac <canardHandleRxFrame+0x448>
 8005ffe:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8006002:	099b      	lsrs	r3, r3, #6
 8006004:	b2db      	uxtb	r3, r3
 8006006:	f003 0301 	and.w	r3, r3, #1
 800600a:	2b00      	cmp	r3, #0
 800600c:	d14e      	bne.n	80060ac <canardHandleRxFrame+0x448>
    {
        if (frame->data_len <= 3)
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	7b1b      	ldrb	r3, [r3, #12]
 8006012:	2b03      	cmp	r3, #3
 8006014:	d802      	bhi.n	800601c <canardHandleRxFrame+0x3b8>
        {
            return -CANARD_ERROR_RX_SHORT_FRAME;
 8006016:	f06f 030f 	mvn.w	r3, #15
 800601a:	e17d      	b.n	8006318 <canardHandleRxFrame+0x6b4>
        }

        // take off the crc and store the payload
        rx_state->timestamp_usec = timestamp_usec;
 800601c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800601e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8006022:	e9c2 3402 	strd	r3, r4, [r2, #8]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data + 2,
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	f103 000c 	add.w	r0, r3, #12
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	3304      	adds	r3, #4
 8006030:	1c9a      	adds	r2, r3, #2
                                                 (uint8_t) (frame->data_len - 3));
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	7b1b      	ldrb	r3, [r3, #12]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data + 2,
 8006036:	3b03      	subs	r3, #3
 8006038:	b2db      	uxtb	r3, r3
 800603a:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800603c:	f000 ff60 	bl	8006f00 <bufferBlockPushBytes>
 8006040:	4603      	mov	r3, r0
 8006042:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        if (ret < 0)
 8006046:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 800604a:	2b00      	cmp	r3, #0
 800604c:	da08      	bge.n	8006060 <canardHandleRxFrame+0x3fc>
        {
            releaseStatePayload(ins, rx_state);
 800604e:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8006050:	68f8      	ldr	r0, [r7, #12]
 8006052:	f000 ff2c 	bl	8006eae <releaseStatePayload>
            prepareForNextTransfer(rx_state);
 8006056:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006058:	f000 fe2a 	bl	8006cb0 <prepareForNextTransfer>
            return CANARD_ERROR_OUT_OF_MEMORY;
 800605c:	2303      	movs	r3, #3
 800605e:	e15b      	b.n	8006318 <canardHandleRxFrame+0x6b4>
        }
        rx_state->payload_crc = (uint16_t)(((uint16_t) frame->data[0]) | (uint16_t)((uint16_t) frame->data[1] << 8U));
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	791b      	ldrb	r3, [r3, #4]
 8006064:	b29a      	uxth	r2, r3
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	795b      	ldrb	r3, [r3, #5]
 800606a:	b29b      	uxth	r3, r3
 800606c:	021b      	lsls	r3, r3, #8
 800606e:	b29b      	uxth	r3, r3
 8006070:	4313      	orrs	r3, r2
 8006072:	b29a      	uxth	r2, r3
 8006074:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006076:	831a      	strh	r2, [r3, #24]
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8006078:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800607a:	8a98      	ldrh	r0, [r3, #20]
                                          frame->data + 2, (uint8_t)(frame->data_len - 3));
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	3304      	adds	r3, #4
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8006080:	1c99      	adds	r1, r3, #2
                                          frame->data + 2, (uint8_t)(frame->data_len - 3));
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	7b1b      	ldrb	r3, [r3, #12]
 8006086:	3b03      	subs	r3, #3
 8006088:	b2db      	uxtb	r3, r3
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 800608a:	461a      	mov	r2, r3
 800608c:	f001 faef 	bl	800766e <crcAdd>
 8006090:	4603      	mov	r3, r0
 8006092:	461a      	mov	r2, r3
 8006094:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006096:	829a      	strh	r2, [r3, #20]
    {
 8006098:	e131      	b.n	80062fe <canardHandleRxFrame+0x69a>
 800609a:	bf00      	nop
 800609c:	08008edc 	.word	0x08008edc
 80060a0:	0800939c 	.word	0x0800939c
 80060a4:	08008eac 	.word	0x08008eac
 80060a8:	001e8480 	.word	0x001e8480
    }
    else if (!IS_START_OF_TRANSFER(tail_byte) && !IS_END_OF_TRANSFER(tail_byte))    // Middle of a multi-frame transfer
 80060ac:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80060b0:	09db      	lsrs	r3, r3, #7
 80060b2:	b2db      	uxtb	r3, r3
 80060b4:	f003 0301 	and.w	r3, r3, #1
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d133      	bne.n	8006124 <canardHandleRxFrame+0x4c0>
 80060bc:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80060c0:	099b      	lsrs	r3, r3, #6
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	f003 0301 	and.w	r3, r3, #1
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d12b      	bne.n	8006124 <canardHandleRxFrame+0x4c0>
    {
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data,
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f103 000c 	add.w	r0, r3, #12
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	1d1a      	adds	r2, r3, #4
                                                 (uint8_t) (frame->data_len - 1));
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	7b1b      	ldrb	r3, [r3, #12]
        const int16_t ret = bufferBlockPushBytes(&ins->allocator, rx_state, frame->data,
 80060da:	3b01      	subs	r3, #1
 80060dc:	b2db      	uxtb	r3, r3
 80060de:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80060e0:	f000 ff0e 	bl	8006f00 <bufferBlockPushBytes>
 80060e4:	4603      	mov	r3, r0
 80060e6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        if (ret < 0)
 80060ea:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	da08      	bge.n	8006104 <canardHandleRxFrame+0x4a0>
        {
            releaseStatePayload(ins, rx_state);
 80060f2:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80060f4:	68f8      	ldr	r0, [r7, #12]
 80060f6:	f000 feda 	bl	8006eae <releaseStatePayload>
            prepareForNextTransfer(rx_state);
 80060fa:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80060fc:	f000 fdd8 	bl	8006cb0 <prepareForNextTransfer>
            return CANARD_ERROR_OUT_OF_MEMORY;
 8006100:	2303      	movs	r3, #3
 8006102:	e109      	b.n	8006318 <canardHandleRxFrame+0x6b4>
        }
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8006104:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006106:	8a98      	ldrh	r0, [r3, #20]
                                          frame->data, (uint8_t)(frame->data_len - 1));
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	1d19      	adds	r1, r3, #4
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	7b1b      	ldrb	r3, [r3, #12]
 8006110:	3b01      	subs	r3, #1
 8006112:	b2db      	uxtb	r3, r3
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc,
 8006114:	461a      	mov	r2, r3
 8006116:	f001 faaa 	bl	800766e <crcAdd>
 800611a:	4603      	mov	r3, r0
 800611c:	461a      	mov	r2, r3
 800611e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006120:	829a      	strh	r2, [r3, #20]
    {
 8006122:	e0ec      	b.n	80062fe <canardHandleRxFrame+0x69a>
    }
    else                                                                            // End of a multi-frame transfer
    {
        const uint8_t frame_payload_size = (uint8_t)(frame->data_len - 1);
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	7b1b      	ldrb	r3, [r3, #12]
 8006128:	3b01      	subs	r3, #1
 800612a:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41

        uint8_t tail_offset = 0;
 800612e:	2300      	movs	r3, #0
 8006130:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

        if (rx_state->payload_len < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE)
 8006134:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006136:	8adb      	ldrh	r3, [r3, #22]
 8006138:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800613c:	b29b      	uxth	r3, r3
 800613e:	2b05      	cmp	r3, #5
 8006140:	d823      	bhi.n	800618a <canardHandleRxFrame+0x526>
        {
            // Copy the beginning of the frame into the head, point the tail pointer to the remainder
            for (size_t i = rx_state->payload_len;
 8006142:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006144:	8adb      	ldrh	r3, [r3, #22]
 8006146:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800614a:	b29b      	uxth	r3, r3
 800614c:	667b      	str	r3, [r7, #100]	; 0x64
 800614e:	e012      	b.n	8006176 <canardHandleRxFrame+0x512>
                 (i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) && (tail_offset < frame_payload_size);
                 i++, tail_offset++)
            {
                rx_state->buffer_head[i] = frame->data[tail_offset];
 8006150:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8006154:	68ba      	ldr	r2, [r7, #8]
 8006156:	4413      	add	r3, r2
 8006158:	7919      	ldrb	r1, [r3, #4]
 800615a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800615c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800615e:	4413      	add	r3, r2
 8006160:	331a      	adds	r3, #26
 8006162:	460a      	mov	r2, r1
 8006164:	701a      	strb	r2, [r3, #0]
                 i++, tail_offset++)
 8006166:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006168:	3301      	adds	r3, #1
 800616a:	667b      	str	r3, [r7, #100]	; 0x64
 800616c:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8006170:	3301      	adds	r3, #1
 8006172:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
            for (size_t i = rx_state->payload_len;
 8006176:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006178:	2b05      	cmp	r3, #5
 800617a:	d855      	bhi.n	8006228 <canardHandleRxFrame+0x5c4>
                 (i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) && (tail_offset < frame_payload_size);
 800617c:	f897 206b 	ldrb.w	r2, [r7, #107]	; 0x6b
 8006180:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8006184:	429a      	cmp	r2, r3
 8006186:	d3e3      	bcc.n	8006150 <canardHandleRxFrame+0x4ec>
 8006188:	e04e      	b.n	8006228 <canardHandleRxFrame+0x5c4>
            }
        }
        else
        {
            // Like above, except that the beginning goes into the last block of the storage
            CanardBufferBlock* block = rx_state->buffer_blocks;
 800618a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	663b      	str	r3, [r7, #96]	; 0x60
            if (block != NULL)          // If there's no middle, that's fine, we'll use only head and tail
 8006190:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006192:	2b00      	cmp	r3, #0
 8006194:	d048      	beq.n	8006228 <canardHandleRxFrame+0x5c4>
            {
                size_t offset = CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE;    // Payload offset of the first block
 8006196:	2306      	movs	r3, #6
 8006198:	65fb      	str	r3, [r7, #92]	; 0x5c
                while (block->next != NULL)
 800619a:	e005      	b.n	80061a8 <canardHandleRxFrame+0x544>
                {
                    block = block->next;
 800619c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	663b      	str	r3, [r7, #96]	; 0x60
                    offset += CANARD_BUFFER_BLOCK_DATA_SIZE;
 80061a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80061a4:	331c      	adds	r3, #28
 80061a6:	65fb      	str	r3, [r7, #92]	; 0x5c
                while (block->next != NULL)
 80061a8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d1f5      	bne.n	800619c <canardHandleRxFrame+0x538>
                }
                CANARD_ASSERT(block != NULL);
 80061b0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d106      	bne.n	80061c4 <canardHandleRxFrame+0x560>
 80061b6:	4b5b      	ldr	r3, [pc, #364]	; (8006324 <canardHandleRxFrame+0x6c0>)
 80061b8:	4a5b      	ldr	r2, [pc, #364]	; (8006328 <canardHandleRxFrame+0x6c4>)
 80061ba:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 80061be:	485b      	ldr	r0, [pc, #364]	; (800632c <canardHandleRxFrame+0x6c8>)
 80061c0:	f001 fe40 	bl	8007e44 <__assert_func>

                const size_t offset_within_block = rx_state->payload_len - offset;
 80061c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061c6:	8adb      	ldrh	r3, [r3, #22]
 80061c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	461a      	mov	r2, r3
 80061d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80061d2:	1ad3      	subs	r3, r2, r3
 80061d4:	63fb      	str	r3, [r7, #60]	; 0x3c
                CANARD_ASSERT(offset_within_block < CANARD_BUFFER_BLOCK_DATA_SIZE);
 80061d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061d8:	2b1b      	cmp	r3, #27
 80061da:	d906      	bls.n	80061ea <canardHandleRxFrame+0x586>
 80061dc:	4b54      	ldr	r3, [pc, #336]	; (8006330 <canardHandleRxFrame+0x6cc>)
 80061de:	4a52      	ldr	r2, [pc, #328]	; (8006328 <canardHandleRxFrame+0x6c4>)
 80061e0:	f240 11b3 	movw	r1, #435	; 0x1b3
 80061e4:	4851      	ldr	r0, [pc, #324]	; (800632c <canardHandleRxFrame+0x6c8>)
 80061e6:	f001 fe2d 	bl	8007e44 <__assert_func>

                for (size_t i = offset_within_block;
 80061ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061ec:	65bb      	str	r3, [r7, #88]	; 0x58
 80061ee:	e012      	b.n	8006216 <canardHandleRxFrame+0x5b2>
                     (i < CANARD_BUFFER_BLOCK_DATA_SIZE) && (tail_offset < frame_payload_size);
                     i++, tail_offset++)
                {
                    block->data[i] = frame->data[tail_offset];
 80061f0:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80061f4:	68ba      	ldr	r2, [r7, #8]
 80061f6:	4413      	add	r3, r2
 80061f8:	7919      	ldrb	r1, [r3, #4]
 80061fa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80061fc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80061fe:	4413      	add	r3, r2
 8006200:	3304      	adds	r3, #4
 8006202:	460a      	mov	r2, r1
 8006204:	701a      	strb	r2, [r3, #0]
                     i++, tail_offset++)
 8006206:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006208:	3301      	adds	r3, #1
 800620a:	65bb      	str	r3, [r7, #88]	; 0x58
 800620c:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8006210:	3301      	adds	r3, #1
 8006212:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                for (size_t i = offset_within_block;
 8006216:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006218:	2b1b      	cmp	r3, #27
 800621a:	d805      	bhi.n	8006228 <canardHandleRxFrame+0x5c4>
                     (i < CANARD_BUFFER_BLOCK_DATA_SIZE) && (tail_offset < frame_payload_size);
 800621c:	f897 206b 	ldrb.w	r2, [r7, #107]	; 0x6b
 8006220:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8006224:	429a      	cmp	r2, r3
 8006226:	d3e3      	bcc.n	80061f0 <canardHandleRxFrame+0x58c>
                }
            }
        }

        CanardRxTransfer rx_transfer = {
 8006228:	e9d7 3400 	ldrd	r3, r4, [r7]
 800622c:	e9c7 3404 	strd	r3, r4, [r7, #16]
            .timestamp_usec = timestamp_usec,
            .payload_head = rx_state->buffer_head,
 8006230:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006232:	331a      	adds	r3, #26
        CanardRxTransfer rx_transfer = {
 8006234:	61bb      	str	r3, [r7, #24]
            .payload_middle = rx_state->buffer_blocks,
 8006236:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006238:	685b      	ldr	r3, [r3, #4]
        CanardRxTransfer rx_transfer = {
 800623a:	61fb      	str	r3, [r7, #28]
            .payload_tail = (tail_offset >= frame_payload_size) ? NULL : (&frame->data[tail_offset]),
 800623c:	f897 206b 	ldrb.w	r2, [r7, #107]	; 0x6b
 8006240:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8006244:	429a      	cmp	r2, r3
 8006246:	d205      	bcs.n	8006254 <canardHandleRxFrame+0x5f0>
 8006248:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800624c:	68ba      	ldr	r2, [r7, #8]
 800624e:	4413      	add	r3, r2
 8006250:	3304      	adds	r3, #4
 8006252:	e000      	b.n	8006256 <canardHandleRxFrame+0x5f2>
 8006254:	2300      	movs	r3, #0
        CanardRxTransfer rx_transfer = {
 8006256:	623b      	str	r3, [r7, #32]
            .payload_len = (uint16_t)(rx_state->payload_len + frame_payload_size),
 8006258:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800625a:	8adb      	ldrh	r3, [r3, #22]
 800625c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006260:	b29b      	uxth	r3, r3
 8006262:	461a      	mov	r2, r3
 8006264:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8006268:	b29b      	uxth	r3, r3
 800626a:	4413      	add	r3, r2
 800626c:	b29b      	uxth	r3, r3
        CanardRxTransfer rx_transfer = {
 800626e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006270:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8006274:	84fb      	strh	r3, [r7, #38]	; 0x26
 8006276:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800627a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
            .data_type_id = data_type_id,
            .transfer_type = (uint8_t)transfer_type,
            .transfer_id = TRANSFER_ID_FROM_TAIL_BYTE(tail_byte),
 800627e:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8006282:	f003 031f 	and.w	r3, r3, #31
 8006286:	b2db      	uxtb	r3, r3
        CanardRxTransfer rx_transfer = {
 8006288:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 800628c:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8006290:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006294:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8006298:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            .priority = priority,
            .source_node_id = source_node_id
        };

        rx_state->buffer_blocks = NULL;     // Block list ownership has been transferred to rx_transfer!
 800629c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800629e:	2200      	movs	r2, #0
 80062a0:	605a      	str	r2, [r3, #4]

        // CRC validation
        rx_state->calculated_crc = crcAdd((uint16_t)rx_state->calculated_crc, frame->data, frame->data_len - 1U);
 80062a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062a4:	8a98      	ldrh	r0, [r3, #20]
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	1d19      	adds	r1, r3, #4
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	7b1b      	ldrb	r3, [r3, #12]
 80062ae:	3b01      	subs	r3, #1
 80062b0:	461a      	mov	r2, r3
 80062b2:	f001 f9dc 	bl	800766e <crcAdd>
 80062b6:	4603      	mov	r3, r0
 80062b8:	461a      	mov	r2, r3
 80062ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062bc:	829a      	strh	r2, [r3, #20]
        if (rx_state->calculated_crc == rx_state->payload_crc)
 80062be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062c0:	8a9a      	ldrh	r2, [r3, #20]
 80062c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062c4:	8b1b      	ldrh	r3, [r3, #24]
 80062c6:	429a      	cmp	r2, r3
 80062c8:	d106      	bne.n	80062d8 <canardHandleRxFrame+0x674>
        {
            ins->on_reception(ins, &rx_transfer);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	689b      	ldr	r3, [r3, #8]
 80062ce:	f107 0210 	add.w	r2, r7, #16
 80062d2:	4611      	mov	r1, r2
 80062d4:	68f8      	ldr	r0, [r7, #12]
 80062d6:	4798      	blx	r3
        }

        // Making sure the payload is released even if the application didn't bother with it
        canardReleaseRxTransferPayload(ins, &rx_transfer);
 80062d8:	f107 0310 	add.w	r3, r7, #16
 80062dc:	4619      	mov	r1, r3
 80062de:	68f8      	ldr	r0, [r7, #12]
 80062e0:	f000 fab6 	bl	8006850 <canardReleaseRxTransferPayload>
        prepareForNextTransfer(rx_state);
 80062e4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80062e6:	f000 fce3 	bl	8006cb0 <prepareForNextTransfer>

        if (rx_state->calculated_crc == rx_state->payload_crc)
 80062ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062ec:	8a9a      	ldrh	r2, [r3, #20]
 80062ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062f0:	8b1b      	ldrh	r3, [r3, #24]
 80062f2:	429a      	cmp	r2, r3
 80062f4:	d101      	bne.n	80062fa <canardHandleRxFrame+0x696>
        {
            return CANARD_OK;
 80062f6:	2300      	movs	r3, #0
 80062f8:	e00e      	b.n	8006318 <canardHandleRxFrame+0x6b4>
        }
        else
        {
            return CANARD_ERROR_RX_BAD_CRC;
 80062fa:	2311      	movs	r3, #17
 80062fc:	e00c      	b.n	8006318 <canardHandleRxFrame+0x6b4>
        }
    }

    rx_state->next_toggle = rx_state->next_toggle ? 0 : 1;
 80062fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006300:	7ddb      	ldrb	r3, [r3, #23]
 8006302:	b25b      	sxtb	r3, r3
 8006304:	43db      	mvns	r3, r3
 8006306:	b2db      	uxtb	r3, r3
 8006308:	09db      	lsrs	r3, r3, #7
 800630a:	b2d9      	uxtb	r1, r3
 800630c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800630e:	7dd3      	ldrb	r3, [r2, #23]
 8006310:	f361 13c7 	bfi	r3, r1, #7, #1
 8006314:	75d3      	strb	r3, [r2, #23]
    return CANARD_OK;
 8006316:	2300      	movs	r3, #0
}
 8006318:	4618      	mov	r0, r3
 800631a:	3770      	adds	r7, #112	; 0x70
 800631c:	46bd      	mov	sp, r7
 800631e:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8006322:	bf00      	nop
 8006324:	08008ef4 	.word	0x08008ef4
 8006328:	0800939c 	.word	0x0800939c
 800632c:	08008eac 	.word	0x08008eac
 8006330:	08008f0c 	.word	0x08008f0c

08006334 <canardDecodeScalar>:
int16_t canardDecodeScalar(const CanardRxTransfer* transfer,
                           uint32_t bit_offset,
                           uint8_t bit_length,
                           bool value_is_signed,
                           void* out_value)
{
 8006334:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006338:	b089      	sub	sp, #36	; 0x24
 800633a:	af00      	add	r7, sp, #0
 800633c:	60f8      	str	r0, [r7, #12]
 800633e:	60b9      	str	r1, [r7, #8]
 8006340:	4611      	mov	r1, r2
 8006342:	461a      	mov	r2, r3
 8006344:	460b      	mov	r3, r1
 8006346:	71fb      	strb	r3, [r7, #7]
 8006348:	4613      	mov	r3, r2
 800634a:	71bb      	strb	r3, [r7, #6]
    if (transfer == NULL || out_value == NULL)
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d002      	beq.n	8006358 <canardDecodeScalar+0x24>
 8006352:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006354:	2b00      	cmp	r3, #0
 8006356:	d102      	bne.n	800635e <canardDecodeScalar+0x2a>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8006358:	f06f 0301 	mvn.w	r3, #1
 800635c:	e1b1      	b.n	80066c2 <canardDecodeScalar+0x38e>
    }

    if (bit_length < 1 || bit_length > 64)
 800635e:	79fb      	ldrb	r3, [r7, #7]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d002      	beq.n	800636a <canardDecodeScalar+0x36>
 8006364:	79fb      	ldrb	r3, [r7, #7]
 8006366:	2b40      	cmp	r3, #64	; 0x40
 8006368:	d902      	bls.n	8006370 <canardDecodeScalar+0x3c>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 800636a:	f06f 0301 	mvn.w	r3, #1
 800636e:	e1a8      	b.n	80066c2 <canardDecodeScalar+0x38e>
    }

    if (bit_length == 1 && value_is_signed)
 8006370:	79fb      	ldrb	r3, [r7, #7]
 8006372:	2b01      	cmp	r3, #1
 8006374:	d105      	bne.n	8006382 <canardDecodeScalar+0x4e>
 8006376:	79bb      	ldrb	r3, [r7, #6]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d002      	beq.n	8006382 <canardDecodeScalar+0x4e>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 800637c:	f06f 0301 	mvn.w	r3, #1
 8006380:	e19f      	b.n	80066c2 <canardDecodeScalar+0x38e>
        uint64_t u64;
        int64_t  s64;           ///< Also double, possibly float, possibly long double (depends on implementation)
        uint8_t bytes[8];
    } storage;

    memset(&storage, 0, sizeof(storage));   // This is important
 8006382:	f107 0310 	add.w	r3, r7, #16
 8006386:	2208      	movs	r2, #8
 8006388:	2100      	movs	r1, #0
 800638a:	4618      	mov	r0, r3
 800638c:	f001 fdbf 	bl	8007f0e <memset>

    const int16_t result = descatterTransferPayload(transfer, bit_offset, bit_length, &storage.bytes[0]);
 8006390:	f107 0310 	add.w	r3, r7, #16
 8006394:	79fa      	ldrb	r2, [r7, #7]
 8006396:	68b9      	ldr	r1, [r7, #8]
 8006398:	68f8      	ldr	r0, [r7, #12]
 800639a:	f000 ff43 	bl	8007224 <descatterTransferPayload>
 800639e:	4603      	mov	r3, r0
 80063a0:	83bb      	strh	r3, [r7, #28]
    if (result <= 0)
 80063a2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	dc02      	bgt.n	80063b0 <canardDecodeScalar+0x7c>
    {
        return result;
 80063aa:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80063ae:	e188      	b.n	80066c2 <canardDecodeScalar+0x38e>
    }

    CANARD_ASSERT((result > 0) && (result <= 64) && (result <= bit_length));
 80063b0:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	dd08      	ble.n	80063ca <canardDecodeScalar+0x96>
 80063b8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80063bc:	2b40      	cmp	r3, #64	; 0x40
 80063be:	dc04      	bgt.n	80063ca <canardDecodeScalar+0x96>
 80063c0:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80063c4:	79fb      	ldrb	r3, [r7, #7]
 80063c6:	429a      	cmp	r2, r3
 80063c8:	dd06      	ble.n	80063d8 <canardDecodeScalar+0xa4>
 80063ca:	4bac      	ldr	r3, [pc, #688]	; (800667c <canardDecodeScalar+0x348>)
 80063cc:	4aac      	ldr	r2, [pc, #688]	; (8006680 <canardDecodeScalar+0x34c>)
 80063ce:	f240 2135 	movw	r1, #565	; 0x235
 80063d2:	48ac      	ldr	r0, [pc, #688]	; (8006684 <canardDecodeScalar+0x350>)
 80063d4:	f001 fd36 	bl	8007e44 <__assert_func>
     * The bit copy algorithm assumes that more significant bits have lower index, so we need to shift some.
     * Extra most significant bits will be filled with zeroes, which is fine.
     * Coverity Scan mistakenly believes that the array may be overrun if bit_length == 64; however, this branch will
     * not be taken if bit_length == 64, because 64 % 8 == 0.
     */
    if ((bit_length % 8) != 0)
 80063d8:	79fb      	ldrb	r3, [r7, #7]
 80063da:	f003 0307 	and.w	r3, r3, #7
 80063de:	b2db      	uxtb	r3, r3
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d016      	beq.n	8006412 <canardDecodeScalar+0xde>
    {
        // coverity[overrun-local]
        storage.bytes[bit_length / 8U] = (uint8_t)(storage.bytes[bit_length / 8U] >> ((8U - (bit_length % 8U)) & 7U));
 80063e4:	79fb      	ldrb	r3, [r7, #7]
 80063e6:	08db      	lsrs	r3, r3, #3
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	f107 0220 	add.w	r2, r7, #32
 80063ee:	4413      	add	r3, r2
 80063f0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80063f4:	461a      	mov	r2, r3
 80063f6:	79fb      	ldrb	r3, [r7, #7]
 80063f8:	425b      	negs	r3, r3
 80063fa:	f003 0307 	and.w	r3, r3, #7
 80063fe:	411a      	asrs	r2, r3
 8006400:	79fb      	ldrb	r3, [r7, #7]
 8006402:	08db      	lsrs	r3, r3, #3
 8006404:	b2db      	uxtb	r3, r3
 8006406:	b2d2      	uxtb	r2, r2
 8006408:	f107 0120 	add.w	r1, r7, #32
 800640c:	440b      	add	r3, r1
 800640e:	f803 2c10 	strb.w	r2, [r3, #-16]
    }

    /*
     * Determining the closest standard byte length - this will be needed for byte reordering and sign bit extension.
     */
    uint8_t std_byte_length = 0;
 8006412:	2300      	movs	r3, #0
 8006414:	77fb      	strb	r3, [r7, #31]
    if      (bit_length == 1)   { std_byte_length = sizeof(bool); }
 8006416:	79fb      	ldrb	r3, [r7, #7]
 8006418:	2b01      	cmp	r3, #1
 800641a:	d102      	bne.n	8006422 <canardDecodeScalar+0xee>
 800641c:	2301      	movs	r3, #1
 800641e:	77fb      	strb	r3, [r7, #31]
 8006420:	e01e      	b.n	8006460 <canardDecodeScalar+0x12c>
    else if (bit_length <= 8)   { std_byte_length = 1; }
 8006422:	79fb      	ldrb	r3, [r7, #7]
 8006424:	2b08      	cmp	r3, #8
 8006426:	d802      	bhi.n	800642e <canardDecodeScalar+0xfa>
 8006428:	2301      	movs	r3, #1
 800642a:	77fb      	strb	r3, [r7, #31]
 800642c:	e018      	b.n	8006460 <canardDecodeScalar+0x12c>
    else if (bit_length <= 16)  { std_byte_length = 2; }
 800642e:	79fb      	ldrb	r3, [r7, #7]
 8006430:	2b10      	cmp	r3, #16
 8006432:	d802      	bhi.n	800643a <canardDecodeScalar+0x106>
 8006434:	2302      	movs	r3, #2
 8006436:	77fb      	strb	r3, [r7, #31]
 8006438:	e012      	b.n	8006460 <canardDecodeScalar+0x12c>
    else if (bit_length <= 32)  { std_byte_length = 4; }
 800643a:	79fb      	ldrb	r3, [r7, #7]
 800643c:	2b20      	cmp	r3, #32
 800643e:	d802      	bhi.n	8006446 <canardDecodeScalar+0x112>
 8006440:	2304      	movs	r3, #4
 8006442:	77fb      	strb	r3, [r7, #31]
 8006444:	e00c      	b.n	8006460 <canardDecodeScalar+0x12c>
    else if (bit_length <= 64)  { std_byte_length = 8; }
 8006446:	79fb      	ldrb	r3, [r7, #7]
 8006448:	2b40      	cmp	r3, #64	; 0x40
 800644a:	d802      	bhi.n	8006452 <canardDecodeScalar+0x11e>
 800644c:	2308      	movs	r3, #8
 800644e:	77fb      	strb	r3, [r7, #31]
 8006450:	e006      	b.n	8006460 <canardDecodeScalar+0x12c>
    else
    {
        CANARD_ASSERT(false);
 8006452:	4b8d      	ldr	r3, [pc, #564]	; (8006688 <canardDecodeScalar+0x354>)
 8006454:	4a8a      	ldr	r2, [pc, #552]	; (8006680 <canardDecodeScalar+0x34c>)
 8006456:	f240 214e 	movw	r1, #590	; 0x24e
 800645a:	488a      	ldr	r0, [pc, #552]	; (8006684 <canardDecodeScalar+0x350>)
 800645c:	f001 fcf2 	bl	8007e44 <__assert_func>
        return -CANARD_ERROR_INTERNAL;
    }

    CANARD_ASSERT((std_byte_length > 0) && (std_byte_length <= 8));
 8006460:	7ffb      	ldrb	r3, [r7, #31]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d002      	beq.n	800646c <canardDecodeScalar+0x138>
 8006466:	7ffb      	ldrb	r3, [r7, #31]
 8006468:	2b08      	cmp	r3, #8
 800646a:	d906      	bls.n	800647a <canardDecodeScalar+0x146>
 800646c:	4b87      	ldr	r3, [pc, #540]	; (800668c <canardDecodeScalar+0x358>)
 800646e:	4a84      	ldr	r2, [pc, #528]	; (8006680 <canardDecodeScalar+0x34c>)
 8006470:	f240 2152 	movw	r1, #594	; 0x252
 8006474:	4883      	ldr	r0, [pc, #524]	; (8006684 <canardDecodeScalar+0x350>)
 8006476:	f001 fce5 	bl	8007e44 <__assert_func>

    /*
     * Flipping the byte order if needed.
     */
    if (isBigEndian())
 800647a:	f001 f84d 	bl	8007518 <isBigEndian>
 800647e:	4603      	mov	r3, r0
 8006480:	2b00      	cmp	r3, #0
 8006482:	d006      	beq.n	8006492 <canardDecodeScalar+0x15e>
    {
        swapByteOrder(&storage.bytes[0], std_byte_length);
 8006484:	7ffa      	ldrb	r2, [r7, #31]
 8006486:	f107 0310 	add.w	r3, r7, #16
 800648a:	4611      	mov	r1, r2
 800648c:	4618      	mov	r0, r3
 800648e:	f001 f853 	bl	8007538 <swapByteOrder>

    /*
     * Extending the sign bit if needed. I miss templates.
     * Note that we operate on unsigned values in order to avoid undefined behaviors.
     */
    if (value_is_signed && (std_byte_length * 8 != bit_length))
 8006492:	79bb      	ldrb	r3, [r7, #6]
 8006494:	2b00      	cmp	r3, #0
 8006496:	f000 809a 	beq.w	80065ce <canardDecodeScalar+0x29a>
 800649a:	7ffb      	ldrb	r3, [r7, #31]
 800649c:	00da      	lsls	r2, r3, #3
 800649e:	79fb      	ldrb	r3, [r7, #7]
 80064a0:	429a      	cmp	r2, r3
 80064a2:	f000 8094 	beq.w	80065ce <canardDecodeScalar+0x29a>
    {
        if (bit_length <= 8)
 80064a6:	79fb      	ldrb	r3, [r7, #7]
 80064a8:	2b08      	cmp	r3, #8
 80064aa:	d816      	bhi.n	80064da <canardDecodeScalar+0x1a6>
        {
            if ((storage.u8 & (1U << (bit_length - 1U))) != 0)                           // If the sign bit is set...
 80064ac:	7c3b      	ldrb	r3, [r7, #16]
 80064ae:	461a      	mov	r2, r3
 80064b0:	79fb      	ldrb	r3, [r7, #7]
 80064b2:	3b01      	subs	r3, #1
 80064b4:	fa22 f303 	lsr.w	r3, r2, r3
 80064b8:	f003 0301 	and.w	r3, r3, #1
 80064bc:	2b00      	cmp	r3, #0
 80064be:	f000 8086 	beq.w	80065ce <canardDecodeScalar+0x29a>
            {
                storage.u8 |= (uint8_t) 0xFFU & (uint8_t) ~((1U << bit_length) - 1U);   // ...set all bits above it.
 80064c2:	7c3a      	ldrb	r2, [r7, #16]
 80064c4:	79fb      	ldrb	r3, [r7, #7]
 80064c6:	2101      	movs	r1, #1
 80064c8:	fa01 f303 	lsl.w	r3, r1, r3
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	425b      	negs	r3, r3
 80064d0:	b2db      	uxtb	r3, r3
 80064d2:	4313      	orrs	r3, r2
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	743b      	strb	r3, [r7, #16]
 80064d8:	e079      	b.n	80065ce <canardDecodeScalar+0x29a>
            }
        }
        else if (bit_length <= 16)
 80064da:	79fb      	ldrb	r3, [r7, #7]
 80064dc:	2b10      	cmp	r3, #16
 80064de:	d815      	bhi.n	800650c <canardDecodeScalar+0x1d8>
        {
            if ((storage.u16 & (1U << (bit_length - 1U))) != 0)
 80064e0:	8a3b      	ldrh	r3, [r7, #16]
 80064e2:	461a      	mov	r2, r3
 80064e4:	79fb      	ldrb	r3, [r7, #7]
 80064e6:	3b01      	subs	r3, #1
 80064e8:	fa22 f303 	lsr.w	r3, r2, r3
 80064ec:	f003 0301 	and.w	r3, r3, #1
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d06c      	beq.n	80065ce <canardDecodeScalar+0x29a>
            {
                storage.u16 |= (uint16_t) 0xFFFFU & (uint16_t) ~((1U << bit_length) - 1U);
 80064f4:	8a3a      	ldrh	r2, [r7, #16]
 80064f6:	79fb      	ldrb	r3, [r7, #7]
 80064f8:	2101      	movs	r1, #1
 80064fa:	fa01 f303 	lsl.w	r3, r1, r3
 80064fe:	b29b      	uxth	r3, r3
 8006500:	425b      	negs	r3, r3
 8006502:	b29b      	uxth	r3, r3
 8006504:	4313      	orrs	r3, r2
 8006506:	b29b      	uxth	r3, r3
 8006508:	823b      	strh	r3, [r7, #16]
 800650a:	e060      	b.n	80065ce <canardDecodeScalar+0x29a>
            }
        }
        else if (bit_length <= 32)
 800650c:	79fb      	ldrb	r3, [r7, #7]
 800650e:	2b20      	cmp	r3, #32
 8006510:	d811      	bhi.n	8006536 <canardDecodeScalar+0x202>
        {
            if ((storage.u32 & (((uint32_t) 1) << (bit_length - 1U))) != 0)
 8006512:	693a      	ldr	r2, [r7, #16]
 8006514:	79fb      	ldrb	r3, [r7, #7]
 8006516:	3b01      	subs	r3, #1
 8006518:	fa22 f303 	lsr.w	r3, r2, r3
 800651c:	f003 0301 	and.w	r3, r3, #1
 8006520:	2b00      	cmp	r3, #0
 8006522:	d054      	beq.n	80065ce <canardDecodeScalar+0x29a>
            {
                storage.u32 |= (uint32_t) 0xFFFFFFFFUL & (uint32_t) ~((((uint32_t) 1) << bit_length) - 1U);
 8006524:	693a      	ldr	r2, [r7, #16]
 8006526:	79fb      	ldrb	r3, [r7, #7]
 8006528:	2101      	movs	r1, #1
 800652a:	fa01 f303 	lsl.w	r3, r1, r3
 800652e:	425b      	negs	r3, r3
 8006530:	4313      	orrs	r3, r2
 8006532:	613b      	str	r3, [r7, #16]
 8006534:	e04b      	b.n	80065ce <canardDecodeScalar+0x29a>
            }
        }
        else if (bit_length < 64)   // Strictly less, this is not a typo
 8006536:	79fb      	ldrb	r3, [r7, #7]
 8006538:	2b3f      	cmp	r3, #63	; 0x3f
 800653a:	d841      	bhi.n	80065c0 <canardDecodeScalar+0x28c>
        {
            if ((storage.u64 & (((uint64_t) 1) << (bit_length - 1U))) != 0)
 800653c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006540:	79f9      	ldrb	r1, [r7, #7]
 8006542:	3901      	subs	r1, #1
 8006544:	f1c1 0620 	rsb	r6, r1, #32
 8006548:	f1a1 0020 	sub.w	r0, r1, #32
 800654c:	fa22 f801 	lsr.w	r8, r2, r1
 8006550:	fa03 f606 	lsl.w	r6, r3, r6
 8006554:	ea48 0806 	orr.w	r8, r8, r6
 8006558:	fa23 f000 	lsr.w	r0, r3, r0
 800655c:	ea48 0800 	orr.w	r8, r8, r0
 8006560:	fa23 f901 	lsr.w	r9, r3, r1
 8006564:	f04f 0201 	mov.w	r2, #1
 8006568:	f04f 0300 	mov.w	r3, #0
 800656c:	ea02 0008 	and.w	r0, r2, r8
 8006570:	ea03 0109 	and.w	r1, r3, r9
 8006574:	ea50 0301 	orrs.w	r3, r0, r1
 8006578:	d029      	beq.n	80065ce <canardDecodeScalar+0x29a>
            {
                storage.u64 |= (uint64_t) 0xFFFFFFFFFFFFFFFFULL & (uint64_t) ~((((uint64_t) 1) << bit_length) - 1U);
 800657a:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 800657e:	79f9      	ldrb	r1, [r7, #7]
 8006580:	f04f 0201 	mov.w	r2, #1
 8006584:	f04f 0300 	mov.w	r3, #0
 8006588:	f1a1 0620 	sub.w	r6, r1, #32
 800658c:	f1c1 0020 	rsb	r0, r1, #32
 8006590:	fa03 f501 	lsl.w	r5, r3, r1
 8006594:	fa02 f606 	lsl.w	r6, r2, r6
 8006598:	4335      	orrs	r5, r6
 800659a:	fa22 f000 	lsr.w	r0, r2, r0
 800659e:	4305      	orrs	r5, r0
 80065a0:	fa02 f401 	lsl.w	r4, r2, r1
 80065a4:	4623      	mov	r3, r4
 80065a6:	462c      	mov	r4, r5
 80065a8:	425b      	negs	r3, r3
 80065aa:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
 80065ae:	4619      	mov	r1, r3
 80065b0:	4622      	mov	r2, r4
 80065b2:	ea41 0308 	orr.w	r3, r1, r8
 80065b6:	ea42 0409 	orr.w	r4, r2, r9
 80065ba:	e9c7 3404 	strd	r3, r4, [r7, #16]
 80065be:	e006      	b.n	80065ce <canardDecodeScalar+0x29a>
            }
        }
        else
        {
            CANARD_ASSERT(false);
 80065c0:	4b31      	ldr	r3, [pc, #196]	; (8006688 <canardDecodeScalar+0x354>)
 80065c2:	4a2f      	ldr	r2, [pc, #188]	; (8006680 <canardDecodeScalar+0x34c>)
 80065c4:	f44f 7120 	mov.w	r1, #640	; 0x280
 80065c8:	482e      	ldr	r0, [pc, #184]	; (8006684 <canardDecodeScalar+0x350>)
 80065ca:	f001 fc3b 	bl	8007e44 <__assert_func>
    }

    /*
     * Copying the result out.
     */
    if (value_is_signed)
 80065ce:	79bb      	ldrb	r3, [r7, #6]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d026      	beq.n	8006622 <canardDecodeScalar+0x2ee>
    {
        if      (bit_length <= 8)   { *( (int8_t*) out_value) = storage.s8;  }
 80065d4:	79fb      	ldrb	r3, [r7, #7]
 80065d6:	2b08      	cmp	r3, #8
 80065d8:	d804      	bhi.n	80065e4 <canardDecodeScalar+0x2b0>
 80065da:	f997 2010 	ldrsb.w	r2, [r7, #16]
 80065de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065e0:	701a      	strb	r2, [r3, #0]
 80065e2:	e055      	b.n	8006690 <canardDecodeScalar+0x35c>
        else if (bit_length <= 16)  { *((int16_t*) out_value) = storage.s16; }
 80065e4:	79fb      	ldrb	r3, [r7, #7]
 80065e6:	2b10      	cmp	r3, #16
 80065e8:	d804      	bhi.n	80065f4 <canardDecodeScalar+0x2c0>
 80065ea:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80065ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065f0:	801a      	strh	r2, [r3, #0]
 80065f2:	e04d      	b.n	8006690 <canardDecodeScalar+0x35c>
        else if (bit_length <= 32)  { *((int32_t*) out_value) = storage.s32; }
 80065f4:	79fb      	ldrb	r3, [r7, #7]
 80065f6:	2b20      	cmp	r3, #32
 80065f8:	d803      	bhi.n	8006602 <canardDecodeScalar+0x2ce>
 80065fa:	693a      	ldr	r2, [r7, #16]
 80065fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065fe:	601a      	str	r2, [r3, #0]
 8006600:	e046      	b.n	8006690 <canardDecodeScalar+0x35c>
        else if (bit_length <= 64)  { *((int64_t*) out_value) = storage.s64; }
 8006602:	79fb      	ldrb	r3, [r7, #7]
 8006604:	2b40      	cmp	r3, #64	; 0x40
 8006606:	d805      	bhi.n	8006614 <canardDecodeScalar+0x2e0>
 8006608:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800660c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800660e:	e9c2 3400 	strd	r3, r4, [r2]
 8006612:	e03d      	b.n	8006690 <canardDecodeScalar+0x35c>
        else
        {
            CANARD_ASSERT(false);
 8006614:	4b1c      	ldr	r3, [pc, #112]	; (8006688 <canardDecodeScalar+0x354>)
 8006616:	4a1a      	ldr	r2, [pc, #104]	; (8006680 <canardDecodeScalar+0x34c>)
 8006618:	f44f 7124 	mov.w	r1, #656	; 0x290
 800661c:	4819      	ldr	r0, [pc, #100]	; (8006684 <canardDecodeScalar+0x350>)
 800661e:	f001 fc11 	bl	8007e44 <__assert_func>
            return -CANARD_ERROR_INTERNAL;
        }
    }
    else
    {
        if      (bit_length == 1)   { *(    (bool*) out_value) = storage.boolean; }
 8006622:	79fb      	ldrb	r3, [r7, #7]
 8006624:	2b01      	cmp	r3, #1
 8006626:	d103      	bne.n	8006630 <canardDecodeScalar+0x2fc>
 8006628:	7c3a      	ldrb	r2, [r7, #16]
 800662a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800662c:	701a      	strb	r2, [r3, #0]
 800662e:	e02f      	b.n	8006690 <canardDecodeScalar+0x35c>
        else if (bit_length <= 8)   { *( (uint8_t*) out_value) = storage.u8;  }
 8006630:	79fb      	ldrb	r3, [r7, #7]
 8006632:	2b08      	cmp	r3, #8
 8006634:	d803      	bhi.n	800663e <canardDecodeScalar+0x30a>
 8006636:	7c3a      	ldrb	r2, [r7, #16]
 8006638:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800663a:	701a      	strb	r2, [r3, #0]
 800663c:	e028      	b.n	8006690 <canardDecodeScalar+0x35c>
        else if (bit_length <= 16)  { *((uint16_t*) out_value) = storage.u16; }
 800663e:	79fb      	ldrb	r3, [r7, #7]
 8006640:	2b10      	cmp	r3, #16
 8006642:	d803      	bhi.n	800664c <canardDecodeScalar+0x318>
 8006644:	8a3a      	ldrh	r2, [r7, #16]
 8006646:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006648:	801a      	strh	r2, [r3, #0]
 800664a:	e021      	b.n	8006690 <canardDecodeScalar+0x35c>
        else if (bit_length <= 32)  { *((uint32_t*) out_value) = storage.u32; }
 800664c:	79fb      	ldrb	r3, [r7, #7]
 800664e:	2b20      	cmp	r3, #32
 8006650:	d803      	bhi.n	800665a <canardDecodeScalar+0x326>
 8006652:	693a      	ldr	r2, [r7, #16]
 8006654:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006656:	601a      	str	r2, [r3, #0]
 8006658:	e01a      	b.n	8006690 <canardDecodeScalar+0x35c>
        else if (bit_length <= 64)  { *((uint64_t*) out_value) = storage.u64; }
 800665a:	79fb      	ldrb	r3, [r7, #7]
 800665c:	2b40      	cmp	r3, #64	; 0x40
 800665e:	d805      	bhi.n	800666c <canardDecodeScalar+0x338>
 8006660:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8006664:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006666:	e9c2 3400 	strd	r3, r4, [r2]
 800666a:	e011      	b.n	8006690 <canardDecodeScalar+0x35c>
        else
        {
            CANARD_ASSERT(false);
 800666c:	4b06      	ldr	r3, [pc, #24]	; (8006688 <canardDecodeScalar+0x354>)
 800666e:	4a04      	ldr	r2, [pc, #16]	; (8006680 <canardDecodeScalar+0x34c>)
 8006670:	f240 219d 	movw	r1, #669	; 0x29d
 8006674:	4803      	ldr	r0, [pc, #12]	; (8006684 <canardDecodeScalar+0x350>)
 8006676:	f001 fbe5 	bl	8007e44 <__assert_func>
 800667a:	bf00      	nop
 800667c:	08008f58 	.word	0x08008f58
 8006680:	080093b0 	.word	0x080093b0
 8006684:	08008eac 	.word	0x08008eac
 8006688:	08008ed8 	.word	0x08008ed8
 800668c:	08008f94 	.word	0x08008f94
            return -CANARD_ERROR_INTERNAL;
        }
    }

    CANARD_ASSERT(result <= bit_length);
 8006690:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8006694:	79fb      	ldrb	r3, [r7, #7]
 8006696:	429a      	cmp	r2, r3
 8006698:	dd06      	ble.n	80066a8 <canardDecodeScalar+0x374>
 800669a:	4b0c      	ldr	r3, [pc, #48]	; (80066cc <canardDecodeScalar+0x398>)
 800669c:	4a0c      	ldr	r2, [pc, #48]	; (80066d0 <canardDecodeScalar+0x39c>)
 800669e:	f240 21a2 	movw	r1, #674	; 0x2a2
 80066a2:	480c      	ldr	r0, [pc, #48]	; (80066d4 <canardDecodeScalar+0x3a0>)
 80066a4:	f001 fbce 	bl	8007e44 <__assert_func>
    CANARD_ASSERT(result > 0);
 80066a8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	dc06      	bgt.n	80066be <canardDecodeScalar+0x38a>
 80066b0:	4b09      	ldr	r3, [pc, #36]	; (80066d8 <canardDecodeScalar+0x3a4>)
 80066b2:	4a07      	ldr	r2, [pc, #28]	; (80066d0 <canardDecodeScalar+0x39c>)
 80066b4:	f240 21a3 	movw	r1, #675	; 0x2a3
 80066b8:	4806      	ldr	r0, [pc, #24]	; (80066d4 <canardDecodeScalar+0x3a0>)
 80066ba:	f001 fbc3 	bl	8007e44 <__assert_func>
    return result;
 80066be:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3724      	adds	r7, #36	; 0x24
 80066c6:	46bd      	mov	sp, r7
 80066c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80066cc:	08008fc4 	.word	0x08008fc4
 80066d0:	080093b0 	.word	0x080093b0
 80066d4:	08008eac 	.word	0x08008eac
 80066d8:	08008fdc 	.word	0x08008fdc

080066dc <canardEncodeScalar>:

void canardEncodeScalar(void* destination,
                        uint32_t bit_offset,
                        uint8_t bit_length,
                        const void* value)
{
 80066dc:	b590      	push	{r4, r7, lr}
 80066de:	b08b      	sub	sp, #44	; 0x2c
 80066e0:	af02      	add	r7, sp, #8
 80066e2:	60f8      	str	r0, [r7, #12]
 80066e4:	60b9      	str	r1, [r7, #8]
 80066e6:	603b      	str	r3, [r7, #0]
 80066e8:	4613      	mov	r3, r2
 80066ea:	71fb      	strb	r3, [r7, #7]
    /*
     * This function can only fail due to invalid arguments, so it was decided to make it return void,
     * and in the case of bad arguments try the best effort or just trigger an CANARD_ASSERTion failure.
     * Maybe not the best solution, but it simplifies the API.
     */
    CANARD_ASSERT(destination != NULL);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d106      	bne.n	8006700 <canardEncodeScalar+0x24>
 80066f2:	4b51      	ldr	r3, [pc, #324]	; (8006838 <canardEncodeScalar+0x15c>)
 80066f4:	4a51      	ldr	r2, [pc, #324]	; (800683c <canardEncodeScalar+0x160>)
 80066f6:	f240 21b1 	movw	r1, #689	; 0x2b1
 80066fa:	4851      	ldr	r0, [pc, #324]	; (8006840 <canardEncodeScalar+0x164>)
 80066fc:	f001 fba2 	bl	8007e44 <__assert_func>
    CANARD_ASSERT(value != NULL);
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d106      	bne.n	8006714 <canardEncodeScalar+0x38>
 8006706:	4b4f      	ldr	r3, [pc, #316]	; (8006844 <canardEncodeScalar+0x168>)
 8006708:	4a4c      	ldr	r2, [pc, #304]	; (800683c <canardEncodeScalar+0x160>)
 800670a:	f240 21b2 	movw	r1, #690	; 0x2b2
 800670e:	484c      	ldr	r0, [pc, #304]	; (8006840 <canardEncodeScalar+0x164>)
 8006710:	f001 fb98 	bl	8007e44 <__assert_func>

    if (bit_length > 64)
 8006714:	79fb      	ldrb	r3, [r7, #7]
 8006716:	2b40      	cmp	r3, #64	; 0x40
 8006718:	d906      	bls.n	8006728 <canardEncodeScalar+0x4c>
    {
        CANARD_ASSERT(false);
 800671a:	4b4b      	ldr	r3, [pc, #300]	; (8006848 <canardEncodeScalar+0x16c>)
 800671c:	4a47      	ldr	r2, [pc, #284]	; (800683c <canardEncodeScalar+0x160>)
 800671e:	f240 21b6 	movw	r1, #694	; 0x2b6
 8006722:	4847      	ldr	r0, [pc, #284]	; (8006840 <canardEncodeScalar+0x164>)
 8006724:	f001 fb8e 	bl	8007e44 <__assert_func>
        bit_length = 64;
    }

    if (bit_length < 1)
 8006728:	79fb      	ldrb	r3, [r7, #7]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d106      	bne.n	800673c <canardEncodeScalar+0x60>
    {
        CANARD_ASSERT(false);
 800672e:	4b46      	ldr	r3, [pc, #280]	; (8006848 <canardEncodeScalar+0x16c>)
 8006730:	4a42      	ldr	r2, [pc, #264]	; (800683c <canardEncodeScalar+0x160>)
 8006732:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 8006736:	4842      	ldr	r0, [pc, #264]	; (8006840 <canardEncodeScalar+0x164>)
 8006738:	f001 fb84 	bl	8007e44 <__assert_func>
        uint32_t u32;
        uint64_t u64;
        uint8_t bytes[8];
    } storage;

    memset(&storage, 0, sizeof(storage));
 800673c:	f107 0310 	add.w	r3, r7, #16
 8006740:	2208      	movs	r2, #8
 8006742:	2100      	movs	r1, #0
 8006744:	4618      	mov	r0, r3
 8006746:	f001 fbe2 	bl	8007f0e <memset>

    uint8_t std_byte_length = 0;
 800674a:	2300      	movs	r3, #0
 800674c:	77fb      	strb	r3, [r7, #31]

    // Extra most significant bits can be safely ignored here.
    if      (bit_length == 1)   { std_byte_length = sizeof(bool);   storage.boolean = (*((bool*) value) != 0); }
 800674e:	79fb      	ldrb	r3, [r7, #7]
 8006750:	2b01      	cmp	r3, #1
 8006752:	d105      	bne.n	8006760 <canardEncodeScalar+0x84>
 8006754:	2301      	movs	r3, #1
 8006756:	77fb      	strb	r3, [r7, #31]
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	781b      	ldrb	r3, [r3, #0]
 800675c:	743b      	strb	r3, [r7, #16]
 800675e:	e02b      	b.n	80067b8 <canardEncodeScalar+0xdc>
    else if (bit_length <= 8)   { std_byte_length = 1;              storage.u8  = *((uint8_t*) value);  }
 8006760:	79fb      	ldrb	r3, [r7, #7]
 8006762:	2b08      	cmp	r3, #8
 8006764:	d805      	bhi.n	8006772 <canardEncodeScalar+0x96>
 8006766:	2301      	movs	r3, #1
 8006768:	77fb      	strb	r3, [r7, #31]
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	781b      	ldrb	r3, [r3, #0]
 800676e:	743b      	strb	r3, [r7, #16]
 8006770:	e022      	b.n	80067b8 <canardEncodeScalar+0xdc>
    else if (bit_length <= 16)  { std_byte_length = 2;              storage.u16 = *((uint16_t*) value); }
 8006772:	79fb      	ldrb	r3, [r7, #7]
 8006774:	2b10      	cmp	r3, #16
 8006776:	d805      	bhi.n	8006784 <canardEncodeScalar+0xa8>
 8006778:	2302      	movs	r3, #2
 800677a:	77fb      	strb	r3, [r7, #31]
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	881b      	ldrh	r3, [r3, #0]
 8006780:	823b      	strh	r3, [r7, #16]
 8006782:	e019      	b.n	80067b8 <canardEncodeScalar+0xdc>
    else if (bit_length <= 32)  { std_byte_length = 4;              storage.u32 = *((uint32_t*) value); }
 8006784:	79fb      	ldrb	r3, [r7, #7]
 8006786:	2b20      	cmp	r3, #32
 8006788:	d805      	bhi.n	8006796 <canardEncodeScalar+0xba>
 800678a:	2304      	movs	r3, #4
 800678c:	77fb      	strb	r3, [r7, #31]
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	613b      	str	r3, [r7, #16]
 8006794:	e010      	b.n	80067b8 <canardEncodeScalar+0xdc>
    else if (bit_length <= 64)  { std_byte_length = 8;              storage.u64 = *((uint64_t*) value); }
 8006796:	79fb      	ldrb	r3, [r7, #7]
 8006798:	2b40      	cmp	r3, #64	; 0x40
 800679a:	d806      	bhi.n	80067aa <canardEncodeScalar+0xce>
 800679c:	2308      	movs	r3, #8
 800679e:	77fb      	strb	r3, [r7, #31]
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	cb18      	ldmia	r3, {r3, r4}
 80067a4:	e9c7 3404 	strd	r3, r4, [r7, #16]
 80067a8:	e006      	b.n	80067b8 <canardEncodeScalar+0xdc>
    else
    {
        CANARD_ASSERT(false);
 80067aa:	4b27      	ldr	r3, [pc, #156]	; (8006848 <canardEncodeScalar+0x16c>)
 80067ac:	4a23      	ldr	r2, [pc, #140]	; (800683c <canardEncodeScalar+0x160>)
 80067ae:	f240 21d9 	movw	r1, #729	; 0x2d9
 80067b2:	4823      	ldr	r0, [pc, #140]	; (8006840 <canardEncodeScalar+0x164>)
 80067b4:	f001 fb46 	bl	8007e44 <__assert_func>
    }

    CANARD_ASSERT(std_byte_length > 0);
 80067b8:	7ffb      	ldrb	r3, [r7, #31]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d106      	bne.n	80067cc <canardEncodeScalar+0xf0>
 80067be:	4b23      	ldr	r3, [pc, #140]	; (800684c <canardEncodeScalar+0x170>)
 80067c0:	4a1e      	ldr	r2, [pc, #120]	; (800683c <canardEncodeScalar+0x160>)
 80067c2:	f44f 7137 	mov.w	r1, #732	; 0x2dc
 80067c6:	481e      	ldr	r0, [pc, #120]	; (8006840 <canardEncodeScalar+0x164>)
 80067c8:	f001 fb3c 	bl	8007e44 <__assert_func>

    if (isBigEndian())
 80067cc:	f000 fea4 	bl	8007518 <isBigEndian>
 80067d0:	4603      	mov	r3, r0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d006      	beq.n	80067e4 <canardEncodeScalar+0x108>
    {
        swapByteOrder(&storage.bytes[0], std_byte_length);
 80067d6:	7ffa      	ldrb	r2, [r7, #31]
 80067d8:	f107 0310 	add.w	r3, r7, #16
 80067dc:	4611      	mov	r1, r2
 80067de:	4618      	mov	r0, r3
 80067e0:	f000 feaa 	bl	8007538 <swapByteOrder>
     * Extra least significant bits will be filled with zeroes, which is fine.
     * Extra most significant bits will be discarded here.
     * Coverity Scan mistakenly believes that the array may be overrun if bit_length == 64; however, this branch will
     * not be taken if bit_length == 64, because 64 % 8 == 0.
     */
    if ((bit_length % 8) != 0)
 80067e4:	79fb      	ldrb	r3, [r7, #7]
 80067e6:	f003 0307 	and.w	r3, r3, #7
 80067ea:	b2db      	uxtb	r3, r3
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d016      	beq.n	800681e <canardEncodeScalar+0x142>
    {
        // coverity[overrun-local]
        storage.bytes[bit_length / 8U] = (uint8_t)(storage.bytes[bit_length / 8U] << ((8U - (bit_length % 8U)) & 7U));
 80067f0:	79fb      	ldrb	r3, [r7, #7]
 80067f2:	08db      	lsrs	r3, r3, #3
 80067f4:	b2db      	uxtb	r3, r3
 80067f6:	f107 0220 	add.w	r2, r7, #32
 80067fa:	4413      	add	r3, r2
 80067fc:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8006800:	461a      	mov	r2, r3
 8006802:	79fb      	ldrb	r3, [r7, #7]
 8006804:	425b      	negs	r3, r3
 8006806:	f003 0307 	and.w	r3, r3, #7
 800680a:	409a      	lsls	r2, r3
 800680c:	79fb      	ldrb	r3, [r7, #7]
 800680e:	08db      	lsrs	r3, r3, #3
 8006810:	b2db      	uxtb	r3, r3
 8006812:	b2d2      	uxtb	r2, r2
 8006814:	f107 0120 	add.w	r1, r7, #32
 8006818:	440b      	add	r3, r1
 800681a:	f803 2c10 	strb.w	r2, [r3, #-16]
    }

    /*
     * Now, the storage contains properly serialized scalar. Copying it out.
     */
    copyBitArray(&storage.bytes[0], 0, bit_length, (uint8_t*) destination, bit_offset);
 800681e:	79fa      	ldrb	r2, [r7, #7]
 8006820:	f107 0010 	add.w	r0, r7, #16
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	9300      	str	r3, [sp, #0]
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	2100      	movs	r1, #0
 800682c:	f000 fc76 	bl	800711c <copyBitArray>
}
 8006830:	bf00      	nop
 8006832:	3724      	adds	r7, #36	; 0x24
 8006834:	46bd      	mov	sp, r7
 8006836:	bd90      	pop	{r4, r7, pc}
 8006838:	08008fe8 	.word	0x08008fe8
 800683c:	080093c4 	.word	0x080093c4
 8006840:	08008eac 	.word	0x08008eac
 8006844:	08009004 	.word	0x08009004
 8006848:	08008ed8 	.word	0x08008ed8
 800684c:	0800901c 	.word	0x0800901c

08006850 <canardReleaseRxTransferPayload>:

void canardReleaseRxTransferPayload(CanardInstance* ins, CanardRxTransfer* transfer)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b084      	sub	sp, #16
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
 8006858:	6039      	str	r1, [r7, #0]
    while (transfer->payload_middle != NULL)
 800685a:	e00f      	b.n	800687c <canardReleaseRxTransferPayload+0x2c>
    {
        CanardBufferBlock* const temp = transfer->payload_middle->next;
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	60fb      	str	r3, [r7, #12]
        freeBlock(&ins->allocator, transfer->payload_middle);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	f103 020c 	add.w	r2, r3, #12
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	68db      	ldr	r3, [r3, #12]
 800686e:	4619      	mov	r1, r3
 8006870:	4610      	mov	r0, r2
 8006872:	f000 ff6f 	bl	8007754 <freeBlock>
        transfer->payload_middle = temp;
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	68fa      	ldr	r2, [r7, #12]
 800687a:	60da      	str	r2, [r3, #12]
    while (transfer->payload_middle != NULL)
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	68db      	ldr	r3, [r3, #12]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d1eb      	bne.n	800685c <canardReleaseRxTransferPayload+0xc>
    }

    transfer->payload_middle = NULL;
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	2200      	movs	r2, #0
 8006888:	60da      	str	r2, [r3, #12]
    transfer->payload_head = NULL;
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	2200      	movs	r2, #0
 800688e:	609a      	str	r2, [r3, #8]
    transfer->payload_tail = NULL;
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	2200      	movs	r2, #0
 8006894:	611a      	str	r2, [r3, #16]
    transfer->payload_len = 0;
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	2200      	movs	r2, #0
 800689a:	829a      	strh	r2, [r3, #20]
}
 800689c:	bf00      	nop
 800689e:	3710      	adds	r7, #16
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd80      	pop	{r7, pc}

080068a4 <computeTransferIDForwardDistance>:

/*
 * Internal (static functions)
 */
CANARD_INTERNAL int16_t computeTransferIDForwardDistance(uint8_t a, uint8_t b)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b085      	sub	sp, #20
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	4603      	mov	r3, r0
 80068ac:	460a      	mov	r2, r1
 80068ae:	71fb      	strb	r3, [r7, #7]
 80068b0:	4613      	mov	r3, r2
 80068b2:	71bb      	strb	r3, [r7, #6]
    int16_t d = (int16_t)(b - a);
 80068b4:	79bb      	ldrb	r3, [r7, #6]
 80068b6:	b29a      	uxth	r2, r3
 80068b8:	79fb      	ldrb	r3, [r7, #7]
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	1ad3      	subs	r3, r2, r3
 80068be:	b29b      	uxth	r3, r3
 80068c0:	81fb      	strh	r3, [r7, #14]
    if (d < 0)
 80068c2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	da03      	bge.n	80068d2 <computeTransferIDForwardDistance+0x2e>
    {
        d = (int16_t)(d + (int16_t)(1U << TRANSFER_ID_BIT_LEN));
 80068ca:	89fb      	ldrh	r3, [r7, #14]
 80068cc:	3320      	adds	r3, #32
 80068ce:	b29b      	uxth	r3, r3
 80068d0:	81fb      	strh	r3, [r7, #14]
    }
    return d;
 80068d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3714      	adds	r7, #20
 80068da:	46bd      	mov	sp, r7
 80068dc:	bc80      	pop	{r7}
 80068de:	4770      	bx	lr

080068e0 <incrementTransferID>:

CANARD_INTERNAL void incrementTransferID(uint8_t* transfer_id)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b082      	sub	sp, #8
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(transfer_id != NULL);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d106      	bne.n	80068fc <incrementTransferID+0x1c>
 80068ee:	4b0c      	ldr	r3, [pc, #48]	; (8006920 <incrementTransferID+0x40>)
 80068f0:	4a0c      	ldr	r2, [pc, #48]	; (8006924 <incrementTransferID+0x44>)
 80068f2:	f240 315e 	movw	r1, #862	; 0x35e
 80068f6:	480c      	ldr	r0, [pc, #48]	; (8006928 <incrementTransferID+0x48>)
 80068f8:	f001 faa4 	bl	8007e44 <__assert_func>

    (*transfer_id)++;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	781b      	ldrb	r3, [r3, #0]
 8006900:	3301      	adds	r3, #1
 8006902:	b2da      	uxtb	r2, r3
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	701a      	strb	r2, [r3, #0]
    if (*transfer_id >= 32)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	781b      	ldrb	r3, [r3, #0]
 800690c:	2b1f      	cmp	r3, #31
 800690e:	d902      	bls.n	8006916 <incrementTransferID+0x36>
    {
        *transfer_id = 0;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2200      	movs	r2, #0
 8006914:	701a      	strb	r2, [r3, #0]
    }
}
 8006916:	bf00      	nop
 8006918:	3708      	adds	r7, #8
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}
 800691e:	bf00      	nop
 8006920:	08009030 	.word	0x08009030
 8006924:	080093d8 	.word	0x080093d8
 8006928:	08008eac 	.word	0x08008eac

0800692c <enqueueTxFrames>:
                                        uint32_t can_id,
                                        uint8_t* transfer_id,
                                        uint16_t crc,
                                        const uint8_t* payload,
                                        uint16_t payload_len)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b088      	sub	sp, #32
 8006930:	af00      	add	r7, sp, #0
 8006932:	60f8      	str	r0, [r7, #12]
 8006934:	60b9      	str	r1, [r7, #8]
 8006936:	607a      	str	r2, [r7, #4]
 8006938:	807b      	strh	r3, [r7, #2]
    CANARD_ASSERT(ins != NULL);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d106      	bne.n	800694e <enqueueTxFrames+0x22>
 8006940:	4b6d      	ldr	r3, [pc, #436]	; (8006af8 <enqueueTxFrames+0x1cc>)
 8006942:	4a6e      	ldr	r2, [pc, #440]	; (8006afc <enqueueTxFrames+0x1d0>)
 8006944:	f240 316e 	movw	r1, #878	; 0x36e
 8006948:	486d      	ldr	r0, [pc, #436]	; (8006b00 <enqueueTxFrames+0x1d4>)
 800694a:	f001 fa7b 	bl	8007e44 <__assert_func>
    CANARD_ASSERT((can_id & CANARD_CAN_EXT_ID_MASK) == can_id);            // Flags must be cleared
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8006954:	68ba      	ldr	r2, [r7, #8]
 8006956:	429a      	cmp	r2, r3
 8006958:	d006      	beq.n	8006968 <enqueueTxFrames+0x3c>
 800695a:	4b6a      	ldr	r3, [pc, #424]	; (8006b04 <enqueueTxFrames+0x1d8>)
 800695c:	4a67      	ldr	r2, [pc, #412]	; (8006afc <enqueueTxFrames+0x1d0>)
 800695e:	f240 316f 	movw	r1, #879	; 0x36f
 8006962:	4867      	ldr	r0, [pc, #412]	; (8006b00 <enqueueTxFrames+0x1d4>)
 8006964:	f001 fa6e 	bl	8007e44 <__assert_func>

    if (transfer_id == NULL)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d102      	bne.n	8006974 <enqueueTxFrames+0x48>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 800696e:	f06f 0301 	mvn.w	r3, #1
 8006972:	e0bd      	b.n	8006af0 <enqueueTxFrames+0x1c4>
    }

    if ((payload_len > 0) && (payload == NULL))
 8006974:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006976:	2b00      	cmp	r3, #0
 8006978:	d005      	beq.n	8006986 <enqueueTxFrames+0x5a>
 800697a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800697c:	2b00      	cmp	r3, #0
 800697e:	d102      	bne.n	8006986 <enqueueTxFrames+0x5a>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8006980:	f06f 0301 	mvn.w	r3, #1
 8006984:	e0b4      	b.n	8006af0 <enqueueTxFrames+0x1c4>
    }

    int16_t result = 0;
 8006986:	2300      	movs	r3, #0
 8006988:	83fb      	strh	r3, [r7, #30]

    if (payload_len < CANARD_CAN_FRAME_MAX_DATA_LEN)                        // Single frame transfer
 800698a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800698c:	2b07      	cmp	r3, #7
 800698e:	d835      	bhi.n	80069fc <enqueueTxFrames+0xd0>
    {
        CanardTxQueueItem* queue_item = createTxItem(&ins->allocator);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	330c      	adds	r3, #12
 8006994:	4618      	mov	r0, r3
 8006996:	f000 f919 	bl	8006bcc <createTxItem>
 800699a:	6138      	str	r0, [r7, #16]
        if (queue_item == NULL)
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d102      	bne.n	80069a8 <enqueueTxFrames+0x7c>
        {
            return -CANARD_ERROR_OUT_OF_MEMORY;
 80069a2:	f06f 0302 	mvn.w	r3, #2
 80069a6:	e0a3      	b.n	8006af0 <enqueueTxFrames+0x1c4>
        }

        memcpy(queue_item->frame.data, payload, payload_len);
 80069a8:	693b      	ldr	r3, [r7, #16]
 80069aa:	3308      	adds	r3, #8
 80069ac:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80069ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80069b0:	4618      	mov	r0, r3
 80069b2:	f001 faa1 	bl	8007ef8 <memcpy>

        queue_item->frame.data_len = (uint8_t)(payload_len + 1);
 80069b6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80069b8:	b2db      	uxtb	r3, r3
 80069ba:	3301      	adds	r3, #1
 80069bc:	b2da      	uxtb	r2, r3
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	741a      	strb	r2, [r3, #16]
        queue_item->frame.data[payload_len] = (uint8_t)(0xC0U | (*transfer_id & 31U));
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	781b      	ldrb	r3, [r3, #0]
 80069c6:	f003 031f 	and.w	r3, r3, #31
 80069ca:	b2da      	uxtb	r2, r3
 80069cc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80069ce:	f062 023f 	orn	r2, r2, #63	; 0x3f
 80069d2:	b2d1      	uxtb	r1, r2
 80069d4:	693a      	ldr	r2, [r7, #16]
 80069d6:	4413      	add	r3, r2
 80069d8:	460a      	mov	r2, r1
 80069da:	721a      	strb	r2, [r3, #8]
        queue_item->frame.id = can_id | CANARD_CAN_FRAME_EFF;
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80069e2:	693b      	ldr	r3, [r7, #16]
 80069e4:	605a      	str	r2, [r3, #4]

        pushTxQueue(ins, queue_item);
 80069e6:	6939      	ldr	r1, [r7, #16]
 80069e8:	68f8      	ldr	r0, [r7, #12]
 80069ea:	f000 f88d 	bl	8006b08 <pushTxQueue>
        result++;
 80069ee:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	3301      	adds	r3, #1
 80069f6:	b29b      	uxth	r3, r3
 80069f8:	83fb      	strh	r3, [r7, #30]
 80069fa:	e077      	b.n	8006aec <enqueueTxFrames+0x1c0>
    }
    else                                                                    // Multi frame transfer
    {
        uint16_t data_index = 0;
 80069fc:	2300      	movs	r3, #0
 80069fe:	83bb      	strh	r3, [r7, #28]
        uint8_t toggle = 0;
 8006a00:	2300      	movs	r3, #0
 8006a02:	76fb      	strb	r3, [r7, #27]
        uint8_t sot_eot = 0x80;
 8006a04:	2380      	movs	r3, #128	; 0x80
 8006a06:	76bb      	strb	r3, [r7, #26]

        CanardTxQueueItem* queue_item = NULL;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	617b      	str	r3, [r7, #20]

        while (payload_len - data_index != 0)
 8006a0c:	e06a      	b.n	8006ae4 <enqueueTxFrames+0x1b8>
        {
            queue_item = createTxItem(&ins->allocator);
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	330c      	adds	r3, #12
 8006a12:	4618      	mov	r0, r3
 8006a14:	f000 f8da 	bl	8006bcc <createTxItem>
 8006a18:	6178      	str	r0, [r7, #20]
            if (queue_item == NULL)
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d102      	bne.n	8006a26 <enqueueTxFrames+0xfa>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;          // TODO: Purge all frames enqueued so far
 8006a20:	f06f 0302 	mvn.w	r3, #2
 8006a24:	e064      	b.n	8006af0 <enqueueTxFrames+0x1c4>
            }

            uint8_t i = 0;
 8006a26:	2300      	movs	r3, #0
 8006a28:	767b      	strb	r3, [r7, #25]
            if (data_index == 0)
 8006a2a:	8bbb      	ldrh	r3, [r7, #28]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d10c      	bne.n	8006a4a <enqueueTxFrames+0x11e>
            {
                // add crc
                queue_item->frame.data[0] = (uint8_t) (crc);
 8006a30:	887b      	ldrh	r3, [r7, #2]
 8006a32:	b2da      	uxtb	r2, r3
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	721a      	strb	r2, [r3, #8]
                queue_item->frame.data[1] = (uint8_t) (crc >> 8U);
 8006a38:	887b      	ldrh	r3, [r7, #2]
 8006a3a:	0a1b      	lsrs	r3, r3, #8
 8006a3c:	b29b      	uxth	r3, r3
 8006a3e:	b2da      	uxtb	r2, r3
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	725a      	strb	r2, [r3, #9]
                i = 2;
 8006a44:	2302      	movs	r3, #2
 8006a46:	767b      	strb	r3, [r7, #25]
 8006a48:	e011      	b.n	8006a6e <enqueueTxFrames+0x142>
            }
            else
            {
                i = 0;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	767b      	strb	r3, [r7, #25]
            }

            for (; i < (CANARD_CAN_FRAME_MAX_DATA_LEN - 1) && data_index < payload_len; i++, data_index++)
 8006a4e:	e00e      	b.n	8006a6e <enqueueTxFrames+0x142>
            {
                queue_item->frame.data[i] = payload[data_index];
 8006a50:	8bbb      	ldrh	r3, [r7, #28]
 8006a52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a54:	441a      	add	r2, r3
 8006a56:	7e7b      	ldrb	r3, [r7, #25]
 8006a58:	7811      	ldrb	r1, [r2, #0]
 8006a5a:	697a      	ldr	r2, [r7, #20]
 8006a5c:	4413      	add	r3, r2
 8006a5e:	460a      	mov	r2, r1
 8006a60:	721a      	strb	r2, [r3, #8]
            for (; i < (CANARD_CAN_FRAME_MAX_DATA_LEN - 1) && data_index < payload_len; i++, data_index++)
 8006a62:	7e7b      	ldrb	r3, [r7, #25]
 8006a64:	3301      	adds	r3, #1
 8006a66:	767b      	strb	r3, [r7, #25]
 8006a68:	8bbb      	ldrh	r3, [r7, #28]
 8006a6a:	3301      	adds	r3, #1
 8006a6c:	83bb      	strh	r3, [r7, #28]
 8006a6e:	7e7b      	ldrb	r3, [r7, #25]
 8006a70:	2b06      	cmp	r3, #6
 8006a72:	d803      	bhi.n	8006a7c <enqueueTxFrames+0x150>
 8006a74:	8bba      	ldrh	r2, [r7, #28]
 8006a76:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006a78:	429a      	cmp	r2, r3
 8006a7a:	d3e9      	bcc.n	8006a50 <enqueueTxFrames+0x124>
            }
            // tail byte
            sot_eot = (data_index == payload_len) ? (uint8_t)0x40 : sot_eot;
 8006a7c:	8bba      	ldrh	r2, [r7, #28]
 8006a7e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d001      	beq.n	8006a88 <enqueueTxFrames+0x15c>
 8006a84:	7ebb      	ldrb	r3, [r7, #26]
 8006a86:	e000      	b.n	8006a8a <enqueueTxFrames+0x15e>
 8006a88:	2340      	movs	r3, #64	; 0x40
 8006a8a:	76bb      	strb	r3, [r7, #26]

            queue_item->frame.data[i] = (uint8_t)(sot_eot | ((uint32_t)toggle << 5U) | ((uint32_t)*transfer_id & 31U));
 8006a8c:	7efb      	ldrb	r3, [r7, #27]
 8006a8e:	015b      	lsls	r3, r3, #5
 8006a90:	b2da      	uxtb	r2, r3
 8006a92:	7ebb      	ldrb	r3, [r7, #26]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	b2d9      	uxtb	r1, r3
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	781b      	ldrb	r3, [r3, #0]
 8006a9c:	f003 031f 	and.w	r3, r3, #31
 8006aa0:	b2da      	uxtb	r2, r3
 8006aa2:	7e7b      	ldrb	r3, [r7, #25]
 8006aa4:	430a      	orrs	r2, r1
 8006aa6:	b2d1      	uxtb	r1, r2
 8006aa8:	697a      	ldr	r2, [r7, #20]
 8006aaa:	4413      	add	r3, r2
 8006aac:	460a      	mov	r2, r1
 8006aae:	721a      	strb	r2, [r3, #8]
            queue_item->frame.id = can_id | CANARD_CAN_FRAME_EFF;
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	605a      	str	r2, [r3, #4]
            queue_item->frame.data_len = (uint8_t)(i + 1);
 8006aba:	7e7b      	ldrb	r3, [r7, #25]
 8006abc:	3301      	adds	r3, #1
 8006abe:	b2da      	uxtb	r2, r3
 8006ac0:	697b      	ldr	r3, [r7, #20]
 8006ac2:	741a      	strb	r2, [r3, #16]
            pushTxQueue(ins, queue_item);
 8006ac4:	6979      	ldr	r1, [r7, #20]
 8006ac6:	68f8      	ldr	r0, [r7, #12]
 8006ac8:	f000 f81e 	bl	8006b08 <pushTxQueue>

            result++;
 8006acc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8006ad0:	b29b      	uxth	r3, r3
 8006ad2:	3301      	adds	r3, #1
 8006ad4:	b29b      	uxth	r3, r3
 8006ad6:	83fb      	strh	r3, [r7, #30]
            toggle ^= 1;
 8006ad8:	7efb      	ldrb	r3, [r7, #27]
 8006ada:	f083 0301 	eor.w	r3, r3, #1
 8006ade:	76fb      	strb	r3, [r7, #27]
            sot_eot = 0;
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	76bb      	strb	r3, [r7, #26]
        while (payload_len - data_index != 0)
 8006ae4:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8006ae6:	8bbb      	ldrh	r3, [r7, #28]
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d190      	bne.n	8006a0e <enqueueTxFrames+0xe2>
        }
    }

    return result;
 8006aec:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8006af0:	4618      	mov	r0, r3
 8006af2:	3720      	adds	r7, #32
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bd80      	pop	{r7, pc}
 8006af8:	08008ec4 	.word	0x08008ec4
 8006afc:	080093ec 	.word	0x080093ec
 8006b00:	08008eac 	.word	0x08008eac
 8006b04:	0800904c 	.word	0x0800904c

08006b08 <pushTxQueue>:

/**
 * Puts frame on on the TX queue. Higher priority placed first
 */
CANARD_INTERNAL void pushTxQueue(CanardInstance* ins, CanardTxQueueItem* item)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b084      	sub	sp, #16
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
 8006b10:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d106      	bne.n	8006b26 <pushTxQueue+0x1e>
 8006b18:	4b28      	ldr	r3, [pc, #160]	; (8006bbc <pushTxQueue+0xb4>)
 8006b1a:	4a29      	ldr	r2, [pc, #164]	; (8006bc0 <pushTxQueue+0xb8>)
 8006b1c:	f240 31c5 	movw	r1, #965	; 0x3c5
 8006b20:	4828      	ldr	r0, [pc, #160]	; (8006bc4 <pushTxQueue+0xbc>)
 8006b22:	f001 f98f 	bl	8007e44 <__assert_func>
    CANARD_ASSERT(item->frame.data_len > 0);       // UAVCAN doesn't allow zero-payload frames
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	7c1b      	ldrb	r3, [r3, #16]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d106      	bne.n	8006b3c <pushTxQueue+0x34>
 8006b2e:	4b26      	ldr	r3, [pc, #152]	; (8006bc8 <pushTxQueue+0xc0>)
 8006b30:	4a23      	ldr	r2, [pc, #140]	; (8006bc0 <pushTxQueue+0xb8>)
 8006b32:	f240 31c6 	movw	r1, #966	; 0x3c6
 8006b36:	4823      	ldr	r0, [pc, #140]	; (8006bc4 <pushTxQueue+0xbc>)
 8006b38:	f001 f984 	bl	8007e44 <__assert_func>

    if (ins->tx_queue == NULL)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	69db      	ldr	r3, [r3, #28]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d103      	bne.n	8006b4c <pushTxQueue+0x44>
    {
        ins->tx_queue = item;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	683a      	ldr	r2, [r7, #0]
 8006b48:	61da      	str	r2, [r3, #28]
        return;
 8006b4a:	e034      	b.n	8006bb6 <pushTxQueue+0xae>
    }

    CanardTxQueueItem* queue = ins->tx_queue;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	69db      	ldr	r3, [r3, #28]
 8006b50:	60fb      	str	r3, [r7, #12]
    CanardTxQueueItem* previous = ins->tx_queue;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	69db      	ldr	r3, [r3, #28]
 8006b56:	60bb      	str	r3, [r7, #8]

    while (queue != NULL)
 8006b58:	e02a      	b.n	8006bb0 <pushTxQueue+0xa8>
    {
        if (isPriorityHigher(queue->frame.id, item->frame.id)) // lower number wins
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	685a      	ldr	r2, [r3, #4]
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	685b      	ldr	r3, [r3, #4]
 8006b62:	4619      	mov	r1, r3
 8006b64:	4610      	mov	r0, r2
 8006b66:	f000 f848 	bl	8006bfa <isPriorityHigher>
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d012      	beq.n	8006b96 <pushTxQueue+0x8e>
        {
            if (queue == ins->tx_queue)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	69db      	ldr	r3, [r3, #28]
 8006b74:	68fa      	ldr	r2, [r7, #12]
 8006b76:	429a      	cmp	r2, r3
 8006b78:	d106      	bne.n	8006b88 <pushTxQueue+0x80>
            {
                item->next = queue;
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	68fa      	ldr	r2, [r7, #12]
 8006b7e:	601a      	str	r2, [r3, #0]
                ins->tx_queue = item;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	683a      	ldr	r2, [r7, #0]
 8006b84:	61da      	str	r2, [r3, #28]
            else
            {
                previous->next = item;
                item->next = queue;
            }
            return;
 8006b86:	e016      	b.n	8006bb6 <pushTxQueue+0xae>
                previous->next = item;
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	683a      	ldr	r2, [r7, #0]
 8006b8c:	601a      	str	r2, [r3, #0]
                item->next = queue;
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	68fa      	ldr	r2, [r7, #12]
 8006b92:	601a      	str	r2, [r3, #0]
            return;
 8006b94:	e00f      	b.n	8006bb6 <pushTxQueue+0xae>
        }
        else
        {
            if (queue->next == NULL)
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d103      	bne.n	8006ba6 <pushTxQueue+0x9e>
            {
                queue->next = item;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	683a      	ldr	r2, [r7, #0]
 8006ba2:	601a      	str	r2, [r3, #0]
                return;
 8006ba4:	e007      	b.n	8006bb6 <pushTxQueue+0xae>
            }
            else
            {
                previous = queue;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	60bb      	str	r3, [r7, #8]
                queue = queue->next;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	60fb      	str	r3, [r7, #12]
    while (queue != NULL)
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d1d1      	bne.n	8006b5a <pushTxQueue+0x52>
            }
        }
    }
}
 8006bb6:	3710      	adds	r7, #16
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}
 8006bbc:	08008ec4 	.word	0x08008ec4
 8006bc0:	080093fc 	.word	0x080093fc
 8006bc4:	08008eac 	.word	0x08008eac
 8006bc8:	08009070 	.word	0x08009070

08006bcc <createTxItem>:

/**
 * Creates new tx queue item from allocator
 */
CANARD_INTERNAL CanardTxQueueItem* createTxItem(CanardPoolAllocator* allocator)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b084      	sub	sp, #16
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
    CanardTxQueueItem* item = (CanardTxQueueItem*) allocateBlock(allocator);
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f000 fd94 	bl	8007702 <allocateBlock>
 8006bda:	60f8      	str	r0, [r7, #12]
    if (item == NULL)
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d101      	bne.n	8006be6 <createTxItem+0x1a>
    {
        return NULL;
 8006be2:	2300      	movs	r3, #0
 8006be4:	e005      	b.n	8006bf2 <createTxItem+0x26>
    }
    memset(item, 0, sizeof(*item));
 8006be6:	2214      	movs	r2, #20
 8006be8:	2100      	movs	r1, #0
 8006bea:	68f8      	ldr	r0, [r7, #12]
 8006bec:	f001 f98f 	bl	8007f0e <memset>
    return item;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3710      	adds	r7, #16
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}

08006bfa <isPriorityHigher>:

/**
 * Returns true if priority of self is higher than other.
 */
CANARD_INTERNAL bool isPriorityHigher(uint32_t self, uint32_t other)
{
 8006bfa:	b480      	push	{r7}
 8006bfc:	b089      	sub	sp, #36	; 0x24
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	6078      	str	r0, [r7, #4]
 8006c02:	6039      	str	r1, [r7, #0]
    const uint32_t self_clean_id = self & CANARD_CAN_EXT_ID_MASK;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8006c0a:	61fb      	str	r3, [r7, #28]
    const uint32_t other_clean_id = other & CANARD_CAN_EXT_ID_MASK;
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8006c12:	61bb      	str	r3, [r7, #24]

    /*
     * STD vs EXT - if 11 most significant bits are the same, EXT loses.
     */
    const bool self_ext = (self & CANARD_CAN_FRAME_EFF) != 0;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	0fdb      	lsrs	r3, r3, #31
 8006c18:	75fb      	strb	r3, [r7, #23]
    const bool other_ext = (other & CANARD_CAN_FRAME_EFF) != 0;
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	0fdb      	lsrs	r3, r3, #31
 8006c1e:	75bb      	strb	r3, [r7, #22]
    if (self_ext != other_ext)
 8006c20:	7dfa      	ldrb	r2, [r7, #23]
 8006c22:	7dbb      	ldrb	r3, [r7, #22]
 8006c24:	429a      	cmp	r2, r3
 8006c26:	d01d      	beq.n	8006c64 <isPriorityHigher+0x6a>
    {
        const uint32_t self_arb11 = self_ext ? (self_clean_id >> 18U) : self_clean_id;
 8006c28:	7dfb      	ldrb	r3, [r7, #23]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d002      	beq.n	8006c34 <isPriorityHigher+0x3a>
 8006c2e:	69fb      	ldr	r3, [r7, #28]
 8006c30:	0c9b      	lsrs	r3, r3, #18
 8006c32:	e000      	b.n	8006c36 <isPriorityHigher+0x3c>
 8006c34:	69fb      	ldr	r3, [r7, #28]
 8006c36:	613b      	str	r3, [r7, #16]
        const uint32_t other_arb11 = other_ext ? (other_clean_id >> 18U) : other_clean_id;
 8006c38:	7dbb      	ldrb	r3, [r7, #22]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d002      	beq.n	8006c44 <isPriorityHigher+0x4a>
 8006c3e:	69bb      	ldr	r3, [r7, #24]
 8006c40:	0c9b      	lsrs	r3, r3, #18
 8006c42:	e000      	b.n	8006c46 <isPriorityHigher+0x4c>
 8006c44:	69bb      	ldr	r3, [r7, #24]
 8006c46:	60fb      	str	r3, [r7, #12]
        if (self_arb11 != other_arb11)
 8006c48:	693a      	ldr	r2, [r7, #16]
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	d007      	beq.n	8006c60 <isPriorityHigher+0x66>
        {
            return self_arb11 < other_arb11;
 8006c50:	693a      	ldr	r2, [r7, #16]
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	429a      	cmp	r2, r3
 8006c56:	bf34      	ite	cc
 8006c58:	2301      	movcc	r3, #1
 8006c5a:	2300      	movcs	r3, #0
 8006c5c:	b2db      	uxtb	r3, r3
 8006c5e:	e022      	b.n	8006ca6 <isPriorityHigher+0xac>
        }
        else
        {
            return other_ext;
 8006c60:	7dbb      	ldrb	r3, [r7, #22]
 8006c62:	e020      	b.n	8006ca6 <isPriorityHigher+0xac>
    }

    /*
     * RTR vs Data frame - if frame identifiers and frame types are the same, RTR loses.
     */
    const bool self_rtr = (self & CANARD_CAN_FRAME_RTR) != 0;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	bf14      	ite	ne
 8006c6e:	2301      	movne	r3, #1
 8006c70:	2300      	moveq	r3, #0
 8006c72:	757b      	strb	r3, [r7, #21]
    const bool other_rtr = (other & CANARD_CAN_FRAME_RTR) != 0;
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	bf14      	ite	ne
 8006c7e:	2301      	movne	r3, #1
 8006c80:	2300      	moveq	r3, #0
 8006c82:	753b      	strb	r3, [r7, #20]
    if (self_clean_id == other_clean_id && self_rtr != other_rtr)
 8006c84:	69fa      	ldr	r2, [r7, #28]
 8006c86:	69bb      	ldr	r3, [r7, #24]
 8006c88:	429a      	cmp	r2, r3
 8006c8a:	d105      	bne.n	8006c98 <isPriorityHigher+0x9e>
 8006c8c:	7d7a      	ldrb	r2, [r7, #21]
 8006c8e:	7d3b      	ldrb	r3, [r7, #20]
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d001      	beq.n	8006c98 <isPriorityHigher+0x9e>
    {
        return other_rtr;
 8006c94:	7d3b      	ldrb	r3, [r7, #20]
 8006c96:	e006      	b.n	8006ca6 <isPriorityHigher+0xac>
    }

    /*
     * Plain ID arbitration - greater value loses.
     */
    return self_clean_id < other_clean_id;
 8006c98:	69fa      	ldr	r2, [r7, #28]
 8006c9a:	69bb      	ldr	r3, [r7, #24]
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	bf34      	ite	cc
 8006ca0:	2301      	movcc	r3, #1
 8006ca2:	2300      	movcs	r3, #0
 8006ca4:	b2db      	uxtb	r3, r3
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3724      	adds	r7, #36	; 0x24
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bc80      	pop	{r7}
 8006cae:	4770      	bx	lr

08006cb0 <prepareForNextTransfer>:

/**
 * preps the rx state for the next transfer. does not delete the state
 */
CANARD_INTERNAL void prepareForNextTransfer(CanardRxState* state)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b082      	sub	sp, #8
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(state->buffer_blocks == NULL);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	685b      	ldr	r3, [r3, #4]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d006      	beq.n	8006cce <prepareForNextTransfer+0x1e>
 8006cc0:	4b11      	ldr	r3, [pc, #68]	; (8006d08 <prepareForNextTransfer+0x58>)
 8006cc2:	4a12      	ldr	r2, [pc, #72]	; (8006d0c <prepareForNextTransfer+0x5c>)
 8006cc4:	f240 412f 	movw	r1, #1071	; 0x42f
 8006cc8:	4811      	ldr	r0, [pc, #68]	; (8006d10 <prepareForNextTransfer+0x60>)
 8006cca:	f001 f8bb 	bl	8007e44 <__assert_func>
    state->transfer_id++;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	7ddb      	ldrb	r3, [r3, #23]
 8006cd2:	f3c3 0384 	ubfx	r3, r3, #2, #5
 8006cd6:	b2db      	uxtb	r3, r3
 8006cd8:	3301      	adds	r3, #1
 8006cda:	f003 031f 	and.w	r3, r3, #31
 8006cde:	b2d9      	uxtb	r1, r3
 8006ce0:	687a      	ldr	r2, [r7, #4]
 8006ce2:	7dd3      	ldrb	r3, [r2, #23]
 8006ce4:	f361 0386 	bfi	r3, r1, #2, #5
 8006ce8:	75d3      	strb	r3, [r2, #23]
    state->payload_len = 0;
 8006cea:	687a      	ldr	r2, [r7, #4]
 8006cec:	8ad3      	ldrh	r3, [r2, #22]
 8006cee:	f36f 0309 	bfc	r3, #0, #10
 8006cf2:	82d3      	strh	r3, [r2, #22]
    state->next_toggle = 0;
 8006cf4:	687a      	ldr	r2, [r7, #4]
 8006cf6:	7dd3      	ldrb	r3, [r2, #23]
 8006cf8:	f36f 13c7 	bfc	r3, #7, #1
 8006cfc:	75d3      	strb	r3, [r2, #23]
}
 8006cfe:	bf00      	nop
 8006d00:	3708      	adds	r7, #8
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}
 8006d06:	bf00      	nop
 8006d08:	0800908c 	.word	0x0800908c
 8006d0c:	08009408 	.word	0x08009408
 8006d10:	08008eac 	.word	0x08008eac

08006d14 <extractDataType>:

/**
 * returns data type from id
 */
CANARD_INTERNAL uint16_t extractDataType(uint32_t id)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b084      	sub	sp, #16
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
    if (extractTransferType(id) == CanardTransferTypeBroadcast)
 8006d1c:	6878      	ldr	r0, [r7, #4]
 8006d1e:	f000 f81a 	bl	8006d56 <extractTransferType>
 8006d22:	4603      	mov	r3, r0
 8006d24:	2b02      	cmp	r3, #2
 8006d26:	d10e      	bne.n	8006d46 <extractDataType+0x32>
    {
        uint16_t dtid = MSG_TYPE_FROM_ID(id);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	0a1b      	lsrs	r3, r3, #8
 8006d2c:	81fb      	strh	r3, [r7, #14]
        if (SOURCE_ID_FROM_ID(id) == CANARD_BROADCAST_NODE_ID)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	b2db      	uxtb	r3, r3
 8006d32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d103      	bne.n	8006d42 <extractDataType+0x2e>
        {
            dtid &= (1U << ANON_MSG_DATA_TYPE_ID_BIT_LEN) - 1U;
 8006d3a:	89fb      	ldrh	r3, [r7, #14]
 8006d3c:	f003 0303 	and.w	r3, r3, #3
 8006d40:	81fb      	strh	r3, [r7, #14]
        }
        return dtid;
 8006d42:	89fb      	ldrh	r3, [r7, #14]
 8006d44:	e003      	b.n	8006d4e <extractDataType+0x3a>
    }
    else
    {
        return (uint16_t) SRV_TYPE_FROM_ID(id);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	0c1b      	lsrs	r3, r3, #16
 8006d4a:	b2db      	uxtb	r3, r3
 8006d4c:	b29b      	uxth	r3, r3
    }
}
 8006d4e:	4618      	mov	r0, r3
 8006d50:	3710      	adds	r7, #16
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bd80      	pop	{r7, pc}

08006d56 <extractTransferType>:

/**
 * returns transfer type from id
 */
CANARD_INTERNAL CanardTransferType extractTransferType(uint32_t id)
{
 8006d56:	b480      	push	{r7}
 8006d58:	b085      	sub	sp, #20
 8006d5a:	af00      	add	r7, sp, #0
 8006d5c:	6078      	str	r0, [r7, #4]
    const bool is_service = SERVICE_NOT_MSG_FROM_ID(id);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	09db      	lsrs	r3, r3, #7
 8006d62:	f003 0301 	and.w	r3, r3, #1
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	bf14      	ite	ne
 8006d6a:	2301      	movne	r3, #1
 8006d6c:	2300      	moveq	r3, #0
 8006d6e:	73fb      	strb	r3, [r7, #15]
    if (!is_service)
 8006d70:	7bfb      	ldrb	r3, [r7, #15]
 8006d72:	f083 0301 	eor.w	r3, r3, #1
 8006d76:	b2db      	uxtb	r3, r3
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d001      	beq.n	8006d80 <extractTransferType+0x2a>
    {
        return CanardTransferTypeBroadcast;
 8006d7c:	2302      	movs	r3, #2
 8006d7e:	e009      	b.n	8006d94 <extractTransferType+0x3e>
    }
    else if (REQUEST_NOT_RESPONSE_FROM_ID(id) == 1)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	0bdb      	lsrs	r3, r3, #15
 8006d84:	f003 0301 	and.w	r3, r3, #1
 8006d88:	b2db      	uxtb	r3, r3
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d001      	beq.n	8006d92 <extractTransferType+0x3c>
    {
        return CanardTransferTypeRequest;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	e000      	b.n	8006d94 <extractTransferType+0x3e>
    }
    else
    {
        return CanardTransferTypeResponse;
 8006d92:	2300      	movs	r3, #0
    }
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3714      	adds	r7, #20
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bc80      	pop	{r7}
 8006d9c:	4770      	bx	lr

08006d9e <traverseRxStates>:
/**
 * Traverses the list of CanardRxState's and returns a pointer to the CanardRxState
 * with either the Id or a new one at the end
 */
CANARD_INTERNAL CanardRxState* traverseRxStates(CanardInstance* ins, uint32_t transfer_descriptor)
{
 8006d9e:	b580      	push	{r7, lr}
 8006da0:	b084      	sub	sp, #16
 8006da2:	af00      	add	r7, sp, #0
 8006da4:	6078      	str	r0, [r7, #4]
 8006da6:	6039      	str	r1, [r7, #0]
    CanardRxState* states = ins->rx_states;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	699b      	ldr	r3, [r3, #24]
 8006dac:	60fb      	str	r3, [r7, #12]

    if (states == NULL) // initialize CanardRxStates
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d110      	bne.n	8006dd6 <traverseRxStates+0x38>
    {
        states = createRxState(&ins->allocator, transfer_descriptor);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	330c      	adds	r3, #12
 8006db8:	6839      	ldr	r1, [r7, #0]
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f000 f854 	bl	8006e68 <createRxState>
 8006dc0:	60f8      	str	r0, [r7, #12]

        if(states == NULL)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d101      	bne.n	8006dcc <traverseRxStates+0x2e>
        {
            return NULL;
 8006dc8:	2300      	movs	r3, #0
 8006dca:	e013      	b.n	8006df4 <traverseRxStates+0x56>
        }

        ins->rx_states = states;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	68fa      	ldr	r2, [r7, #12]
 8006dd0:	619a      	str	r2, [r3, #24]
        return states;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	e00e      	b.n	8006df4 <traverseRxStates+0x56>
    }

    states = findRxState(states, transfer_descriptor);
 8006dd6:	6839      	ldr	r1, [r7, #0]
 8006dd8:	68f8      	ldr	r0, [r7, #12]
 8006dda:	f000 f80f 	bl	8006dfc <findRxState>
 8006dde:	60f8      	str	r0, [r7, #12]
    if (states != NULL)
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d001      	beq.n	8006dea <traverseRxStates+0x4c>
    {
        return states;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	e004      	b.n	8006df4 <traverseRxStates+0x56>
    }
    else
    {
        return prependRxState(ins, transfer_descriptor);
 8006dea:	6839      	ldr	r1, [r7, #0]
 8006dec:	6878      	ldr	r0, [r7, #4]
 8006dee:	f000 f81e 	bl	8006e2e <prependRxState>
 8006df2:	4603      	mov	r3, r0
    }
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	3710      	adds	r7, #16
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	bd80      	pop	{r7, pc}

08006dfc <findRxState>:

/**
 * returns pointer to the rx state of transfer descriptor or null if not found
 */
CANARD_INTERNAL CanardRxState* findRxState(CanardRxState* state, uint32_t transfer_descriptor)
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b083      	sub	sp, #12
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
 8006e04:	6039      	str	r1, [r7, #0]
    while (state != NULL)
 8006e06:	e009      	b.n	8006e1c <findRxState+0x20>
    {
        if (state->dtid_tt_snid_dnid == transfer_descriptor)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	691b      	ldr	r3, [r3, #16]
 8006e0c:	683a      	ldr	r2, [r7, #0]
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d101      	bne.n	8006e16 <findRxState+0x1a>
        {
            return state;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	e006      	b.n	8006e24 <findRxState+0x28>
        }
        state = state->next;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	607b      	str	r3, [r7, #4]
    while (state != NULL)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d1f2      	bne.n	8006e08 <findRxState+0xc>
    }
    return NULL;
 8006e22:	2300      	movs	r3, #0
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	370c      	adds	r7, #12
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bc80      	pop	{r7}
 8006e2c:	4770      	bx	lr

08006e2e <prependRxState>:

/**
 * prepends rx state to the canard instance rx_states
 */
CANARD_INTERNAL CanardRxState* prependRxState(CanardInstance* ins, uint32_t transfer_descriptor)
{
 8006e2e:	b580      	push	{r7, lr}
 8006e30:	b084      	sub	sp, #16
 8006e32:	af00      	add	r7, sp, #0
 8006e34:	6078      	str	r0, [r7, #4]
 8006e36:	6039      	str	r1, [r7, #0]
    CanardRxState* state = createRxState(&ins->allocator, transfer_descriptor);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	330c      	adds	r3, #12
 8006e3c:	6839      	ldr	r1, [r7, #0]
 8006e3e:	4618      	mov	r0, r3
 8006e40:	f000 f812 	bl	8006e68 <createRxState>
 8006e44:	60f8      	str	r0, [r7, #12]

    if(state == NULL)
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d101      	bne.n	8006e50 <prependRxState+0x22>
    {
        return NULL;
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	e007      	b.n	8006e60 <prependRxState+0x32>
    }

    state->next = ins->rx_states;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	699a      	ldr	r2, [r3, #24]
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	601a      	str	r2, [r3, #0]
    ins->rx_states = state;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	68fa      	ldr	r2, [r7, #12]
 8006e5c:	619a      	str	r2, [r3, #24]
    return state;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3710      	adds	r7, #16
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}

08006e68 <createRxState>:

CANARD_INTERNAL CanardRxState* createRxState(CanardPoolAllocator* allocator, uint32_t transfer_descriptor)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b08c      	sub	sp, #48	; 0x30
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
 8006e70:	6039      	str	r1, [r7, #0]
    CanardRxState init = {
 8006e72:	f107 0308 	add.w	r3, r7, #8
 8006e76:	2220      	movs	r2, #32
 8006e78:	2100      	movs	r1, #0
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f001 f847 	bl	8007f0e <memset>
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	61bb      	str	r3, [r7, #24]
        .next = NULL,
        .buffer_blocks = NULL,
        .dtid_tt_snid_dnid = transfer_descriptor
    };

    CanardRxState* state = (CanardRxState*) allocateBlock(allocator);
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f000 fc3c 	bl	8007702 <allocateBlock>
 8006e8a:	62f8      	str	r0, [r7, #44]	; 0x2c
    if (state == NULL)
 8006e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d101      	bne.n	8006e96 <createRxState+0x2e>
    {
        return NULL;
 8006e92:	2300      	movs	r3, #0
 8006e94:	e007      	b.n	8006ea6 <createRxState+0x3e>
    }
    memcpy(state, &init, sizeof(*state));
 8006e96:	f107 0308 	add.w	r3, r7, #8
 8006e9a:	2220      	movs	r2, #32
 8006e9c:	4619      	mov	r1, r3
 8006e9e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006ea0:	f001 f82a 	bl	8007ef8 <memcpy>

    return state;
 8006ea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	3730      	adds	r7, #48	; 0x30
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}

08006eae <releaseStatePayload>:

CANARD_INTERNAL uint64_t releaseStatePayload(CanardInstance* ins, CanardRxState* rxstate)
{
 8006eae:	b590      	push	{r4, r7, lr}
 8006eb0:	b085      	sub	sp, #20
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	6078      	str	r0, [r7, #4]
 8006eb6:	6039      	str	r1, [r7, #0]
    while (rxstate->buffer_blocks != NULL)
 8006eb8:	e00f      	b.n	8006eda <releaseStatePayload+0x2c>
    {
        CanardBufferBlock* const temp = rxstate->buffer_blocks->next;
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	685b      	ldr	r3, [r3, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	60fb      	str	r3, [r7, #12]
        freeBlock(&ins->allocator, rxstate->buffer_blocks);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f103 020c 	add.w	r2, r3, #12
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	685b      	ldr	r3, [r3, #4]
 8006ecc:	4619      	mov	r1, r3
 8006ece:	4610      	mov	r0, r2
 8006ed0:	f000 fc40 	bl	8007754 <freeBlock>
        rxstate->buffer_blocks = temp;
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	68fa      	ldr	r2, [r7, #12]
 8006ed8:	605a      	str	r2, [r3, #4]
    while (rxstate->buffer_blocks != NULL)
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d1eb      	bne.n	8006eba <releaseStatePayload+0xc>
    }
    rxstate->payload_len = 0;
 8006ee2:	683a      	ldr	r2, [r7, #0]
 8006ee4:	8ad3      	ldrh	r3, [r2, #22]
 8006ee6:	f36f 0309 	bfc	r3, #0, #10
 8006eea:	82d3      	strh	r3, [r2, #22]
    return CANARD_OK;
 8006eec:	f04f 0300 	mov.w	r3, #0
 8006ef0:	f04f 0400 	mov.w	r4, #0
}
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	4621      	mov	r1, r4
 8006ef8:	3714      	adds	r7, #20
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd90      	pop	{r4, r7, pc}
	...

08006f00 <bufferBlockPushBytes>:
 */
CANARD_INTERNAL int16_t bufferBlockPushBytes(CanardPoolAllocator* allocator,
                                             CanardRxState* state,
                                             const uint8_t* data,
                                             uint8_t data_len)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b08a      	sub	sp, #40	; 0x28
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	60f8      	str	r0, [r7, #12]
 8006f08:	60b9      	str	r1, [r7, #8]
 8006f0a:	607a      	str	r2, [r7, #4]
 8006f0c:	70fb      	strb	r3, [r7, #3]
    uint16_t data_index = 0;
 8006f0e:	2300      	movs	r3, #0
 8006f10:	84fb      	strh	r3, [r7, #38]	; 0x26

    // if head is not full, add data to head
    if ((CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE - state->payload_len) > 0)
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	8adb      	ldrh	r3, [r3, #22]
 8006f16:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	2b06      	cmp	r3, #6
 8006f1e:	d036      	beq.n	8006f8e <bufferBlockPushBytes+0x8e>
    {
        for (uint16_t i = (uint16_t)state->payload_len;
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	8adb      	ldrh	r3, [r3, #22]
 8006f24:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f28:	b29b      	uxth	r3, r3
 8006f2a:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006f2c:	e00e      	b.n	8006f4c <bufferBlockPushBytes+0x4c>
             i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE && data_index < data_len;
             i++, data_index++)
        {
            state->buffer_head[i] = data[data_index];
 8006f2e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006f30:	687a      	ldr	r2, [r7, #4]
 8006f32:	441a      	add	r2, r3
 8006f34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f36:	7811      	ldrb	r1, [r2, #0]
 8006f38:	68ba      	ldr	r2, [r7, #8]
 8006f3a:	4413      	add	r3, r2
 8006f3c:	460a      	mov	r2, r1
 8006f3e:	769a      	strb	r2, [r3, #26]
             i++, data_index++)
 8006f40:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f42:	3301      	adds	r3, #1
 8006f44:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006f46:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006f48:	3301      	adds	r3, #1
 8006f4a:	84fb      	strh	r3, [r7, #38]	; 0x26
        for (uint16_t i = (uint16_t)state->payload_len;
 8006f4c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f4e:	2b05      	cmp	r3, #5
 8006f50:	d804      	bhi.n	8006f5c <bufferBlockPushBytes+0x5c>
             i < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE && data_index < data_len;
 8006f52:	78fb      	ldrb	r3, [r7, #3]
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d3e8      	bcc.n	8006f2e <bufferBlockPushBytes+0x2e>
        }
        if (data_index >= data_len)
 8006f5c:	78fb      	ldrb	r3, [r7, #3]
 8006f5e:	b29b      	uxth	r3, r3
 8006f60:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8006f62:	429a      	cmp	r2, r3
 8006f64:	d313      	bcc.n	8006f8e <bufferBlockPushBytes+0x8e>
        {
            state->payload_len =
                (uint16_t)(state->payload_len + data_len) & ((1U << CANARD_TRANSFER_PAYLOAD_LEN_BITS) - 1U);
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	8adb      	ldrh	r3, [r3, #22]
 8006f6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	461a      	mov	r2, r3
 8006f72:	78fb      	ldrb	r3, [r7, #3]
 8006f74:	b29b      	uxth	r3, r3
 8006f76:	4413      	add	r3, r2
 8006f78:	b29b      	uxth	r3, r3
 8006f7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f7e:	b299      	uxth	r1, r3
            state->payload_len =
 8006f80:	68ba      	ldr	r2, [r7, #8]
 8006f82:	8ad3      	ldrh	r3, [r2, #22]
 8006f84:	f361 0309 	bfi	r3, r1, #0, #10
 8006f88:	82d3      	strh	r3, [r2, #22]
            return 1;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	e0a9      	b.n	80070e2 <bufferBlockPushBytes+0x1e2>
        }
    } // head is full.

    uint16_t index_at_nth_block =
        (uint16_t)(((state->payload_len) - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) % CANARD_BUFFER_BLOCK_DATA_SIZE);
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	8adb      	ldrh	r3, [r3, #22]
 8006f92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f96:	b29b      	uxth	r3, r3
 8006f98:	1f9a      	subs	r2, r3, #6
 8006f9a:	0893      	lsrs	r3, r2, #2
 8006f9c:	4953      	ldr	r1, [pc, #332]	; (80070ec <bufferBlockPushBytes+0x1ec>)
 8006f9e:	fba1 3103 	umull	r3, r1, r1, r3
 8006fa2:	460b      	mov	r3, r1
 8006fa4:	00db      	lsls	r3, r3, #3
 8006fa6:	1a5b      	subs	r3, r3, r1
 8006fa8:	009b      	lsls	r3, r3, #2
 8006faa:	1ad3      	subs	r3, r2, r3
    uint16_t index_at_nth_block =
 8006fac:	847b      	strh	r3, [r7, #34]	; 0x22

    // get to current block
    CanardBufferBlock* block = NULL;
 8006fae:	2300      	movs	r3, #0
 8006fb0:	61fb      	str	r3, [r7, #28]

    // buffer blocks uninitialized
    if (state->buffer_blocks == NULL)
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d112      	bne.n	8006fe0 <bufferBlockPushBytes+0xe0>
    {
        state->buffer_blocks = createBufferBlock(allocator);
 8006fba:	68f8      	ldr	r0, [r7, #12]
 8006fbc:	f000 f898 	bl	80070f0 <createBufferBlock>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	605a      	str	r2, [r3, #4]

        if (state->buffer_blocks == NULL)
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d102      	bne.n	8006fd4 <bufferBlockPushBytes+0xd4>
        {
            return -CANARD_ERROR_OUT_OF_MEMORY;
 8006fce:	f06f 0302 	mvn.w	r3, #2
 8006fd2:	e086      	b.n	80070e2 <bufferBlockPushBytes+0x1e2>
        }

        block = state->buffer_blocks;
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	685b      	ldr	r3, [r3, #4]
 8006fd8:	61fb      	str	r3, [r7, #28]
        index_at_nth_block = 0;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	847b      	strh	r3, [r7, #34]	; 0x22
 8006fde:	e068      	b.n	80070b2 <bufferBlockPushBytes+0x1b2>
    }
    else
    {
        uint16_t nth_block = 1;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	837b      	strh	r3, [r7, #26]

        // get to block
        block = state->buffer_blocks;
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	61fb      	str	r3, [r7, #28]
        while (block->next != NULL)
 8006fea:	e005      	b.n	8006ff8 <bufferBlockPushBytes+0xf8>
        {
            nth_block++;
 8006fec:	8b7b      	ldrh	r3, [r7, #26]
 8006fee:	3301      	adds	r3, #1
 8006ff0:	837b      	strh	r3, [r7, #26]
            block = block->next;
 8006ff2:	69fb      	ldr	r3, [r7, #28]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	61fb      	str	r3, [r7, #28]
        while (block->next != NULL)
 8006ff8:	69fb      	ldr	r3, [r7, #28]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d1f5      	bne.n	8006fec <bufferBlockPushBytes+0xec>
        }

        const uint16_t num_buffer_blocks =
            (uint16_t) (((((uint32_t)state->payload_len + data_len) - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE) /
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	8adb      	ldrh	r3, [r3, #22]
 8007004:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007008:	b29b      	uxth	r3, r3
 800700a:	461a      	mov	r2, r3
 800700c:	78fb      	ldrb	r3, [r7, #3]
 800700e:	4413      	add	r3, r2
 8007010:	3b06      	subs	r3, #6
 8007012:	089b      	lsrs	r3, r3, #2
 8007014:	4a35      	ldr	r2, [pc, #212]	; (80070ec <bufferBlockPushBytes+0x1ec>)
 8007016:	fba2 2303 	umull	r2, r3, r2, r3
 800701a:	b29b      	uxth	r3, r3
        const uint16_t num_buffer_blocks =
 800701c:	3301      	adds	r3, #1
 800701e:	82fb      	strh	r3, [r7, #22]
                         CANARD_BUFFER_BLOCK_DATA_SIZE) + 1U);

        if (num_buffer_blocks > nth_block && index_at_nth_block == 0)
 8007020:	8afa      	ldrh	r2, [r7, #22]
 8007022:	8b7b      	ldrh	r3, [r7, #26]
 8007024:	429a      	cmp	r2, r3
 8007026:	d944      	bls.n	80070b2 <bufferBlockPushBytes+0x1b2>
 8007028:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800702a:	2b00      	cmp	r3, #0
 800702c:	d141      	bne.n	80070b2 <bufferBlockPushBytes+0x1b2>
        {
            block->next = createBufferBlock(allocator);
 800702e:	68f8      	ldr	r0, [r7, #12]
 8007030:	f000 f85e 	bl	80070f0 <createBufferBlock>
 8007034:	4602      	mov	r2, r0
 8007036:	69fb      	ldr	r3, [r7, #28]
 8007038:	601a      	str	r2, [r3, #0]
            if (block->next == NULL)
 800703a:	69fb      	ldr	r3, [r7, #28]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d102      	bne.n	8007048 <bufferBlockPushBytes+0x148>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 8007042:	f06f 0302 	mvn.w	r3, #2
 8007046:	e04c      	b.n	80070e2 <bufferBlockPushBytes+0x1e2>
            }
            block = block->next;
 8007048:	69fb      	ldr	r3, [r7, #28]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	61fb      	str	r3, [r7, #28]
        }
    }

    // add data to current block until it becomes full, add new block if necessary
    while (data_index < data_len)
 800704e:	e030      	b.n	80070b2 <bufferBlockPushBytes+0x1b2>
    {
        for (uint16_t i = index_at_nth_block;
 8007050:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007052:	833b      	strh	r3, [r7, #24]
 8007054:	e00e      	b.n	8007074 <bufferBlockPushBytes+0x174>
             i < CANARD_BUFFER_BLOCK_DATA_SIZE && data_index < data_len;
             i++, data_index++)
        {
            block->data[i] = data[data_index];
 8007056:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007058:	687a      	ldr	r2, [r7, #4]
 800705a:	441a      	add	r2, r3
 800705c:	8b3b      	ldrh	r3, [r7, #24]
 800705e:	7811      	ldrb	r1, [r2, #0]
 8007060:	69fa      	ldr	r2, [r7, #28]
 8007062:	4413      	add	r3, r2
 8007064:	460a      	mov	r2, r1
 8007066:	711a      	strb	r2, [r3, #4]
             i++, data_index++)
 8007068:	8b3b      	ldrh	r3, [r7, #24]
 800706a:	3301      	adds	r3, #1
 800706c:	833b      	strh	r3, [r7, #24]
 800706e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007070:	3301      	adds	r3, #1
 8007072:	84fb      	strh	r3, [r7, #38]	; 0x26
        for (uint16_t i = index_at_nth_block;
 8007074:	8b3b      	ldrh	r3, [r7, #24]
 8007076:	2b1b      	cmp	r3, #27
 8007078:	d804      	bhi.n	8007084 <bufferBlockPushBytes+0x184>
             i < CANARD_BUFFER_BLOCK_DATA_SIZE && data_index < data_len;
 800707a:	78fb      	ldrb	r3, [r7, #3]
 800707c:	b29b      	uxth	r3, r3
 800707e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8007080:	429a      	cmp	r2, r3
 8007082:	d3e8      	bcc.n	8007056 <bufferBlockPushBytes+0x156>
        }

        if (data_index < data_len)
 8007084:	78fb      	ldrb	r3, [r7, #3]
 8007086:	b29b      	uxth	r3, r3
 8007088:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800708a:	429a      	cmp	r2, r3
 800708c:	d211      	bcs.n	80070b2 <bufferBlockPushBytes+0x1b2>
        {
            block->next = createBufferBlock(allocator);
 800708e:	68f8      	ldr	r0, [r7, #12]
 8007090:	f000 f82e 	bl	80070f0 <createBufferBlock>
 8007094:	4602      	mov	r2, r0
 8007096:	69fb      	ldr	r3, [r7, #28]
 8007098:	601a      	str	r2, [r3, #0]
            if (block->next == NULL)
 800709a:	69fb      	ldr	r3, [r7, #28]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d102      	bne.n	80070a8 <bufferBlockPushBytes+0x1a8>
            {
                return -CANARD_ERROR_OUT_OF_MEMORY;
 80070a2:	f06f 0302 	mvn.w	r3, #2
 80070a6:	e01c      	b.n	80070e2 <bufferBlockPushBytes+0x1e2>
            }
            block = block->next;
 80070a8:	69fb      	ldr	r3, [r7, #28]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	61fb      	str	r3, [r7, #28]
            index_at_nth_block = 0;
 80070ae:	2300      	movs	r3, #0
 80070b0:	847b      	strh	r3, [r7, #34]	; 0x22
    while (data_index < data_len)
 80070b2:	78fb      	ldrb	r3, [r7, #3]
 80070b4:	b29b      	uxth	r3, r3
 80070b6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80070b8:	429a      	cmp	r2, r3
 80070ba:	d3c9      	bcc.n	8007050 <bufferBlockPushBytes+0x150>
        }
    }

    state->payload_len = (uint16_t)(state->payload_len + data_len) & ((1U << CANARD_TRANSFER_PAYLOAD_LEN_BITS) - 1U);
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	8adb      	ldrh	r3, [r3, #22]
 80070c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80070c4:	b29b      	uxth	r3, r3
 80070c6:	461a      	mov	r2, r3
 80070c8:	78fb      	ldrb	r3, [r7, #3]
 80070ca:	b29b      	uxth	r3, r3
 80070cc:	4413      	add	r3, r2
 80070ce:	b29b      	uxth	r3, r3
 80070d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80070d4:	b299      	uxth	r1, r3
 80070d6:	68ba      	ldr	r2, [r7, #8]
 80070d8:	8ad3      	ldrh	r3, [r2, #22]
 80070da:	f361 0309 	bfi	r3, r1, #0, #10
 80070de:	82d3      	strh	r3, [r2, #22]

    return 1;
 80070e0:	2301      	movs	r3, #1
}
 80070e2:	4618      	mov	r0, r3
 80070e4:	3728      	adds	r7, #40	; 0x28
 80070e6:	46bd      	mov	sp, r7
 80070e8:	bd80      	pop	{r7, pc}
 80070ea:	bf00      	nop
 80070ec:	24924925 	.word	0x24924925

080070f0 <createBufferBlock>:

CANARD_INTERNAL CanardBufferBlock* createBufferBlock(CanardPoolAllocator* allocator)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b084      	sub	sp, #16
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
    CanardBufferBlock* block = (CanardBufferBlock*) allocateBlock(allocator);
 80070f8:	6878      	ldr	r0, [r7, #4]
 80070fa:	f000 fb02 	bl	8007702 <allocateBlock>
 80070fe:	60f8      	str	r0, [r7, #12]
    if (block == NULL)
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d101      	bne.n	800710a <createBufferBlock+0x1a>
    {
        return NULL;
 8007106:	2300      	movs	r3, #0
 8007108:	e003      	b.n	8007112 <createBufferBlock+0x22>
    }
    block->next = NULL;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2200      	movs	r2, #0
 800710e:	601a      	str	r2, [r3, #0]
    return block;
 8007110:	68fb      	ldr	r3, [r7, #12]
}
 8007112:	4618      	mov	r0, r3
 8007114:	3710      	adds	r7, #16
 8007116:	46bd      	mov	sp, r7
 8007118:	bd80      	pop	{r7, pc}
	...

0800711c <copyBitArray>:
/**
 * Bit array copy routine, originally developed by Ben Dyer for Libuavcan. Thanks Ben.
 */
void copyBitArray(const uint8_t* src, uint32_t src_offset, uint32_t src_len,
                        uint8_t* dst, uint32_t dst_offset)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b088      	sub	sp, #32
 8007120:	af00      	add	r7, sp, #0
 8007122:	60f8      	str	r0, [r7, #12]
 8007124:	60b9      	str	r1, [r7, #8]
 8007126:	607a      	str	r2, [r7, #4]
 8007128:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(src_len > 0U);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d106      	bne.n	800713e <copyBitArray+0x22>
 8007130:	4b39      	ldr	r3, [pc, #228]	; (8007218 <copyBitArray+0xfc>)
 8007132:	4a3a      	ldr	r2, [pc, #232]	; (800721c <copyBitArray+0x100>)
 8007134:	f240 5139 	movw	r1, #1337	; 0x539
 8007138:	4839      	ldr	r0, [pc, #228]	; (8007220 <copyBitArray+0x104>)
 800713a:	f000 fe83 	bl	8007e44 <__assert_func>

    // Normalizing inputs
    src += src_offset / 8U;
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	08db      	lsrs	r3, r3, #3
 8007142:	68fa      	ldr	r2, [r7, #12]
 8007144:	4413      	add	r3, r2
 8007146:	60fb      	str	r3, [r7, #12]
    dst += dst_offset / 8U;
 8007148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800714a:	08db      	lsrs	r3, r3, #3
 800714c:	683a      	ldr	r2, [r7, #0]
 800714e:	4413      	add	r3, r2
 8007150:	603b      	str	r3, [r7, #0]

    src_offset %= 8U;
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	f003 0307 	and.w	r3, r3, #7
 8007158:	60bb      	str	r3, [r7, #8]
    dst_offset %= 8U;
 800715a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800715c:	f003 0307 	and.w	r3, r3, #7
 8007160:	62bb      	str	r3, [r7, #40]	; 0x28

    const size_t last_bit = src_offset + src_len;
 8007162:	68ba      	ldr	r2, [r7, #8]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	4413      	add	r3, r2
 8007168:	61fb      	str	r3, [r7, #28]
    while (last_bit - src_offset)
 800716a:	e04d      	b.n	8007208 <copyBitArray+0xec>
    {
        const uint8_t src_bit_offset = (uint8_t)(src_offset % 8U);
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	b2db      	uxtb	r3, r3
 8007170:	f003 0307 	and.w	r3, r3, #7
 8007174:	76fb      	strb	r3, [r7, #27]
        const uint8_t dst_bit_offset = (uint8_t)(dst_offset % 8U);
 8007176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007178:	b2db      	uxtb	r3, r3
 800717a:	f003 0307 	and.w	r3, r3, #7
 800717e:	76bb      	strb	r3, [r7, #26]

        const uint8_t max_offset = MAX(src_bit_offset, dst_bit_offset);
 8007180:	7eba      	ldrb	r2, [r7, #26]
 8007182:	7efb      	ldrb	r3, [r7, #27]
 8007184:	4293      	cmp	r3, r2
 8007186:	bf38      	it	cc
 8007188:	4613      	movcc	r3, r2
 800718a:	767b      	strb	r3, [r7, #25]
        const uint32_t copy_bits = MIN(last_bit - src_offset, 8U - max_offset);
 800718c:	7e7b      	ldrb	r3, [r7, #25]
 800718e:	f1c3 0208 	rsb	r2, r3, #8
 8007192:	69f9      	ldr	r1, [r7, #28]
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	1acb      	subs	r3, r1, r3
 8007198:	4293      	cmp	r3, r2
 800719a:	bf28      	it	cs
 800719c:	4613      	movcs	r3, r2
 800719e:	617b      	str	r3, [r7, #20]

        const uint8_t write_mask = (uint8_t)((uint8_t)(0xFF00U >> copy_bits) >> dst_bit_offset);
 80071a0:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 80071a4:	697b      	ldr	r3, [r7, #20]
 80071a6:	fa22 f303 	lsr.w	r3, r2, r3
 80071aa:	b2db      	uxtb	r3, r3
 80071ac:	461a      	mov	r2, r3
 80071ae:	7ebb      	ldrb	r3, [r7, #26]
 80071b0:	fa42 f303 	asr.w	r3, r2, r3
 80071b4:	74fb      	strb	r3, [r7, #19]
        const uint8_t src_data = (uint8_t)(((uint32_t)src[src_offset / 8U] << src_bit_offset) >> dst_bit_offset);
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	08db      	lsrs	r3, r3, #3
 80071ba:	68fa      	ldr	r2, [r7, #12]
 80071bc:	4413      	add	r3, r2
 80071be:	781b      	ldrb	r3, [r3, #0]
 80071c0:	461a      	mov	r2, r3
 80071c2:	7efb      	ldrb	r3, [r7, #27]
 80071c4:	409a      	lsls	r2, r3
 80071c6:	7ebb      	ldrb	r3, [r7, #26]
 80071c8:	fa22 f303 	lsr.w	r3, r2, r3
 80071cc:	74bb      	strb	r3, [r7, #18]

        dst[dst_offset / 8U] =
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask));
 80071ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071d0:	08db      	lsrs	r3, r3, #3
 80071d2:	683a      	ldr	r2, [r7, #0]
 80071d4:	4413      	add	r3, r2
 80071d6:	781a      	ldrb	r2, [r3, #0]
 80071d8:	7cfb      	ldrb	r3, [r7, #19]
 80071da:	43db      	mvns	r3, r3
 80071dc:	b2db      	uxtb	r3, r3
 80071de:	4013      	ands	r3, r2
 80071e0:	b2d9      	uxtb	r1, r3
 80071e2:	7cba      	ldrb	r2, [r7, #18]
 80071e4:	7cfb      	ldrb	r3, [r7, #19]
 80071e6:	4013      	ands	r3, r2
 80071e8:	b2da      	uxtb	r2, r3
        dst[dst_offset / 8U] =
 80071ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071ec:	08db      	lsrs	r3, r3, #3
 80071ee:	6838      	ldr	r0, [r7, #0]
 80071f0:	4403      	add	r3, r0
            (uint8_t)(((uint32_t)dst[dst_offset / 8U] & (uint32_t)~write_mask) | (uint32_t)(src_data & write_mask));
 80071f2:	430a      	orrs	r2, r1
 80071f4:	b2d2      	uxtb	r2, r2
        dst[dst_offset / 8U] =
 80071f6:	701a      	strb	r2, [r3, #0]

        src_offset += copy_bits;
 80071f8:	68ba      	ldr	r2, [r7, #8]
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	4413      	add	r3, r2
 80071fe:	60bb      	str	r3, [r7, #8]
        dst_offset += copy_bits;
 8007200:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	4413      	add	r3, r2
 8007206:	62bb      	str	r3, [r7, #40]	; 0x28
    while (last_bit - src_offset)
 8007208:	69fa      	ldr	r2, [r7, #28]
 800720a:	68bb      	ldr	r3, [r7, #8]
 800720c:	429a      	cmp	r2, r3
 800720e:	d1ad      	bne.n	800716c <copyBitArray+0x50>
    }
}
 8007210:	bf00      	nop
 8007212:	3720      	adds	r7, #32
 8007214:	46bd      	mov	sp, r7
 8007216:	bd80      	pop	{r7, pc}
 8007218:	080090b0 	.word	0x080090b0
 800721c:	08009420 	.word	0x08009420
 8007220:	08008eac 	.word	0x08008eac

08007224 <descatterTransferPayload>:

CANARD_INTERNAL int16_t descatterTransferPayload(const CanardRxTransfer* transfer,
                                                 uint32_t bit_offset,
                                                 uint8_t bit_length,
                                                 void* output)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b090      	sub	sp, #64	; 0x40
 8007228:	af02      	add	r7, sp, #8
 800722a:	60f8      	str	r0, [r7, #12]
 800722c:	60b9      	str	r1, [r7, #8]
 800722e:	603b      	str	r3, [r7, #0]
 8007230:	4613      	mov	r3, r2
 8007232:	71fb      	strb	r3, [r7, #7]
    CANARD_ASSERT(transfer != 0);
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d106      	bne.n	8007248 <descatterTransferPayload+0x24>
 800723a:	4bac      	ldr	r3, [pc, #688]	; (80074ec <descatterTransferPayload+0x2c8>)
 800723c:	4aac      	ldr	r2, [pc, #688]	; (80074f0 <descatterTransferPayload+0x2cc>)
 800723e:	f240 515b 	movw	r1, #1371	; 0x55b
 8007242:	48ac      	ldr	r0, [pc, #688]	; (80074f4 <descatterTransferPayload+0x2d0>)
 8007244:	f000 fdfe 	bl	8007e44 <__assert_func>

    if (bit_offset >= transfer->payload_len * 8)
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	8a9b      	ldrh	r3, [r3, #20]
 800724c:	00db      	lsls	r3, r3, #3
 800724e:	461a      	mov	r2, r3
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	4293      	cmp	r3, r2
 8007254:	d301      	bcc.n	800725a <descatterTransferPayload+0x36>
    {
        return 0;       // Out of range, reading zero bits
 8007256:	2300      	movs	r3, #0
 8007258:	e143      	b.n	80074e2 <descatterTransferPayload+0x2be>
    }

    if (bit_offset + bit_length > transfer->payload_len * 8)
 800725a:	79fa      	ldrb	r2, [r7, #7]
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	4413      	add	r3, r2
 8007260:	68fa      	ldr	r2, [r7, #12]
 8007262:	8a92      	ldrh	r2, [r2, #20]
 8007264:	00d2      	lsls	r2, r2, #3
 8007266:	4293      	cmp	r3, r2
 8007268:	d908      	bls.n	800727c <descatterTransferPayload+0x58>
    {
        bit_length = (uint8_t)(transfer->payload_len * 8U - bit_offset);
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	8a9b      	ldrh	r3, [r3, #20]
 800726e:	b2db      	uxtb	r3, r3
 8007270:	00db      	lsls	r3, r3, #3
 8007272:	b2da      	uxtb	r2, r3
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	b2db      	uxtb	r3, r3
 8007278:	1ad3      	subs	r3, r2, r3
 800727a:	71fb      	strb	r3, [r7, #7]
    }

    CANARD_ASSERT(bit_length > 0);
 800727c:	79fb      	ldrb	r3, [r7, #7]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d106      	bne.n	8007290 <descatterTransferPayload+0x6c>
 8007282:	4b9d      	ldr	r3, [pc, #628]	; (80074f8 <descatterTransferPayload+0x2d4>)
 8007284:	4a9a      	ldr	r2, [pc, #616]	; (80074f0 <descatterTransferPayload+0x2cc>)
 8007286:	f240 5167 	movw	r1, #1383	; 0x567
 800728a:	489a      	ldr	r0, [pc, #616]	; (80074f4 <descatterTransferPayload+0x2d0>)
 800728c:	f000 fdda 	bl	8007e44 <__assert_func>

    if ((transfer->payload_middle != NULL) || (transfer->payload_tail != NULL)) // Multi frame
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	68db      	ldr	r3, [r3, #12]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d104      	bne.n	80072a2 <descatterTransferPayload+0x7e>
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	691b      	ldr	r3, [r3, #16]
 800729c:	2b00      	cmp	r3, #0
 800729e:	f000 8113 	beq.w	80074c8 <descatterTransferPayload+0x2a4>
        /*
         * This part is hideously complicated and probably should be redesigned.
         * The objective here is to copy the requested number of bits from scattered storage into the temporary
         * local storage. We go through great pains to ensure that all corner cases are handled correctly.
         */
        uint32_t input_bit_offset = bit_offset;
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	637b      	str	r3, [r7, #52]	; 0x34
        uint8_t output_bit_offset = 0;
 80072a6:	2300      	movs	r3, #0
 80072a8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        uint8_t remaining_bit_length = bit_length;
 80072ac:	79fb      	ldrb	r3, [r7, #7]
 80072ae:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

        // Reading head
        if (input_bit_offset < CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8)
 80072b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072b4:	2b2f      	cmp	r3, #47	; 0x2f
 80072b6:	d82d      	bhi.n	8007314 <descatterTransferPayload+0xf0>
        {
            const uint8_t amount = (uint8_t)MIN(remaining_bit_length,
 80072b8:	f897 2032 	ldrb.w	r2, [r7, #50]	; 0x32
 80072bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072be:	f1c3 0330 	rsb	r3, r3, #48	; 0x30
 80072c2:	429a      	cmp	r2, r3
 80072c4:	d305      	bcc.n	80072d2 <descatterTransferPayload+0xae>
 80072c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072c8:	b2db      	uxtb	r3, r3
 80072ca:	f1c3 0330 	rsb	r3, r3, #48	; 0x30
 80072ce:	b2db      	uxtb	r3, r3
 80072d0:	e001      	b.n	80072d6 <descatterTransferPayload+0xb2>
 80072d2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80072d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
                                                CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8U - input_bit_offset);

            copyBitArray(&transfer->payload_head[0], input_bit_offset, amount, (uint8_t*) output, 0);
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	6898      	ldr	r0, [r3, #8]
 80072de:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80072e2:	2300      	movs	r3, #0
 80072e4:	9300      	str	r3, [sp, #0]
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80072ea:	f7ff ff17 	bl	800711c <copyBitArray>

            input_bit_offset += amount;
 80072ee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80072f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80072f4:	4413      	add	r3, r2
 80072f6:	637b      	str	r3, [r7, #52]	; 0x34
            output_bit_offset = (uint8_t)(output_bit_offset + amount);
 80072f8:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 80072fc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007300:	4413      	add	r3, r2
 8007302:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            remaining_bit_length = (uint8_t)(remaining_bit_length - amount);
 8007306:	f897 2032 	ldrb.w	r2, [r7, #50]	; 0x32
 800730a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800730e:	1ad3      	subs	r3, r2, r3
 8007310:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        }

        // Reading middle
        uint32_t remaining_bits = transfer->payload_len * 8U - CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8U;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	8a9b      	ldrh	r3, [r3, #20]
 8007318:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800731c:	3b06      	subs	r3, #6
 800731e:	00db      	lsls	r3, r3, #3
 8007320:	62fb      	str	r3, [r7, #44]	; 0x2c
        uint32_t block_bit_offset = CANARD_MULTIFRAME_RX_PAYLOAD_HEAD_SIZE * 8U;
 8007322:	2330      	movs	r3, #48	; 0x30
 8007324:	62bb      	str	r3, [r7, #40]	; 0x28
        const CanardBufferBlock* block = transfer->payload_middle;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	68db      	ldr	r3, [r3, #12]
 800732a:	627b      	str	r3, [r7, #36]	; 0x24

        while ((block != NULL) && (remaining_bit_length > 0))
 800732c:	e064      	b.n	80073f8 <descatterTransferPayload+0x1d4>
        {
            CANARD_ASSERT(remaining_bits > 0);
 800732e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007330:	2b00      	cmp	r3, #0
 8007332:	d106      	bne.n	8007342 <descatterTransferPayload+0x11e>
 8007334:	4b71      	ldr	r3, [pc, #452]	; (80074fc <descatterTransferPayload+0x2d8>)
 8007336:	4a6e      	ldr	r2, [pc, #440]	; (80074f0 <descatterTransferPayload+0x2cc>)
 8007338:	f44f 61b1 	mov.w	r1, #1416	; 0x588
 800733c:	486d      	ldr	r0, [pc, #436]	; (80074f4 <descatterTransferPayload+0x2d0>)
 800733e:	f000 fd81 	bl	8007e44 <__assert_func>
            const uint32_t block_end_bit_offset = block_bit_offset + MIN(CANARD_BUFFER_BLOCK_DATA_SIZE * 8,
 8007342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007344:	2be0      	cmp	r3, #224	; 0xe0
 8007346:	bf28      	it	cs
 8007348:	23e0      	movcs	r3, #224	; 0xe0
 800734a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800734c:	4413      	add	r3, r2
 800734e:	61fb      	str	r3, [r7, #28]
                                                                         remaining_bits);

            // Perform copy if we've reached the requested offset, otherwise jump over this block and try next
            if (block_end_bit_offset > input_bit_offset)
 8007350:	69fa      	ldr	r2, [r7, #28]
 8007352:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007354:	429a      	cmp	r2, r3
 8007356:	d939      	bls.n	80073cc <descatterTransferPayload+0x1a8>
            {
                const uint8_t amount = (uint8_t) MIN(remaining_bit_length, block_end_bit_offset - input_bit_offset);
 8007358:	f897 2032 	ldrb.w	r2, [r7, #50]	; 0x32
 800735c:	69f9      	ldr	r1, [r7, #28]
 800735e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007360:	1acb      	subs	r3, r1, r3
 8007362:	429a      	cmp	r2, r3
 8007364:	d306      	bcc.n	8007374 <descatterTransferPayload+0x150>
 8007366:	69fb      	ldr	r3, [r7, #28]
 8007368:	b2da      	uxtb	r2, r3
 800736a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800736c:	b2db      	uxtb	r3, r3
 800736e:	1ad3      	subs	r3, r2, r3
 8007370:	b2db      	uxtb	r3, r3
 8007372:	e001      	b.n	8007378 <descatterTransferPayload+0x154>
 8007374:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8007378:	76fb      	strb	r3, [r7, #27]

                CANARD_ASSERT(input_bit_offset >= block_bit_offset);
 800737a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800737c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800737e:	429a      	cmp	r2, r3
 8007380:	d206      	bcs.n	8007390 <descatterTransferPayload+0x16c>
 8007382:	4b5f      	ldr	r3, [pc, #380]	; (8007500 <descatterTransferPayload+0x2dc>)
 8007384:	4a5a      	ldr	r2, [pc, #360]	; (80074f0 <descatterTransferPayload+0x2cc>)
 8007386:	f240 5191 	movw	r1, #1425	; 0x591
 800738a:	485a      	ldr	r0, [pc, #360]	; (80074f4 <descatterTransferPayload+0x2d0>)
 800738c:	f000 fd5a 	bl	8007e44 <__assert_func>
                const uint32_t bit_offset_within_block = input_bit_offset - block_bit_offset;
 8007390:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007394:	1ad3      	subs	r3, r2, r3
 8007396:	617b      	str	r3, [r7, #20]

                copyBitArray(&block->data[0], bit_offset_within_block, amount, (uint8_t*) output, output_bit_offset);
 8007398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800739a:	1d18      	adds	r0, r3, #4
 800739c:	7efa      	ldrb	r2, [r7, #27]
 800739e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80073a2:	9300      	str	r3, [sp, #0]
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	6979      	ldr	r1, [r7, #20]
 80073a8:	f7ff feb8 	bl	800711c <copyBitArray>

                input_bit_offset += amount;
 80073ac:	7efb      	ldrb	r3, [r7, #27]
 80073ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80073b0:	4413      	add	r3, r2
 80073b2:	637b      	str	r3, [r7, #52]	; 0x34
                output_bit_offset = (uint8_t)(output_bit_offset + amount);
 80073b4:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 80073b8:	7efb      	ldrb	r3, [r7, #27]
 80073ba:	4413      	add	r3, r2
 80073bc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
                remaining_bit_length = (uint8_t)(remaining_bit_length - amount);
 80073c0:	f897 2032 	ldrb.w	r2, [r7, #50]	; 0x32
 80073c4:	7efb      	ldrb	r3, [r7, #27]
 80073c6:	1ad3      	subs	r3, r2, r3
 80073c8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
            }

            CANARD_ASSERT(block_end_bit_offset > block_bit_offset);
 80073cc:	69fa      	ldr	r2, [r7, #28]
 80073ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073d0:	429a      	cmp	r2, r3
 80073d2:	d806      	bhi.n	80073e2 <descatterTransferPayload+0x1be>
 80073d4:	4b4b      	ldr	r3, [pc, #300]	; (8007504 <descatterTransferPayload+0x2e0>)
 80073d6:	4a46      	ldr	r2, [pc, #280]	; (80074f0 <descatterTransferPayload+0x2cc>)
 80073d8:	f240 519b 	movw	r1, #1435	; 0x59b
 80073dc:	4845      	ldr	r0, [pc, #276]	; (80074f4 <descatterTransferPayload+0x2d0>)
 80073de:	f000 fd31 	bl	8007e44 <__assert_func>
            remaining_bits -= block_end_bit_offset - block_bit_offset;
 80073e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80073e4:	69fb      	ldr	r3, [r7, #28]
 80073e6:	1ad3      	subs	r3, r2, r3
 80073e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80073ea:	4413      	add	r3, r2
 80073ec:	62fb      	str	r3, [r7, #44]	; 0x2c
            block_bit_offset = block_end_bit_offset;
 80073ee:	69fb      	ldr	r3, [r7, #28]
 80073f0:	62bb      	str	r3, [r7, #40]	; 0x28
            block = block->next;
 80073f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	627b      	str	r3, [r7, #36]	; 0x24
        while ((block != NULL) && (remaining_bit_length > 0))
 80073f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d003      	beq.n	8007406 <descatterTransferPayload+0x1e2>
 80073fe:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8007402:	2b00      	cmp	r3, #0
 8007404:	d193      	bne.n	800732e <descatterTransferPayload+0x10a>
        }

        CANARD_ASSERT(remaining_bit_length <= remaining_bits);
 8007406:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800740a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800740c:	429a      	cmp	r2, r3
 800740e:	d206      	bcs.n	800741e <descatterTransferPayload+0x1fa>
 8007410:	4b3d      	ldr	r3, [pc, #244]	; (8007508 <descatterTransferPayload+0x2e4>)
 8007412:	4a37      	ldr	r2, [pc, #220]	; (80074f0 <descatterTransferPayload+0x2cc>)
 8007414:	f240 51a1 	movw	r1, #1441	; 0x5a1
 8007418:	4836      	ldr	r0, [pc, #216]	; (80074f4 <descatterTransferPayload+0x2d0>)
 800741a:	f000 fd13 	bl	8007e44 <__assert_func>

        // Reading tail
        if ((transfer->payload_tail != NULL) && (remaining_bit_length > 0))
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	691b      	ldr	r3, [r3, #16]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d02c      	beq.n	8007480 <descatterTransferPayload+0x25c>
 8007426:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800742a:	2b00      	cmp	r3, #0
 800742c:	d028      	beq.n	8007480 <descatterTransferPayload+0x25c>
        {
            CANARD_ASSERT(input_bit_offset >= block_bit_offset);
 800742e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007432:	429a      	cmp	r2, r3
 8007434:	d206      	bcs.n	8007444 <descatterTransferPayload+0x220>
 8007436:	4b32      	ldr	r3, [pc, #200]	; (8007500 <descatterTransferPayload+0x2dc>)
 8007438:	4a2d      	ldr	r2, [pc, #180]	; (80074f0 <descatterTransferPayload+0x2cc>)
 800743a:	f240 51a6 	movw	r1, #1446	; 0x5a6
 800743e:	482d      	ldr	r0, [pc, #180]	; (80074f4 <descatterTransferPayload+0x2d0>)
 8007440:	f000 fd00 	bl	8007e44 <__assert_func>
            const uint32_t offset = input_bit_offset - block_bit_offset;
 8007444:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007448:	1ad3      	subs	r3, r2, r3
 800744a:	613b      	str	r3, [r7, #16]

            copyBitArray(&transfer->payload_tail[0], offset, remaining_bit_length, (uint8_t*) output,
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	6918      	ldr	r0, [r3, #16]
 8007450:	f897 2032 	ldrb.w	r2, [r7, #50]	; 0x32
 8007454:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007458:	9300      	str	r3, [sp, #0]
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	6939      	ldr	r1, [r7, #16]
 800745e:	f7ff fe5d 	bl	800711c <copyBitArray>
                         output_bit_offset);

            input_bit_offset += remaining_bit_length;
 8007462:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8007466:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007468:	4413      	add	r3, r2
 800746a:	637b      	str	r3, [r7, #52]	; 0x34
            output_bit_offset = (uint8_t)(output_bit_offset + remaining_bit_length);
 800746c:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8007470:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8007474:	4413      	add	r3, r2
 8007476:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            remaining_bit_length = 0;
 800747a:	2300      	movs	r3, #0
 800747c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        }

        CANARD_ASSERT(input_bit_offset <= transfer->payload_len * 8);
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	8a9b      	ldrh	r3, [r3, #20]
 8007484:	00db      	lsls	r3, r3, #3
 8007486:	461a      	mov	r2, r3
 8007488:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800748a:	4293      	cmp	r3, r2
 800748c:	d906      	bls.n	800749c <descatterTransferPayload+0x278>
 800748e:	4b1f      	ldr	r3, [pc, #124]	; (800750c <descatterTransferPayload+0x2e8>)
 8007490:	4a17      	ldr	r2, [pc, #92]	; (80074f0 <descatterTransferPayload+0x2cc>)
 8007492:	f240 51b1 	movw	r1, #1457	; 0x5b1
 8007496:	4817      	ldr	r0, [pc, #92]	; (80074f4 <descatterTransferPayload+0x2d0>)
 8007498:	f000 fcd4 	bl	8007e44 <__assert_func>
        CANARD_ASSERT(output_bit_offset <= 64);
 800749c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80074a0:	2b40      	cmp	r3, #64	; 0x40
 80074a2:	d906      	bls.n	80074b2 <descatterTransferPayload+0x28e>
 80074a4:	4b1a      	ldr	r3, [pc, #104]	; (8007510 <descatterTransferPayload+0x2ec>)
 80074a6:	4a12      	ldr	r2, [pc, #72]	; (80074f0 <descatterTransferPayload+0x2cc>)
 80074a8:	f240 51b2 	movw	r1, #1458	; 0x5b2
 80074ac:	4811      	ldr	r0, [pc, #68]	; (80074f4 <descatterTransferPayload+0x2d0>)
 80074ae:	f000 fcc9 	bl	8007e44 <__assert_func>
        CANARD_ASSERT(remaining_bit_length == 0);
 80074b2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d010      	beq.n	80074dc <descatterTransferPayload+0x2b8>
 80074ba:	4b16      	ldr	r3, [pc, #88]	; (8007514 <descatterTransferPayload+0x2f0>)
 80074bc:	4a0c      	ldr	r2, [pc, #48]	; (80074f0 <descatterTransferPayload+0x2cc>)
 80074be:	f240 51b3 	movw	r1, #1459	; 0x5b3
 80074c2:	480c      	ldr	r0, [pc, #48]	; (80074f4 <descatterTransferPayload+0x2d0>)
 80074c4:	f000 fcbe 	bl	8007e44 <__assert_func>
    }
    else                                                                    // Single frame
    {
        copyBitArray(&transfer->payload_head[0], bit_offset, bit_length, (uint8_t*) output, 0);
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	6898      	ldr	r0, [r3, #8]
 80074cc:	79fa      	ldrb	r2, [r7, #7]
 80074ce:	2300      	movs	r3, #0
 80074d0:	9300      	str	r3, [sp, #0]
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	68b9      	ldr	r1, [r7, #8]
 80074d6:	f7ff fe21 	bl	800711c <copyBitArray>
 80074da:	e000      	b.n	80074de <descatterTransferPayload+0x2ba>
    {
 80074dc:	bf00      	nop
    }

    return bit_length;
 80074de:	79fb      	ldrb	r3, [r7, #7]
 80074e0:	b21b      	sxth	r3, r3
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	3738      	adds	r7, #56	; 0x38
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}
 80074ea:	bf00      	nop
 80074ec:	080090c0 	.word	0x080090c0
 80074f0:	08009430 	.word	0x08009430
 80074f4:	08008eac 	.word	0x08008eac
 80074f8:	080090d0 	.word	0x080090d0
 80074fc:	080090e0 	.word	0x080090e0
 8007500:	080090f4 	.word	0x080090f4
 8007504:	0800911c 	.word	0x0800911c
 8007508:	08009144 	.word	0x08009144
 800750c:	0800916c 	.word	0x0800916c
 8007510:	0800919c 	.word	0x0800919c
 8007514:	080091b4 	.word	0x080091b4

08007518 <isBigEndian>:

CANARD_INTERNAL bool isBigEndian(void)
{
 8007518:	b480      	push	{r7}
 800751a:	b083      	sub	sp, #12
 800751c:	af00      	add	r7, sp, #0
    union
    {
        uint16_t a;
        uint8_t b[2];
    } u;
    u.a = 1;
 800751e:	2301      	movs	r3, #1
 8007520:	80bb      	strh	r3, [r7, #4]
    return u.b[1] == 1;                             // Some don't...
 8007522:	797b      	ldrb	r3, [r7, #5]
 8007524:	2b01      	cmp	r3, #1
 8007526:	bf0c      	ite	eq
 8007528:	2301      	moveq	r3, #1
 800752a:	2300      	movne	r3, #0
 800752c:	b2db      	uxtb	r3, r3
#endif
}
 800752e:	4618      	mov	r0, r3
 8007530:	370c      	adds	r7, #12
 8007532:	46bd      	mov	sp, r7
 8007534:	bc80      	pop	{r7}
 8007536:	4770      	bx	lr

08007538 <swapByteOrder>:

CANARD_INTERNAL void swapByteOrder(void* data, size_t size)
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b086      	sub	sp, #24
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
 8007540:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(data != NULL);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d106      	bne.n	8007556 <swapByteOrder+0x1e>
 8007548:	4b17      	ldr	r3, [pc, #92]	; (80075a8 <swapByteOrder+0x70>)
 800754a:	4a18      	ldr	r2, [pc, #96]	; (80075ac <swapByteOrder+0x74>)
 800754c:	f240 51ce 	movw	r1, #1486	; 0x5ce
 8007550:	4817      	ldr	r0, [pc, #92]	; (80075b0 <swapByteOrder+0x78>)
 8007552:	f000 fc77 	bl	8007e44 <__assert_func>

    uint8_t* const bytes = (uint8_t*) data;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	60fb      	str	r3, [r7, #12]

    size_t fwd = 0;
 800755a:	2300      	movs	r3, #0
 800755c:	617b      	str	r3, [r7, #20]
    size_t rev = size - 1;
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	3b01      	subs	r3, #1
 8007562:	613b      	str	r3, [r7, #16]

    while (fwd < rev)
 8007564:	e017      	b.n	8007596 <swapByteOrder+0x5e>
    {
        const uint8_t x = bytes[fwd];
 8007566:	68fa      	ldr	r2, [r7, #12]
 8007568:	697b      	ldr	r3, [r7, #20]
 800756a:	4413      	add	r3, r2
 800756c:	781b      	ldrb	r3, [r3, #0]
 800756e:	72fb      	strb	r3, [r7, #11]
        bytes[fwd] = bytes[rev];
 8007570:	68fa      	ldr	r2, [r7, #12]
 8007572:	693b      	ldr	r3, [r7, #16]
 8007574:	441a      	add	r2, r3
 8007576:	68f9      	ldr	r1, [r7, #12]
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	440b      	add	r3, r1
 800757c:	7812      	ldrb	r2, [r2, #0]
 800757e:	701a      	strb	r2, [r3, #0]
        bytes[rev] = x;
 8007580:	68fa      	ldr	r2, [r7, #12]
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	4413      	add	r3, r2
 8007586:	7afa      	ldrb	r2, [r7, #11]
 8007588:	701a      	strb	r2, [r3, #0]
        fwd++;
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	3301      	adds	r3, #1
 800758e:	617b      	str	r3, [r7, #20]
        rev--;
 8007590:	693b      	ldr	r3, [r7, #16]
 8007592:	3b01      	subs	r3, #1
 8007594:	613b      	str	r3, [r7, #16]
    while (fwd < rev)
 8007596:	697a      	ldr	r2, [r7, #20]
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	429a      	cmp	r2, r3
 800759c:	d3e3      	bcc.n	8007566 <swapByteOrder+0x2e>
    }
}
 800759e:	bf00      	nop
 80075a0:	3718      	adds	r7, #24
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}
 80075a6:	bf00      	nop
 80075a8:	080091d0 	.word	0x080091d0
 80075ac:	0800944c 	.word	0x0800944c
 80075b0:	08008eac 	.word	0x08008eac

080075b4 <crcAddByte>:

/*
 * CRC functions
 */
CANARD_INTERNAL uint16_t crcAddByte(uint16_t crc_val, uint8_t byte)
{
 80075b4:	b480      	push	{r7}
 80075b6:	b085      	sub	sp, #20
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	4603      	mov	r3, r0
 80075bc:	460a      	mov	r2, r1
 80075be:	80fb      	strh	r3, [r7, #6]
 80075c0:	4613      	mov	r3, r2
 80075c2:	717b      	strb	r3, [r7, #5]
    crc_val ^= (uint16_t) ((uint16_t) (byte) << 8U);
 80075c4:	797b      	ldrb	r3, [r7, #5]
 80075c6:	b29b      	uxth	r3, r3
 80075c8:	021b      	lsls	r3, r3, #8
 80075ca:	b29a      	uxth	r2, r3
 80075cc:	88fb      	ldrh	r3, [r7, #6]
 80075ce:	4053      	eors	r3, r2
 80075d0:	80fb      	strh	r3, [r7, #6]
    for (uint8_t j = 0; j < 8; j++)
 80075d2:	2300      	movs	r3, #0
 80075d4:	73fb      	strb	r3, [r7, #15]
 80075d6:	e012      	b.n	80075fe <crcAddByte+0x4a>
    {
        if (crc_val & 0x8000U)
 80075d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	da08      	bge.n	80075f2 <crcAddByte+0x3e>
        {
            crc_val = (uint16_t) ((uint16_t) (crc_val << 1U) ^ 0x1021U);
 80075e0:	88fb      	ldrh	r3, [r7, #6]
 80075e2:	005b      	lsls	r3, r3, #1
 80075e4:	b29b      	uxth	r3, r3
 80075e6:	f483 5381 	eor.w	r3, r3, #4128	; 0x1020
 80075ea:	f083 0301 	eor.w	r3, r3, #1
 80075ee:	80fb      	strh	r3, [r7, #6]
 80075f0:	e002      	b.n	80075f8 <crcAddByte+0x44>
        }
        else
        {
            crc_val = (uint16_t) (crc_val << 1U);
 80075f2:	88fb      	ldrh	r3, [r7, #6]
 80075f4:	005b      	lsls	r3, r3, #1
 80075f6:	80fb      	strh	r3, [r7, #6]
    for (uint8_t j = 0; j < 8; j++)
 80075f8:	7bfb      	ldrb	r3, [r7, #15]
 80075fa:	3301      	adds	r3, #1
 80075fc:	73fb      	strb	r3, [r7, #15]
 80075fe:	7bfb      	ldrb	r3, [r7, #15]
 8007600:	2b07      	cmp	r3, #7
 8007602:	d9e9      	bls.n	80075d8 <crcAddByte+0x24>
        }
    }
    return crc_val;
 8007604:	88fb      	ldrh	r3, [r7, #6]
}
 8007606:	4618      	mov	r0, r3
 8007608:	3714      	adds	r7, #20
 800760a:	46bd      	mov	sp, r7
 800760c:	bc80      	pop	{r7}
 800760e:	4770      	bx	lr

08007610 <crcAddSignature>:

CANARD_INTERNAL uint16_t crcAddSignature(uint16_t crc_val, uint64_t data_type_signature)
{
 8007610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007612:	b087      	sub	sp, #28
 8007614:	af00      	add	r7, sp, #0
 8007616:	4601      	mov	r1, r0
 8007618:	e9c7 2300 	strd	r2, r3, [r7]
 800761c:	460b      	mov	r3, r1
 800761e:	81fb      	strh	r3, [r7, #14]
    for (uint16_t shift_val = 0; shift_val < 64; shift_val = (uint16_t)(shift_val + 8U))
 8007620:	2300      	movs	r3, #0
 8007622:	82fb      	strh	r3, [r7, #22]
 8007624:	e01b      	b.n	800765e <crcAddSignature+0x4e>
    {
        crc_val = crcAddByte(crc_val, (uint8_t) (data_type_signature >> shift_val));
 8007626:	8af9      	ldrh	r1, [r7, #22]
 8007628:	e9d7 2300 	ldrd	r2, r3, [r7]
 800762c:	f1c1 0620 	rsb	r6, r1, #32
 8007630:	f1a1 0020 	sub.w	r0, r1, #32
 8007634:	fa22 f401 	lsr.w	r4, r2, r1
 8007638:	fa03 f606 	lsl.w	r6, r3, r6
 800763c:	4334      	orrs	r4, r6
 800763e:	fa23 f000 	lsr.w	r0, r3, r0
 8007642:	4304      	orrs	r4, r0
 8007644:	fa23 f501 	lsr.w	r5, r3, r1
 8007648:	b2e2      	uxtb	r2, r4
 800764a:	89fb      	ldrh	r3, [r7, #14]
 800764c:	4611      	mov	r1, r2
 800764e:	4618      	mov	r0, r3
 8007650:	f7ff ffb0 	bl	80075b4 <crcAddByte>
 8007654:	4603      	mov	r3, r0
 8007656:	81fb      	strh	r3, [r7, #14]
    for (uint16_t shift_val = 0; shift_val < 64; shift_val = (uint16_t)(shift_val + 8U))
 8007658:	8afb      	ldrh	r3, [r7, #22]
 800765a:	3308      	adds	r3, #8
 800765c:	82fb      	strh	r3, [r7, #22]
 800765e:	8afb      	ldrh	r3, [r7, #22]
 8007660:	2b3f      	cmp	r3, #63	; 0x3f
 8007662:	d9e0      	bls.n	8007626 <crcAddSignature+0x16>
    }
    return crc_val;
 8007664:	89fb      	ldrh	r3, [r7, #14]
}
 8007666:	4618      	mov	r0, r3
 8007668:	371c      	adds	r7, #28
 800766a:	46bd      	mov	sp, r7
 800766c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800766e <crcAdd>:

CANARD_INTERNAL uint16_t crcAdd(uint16_t crc_val, const uint8_t* bytes, size_t len)
{
 800766e:	b580      	push	{r7, lr}
 8007670:	b084      	sub	sp, #16
 8007672:	af00      	add	r7, sp, #0
 8007674:	4603      	mov	r3, r0
 8007676:	60b9      	str	r1, [r7, #8]
 8007678:	607a      	str	r2, [r7, #4]
 800767a:	81fb      	strh	r3, [r7, #14]
    while (len--)
 800767c:	e00a      	b.n	8007694 <crcAdd+0x26>
    {
        crc_val = crcAddByte(crc_val, *bytes++);
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	1c5a      	adds	r2, r3, #1
 8007682:	60ba      	str	r2, [r7, #8]
 8007684:	781a      	ldrb	r2, [r3, #0]
 8007686:	89fb      	ldrh	r3, [r7, #14]
 8007688:	4611      	mov	r1, r2
 800768a:	4618      	mov	r0, r3
 800768c:	f7ff ff92 	bl	80075b4 <crcAddByte>
 8007690:	4603      	mov	r3, r0
 8007692:	81fb      	strh	r3, [r7, #14]
    while (len--)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	1e5a      	subs	r2, r3, #1
 8007698:	607a      	str	r2, [r7, #4]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d1ef      	bne.n	800767e <crcAdd+0x10>
    }
    return crc_val;
 800769e:	89fb      	ldrh	r3, [r7, #14]
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3710      	adds	r7, #16
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}

080076a8 <initPoolAllocator>:
 *  Pool Allocator functions
 */
CANARD_INTERNAL void initPoolAllocator(CanardPoolAllocator* allocator,
                                       CanardPoolAllocatorBlock* buf,
                                       uint16_t buf_len)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b087      	sub	sp, #28
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	60f8      	str	r0, [r7, #12]
 80076b0:	60b9      	str	r1, [r7, #8]
 80076b2:	4613      	mov	r3, r2
 80076b4:	80fb      	strh	r3, [r7, #6]
    size_t current_index = 0;
 80076b6:	2300      	movs	r3, #0
 80076b8:	617b      	str	r3, [r7, #20]
    CanardPoolAllocatorBlock** current_block = &(allocator->free_list);
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	613b      	str	r3, [r7, #16]
    while (current_index < buf_len)
 80076be:	e00b      	b.n	80076d8 <initPoolAllocator+0x30>
    {
        *current_block = &buf[current_index];
 80076c0:	697b      	ldr	r3, [r7, #20]
 80076c2:	015b      	lsls	r3, r3, #5
 80076c4:	68ba      	ldr	r2, [r7, #8]
 80076c6:	441a      	add	r2, r3
 80076c8:	693b      	ldr	r3, [r7, #16]
 80076ca:	601a      	str	r2, [r3, #0]
        current_block = &((*current_block)->next);
 80076cc:	693b      	ldr	r3, [r7, #16]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	613b      	str	r3, [r7, #16]
        current_index++;
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	3301      	adds	r3, #1
 80076d6:	617b      	str	r3, [r7, #20]
    while (current_index < buf_len)
 80076d8:	88fb      	ldrh	r3, [r7, #6]
 80076da:	697a      	ldr	r2, [r7, #20]
 80076dc:	429a      	cmp	r2, r3
 80076de:	d3ef      	bcc.n	80076c0 <initPoolAllocator+0x18>
    }
    *current_block = NULL;
 80076e0:	693b      	ldr	r3, [r7, #16]
 80076e2:	2200      	movs	r2, #0
 80076e4:	601a      	str	r2, [r3, #0]

    allocator->statistics.capacity_blocks = buf_len;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	88fa      	ldrh	r2, [r7, #6]
 80076ea:	809a      	strh	r2, [r3, #4]
    allocator->statistics.current_usage_blocks = 0;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	2200      	movs	r2, #0
 80076f0:	80da      	strh	r2, [r3, #6]
    allocator->statistics.peak_usage_blocks = 0;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2200      	movs	r2, #0
 80076f6:	811a      	strh	r2, [r3, #8]
}
 80076f8:	bf00      	nop
 80076fa:	371c      	adds	r7, #28
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bc80      	pop	{r7}
 8007700:	4770      	bx	lr

08007702 <allocateBlock>:

CANARD_INTERNAL void* allocateBlock(CanardPoolAllocator* allocator)
{
 8007702:	b480      	push	{r7}
 8007704:	b085      	sub	sp, #20
 8007706:	af00      	add	r7, sp, #0
 8007708:	6078      	str	r0, [r7, #4]
    // Check if there are any blocks available in the free list.
    if (allocator->free_list == NULL)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d101      	bne.n	8007716 <allocateBlock+0x14>
    {
        return NULL;
 8007712:	2300      	movs	r3, #0
 8007714:	e018      	b.n	8007748 <allocateBlock+0x46>
    }

    // Take first available block and prepares next block for use.
    void* result = allocator->free_list;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	60fb      	str	r3, [r7, #12]
    allocator->free_list = allocator->free_list->next;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	681a      	ldr	r2, [r3, #0]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	601a      	str	r2, [r3, #0]

    // Update statistics
    allocator->statistics.current_usage_blocks++;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	88db      	ldrh	r3, [r3, #6]
 800772a:	3301      	adds	r3, #1
 800772c:	b29a      	uxth	r2, r3
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	80da      	strh	r2, [r3, #6]
    if (allocator->statistics.peak_usage_blocks < allocator->statistics.current_usage_blocks)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	891a      	ldrh	r2, [r3, #8]
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	88db      	ldrh	r3, [r3, #6]
 800773a:	429a      	cmp	r2, r3
 800773c:	d203      	bcs.n	8007746 <allocateBlock+0x44>
    {
        allocator->statistics.peak_usage_blocks = allocator->statistics.current_usage_blocks;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	88da      	ldrh	r2, [r3, #6]
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	811a      	strh	r2, [r3, #8]
    }

    return result;
 8007746:	68fb      	ldr	r3, [r7, #12]
}
 8007748:	4618      	mov	r0, r3
 800774a:	3714      	adds	r7, #20
 800774c:	46bd      	mov	sp, r7
 800774e:	bc80      	pop	{r7}
 8007750:	4770      	bx	lr
	...

08007754 <freeBlock>:

CANARD_INTERNAL void freeBlock(CanardPoolAllocator* allocator, void* p)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b084      	sub	sp, #16
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
    CanardPoolAllocatorBlock* block = (CanardPoolAllocatorBlock*) p;
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	60fb      	str	r3, [r7, #12]

    block->next = allocator->free_list;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681a      	ldr	r2, [r3, #0]
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	601a      	str	r2, [r3, #0]
    allocator->free_list = block;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	68fa      	ldr	r2, [r7, #12]
 800776e:	601a      	str	r2, [r3, #0]

    CANARD_ASSERT(allocator->statistics.current_usage_blocks > 0);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	88db      	ldrh	r3, [r3, #6]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d106      	bne.n	8007786 <freeBlock+0x32>
 8007778:	4b08      	ldr	r3, [pc, #32]	; (800779c <freeBlock+0x48>)
 800777a:	4a09      	ldr	r2, [pc, #36]	; (80077a0 <freeBlock+0x4c>)
 800777c:	f44f 61c7 	mov.w	r1, #1592	; 0x638
 8007780:	4808      	ldr	r0, [pc, #32]	; (80077a4 <freeBlock+0x50>)
 8007782:	f000 fb5f 	bl	8007e44 <__assert_func>
    allocator->statistics.current_usage_blocks--;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	88db      	ldrh	r3, [r3, #6]
 800778a:	3b01      	subs	r3, #1
 800778c:	b29a      	uxth	r2, r3
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	80da      	strh	r2, [r3, #6]
}
 8007792:	bf00      	nop
 8007794:	3710      	adds	r7, #16
 8007796:	46bd      	mov	sp, r7
 8007798:	bd80      	pop	{r7, pc}
 800779a:	bf00      	nop
 800779c:	080091e4 	.word	0x080091e4
 80077a0:	0800945c 	.word	0x0800945c
 80077a4:	08008eac 	.word	0x08008eac

080077a8 <isFramePriorityHigher>:

static bool g_abort_tx_on_error = false;


static bool isFramePriorityHigher(uint32_t a, uint32_t b)
{
 80077a8:	b480      	push	{r7}
 80077aa:	b089      	sub	sp, #36	; 0x24
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
 80077b0:	6039      	str	r1, [r7, #0]
    const uint32_t clean_a = a & CANARD_CAN_EXT_ID_MASK;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 80077b8:	61fb      	str	r3, [r7, #28]
    const uint32_t clean_b = b & CANARD_CAN_EXT_ID_MASK;
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 80077c0:	61bb      	str	r3, [r7, #24]

    /*
     * STD vs EXT - if 11 most significant bits are the same, EXT loses.
     */
    const bool ext_a = (a & CANARD_CAN_FRAME_EFF) != 0;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	0fdb      	lsrs	r3, r3, #31
 80077c6:	75fb      	strb	r3, [r7, #23]
    const bool ext_b = (b & CANARD_CAN_FRAME_EFF) != 0;
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	0fdb      	lsrs	r3, r3, #31
 80077cc:	75bb      	strb	r3, [r7, #22]
    if (ext_a != ext_b)
 80077ce:	7dfa      	ldrb	r2, [r7, #23]
 80077d0:	7dbb      	ldrb	r3, [r7, #22]
 80077d2:	429a      	cmp	r2, r3
 80077d4:	d01d      	beq.n	8007812 <isFramePriorityHigher+0x6a>
    {
        const uint32_t arb11_a = ext_a ? (clean_a >> 18U) : clean_a;
 80077d6:	7dfb      	ldrb	r3, [r7, #23]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d002      	beq.n	80077e2 <isFramePriorityHigher+0x3a>
 80077dc:	69fb      	ldr	r3, [r7, #28]
 80077de:	0c9b      	lsrs	r3, r3, #18
 80077e0:	e000      	b.n	80077e4 <isFramePriorityHigher+0x3c>
 80077e2:	69fb      	ldr	r3, [r7, #28]
 80077e4:	613b      	str	r3, [r7, #16]
        const uint32_t arb11_b = ext_b ? (clean_b >> 18U) : clean_b;
 80077e6:	7dbb      	ldrb	r3, [r7, #22]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d002      	beq.n	80077f2 <isFramePriorityHigher+0x4a>
 80077ec:	69bb      	ldr	r3, [r7, #24]
 80077ee:	0c9b      	lsrs	r3, r3, #18
 80077f0:	e000      	b.n	80077f4 <isFramePriorityHigher+0x4c>
 80077f2:	69bb      	ldr	r3, [r7, #24]
 80077f4:	60fb      	str	r3, [r7, #12]
        if (arb11_a != arb11_b)
 80077f6:	693a      	ldr	r2, [r7, #16]
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	429a      	cmp	r2, r3
 80077fc:	d007      	beq.n	800780e <isFramePriorityHigher+0x66>
        {
            return arb11_a < arb11_b;
 80077fe:	693a      	ldr	r2, [r7, #16]
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	429a      	cmp	r2, r3
 8007804:	bf34      	ite	cc
 8007806:	2301      	movcc	r3, #1
 8007808:	2300      	movcs	r3, #0
 800780a:	b2db      	uxtb	r3, r3
 800780c:	e022      	b.n	8007854 <isFramePriorityHigher+0xac>
        }
        else
        {
            return ext_b;
 800780e:	7dbb      	ldrb	r3, [r7, #22]
 8007810:	e020      	b.n	8007854 <isFramePriorityHigher+0xac>
    }

    /*
     * RTR vs Data frame - if frame identifiers and frame types are the same, RTR loses.
     */
    const bool rtr_a = (a & CANARD_CAN_FRAME_RTR) != 0;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007818:	2b00      	cmp	r3, #0
 800781a:	bf14      	ite	ne
 800781c:	2301      	movne	r3, #1
 800781e:	2300      	moveq	r3, #0
 8007820:	757b      	strb	r3, [r7, #21]
    const bool rtr_b = (b & CANARD_CAN_FRAME_RTR) != 0;
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007828:	2b00      	cmp	r3, #0
 800782a:	bf14      	ite	ne
 800782c:	2301      	movne	r3, #1
 800782e:	2300      	moveq	r3, #0
 8007830:	753b      	strb	r3, [r7, #20]
    if ((clean_a == clean_b) && (rtr_a != rtr_b))
 8007832:	69fa      	ldr	r2, [r7, #28]
 8007834:	69bb      	ldr	r3, [r7, #24]
 8007836:	429a      	cmp	r2, r3
 8007838:	d105      	bne.n	8007846 <isFramePriorityHigher+0x9e>
 800783a:	7d7a      	ldrb	r2, [r7, #21]
 800783c:	7d3b      	ldrb	r3, [r7, #20]
 800783e:	429a      	cmp	r2, r3
 8007840:	d001      	beq.n	8007846 <isFramePriorityHigher+0x9e>
    {
        return rtr_b;
 8007842:	7d3b      	ldrb	r3, [r7, #20]
 8007844:	e006      	b.n	8007854 <isFramePriorityHigher+0xac>
    }

    /*
     * Plain ID arbitration - greater value loses.
     */
    return clean_a < clean_b;
 8007846:	69fa      	ldr	r2, [r7, #28]
 8007848:	69bb      	ldr	r3, [r7, #24]
 800784a:	429a      	cmp	r2, r3
 800784c:	bf34      	ite	cc
 800784e:	2301      	movcc	r3, #1
 8007850:	2300      	movcs	r3, #0
 8007852:	b2db      	uxtb	r3, r3
}
 8007854:	4618      	mov	r0, r3
 8007856:	3724      	adds	r7, #36	; 0x24
 8007858:	46bd      	mov	sp, r7
 800785a:	bc80      	pop	{r7}
 800785c:	4770      	bx	lr

0800785e <convertFrameIDCanardToRegister>:

/// Converts libcanard ID value into the bxCAN TX ID register format.
static uint32_t convertFrameIDCanardToRegister(const uint32_t id)
{
 800785e:	b480      	push	{r7}
 8007860:	b085      	sub	sp, #20
 8007862:	af00      	add	r7, sp, #0
 8007864:	6078      	str	r0, [r7, #4]
    uint32_t out = 0;
 8007866:	2300      	movs	r3, #0
 8007868:	60fb      	str	r3, [r7, #12]

    if (id & CANARD_CAN_FRAME_EFF)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2b00      	cmp	r3, #0
 800786e:	da05      	bge.n	800787c <convertFrameIDCanardToRegister+0x1e>
    {
        out = ((id & CANARD_CAN_EXT_ID_MASK) << 3U) | CANARD_STM32_CAN_TIR_IDE;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	00db      	lsls	r3, r3, #3
 8007874:	f043 0304 	orr.w	r3, r3, #4
 8007878:	60fb      	str	r3, [r7, #12]
 800787a:	e002      	b.n	8007882 <convertFrameIDCanardToRegister+0x24>
    }
    else
    {
        out = ((id & CANARD_CAN_STD_ID_MASK) << 21U);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	055b      	lsls	r3, r3, #21
 8007880:	60fb      	str	r3, [r7, #12]
    }

    if (id & CANARD_CAN_FRAME_RTR)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007888:	2b00      	cmp	r3, #0
 800788a:	d003      	beq.n	8007894 <convertFrameIDCanardToRegister+0x36>
    {
        out |= CANARD_STM32_CAN_TIR_RTR;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f043 0302 	orr.w	r3, r3, #2
 8007892:	60fb      	str	r3, [r7, #12]
    }

    return out;
 8007894:	68fb      	ldr	r3, [r7, #12]
}
 8007896:	4618      	mov	r0, r3
 8007898:	3714      	adds	r7, #20
 800789a:	46bd      	mov	sp, r7
 800789c:	bc80      	pop	{r7}
 800789e:	4770      	bx	lr

080078a0 <convertFrameIDRegisterToCanard>:

/// Converts bxCAN TX/RX (sic! both RX/TX are supported) ID register value into the libcanard ID format.
static uint32_t convertFrameIDRegisterToCanard(const uint32_t id)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b085      	sub	sp, #20
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
#if (CANARD_STM32_CAN_TIR_RTR != CANARD_STM32_CAN_RIR_RTR) ||\
    (CANARD_STM32_CAN_TIR_IDE != CANARD_STM32_CAN_RIR_IDE)
# error "RIR bits do not match TIR bits, TIR --> libcanard conversion is not possible"
#endif

    uint32_t out = 0;
 80078a8:	2300      	movs	r3, #0
 80078aa:	60fb      	str	r3, [r7, #12]

    if ((id & CANARD_STM32_CAN_RIR_IDE) == 0)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	f003 0304 	and.w	r3, r3, #4
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d103      	bne.n	80078be <convertFrameIDRegisterToCanard+0x1e>
    {
        out = (CANARD_CAN_STD_ID_MASK & (id >> 21U));
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	0d5b      	lsrs	r3, r3, #21
 80078ba:	60fb      	str	r3, [r7, #12]
 80078bc:	e004      	b.n	80078c8 <convertFrameIDRegisterToCanard+0x28>
    }
    else
    {
        out = (CANARD_CAN_EXT_ID_MASK & (id >> 3U)) | CANARD_CAN_FRAME_EFF;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	08db      	lsrs	r3, r3, #3
 80078c2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80078c6:	60fb      	str	r3, [r7, #12]
    }

    if ((id & CANARD_STM32_CAN_RIR_RTR) != 0)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	f003 0302 	and.w	r3, r3, #2
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d003      	beq.n	80078da <convertFrameIDRegisterToCanard+0x3a>
    {
        out |= CANARD_CAN_FRAME_RTR;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80078d8:	60fb      	str	r3, [r7, #12]
    }

    return out;
 80078da:	68fb      	ldr	r3, [r7, #12]
}
 80078dc:	4618      	mov	r0, r3
 80078de:	3714      	adds	r7, #20
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bc80      	pop	{r7}
 80078e4:	4770      	bx	lr
	...

080078e8 <waitMSRINAKBitStateChange>:


static bool waitMSRINAKBitStateChange(volatile const CanardSTM32CANType* const bxcan, const bool target_state)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b085      	sub	sp, #20
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
 80078f0:	460b      	mov	r3, r1
 80078f2:	70fb      	strb	r3, [r7, #3]
     *  3 bit - inter frame space
     * This adds up to 11; therefore, it is not really necessary to wait longer than a few frame TX intervals.
     */
    static const uint16_t TimeoutMilliseconds = 1000;

    for (uint16_t wait_ack = 0; wait_ack < TimeoutMilliseconds; wait_ack++)
 80078f4:	2300      	movs	r3, #0
 80078f6:	81fb      	strh	r3, [r7, #14]
 80078f8:	e011      	b.n	800791e <waitMSRINAKBitStateChange+0x36>
    {
        const bool state = (bxcan->MSR & CANARD_STM32_CAN_MSR_INAK) != 0;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	685b      	ldr	r3, [r3, #4]
 80078fe:	f003 0301 	and.w	r3, r3, #1
 8007902:	2b00      	cmp	r3, #0
 8007904:	bf14      	ite	ne
 8007906:	2301      	movne	r3, #1
 8007908:	2300      	moveq	r3, #0
 800790a:	737b      	strb	r3, [r7, #13]
        if (state == target_state)
 800790c:	7b7a      	ldrb	r2, [r7, #13]
 800790e:	78fb      	ldrb	r3, [r7, #3]
 8007910:	429a      	cmp	r2, r3
 8007912:	d101      	bne.n	8007918 <waitMSRINAKBitStateChange+0x30>
        {
            return true;
 8007914:	2301      	movs	r3, #1
 8007916:	e008      	b.n	800792a <waitMSRINAKBitStateChange+0x42>
    for (uint16_t wait_ack = 0; wait_ack < TimeoutMilliseconds; wait_ack++)
 8007918:	89fb      	ldrh	r3, [r7, #14]
 800791a:	3301      	adds	r3, #1
 800791c:	81fb      	strh	r3, [r7, #14]
 800791e:	4b05      	ldr	r3, [pc, #20]	; (8007934 <waitMSRINAKBitStateChange+0x4c>)
 8007920:	881b      	ldrh	r3, [r3, #0]
 8007922:	89fa      	ldrh	r2, [r7, #14]
 8007924:	429a      	cmp	r2, r3
 8007926:	d3e8      	bcc.n	80078fa <waitMSRINAKBitStateChange+0x12>
        //usleep(1000);           // TODO: This function may be missing on some platforms


    }

    return false;
 8007928:	2300      	movs	r3, #0
}
 800792a:	4618      	mov	r0, r3
 800792c:	3714      	adds	r7, #20
 800792e:	46bd      	mov	sp, r7
 8007930:	bc80      	pop	{r7}
 8007932:	4770      	bx	lr
 8007934:	08009466 	.word	0x08009466

08007938 <processErrorStatus>:


static void processErrorStatus(void)
{
 8007938:	b490      	push	{r4, r7}
 800793a:	b082      	sub	sp, #8
 800793c:	af00      	add	r7, sp, #0
    /*
     * Aborting TX transmissions if abort on error was requested
     * Updating error counter
     */
    const uint8_t lec = (uint8_t)((BXCAN->ESR & CANARD_STM32_CAN_ESR_LEC_MASK) >> CANARD_STM32_CAN_ESR_LEC_SHIFT);
 800793e:	4b14      	ldr	r3, [pc, #80]	; (8007990 <processErrorStatus+0x58>)
 8007940:	699b      	ldr	r3, [r3, #24]
 8007942:	091b      	lsrs	r3, r3, #4
 8007944:	b2db      	uxtb	r3, r3
 8007946:	f003 0307 	and.w	r3, r3, #7
 800794a:	71fb      	strb	r3, [r7, #7]

    if (lec != 0)
 800794c:	79fb      	ldrb	r3, [r7, #7]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d018      	beq.n	8007984 <processErrorStatus+0x4c>
    {
        BXCAN->ESR = 0;                 // This action does only affect the LEC bits, other bits are read only!
 8007952:	4b0f      	ldr	r3, [pc, #60]	; (8007990 <processErrorStatus+0x58>)
 8007954:	2200      	movs	r2, #0
 8007956:	619a      	str	r2, [r3, #24]
        g_stats.error_count++;
 8007958:	4b0e      	ldr	r3, [pc, #56]	; (8007994 <processErrorStatus+0x5c>)
 800795a:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800795e:	1c4b      	adds	r3, r1, #1
 8007960:	f142 0400 	adc.w	r4, r2, #0
 8007964:	4a0b      	ldr	r2, [pc, #44]	; (8007994 <processErrorStatus+0x5c>)
 8007966:	e9c2 3402 	strd	r3, r4, [r2, #8]

        // Abort pending transmissions if auto abort on error is enabled, or if we're in bus off mode
        if (g_abort_tx_on_error || (BXCAN->ESR & CANARD_STM32_CAN_ESR_BOFF))
 800796a:	4b0b      	ldr	r3, [pc, #44]	; (8007998 <processErrorStatus+0x60>)
 800796c:	781b      	ldrb	r3, [r3, #0]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d105      	bne.n	800797e <processErrorStatus+0x46>
 8007972:	4b07      	ldr	r3, [pc, #28]	; (8007990 <processErrorStatus+0x58>)
 8007974:	699b      	ldr	r3, [r3, #24]
 8007976:	f003 0304 	and.w	r3, r3, #4
 800797a:	2b00      	cmp	r3, #0
 800797c:	d002      	beq.n	8007984 <processErrorStatus+0x4c>
        {
            BXCAN->TSR = CANARD_STM32_CAN_TSR_ABRQ0 | CANARD_STM32_CAN_TSR_ABRQ1 | CANARD_STM32_CAN_TSR_ABRQ2;
 800797e:	4b04      	ldr	r3, [pc, #16]	; (8007990 <processErrorStatus+0x58>)
 8007980:	4a06      	ldr	r2, [pc, #24]	; (800799c <processErrorStatus+0x64>)
 8007982:	609a      	str	r2, [r3, #8]
        }
    }
}
 8007984:	bf00      	nop
 8007986:	3708      	adds	r7, #8
 8007988:	46bd      	mov	sp, r7
 800798a:	bc90      	pop	{r4, r7}
 800798c:	4770      	bx	lr
 800798e:	bf00      	nop
 8007990:	40006400 	.word	0x40006400
 8007994:	20001e50 	.word	0x20001e50
 8007998:	20001e60 	.word	0x20001e60
 800799c:	00808080 	.word	0x00808080

080079a0 <canardSTM32Init>:


int16_t canardSTM32Init(const CanardSTM32CANTimings* const timings,
                        const CanardSTM32IfaceMode iface_mode)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b084      	sub	sp, #16
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
 80079a8:	460b      	mov	r3, r1
 80079aa:	70fb      	strb	r3, [r7, #3]
    /*
     * Paranoia time.
     */
    if ((iface_mode != CanardSTM32IfaceModeNormal) &&
 80079ac:	78fb      	ldrb	r3, [r7, #3]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d008      	beq.n	80079c4 <canardSTM32Init+0x24>
 80079b2:	78fb      	ldrb	r3, [r7, #3]
 80079b4:	2b01      	cmp	r3, #1
 80079b6:	d005      	beq.n	80079c4 <canardSTM32Init+0x24>
        (iface_mode != CanardSTM32IfaceModeSilent) &&
 80079b8:	78fb      	ldrb	r3, [r7, #3]
 80079ba:	2b02      	cmp	r3, #2
 80079bc:	d002      	beq.n	80079c4 <canardSTM32Init+0x24>
        (iface_mode != CanardSTM32IfaceModeAutomaticTxAbortOnError))
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 80079be:	f06f 0301 	mvn.w	r3, #1
 80079c2:	e0dd      	b.n	8007b80 <canardSTM32Init+0x1e0>
    }

    if ((timings == NULL) ||
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d020      	beq.n	8007a0c <canardSTM32Init+0x6c>
        (timings->bit_rate_prescaler < 1) || (timings->bit_rate_prescaler > 1024) ||
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	881b      	ldrh	r3, [r3, #0]
    if ((timings == NULL) ||
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d01c      	beq.n	8007a0c <canardSTM32Init+0x6c>
        (timings->bit_rate_prescaler < 1) || (timings->bit_rate_prescaler > 1024) ||
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	881b      	ldrh	r3, [r3, #0]
 80079d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079da:	d817      	bhi.n	8007a0c <canardSTM32Init+0x6c>
        (timings->max_resynchronization_jump_width < 1) || (timings->max_resynchronization_jump_width > 4) ||
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	791b      	ldrb	r3, [r3, #4]
        (timings->bit_rate_prescaler < 1) || (timings->bit_rate_prescaler > 1024) ||
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d013      	beq.n	8007a0c <canardSTM32Init+0x6c>
        (timings->max_resynchronization_jump_width < 1) || (timings->max_resynchronization_jump_width > 4) ||
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	791b      	ldrb	r3, [r3, #4]
 80079e8:	2b04      	cmp	r3, #4
 80079ea:	d80f      	bhi.n	8007a0c <canardSTM32Init+0x6c>
        (timings->bit_segment_1 < 1) || (timings->bit_segment_1 > 16) ||
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	789b      	ldrb	r3, [r3, #2]
        (timings->max_resynchronization_jump_width < 1) || (timings->max_resynchronization_jump_width > 4) ||
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d00b      	beq.n	8007a0c <canardSTM32Init+0x6c>
        (timings->bit_segment_1 < 1) || (timings->bit_segment_1 > 16) ||
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	789b      	ldrb	r3, [r3, #2]
 80079f8:	2b10      	cmp	r3, #16
 80079fa:	d807      	bhi.n	8007a0c <canardSTM32Init+0x6c>
        (timings->bit_segment_2 < 1) || (timings->bit_segment_2 > 8))
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	78db      	ldrb	r3, [r3, #3]
        (timings->bit_segment_1 < 1) || (timings->bit_segment_1 > 16) ||
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d003      	beq.n	8007a0c <canardSTM32Init+0x6c>
        (timings->bit_segment_2 < 1) || (timings->bit_segment_2 > 8))
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	78db      	ldrb	r3, [r3, #3]
 8007a08:	2b08      	cmp	r3, #8
 8007a0a:	d902      	bls.n	8007a12 <canardSTM32Init+0x72>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8007a0c:	f06f 0301 	mvn.w	r3, #1
 8007a10:	e0b6      	b.n	8007b80 <canardSTM32Init+0x1e0>
    }

    /*
     * Initial setup
     */
    memset(&g_stats, 0, sizeof(g_stats));
 8007a12:	2210      	movs	r2, #16
 8007a14:	2100      	movs	r1, #0
 8007a16:	485c      	ldr	r0, [pc, #368]	; (8007b88 <canardSTM32Init+0x1e8>)
 8007a18:	f000 fa79 	bl	8007f0e <memset>

    g_abort_tx_on_error = (iface_mode == CanardSTM32IfaceModeAutomaticTxAbortOnError);
 8007a1c:	78fb      	ldrb	r3, [r7, #3]
 8007a1e:	2b02      	cmp	r3, #2
 8007a20:	bf0c      	ite	eq
 8007a22:	2301      	moveq	r3, #1
 8007a24:	2300      	movne	r3, #0
 8007a26:	b2da      	uxtb	r2, r3
 8007a28:	4b58      	ldr	r3, [pc, #352]	; (8007b8c <canardSTM32Init+0x1ec>)
 8007a2a:	701a      	strb	r2, [r3, #0]
        return -CANARD_STM32_ERROR_MSR_INAK_NOT_SET;
    }
    // CAN1 will be left in the initialization mode forever, in this mode it does not affect the bus at all.
#endif

    BXCAN->IER = 0;                                             // We need no interrupts
 8007a2c:	4b58      	ldr	r3, [pc, #352]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007a2e:	2200      	movs	r2, #0
 8007a30:	615a      	str	r2, [r3, #20]
    BXCAN->MCR &= ~CANARD_STM32_CAN_MCR_SLEEP;                  // Exit sleep mode
 8007a32:	4b57      	ldr	r3, [pc, #348]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	4a56      	ldr	r2, [pc, #344]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007a38:	f023 0302 	bic.w	r3, r3, #2
 8007a3c:	6013      	str	r3, [r2, #0]
    BXCAN->MCR |= CANARD_STM32_CAN_MCR_INRQ;                    // Request init
 8007a3e:	4b54      	ldr	r3, [pc, #336]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	4a53      	ldr	r2, [pc, #332]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007a44:	f043 0301 	orr.w	r3, r3, #1
 8007a48:	6013      	str	r3, [r2, #0]

    if (!waitMSRINAKBitStateChange(BXCAN, true))                // Wait for synchronization
 8007a4a:	2101      	movs	r1, #1
 8007a4c:	4850      	ldr	r0, [pc, #320]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007a4e:	f7ff ff4b 	bl	80078e8 <waitMSRINAKBitStateChange>
 8007a52:	4603      	mov	r3, r0
 8007a54:	f083 0301 	eor.w	r3, r3, #1
 8007a58:	b2db      	uxtb	r3, r3
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d006      	beq.n	8007a6c <canardSTM32Init+0xcc>
    {
        BXCAN->MCR = CANARD_STM32_CAN_MCR_RESET;
 8007a5e:	4b4c      	ldr	r3, [pc, #304]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007a60:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007a64:	601a      	str	r2, [r3, #0]
        return -CANARD_STM32_ERROR_MSR_INAK_NOT_SET;
 8007a66:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 8007a6a:	e089      	b.n	8007b80 <canardSTM32Init+0x1e0>
    }

    /*
     * Hardware initialization (the hardware has already confirmed initialization mode, see above)
     */
    BXCAN->MCR = CANARD_STM32_CAN_MCR_ABOM | CANARD_STM32_CAN_MCR_AWUM | CANARD_STM32_CAN_MCR_INRQ;  // RM page 648
 8007a6c:	4b48      	ldr	r3, [pc, #288]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007a6e:	2261      	movs	r2, #97	; 0x61
 8007a70:	601a      	str	r2, [r3, #0]

    BXCAN->BTR = (((timings->max_resynchronization_jump_width - 1U) &    3U) << 24U) |
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	791b      	ldrb	r3, [r3, #4]
 8007a76:	3b01      	subs	r3, #1
 8007a78:	061b      	lsls	r3, r3, #24
 8007a7a:	f003 7240 	and.w	r2, r3, #50331648	; 0x3000000
                 (((timings->bit_segment_1 - 1U)                    &   15U) << 16U) |
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	789b      	ldrb	r3, [r3, #2]
 8007a82:	3b01      	subs	r3, #1
 8007a84:	041b      	lsls	r3, r3, #16
 8007a86:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    BXCAN->BTR = (((timings->max_resynchronization_jump_width - 1U) &    3U) << 24U) |
 8007a8a:	431a      	orrs	r2, r3
                 (((timings->bit_segment_2 - 1U)                    &    7U) << 20U) |
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	78db      	ldrb	r3, [r3, #3]
 8007a90:	3b01      	subs	r3, #1
 8007a92:	051b      	lsls	r3, r3, #20
 8007a94:	f403 03e0 	and.w	r3, r3, #7340032	; 0x700000
                 (((timings->bit_segment_1 - 1U)                    &   15U) << 16U) |
 8007a98:	431a      	orrs	r2, r3
                 ((timings->bit_rate_prescaler - 1U)                & 1023U) |
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	881b      	ldrh	r3, [r3, #0]
 8007a9e:	3b01      	subs	r3, #1
 8007aa0:	f3c3 0309 	ubfx	r3, r3, #0, #10
                 (((timings->bit_segment_2 - 1U)                    &    7U) << 20U) |
 8007aa4:	4313      	orrs	r3, r2
                 ((iface_mode == CanardSTM32IfaceModeSilent) ? CANARD_STM32_CAN_BTR_SILM : 0);
 8007aa6:	78fa      	ldrb	r2, [r7, #3]
 8007aa8:	2a01      	cmp	r2, #1
 8007aaa:	d102      	bne.n	8007ab2 <canardSTM32Init+0x112>
 8007aac:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007ab0:	e000      	b.n	8007ab4 <canardSTM32Init+0x114>
 8007ab2:	2200      	movs	r2, #0
    BXCAN->BTR = (((timings->max_resynchronization_jump_width - 1U) &    3U) << 24U) |
 8007ab4:	4936      	ldr	r1, [pc, #216]	; (8007b90 <canardSTM32Init+0x1f0>)
                 ((timings->bit_rate_prescaler - 1U)                & 1023U) |
 8007ab6:	4313      	orrs	r3, r2
    BXCAN->BTR = (((timings->max_resynchronization_jump_width - 1U) &    3U) << 24U) |
 8007ab8:	61cb      	str	r3, [r1, #28]

    CANARD_ASSERT(0 == BXCAN->IER);             // Making sure the iterrupts are indeed disabled
 8007aba:	4b35      	ldr	r3, [pc, #212]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007abc:	695b      	ldr	r3, [r3, #20]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d005      	beq.n	8007ace <canardSTM32Init+0x12e>
 8007ac2:	4b34      	ldr	r3, [pc, #208]	; (8007b94 <canardSTM32Init+0x1f4>)
 8007ac4:	4a34      	ldr	r2, [pc, #208]	; (8007b98 <canardSTM32Init+0x1f8>)
 8007ac6:	21ea      	movs	r1, #234	; 0xea
 8007ac8:	4834      	ldr	r0, [pc, #208]	; (8007b9c <canardSTM32Init+0x1fc>)
 8007aca:	f000 f9bb 	bl	8007e44 <__assert_func>

    BXCAN->MCR &= ~CANARD_STM32_CAN_MCR_INRQ;   // Leave init mode
 8007ace:	4b30      	ldr	r3, [pc, #192]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4a2f      	ldr	r2, [pc, #188]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007ad4:	f023 0301 	bic.w	r3, r3, #1
 8007ad8:	6013      	str	r3, [r2, #0]

    if (!waitMSRINAKBitStateChange(BXCAN, false))
 8007ada:	2100      	movs	r1, #0
 8007adc:	482c      	ldr	r0, [pc, #176]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007ade:	f7ff ff03 	bl	80078e8 <waitMSRINAKBitStateChange>
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	f083 0301 	eor.w	r3, r3, #1
 8007ae8:	b2db      	uxtb	r3, r3
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d005      	beq.n	8007afa <canardSTM32Init+0x15a>
    {
        BXCAN->MCR = CANARD_STM32_CAN_MCR_RESET;
 8007aee:	4b28      	ldr	r3, [pc, #160]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007af0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007af4:	601a      	str	r2, [r3, #0]
        return -CANARD_STM32_ERROR_MSR_INAK_NOT_CLEARED;
 8007af6:	4b2a      	ldr	r3, [pc, #168]	; (8007ba0 <canardSTM32Init+0x200>)
 8007af8:	e042      	b.n	8007b80 <canardSTM32Init+0x1e0>
     * CAN2 filters are offset by 14.
     * We use 14 filters at most always which simplifies the code and ensures compatibility with all
     * MCU within the STM32 family.
     */
    {
        uint32_t fmr = CANARD_STM32_CAN1->FMR & 0xFFFFC0F1U;
 8007afa:	4b25      	ldr	r3, [pc, #148]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007afc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007b00:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007b04:	f023 030e 	bic.w	r3, r3, #14
 8007b08:	60fb      	str	r3, [r7, #12]
        fmr |= CANARD_STM32_NUM_ACCEPTANCE_FILTERS << 8U;                // CAN2 start bank = 14 (if CAN2 is present)
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	f443 6360 	orr.w	r3, r3, #3584	; 0xe00
 8007b10:	60fb      	str	r3, [r7, #12]
        CANARD_STM32_CAN1->FMR = fmr | CANARD_STM32_CAN_FMR_FINIT;
 8007b12:	4a1f      	ldr	r2, [pc, #124]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f043 0301 	orr.w	r3, r3, #1
 8007b1a:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    }

    CANARD_ASSERT(((CANARD_STM32_CAN1->FMR >> 8U) & 0x3FU) == CANARD_STM32_NUM_ACCEPTANCE_FILTERS);
 8007b1e:	4b1c      	ldr	r3, [pc, #112]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007b20:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007b24:	0a1b      	lsrs	r3, r3, #8
 8007b26:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007b2a:	2b0e      	cmp	r3, #14
 8007b2c:	d006      	beq.n	8007b3c <canardSTM32Init+0x19c>
 8007b2e:	4b1d      	ldr	r3, [pc, #116]	; (8007ba4 <canardSTM32Init+0x204>)
 8007b30:	4a19      	ldr	r2, [pc, #100]	; (8007b98 <canardSTM32Init+0x1f8>)
 8007b32:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007b36:	4819      	ldr	r0, [pc, #100]	; (8007b9c <canardSTM32Init+0x1fc>)
 8007b38:	f000 f984 	bl	8007e44 <__assert_func>

    CANARD_STM32_CAN1->FM1R = 0;                                        // Indentifier Mask mode
 8007b3c:	4b14      	ldr	r3, [pc, #80]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007b3e:	2200      	movs	r2, #0
 8007b40:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    CANARD_STM32_CAN1->FS1R = 0x0FFFFFFF;                               // All 32-bit
 8007b44:	4b12      	ldr	r3, [pc, #72]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007b46:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 8007b4a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

    // Filters are alternating between FIFO0 and FIFO1 in order to equalize the load.
    // This will cause occasional priority inversion and frame reordering on reception,
    // but that is acceptable for UAVCAN, and a majority of other protocols will tolerate
    // this too, since there will be no reordering within the same CAN ID.
    CANARD_STM32_CAN1->FFA1R = 0x0AAAAAAA;
 8007b4e:	4b10      	ldr	r3, [pc, #64]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007b50:	4a15      	ldr	r2, [pc, #84]	; (8007ba8 <canardSTM32Init+0x208>)
 8007b52:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
#if CANARD_STM32_USE_CAN2
    CANARD_STM32_CAN1->FilterRegister[CANARD_STM32_NUM_ACCEPTANCE_FILTERS].FR1 = 0;
    CANARD_STM32_CAN1->FilterRegister[CANARD_STM32_NUM_ACCEPTANCE_FILTERS].FR2 = 0;
    CANARD_STM32_CAN1->FA1R = (1 << CANARD_STM32_NUM_ACCEPTANCE_FILTERS);  // One filter enabled
#else
    CANARD_STM32_CAN1->FilterRegister[0].FR1 = 0;
 8007b56:	4b0e      	ldr	r3, [pc, #56]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007b58:	2200      	movs	r2, #0
 8007b5a:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
    CANARD_STM32_CAN1->FilterRegister[0].FR2 = 0;
 8007b5e:	4b0c      	ldr	r3, [pc, #48]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007b60:	2200      	movs	r2, #0
 8007b62:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244
    CANARD_STM32_CAN1->FA1R = 1;                                        // One filter enabled
 8007b66:	4b0a      	ldr	r3, [pc, #40]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007b68:	2201      	movs	r2, #1
 8007b6a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
#endif

    CANARD_STM32_CAN1->FMR &= ~CANARD_STM32_CAN_FMR_FINIT;              // Leave initialization mode
 8007b6e:	4b08      	ldr	r3, [pc, #32]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007b70:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007b74:	4a06      	ldr	r2, [pc, #24]	; (8007b90 <canardSTM32Init+0x1f0>)
 8007b76:	f023 0301 	bic.w	r3, r3, #1
 8007b7a:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    return 0;
 8007b7e:	2300      	movs	r3, #0
}
 8007b80:	4618      	mov	r0, r3
 8007b82:	3710      	adds	r7, #16
 8007b84:	46bd      	mov	sp, r7
 8007b86:	bd80      	pop	{r7, pc}
 8007b88:	20001e50 	.word	0x20001e50
 8007b8c:	20001e60 	.word	0x20001e60
 8007b90:	40006400 	.word	0x40006400
 8007b94:	08009214 	.word	0x08009214
 8007b98:	08009468 	.word	0x08009468
 8007b9c:	0800924c 	.word	0x0800924c
 8007ba0:	fffffc16 	.word	0xfffffc16
 8007ba4:	08009278 	.word	0x08009278
 8007ba8:	0aaaaaaa 	.word	0x0aaaaaaa

08007bac <canardSTM32Transmit>:


int16_t canardSTM32Transmit(const CanardCANFrame* const frame)
{
 8007bac:	b590      	push	{r4, r7, lr}
 8007bae:	b087      	sub	sp, #28
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
    if (frame == NULL)
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d102      	bne.n	8007bc0 <canardSTM32Transmit+0x14>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8007bba:	f06f 0301 	mvn.w	r3, #1
 8007bbe:	e0ab      	b.n	8007d18 <canardSTM32Transmit+0x16c>
    }

    if (frame->id & CANARD_CAN_FRAME_ERR)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d001      	beq.n	8007bd0 <canardSTM32Transmit+0x24>
    {
        return -CANARD_STM32_ERROR_UNSUPPORTED_FRAME_FORMAT;
 8007bcc:	4b54      	ldr	r3, [pc, #336]	; (8007d20 <canardSTM32Transmit+0x174>)
 8007bce:	e0a3      	b.n	8007d18 <canardSTM32Transmit+0x16c>
    }

    /*
     * Handling error status might free up some slots through aborts
     */
    processErrorStatus();
 8007bd0:	f7ff feb2 	bl	8007938 <processErrorStatus>

    /*
     * Seeking an empty slot, checking if priority inversion would occur if we enqueued now.
     * We can always enqueue safely if all TX mailboxes are free and no transmissions are pending.
     */
    uint8_t tx_mailbox = 0xFF;
 8007bd4:	23ff      	movs	r3, #255	; 0xff
 8007bd6:	75fb      	strb	r3, [r7, #23]

    static const uint32_t AllTME = CANARD_STM32_CAN_TSR_TME0 | CANARD_STM32_CAN_TSR_TME1 | CANARD_STM32_CAN_TSR_TME2;

    if ((BXCAN->TSR & AllTME) != AllTME)                // At least one TX mailbox is used, detailed check is needed
 8007bd8:	4b52      	ldr	r3, [pc, #328]	; (8007d24 <canardSTM32Transmit+0x178>)
 8007bda:	689a      	ldr	r2, [r3, #8]
 8007bdc:	4b52      	ldr	r3, [pc, #328]	; (8007d28 <canardSTM32Transmit+0x17c>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	401a      	ands	r2, r3
 8007be2:	4b51      	ldr	r3, [pc, #324]	; (8007d28 <canardSTM32Transmit+0x17c>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	429a      	cmp	r2, r3
 8007be8:	d053      	beq.n	8007c92 <canardSTM32Transmit+0xe6>
    {
        const bool tme[3] =
        {
            (BXCAN->TSR & CANARD_STM32_CAN_TSR_TME0) != 0,
 8007bea:	4b4e      	ldr	r3, [pc, #312]	; (8007d24 <canardSTM32Transmit+0x178>)
 8007bec:	689b      	ldr	r3, [r3, #8]
 8007bee:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	bf14      	ite	ne
 8007bf6:	2301      	movne	r3, #1
 8007bf8:	2300      	moveq	r3, #0
 8007bfa:	b2db      	uxtb	r3, r3
        const bool tme[3] =
 8007bfc:	733b      	strb	r3, [r7, #12]
            (BXCAN->TSR & CANARD_STM32_CAN_TSR_TME1) != 0,
 8007bfe:	4b49      	ldr	r3, [pc, #292]	; (8007d24 <canardSTM32Transmit+0x178>)
 8007c00:	689b      	ldr	r3, [r3, #8]
 8007c02:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	bf14      	ite	ne
 8007c0a:	2301      	movne	r3, #1
 8007c0c:	2300      	moveq	r3, #0
 8007c0e:	b2db      	uxtb	r3, r3
        const bool tme[3] =
 8007c10:	737b      	strb	r3, [r7, #13]
            (BXCAN->TSR & CANARD_STM32_CAN_TSR_TME2) != 0
 8007c12:	4b44      	ldr	r3, [pc, #272]	; (8007d24 <canardSTM32Transmit+0x178>)
 8007c14:	689b      	ldr	r3, [r3, #8]
 8007c16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	bf14      	ite	ne
 8007c1e:	2301      	movne	r3, #1
 8007c20:	2300      	moveq	r3, #0
 8007c22:	b2db      	uxtb	r3, r3
        const bool tme[3] =
 8007c24:	73bb      	strb	r3, [r7, #14]
        };

        for (uint8_t i = 0; i < 3; i++)
 8007c26:	2300      	movs	r3, #0
 8007c28:	75bb      	strb	r3, [r7, #22]
 8007c2a:	e025      	b.n	8007c78 <canardSTM32Transmit+0xcc>
        {
            if (tme[i])                                 // This TX mailbox is free, we can use it
 8007c2c:	7dbb      	ldrb	r3, [r7, #22]
 8007c2e:	f107 0218 	add.w	r2, r7, #24
 8007c32:	4413      	add	r3, r2
 8007c34:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d002      	beq.n	8007c42 <canardSTM32Transmit+0x96>
            {
                tx_mailbox = i;
 8007c3c:	7dbb      	ldrb	r3, [r7, #22]
 8007c3e:	75fb      	strb	r3, [r7, #23]
 8007c40:	e017      	b.n	8007c72 <canardSTM32Transmit+0xc6>
            }
            else                                        // This TX mailbox is pending, check for priority inversion
            {
                if (!isFramePriorityHigher(frame->id, convertFrameIDRegisterToCanard(BXCAN->TxMailbox[i].TIR)))
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681c      	ldr	r4, [r3, #0]
 8007c46:	4a37      	ldr	r2, [pc, #220]	; (8007d24 <canardSTM32Transmit+0x178>)
 8007c48:	7dbb      	ldrb	r3, [r7, #22]
 8007c4a:	3318      	adds	r3, #24
 8007c4c:	011b      	lsls	r3, r3, #4
 8007c4e:	4413      	add	r3, r2
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	4618      	mov	r0, r3
 8007c54:	f7ff fe24 	bl	80078a0 <convertFrameIDRegisterToCanard>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	4619      	mov	r1, r3
 8007c5c:	4620      	mov	r0, r4
 8007c5e:	f7ff fda3 	bl	80077a8 <isFramePriorityHigher>
 8007c62:	4603      	mov	r3, r0
 8007c64:	f083 0301 	eor.w	r3, r3, #1
 8007c68:	b2db      	uxtb	r3, r3
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d001      	beq.n	8007c72 <canardSTM32Transmit+0xc6>
                {
                    // There's a mailbox whose priority is higher or equal the priority of the new frame.
                    return 0;                           // Priority inversion would occur! Reject transmission.
 8007c6e:	2300      	movs	r3, #0
 8007c70:	e052      	b.n	8007d18 <canardSTM32Transmit+0x16c>
        for (uint8_t i = 0; i < 3; i++)
 8007c72:	7dbb      	ldrb	r3, [r7, #22]
 8007c74:	3301      	adds	r3, #1
 8007c76:	75bb      	strb	r3, [r7, #22]
 8007c78:	7dbb      	ldrb	r3, [r7, #22]
 8007c7a:	2b02      	cmp	r3, #2
 8007c7c:	d9d6      	bls.n	8007c2c <canardSTM32Transmit+0x80>
                }
            }
        }

        if (tx_mailbox == 0xFF)
 8007c7e:	7dfb      	ldrb	r3, [r7, #23]
 8007c80:	2bff      	cmp	r3, #255	; 0xff
 8007c82:	d108      	bne.n	8007c96 <canardSTM32Transmit+0xea>
             * This situation is even less likely to cause any noticeable disruptions on the CAN bus. Despite that,
             * it is better to warn the developer about that during debugging, so we fire an assertion failure here.
             * It is perfectly safe to remove it.
             */
#if CANARD_STM32_DEBUG_INNER_PRIORITY_INVERSION
            CANARD_ASSERT(!"CAN PRIO INV");
 8007c84:	4b29      	ldr	r3, [pc, #164]	; (8007d2c <canardSTM32Transmit+0x180>)
 8007c86:	4a2a      	ldr	r2, [pc, #168]	; (8007d30 <canardSTM32Transmit+0x184>)
 8007c88:	f240 115f 	movw	r1, #351	; 0x15f
 8007c8c:	4829      	ldr	r0, [pc, #164]	; (8007d34 <canardSTM32Transmit+0x188>)
 8007c8e:	f000 f8d9 	bl	8007e44 <__assert_func>
            return 0;
        }
    }
    else                                                // All TX mailboxes are free, use first
    {
        tx_mailbox = 0;
 8007c92:	2300      	movs	r3, #0
 8007c94:	75fb      	strb	r3, [r7, #23]
    }

    CANARD_ASSERT(tx_mailbox < 3);                      // Index check - the value must be correct here
 8007c96:	7dfb      	ldrb	r3, [r7, #23]
 8007c98:	2b02      	cmp	r3, #2
 8007c9a:	d906      	bls.n	8007caa <canardSTM32Transmit+0xfe>
 8007c9c:	4b26      	ldr	r3, [pc, #152]	; (8007d38 <canardSTM32Transmit+0x18c>)
 8007c9e:	4a24      	ldr	r2, [pc, #144]	; (8007d30 <canardSTM32Transmit+0x184>)
 8007ca0:	f240 1169 	movw	r1, #361	; 0x169
 8007ca4:	4823      	ldr	r0, [pc, #140]	; (8007d34 <canardSTM32Transmit+0x188>)
 8007ca6:	f000 f8cd 	bl	8007e44 <__assert_func>

    /*
     * By this time we've proved that a priority inversion would not occur, and we've also found a free TX mailbox.
     * Therefore it is safe to enqueue the frame now.
     */
    volatile CanardSTM32TxMailboxType* const mb = &BXCAN->TxMailbox[tx_mailbox];
 8007caa:	7dfb      	ldrb	r3, [r7, #23]
 8007cac:	011b      	lsls	r3, r3, #4
 8007cae:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007cb2:	f503 43cb 	add.w	r3, r3, #25984	; 0x6580
 8007cb6:	613b      	str	r3, [r7, #16]

    mb->TDTR = frame->data_len;                         // DLC equals data length except in CAN FD
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	7b1b      	ldrb	r3, [r3, #12]
 8007cbc:	461a      	mov	r2, r3
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	605a      	str	r2, [r3, #4]

    mb->TDHR = (((uint32_t)frame->data[7]) << 24U) |
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	7adb      	ldrb	r3, [r3, #11]
 8007cc6:	061a      	lsls	r2, r3, #24
               (((uint32_t)frame->data[6]) << 16U) |
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	7a9b      	ldrb	r3, [r3, #10]
 8007ccc:	041b      	lsls	r3, r3, #16
    mb->TDHR = (((uint32_t)frame->data[7]) << 24U) |
 8007cce:	431a      	orrs	r2, r3
               (((uint32_t)frame->data[5]) <<  8U) |
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	7a5b      	ldrb	r3, [r3, #9]
 8007cd4:	021b      	lsls	r3, r3, #8
               (((uint32_t)frame->data[6]) << 16U) |
 8007cd6:	4313      	orrs	r3, r2
               (((uint32_t)frame->data[4]) <<  0U);
 8007cd8:	687a      	ldr	r2, [r7, #4]
 8007cda:	7a12      	ldrb	r2, [r2, #8]
               (((uint32_t)frame->data[5]) <<  8U) |
 8007cdc:	431a      	orrs	r2, r3
    mb->TDHR = (((uint32_t)frame->data[7]) << 24U) |
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	60da      	str	r2, [r3, #12]
    mb->TDLR = (((uint32_t)frame->data[3]) << 24U) |
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	79db      	ldrb	r3, [r3, #7]
 8007ce6:	061a      	lsls	r2, r3, #24
               (((uint32_t)frame->data[2]) << 16U) |
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	799b      	ldrb	r3, [r3, #6]
 8007cec:	041b      	lsls	r3, r3, #16
    mb->TDLR = (((uint32_t)frame->data[3]) << 24U) |
 8007cee:	431a      	orrs	r2, r3
               (((uint32_t)frame->data[1]) <<  8U) |
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	795b      	ldrb	r3, [r3, #5]
 8007cf4:	021b      	lsls	r3, r3, #8
               (((uint32_t)frame->data[2]) << 16U) |
 8007cf6:	4313      	orrs	r3, r2
               (((uint32_t)frame->data[0]) <<  0U);
 8007cf8:	687a      	ldr	r2, [r7, #4]
 8007cfa:	7912      	ldrb	r2, [r2, #4]
               (((uint32_t)frame->data[1]) <<  8U) |
 8007cfc:	431a      	orrs	r2, r3
    mb->TDLR = (((uint32_t)frame->data[3]) << 24U) |
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	609a      	str	r2, [r3, #8]

    mb->TIR = convertFrameIDCanardToRegister(frame->id) | CANARD_STM32_CAN_TIR_TXRQ;    // Go.
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	4618      	mov	r0, r3
 8007d08:	f7ff fda9 	bl	800785e <convertFrameIDCanardToRegister>
 8007d0c:	4603      	mov	r3, r0
 8007d0e:	f043 0201 	orr.w	r2, r3, #1
 8007d12:	693b      	ldr	r3, [r7, #16]
 8007d14:	601a      	str	r2, [r3, #0]

    /*
     * The frame is now enqueued and pending transmission.
     */
    return 1;
 8007d16:	2301      	movs	r3, #1
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	371c      	adds	r7, #28
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd90      	pop	{r4, r7, pc}
 8007d20:	fffffc15 	.word	0xfffffc15
 8007d24:	40006400 	.word	0x40006400
 8007d28:	08009478 	.word	0x08009478
 8007d2c:	080092c4 	.word	0x080092c4
 8007d30:	0800947c 	.word	0x0800947c
 8007d34:	0800924c 	.word	0x0800924c
 8007d38:	080092d4 	.word	0x080092d4

08007d3c <canardSTM32Receive>:


int16_t canardSTM32Receive(CanardCANFrame* const out_frame)
{
 8007d3c:	b590      	push	{r4, r7, lr}
 8007d3e:	b087      	sub	sp, #28
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
    if (out_frame == NULL)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d102      	bne.n	8007d50 <canardSTM32Receive+0x14>
    {
        return -CANARD_ERROR_INVALID_ARGUMENT;
 8007d4a:	f06f 0301 	mvn.w	r3, #1
 8007d4e:	e06f      	b.n	8007e30 <canardSTM32Receive+0xf4>
    };

    /*
     * This function must be polled periodically, so we use this opportunity to do it.
     */
    processErrorStatus();
 8007d50:	f7ff fdf2 	bl	8007938 <processErrorStatus>

    /*
     * Reading the TX FIFO
     */
    for (uint_fast8_t i = 0; i < 2; i++)
 8007d54:	2300      	movs	r3, #0
 8007d56:	617b      	str	r3, [r7, #20]
 8007d58:	e066      	b.n	8007e28 <canardSTM32Receive+0xec>
    {
        volatile CanardSTM32RxMailboxType* const mb = &BXCAN->RxMailbox[i];
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	011a      	lsls	r2, r3, #4
 8007d5e:	4b36      	ldr	r3, [pc, #216]	; (8007e38 <canardSTM32Receive+0xfc>)
 8007d60:	4413      	add	r3, r2
 8007d62:	613b      	str	r3, [r7, #16]

        if (((*RFxR[i]) & CANARD_STM32_CAN_RFR_FMP_MASK) != 0)
 8007d64:	4a35      	ldr	r2, [pc, #212]	; (8007e3c <canardSTM32Receive+0x100>)
 8007d66:	697b      	ldr	r3, [r7, #20]
 8007d68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f003 0303 	and.w	r3, r3, #3
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d055      	beq.n	8007e22 <canardSTM32Receive+0xe6>
        {
            if (*RFxR[i] & CANARD_STM32_CAN_RFR_FOVR)
 8007d76:	4a31      	ldr	r2, [pc, #196]	; (8007e3c <canardSTM32Receive+0x100>)
 8007d78:	697b      	ldr	r3, [r7, #20]
 8007d7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f003 0310 	and.w	r3, r3, #16
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d008      	beq.n	8007d9a <canardSTM32Receive+0x5e>
            {
                g_stats.rx_overflow_count++;
 8007d88:	4b2d      	ldr	r3, [pc, #180]	; (8007e40 <canardSTM32Receive+0x104>)
 8007d8a:	e9d3 1200 	ldrd	r1, r2, [r3]
 8007d8e:	1c4b      	adds	r3, r1, #1
 8007d90:	f142 0400 	adc.w	r4, r2, #0
 8007d94:	4a2a      	ldr	r2, [pc, #168]	; (8007e40 <canardSTM32Receive+0x104>)
 8007d96:	e9c2 3400 	strd	r3, r4, [r2]
            }

            out_frame->id = convertFrameIDRegisterToCanard(mb->RIR);
 8007d9a:	693b      	ldr	r3, [r7, #16]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4618      	mov	r0, r3
 8007da0:	f7ff fd7e 	bl	80078a0 <convertFrameIDRegisterToCanard>
 8007da4:	4602      	mov	r2, r0
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	601a      	str	r2, [r3, #0]

            out_frame->data_len = (uint8_t)(mb->RDTR & CANARD_STM32_CAN_RDTR_DLC_MASK);
 8007daa:	693b      	ldr	r3, [r7, #16]
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	b2db      	uxtb	r3, r3
 8007db0:	f003 030f 	and.w	r3, r3, #15
 8007db4:	b2da      	uxtb	r2, r3
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	731a      	strb	r2, [r3, #12]

            // Caching to regular (non volatile) memory for faster reads
            const uint32_t rdlr = mb->RDLR;
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	689b      	ldr	r3, [r3, #8]
 8007dbe:	60fb      	str	r3, [r7, #12]
            const uint32_t rdhr = mb->RDHR;
 8007dc0:	693b      	ldr	r3, [r7, #16]
 8007dc2:	68db      	ldr	r3, [r3, #12]
 8007dc4:	60bb      	str	r3, [r7, #8]

            out_frame->data[0] = (uint8_t)(0xFFU & (rdlr >>  0U));
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	b2da      	uxtb	r2, r3
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	711a      	strb	r2, [r3, #4]
            out_frame->data[1] = (uint8_t)(0xFFU & (rdlr >>  8U));
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	0a1b      	lsrs	r3, r3, #8
 8007dd2:	b2da      	uxtb	r2, r3
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	715a      	strb	r2, [r3, #5]
            out_frame->data[2] = (uint8_t)(0xFFU & (rdlr >> 16U));
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	0c1b      	lsrs	r3, r3, #16
 8007ddc:	b2da      	uxtb	r2, r3
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	719a      	strb	r2, [r3, #6]
            out_frame->data[3] = (uint8_t)(0xFFU & (rdlr >> 24U));
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	0e1b      	lsrs	r3, r3, #24
 8007de6:	b2da      	uxtb	r2, r3
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	71da      	strb	r2, [r3, #7]
            out_frame->data[4] = (uint8_t)(0xFFU & (rdhr >>  0U));
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	b2da      	uxtb	r2, r3
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	721a      	strb	r2, [r3, #8]
            out_frame->data[5] = (uint8_t)(0xFFU & (rdhr >>  8U));
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	0a1b      	lsrs	r3, r3, #8
 8007df8:	b2da      	uxtb	r2, r3
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	725a      	strb	r2, [r3, #9]
            out_frame->data[6] = (uint8_t)(0xFFU & (rdhr >> 16U));
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	0c1b      	lsrs	r3, r3, #16
 8007e02:	b2da      	uxtb	r2, r3
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	729a      	strb	r2, [r3, #10]
            out_frame->data[7] = (uint8_t)(0xFFU & (rdhr >> 24U));
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	0e1b      	lsrs	r3, r3, #24
 8007e0c:	b2da      	uxtb	r2, r3
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	72da      	strb	r2, [r3, #11]

            // Release FIFO entry we just read
            *RFxR[i] = CANARD_STM32_CAN_RFR_RFOM | CANARD_STM32_CAN_RFR_FOVR | CANARD_STM32_CAN_RFR_FULL;
 8007e12:	4a0a      	ldr	r2, [pc, #40]	; (8007e3c <canardSTM32Receive+0x100>)
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e1a:	2238      	movs	r2, #56	; 0x38
 8007e1c:	601a      	str	r2, [r3, #0]

            // Reading successful
            return 1;
 8007e1e:	2301      	movs	r3, #1
 8007e20:	e006      	b.n	8007e30 <canardSTM32Receive+0xf4>
    for (uint_fast8_t i = 0; i < 2; i++)
 8007e22:	697b      	ldr	r3, [r7, #20]
 8007e24:	3301      	adds	r3, #1
 8007e26:	617b      	str	r3, [r7, #20]
 8007e28:	697b      	ldr	r3, [r7, #20]
 8007e2a:	2b01      	cmp	r3, #1
 8007e2c:	d995      	bls.n	8007d5a <canardSTM32Receive+0x1e>
        }
    }

    // No frames to read
    return 0;
 8007e2e:	2300      	movs	r3, #0
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	371c      	adds	r7, #28
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bd90      	pop	{r4, r7, pc}
 8007e38:	400065b0 	.word	0x400065b0
 8007e3c:	08009490 	.word	0x08009490
 8007e40:	20001e50 	.word	0x20001e50

08007e44 <__assert_func>:
 8007e44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007e46:	461c      	mov	r4, r3
 8007e48:	4b09      	ldr	r3, [pc, #36]	; (8007e70 <__assert_func+0x2c>)
 8007e4a:	4605      	mov	r5, r0
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	68d8      	ldr	r0, [r3, #12]
 8007e50:	b152      	cbz	r2, 8007e68 <__assert_func+0x24>
 8007e52:	4b08      	ldr	r3, [pc, #32]	; (8007e74 <__assert_func+0x30>)
 8007e54:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007e58:	9100      	str	r1, [sp, #0]
 8007e5a:	462b      	mov	r3, r5
 8007e5c:	4622      	mov	r2, r4
 8007e5e:	4906      	ldr	r1, [pc, #24]	; (8007e78 <__assert_func+0x34>)
 8007e60:	f000 f814 	bl	8007e8c <fiprintf>
 8007e64:	f000 fbf2 	bl	800864c <abort>
 8007e68:	4b04      	ldr	r3, [pc, #16]	; (8007e7c <__assert_func+0x38>)
 8007e6a:	461a      	mov	r2, r3
 8007e6c:	e7f2      	b.n	8007e54 <__assert_func+0x10>
 8007e6e:	bf00      	nop
 8007e70:	20000088 	.word	0x20000088
 8007e74:	08009498 	.word	0x08009498
 8007e78:	080094a5 	.word	0x080094a5
 8007e7c:	080094d3 	.word	0x080094d3

08007e80 <__errno>:
 8007e80:	4b01      	ldr	r3, [pc, #4]	; (8007e88 <__errno+0x8>)
 8007e82:	6818      	ldr	r0, [r3, #0]
 8007e84:	4770      	bx	lr
 8007e86:	bf00      	nop
 8007e88:	20000088 	.word	0x20000088

08007e8c <fiprintf>:
 8007e8c:	b40e      	push	{r1, r2, r3}
 8007e8e:	b503      	push	{r0, r1, lr}
 8007e90:	4601      	mov	r1, r0
 8007e92:	ab03      	add	r3, sp, #12
 8007e94:	4805      	ldr	r0, [pc, #20]	; (8007eac <fiprintf+0x20>)
 8007e96:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e9a:	6800      	ldr	r0, [r0, #0]
 8007e9c:	9301      	str	r3, [sp, #4]
 8007e9e:	f000 f865 	bl	8007f6c <_vfiprintf_r>
 8007ea2:	b002      	add	sp, #8
 8007ea4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ea8:	b003      	add	sp, #12
 8007eaa:	4770      	bx	lr
 8007eac:	20000088 	.word	0x20000088

08007eb0 <__libc_init_array>:
 8007eb0:	b570      	push	{r4, r5, r6, lr}
 8007eb2:	2500      	movs	r5, #0
 8007eb4:	4e0c      	ldr	r6, [pc, #48]	; (8007ee8 <__libc_init_array+0x38>)
 8007eb6:	4c0d      	ldr	r4, [pc, #52]	; (8007eec <__libc_init_array+0x3c>)
 8007eb8:	1ba4      	subs	r4, r4, r6
 8007eba:	10a4      	asrs	r4, r4, #2
 8007ebc:	42a5      	cmp	r5, r4
 8007ebe:	d109      	bne.n	8007ed4 <__libc_init_array+0x24>
 8007ec0:	f000 ff60 	bl	8008d84 <_init>
 8007ec4:	2500      	movs	r5, #0
 8007ec6:	4e0a      	ldr	r6, [pc, #40]	; (8007ef0 <__libc_init_array+0x40>)
 8007ec8:	4c0a      	ldr	r4, [pc, #40]	; (8007ef4 <__libc_init_array+0x44>)
 8007eca:	1ba4      	subs	r4, r4, r6
 8007ecc:	10a4      	asrs	r4, r4, #2
 8007ece:	42a5      	cmp	r5, r4
 8007ed0:	d105      	bne.n	8007ede <__libc_init_array+0x2e>
 8007ed2:	bd70      	pop	{r4, r5, r6, pc}
 8007ed4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007ed8:	4798      	blx	r3
 8007eda:	3501      	adds	r5, #1
 8007edc:	e7ee      	b.n	8007ebc <__libc_init_array+0xc>
 8007ede:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007ee2:	4798      	blx	r3
 8007ee4:	3501      	adds	r5, #1
 8007ee6:	e7f2      	b.n	8007ece <__libc_init_array+0x1e>
 8007ee8:	0800956c 	.word	0x0800956c
 8007eec:	0800956c 	.word	0x0800956c
 8007ef0:	0800956c 	.word	0x0800956c
 8007ef4:	08009570 	.word	0x08009570

08007ef8 <memcpy>:
 8007ef8:	b510      	push	{r4, lr}
 8007efa:	1e43      	subs	r3, r0, #1
 8007efc:	440a      	add	r2, r1
 8007efe:	4291      	cmp	r1, r2
 8007f00:	d100      	bne.n	8007f04 <memcpy+0xc>
 8007f02:	bd10      	pop	{r4, pc}
 8007f04:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f08:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f0c:	e7f7      	b.n	8007efe <memcpy+0x6>

08007f0e <memset>:
 8007f0e:	4603      	mov	r3, r0
 8007f10:	4402      	add	r2, r0
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d100      	bne.n	8007f18 <memset+0xa>
 8007f16:	4770      	bx	lr
 8007f18:	f803 1b01 	strb.w	r1, [r3], #1
 8007f1c:	e7f9      	b.n	8007f12 <memset+0x4>

08007f1e <__sfputc_r>:
 8007f1e:	6893      	ldr	r3, [r2, #8]
 8007f20:	b410      	push	{r4}
 8007f22:	3b01      	subs	r3, #1
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	6093      	str	r3, [r2, #8]
 8007f28:	da07      	bge.n	8007f3a <__sfputc_r+0x1c>
 8007f2a:	6994      	ldr	r4, [r2, #24]
 8007f2c:	42a3      	cmp	r3, r4
 8007f2e:	db01      	blt.n	8007f34 <__sfputc_r+0x16>
 8007f30:	290a      	cmp	r1, #10
 8007f32:	d102      	bne.n	8007f3a <__sfputc_r+0x1c>
 8007f34:	bc10      	pop	{r4}
 8007f36:	f000 bac9 	b.w	80084cc <__swbuf_r>
 8007f3a:	6813      	ldr	r3, [r2, #0]
 8007f3c:	1c58      	adds	r0, r3, #1
 8007f3e:	6010      	str	r0, [r2, #0]
 8007f40:	7019      	strb	r1, [r3, #0]
 8007f42:	4608      	mov	r0, r1
 8007f44:	bc10      	pop	{r4}
 8007f46:	4770      	bx	lr

08007f48 <__sfputs_r>:
 8007f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f4a:	4606      	mov	r6, r0
 8007f4c:	460f      	mov	r7, r1
 8007f4e:	4614      	mov	r4, r2
 8007f50:	18d5      	adds	r5, r2, r3
 8007f52:	42ac      	cmp	r4, r5
 8007f54:	d101      	bne.n	8007f5a <__sfputs_r+0x12>
 8007f56:	2000      	movs	r0, #0
 8007f58:	e007      	b.n	8007f6a <__sfputs_r+0x22>
 8007f5a:	463a      	mov	r2, r7
 8007f5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f60:	4630      	mov	r0, r6
 8007f62:	f7ff ffdc 	bl	8007f1e <__sfputc_r>
 8007f66:	1c43      	adds	r3, r0, #1
 8007f68:	d1f3      	bne.n	8007f52 <__sfputs_r+0xa>
 8007f6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007f6c <_vfiprintf_r>:
 8007f6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f70:	460c      	mov	r4, r1
 8007f72:	b09d      	sub	sp, #116	; 0x74
 8007f74:	4617      	mov	r7, r2
 8007f76:	461d      	mov	r5, r3
 8007f78:	4606      	mov	r6, r0
 8007f7a:	b118      	cbz	r0, 8007f84 <_vfiprintf_r+0x18>
 8007f7c:	6983      	ldr	r3, [r0, #24]
 8007f7e:	b90b      	cbnz	r3, 8007f84 <_vfiprintf_r+0x18>
 8007f80:	f000 fc5c 	bl	800883c <__sinit>
 8007f84:	4b7c      	ldr	r3, [pc, #496]	; (8008178 <_vfiprintf_r+0x20c>)
 8007f86:	429c      	cmp	r4, r3
 8007f88:	d158      	bne.n	800803c <_vfiprintf_r+0xd0>
 8007f8a:	6874      	ldr	r4, [r6, #4]
 8007f8c:	89a3      	ldrh	r3, [r4, #12]
 8007f8e:	0718      	lsls	r0, r3, #28
 8007f90:	d55e      	bpl.n	8008050 <_vfiprintf_r+0xe4>
 8007f92:	6923      	ldr	r3, [r4, #16]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d05b      	beq.n	8008050 <_vfiprintf_r+0xe4>
 8007f98:	2300      	movs	r3, #0
 8007f9a:	9309      	str	r3, [sp, #36]	; 0x24
 8007f9c:	2320      	movs	r3, #32
 8007f9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007fa2:	2330      	movs	r3, #48	; 0x30
 8007fa4:	f04f 0b01 	mov.w	fp, #1
 8007fa8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007fac:	9503      	str	r5, [sp, #12]
 8007fae:	46b8      	mov	r8, r7
 8007fb0:	4645      	mov	r5, r8
 8007fb2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007fb6:	b10b      	cbz	r3, 8007fbc <_vfiprintf_r+0x50>
 8007fb8:	2b25      	cmp	r3, #37	; 0x25
 8007fba:	d154      	bne.n	8008066 <_vfiprintf_r+0xfa>
 8007fbc:	ebb8 0a07 	subs.w	sl, r8, r7
 8007fc0:	d00b      	beq.n	8007fda <_vfiprintf_r+0x6e>
 8007fc2:	4653      	mov	r3, sl
 8007fc4:	463a      	mov	r2, r7
 8007fc6:	4621      	mov	r1, r4
 8007fc8:	4630      	mov	r0, r6
 8007fca:	f7ff ffbd 	bl	8007f48 <__sfputs_r>
 8007fce:	3001      	adds	r0, #1
 8007fd0:	f000 80c2 	beq.w	8008158 <_vfiprintf_r+0x1ec>
 8007fd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fd6:	4453      	add	r3, sl
 8007fd8:	9309      	str	r3, [sp, #36]	; 0x24
 8007fda:	f898 3000 	ldrb.w	r3, [r8]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	f000 80ba 	beq.w	8008158 <_vfiprintf_r+0x1ec>
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007fea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007fee:	9304      	str	r3, [sp, #16]
 8007ff0:	9307      	str	r3, [sp, #28]
 8007ff2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007ff6:	931a      	str	r3, [sp, #104]	; 0x68
 8007ff8:	46a8      	mov	r8, r5
 8007ffa:	2205      	movs	r2, #5
 8007ffc:	f818 1b01 	ldrb.w	r1, [r8], #1
 8008000:	485e      	ldr	r0, [pc, #376]	; (800817c <_vfiprintf_r+0x210>)
 8008002:	f000 fd09 	bl	8008a18 <memchr>
 8008006:	9b04      	ldr	r3, [sp, #16]
 8008008:	bb78      	cbnz	r0, 800806a <_vfiprintf_r+0xfe>
 800800a:	06d9      	lsls	r1, r3, #27
 800800c:	bf44      	itt	mi
 800800e:	2220      	movmi	r2, #32
 8008010:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008014:	071a      	lsls	r2, r3, #28
 8008016:	bf44      	itt	mi
 8008018:	222b      	movmi	r2, #43	; 0x2b
 800801a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800801e:	782a      	ldrb	r2, [r5, #0]
 8008020:	2a2a      	cmp	r2, #42	; 0x2a
 8008022:	d02a      	beq.n	800807a <_vfiprintf_r+0x10e>
 8008024:	46a8      	mov	r8, r5
 8008026:	2000      	movs	r0, #0
 8008028:	250a      	movs	r5, #10
 800802a:	9a07      	ldr	r2, [sp, #28]
 800802c:	4641      	mov	r1, r8
 800802e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008032:	3b30      	subs	r3, #48	; 0x30
 8008034:	2b09      	cmp	r3, #9
 8008036:	d969      	bls.n	800810c <_vfiprintf_r+0x1a0>
 8008038:	b360      	cbz	r0, 8008094 <_vfiprintf_r+0x128>
 800803a:	e024      	b.n	8008086 <_vfiprintf_r+0x11a>
 800803c:	4b50      	ldr	r3, [pc, #320]	; (8008180 <_vfiprintf_r+0x214>)
 800803e:	429c      	cmp	r4, r3
 8008040:	d101      	bne.n	8008046 <_vfiprintf_r+0xda>
 8008042:	68b4      	ldr	r4, [r6, #8]
 8008044:	e7a2      	b.n	8007f8c <_vfiprintf_r+0x20>
 8008046:	4b4f      	ldr	r3, [pc, #316]	; (8008184 <_vfiprintf_r+0x218>)
 8008048:	429c      	cmp	r4, r3
 800804a:	bf08      	it	eq
 800804c:	68f4      	ldreq	r4, [r6, #12]
 800804e:	e79d      	b.n	8007f8c <_vfiprintf_r+0x20>
 8008050:	4621      	mov	r1, r4
 8008052:	4630      	mov	r0, r6
 8008054:	f000 fa8c 	bl	8008570 <__swsetup_r>
 8008058:	2800      	cmp	r0, #0
 800805a:	d09d      	beq.n	8007f98 <_vfiprintf_r+0x2c>
 800805c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008060:	b01d      	add	sp, #116	; 0x74
 8008062:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008066:	46a8      	mov	r8, r5
 8008068:	e7a2      	b.n	8007fb0 <_vfiprintf_r+0x44>
 800806a:	4a44      	ldr	r2, [pc, #272]	; (800817c <_vfiprintf_r+0x210>)
 800806c:	4645      	mov	r5, r8
 800806e:	1a80      	subs	r0, r0, r2
 8008070:	fa0b f000 	lsl.w	r0, fp, r0
 8008074:	4318      	orrs	r0, r3
 8008076:	9004      	str	r0, [sp, #16]
 8008078:	e7be      	b.n	8007ff8 <_vfiprintf_r+0x8c>
 800807a:	9a03      	ldr	r2, [sp, #12]
 800807c:	1d11      	adds	r1, r2, #4
 800807e:	6812      	ldr	r2, [r2, #0]
 8008080:	9103      	str	r1, [sp, #12]
 8008082:	2a00      	cmp	r2, #0
 8008084:	db01      	blt.n	800808a <_vfiprintf_r+0x11e>
 8008086:	9207      	str	r2, [sp, #28]
 8008088:	e004      	b.n	8008094 <_vfiprintf_r+0x128>
 800808a:	4252      	negs	r2, r2
 800808c:	f043 0302 	orr.w	r3, r3, #2
 8008090:	9207      	str	r2, [sp, #28]
 8008092:	9304      	str	r3, [sp, #16]
 8008094:	f898 3000 	ldrb.w	r3, [r8]
 8008098:	2b2e      	cmp	r3, #46	; 0x2e
 800809a:	d10e      	bne.n	80080ba <_vfiprintf_r+0x14e>
 800809c:	f898 3001 	ldrb.w	r3, [r8, #1]
 80080a0:	2b2a      	cmp	r3, #42	; 0x2a
 80080a2:	d138      	bne.n	8008116 <_vfiprintf_r+0x1aa>
 80080a4:	9b03      	ldr	r3, [sp, #12]
 80080a6:	f108 0802 	add.w	r8, r8, #2
 80080aa:	1d1a      	adds	r2, r3, #4
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	9203      	str	r2, [sp, #12]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	bfb8      	it	lt
 80080b4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80080b8:	9305      	str	r3, [sp, #20]
 80080ba:	4d33      	ldr	r5, [pc, #204]	; (8008188 <_vfiprintf_r+0x21c>)
 80080bc:	2203      	movs	r2, #3
 80080be:	f898 1000 	ldrb.w	r1, [r8]
 80080c2:	4628      	mov	r0, r5
 80080c4:	f000 fca8 	bl	8008a18 <memchr>
 80080c8:	b140      	cbz	r0, 80080dc <_vfiprintf_r+0x170>
 80080ca:	2340      	movs	r3, #64	; 0x40
 80080cc:	1b40      	subs	r0, r0, r5
 80080ce:	fa03 f000 	lsl.w	r0, r3, r0
 80080d2:	9b04      	ldr	r3, [sp, #16]
 80080d4:	f108 0801 	add.w	r8, r8, #1
 80080d8:	4303      	orrs	r3, r0
 80080da:	9304      	str	r3, [sp, #16]
 80080dc:	f898 1000 	ldrb.w	r1, [r8]
 80080e0:	2206      	movs	r2, #6
 80080e2:	482a      	ldr	r0, [pc, #168]	; (800818c <_vfiprintf_r+0x220>)
 80080e4:	f108 0701 	add.w	r7, r8, #1
 80080e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80080ec:	f000 fc94 	bl	8008a18 <memchr>
 80080f0:	2800      	cmp	r0, #0
 80080f2:	d037      	beq.n	8008164 <_vfiprintf_r+0x1f8>
 80080f4:	4b26      	ldr	r3, [pc, #152]	; (8008190 <_vfiprintf_r+0x224>)
 80080f6:	bb1b      	cbnz	r3, 8008140 <_vfiprintf_r+0x1d4>
 80080f8:	9b03      	ldr	r3, [sp, #12]
 80080fa:	3307      	adds	r3, #7
 80080fc:	f023 0307 	bic.w	r3, r3, #7
 8008100:	3308      	adds	r3, #8
 8008102:	9303      	str	r3, [sp, #12]
 8008104:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008106:	444b      	add	r3, r9
 8008108:	9309      	str	r3, [sp, #36]	; 0x24
 800810a:	e750      	b.n	8007fae <_vfiprintf_r+0x42>
 800810c:	fb05 3202 	mla	r2, r5, r2, r3
 8008110:	2001      	movs	r0, #1
 8008112:	4688      	mov	r8, r1
 8008114:	e78a      	b.n	800802c <_vfiprintf_r+0xc0>
 8008116:	2300      	movs	r3, #0
 8008118:	250a      	movs	r5, #10
 800811a:	4619      	mov	r1, r3
 800811c:	f108 0801 	add.w	r8, r8, #1
 8008120:	9305      	str	r3, [sp, #20]
 8008122:	4640      	mov	r0, r8
 8008124:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008128:	3a30      	subs	r2, #48	; 0x30
 800812a:	2a09      	cmp	r2, #9
 800812c:	d903      	bls.n	8008136 <_vfiprintf_r+0x1ca>
 800812e:	2b00      	cmp	r3, #0
 8008130:	d0c3      	beq.n	80080ba <_vfiprintf_r+0x14e>
 8008132:	9105      	str	r1, [sp, #20]
 8008134:	e7c1      	b.n	80080ba <_vfiprintf_r+0x14e>
 8008136:	fb05 2101 	mla	r1, r5, r1, r2
 800813a:	2301      	movs	r3, #1
 800813c:	4680      	mov	r8, r0
 800813e:	e7f0      	b.n	8008122 <_vfiprintf_r+0x1b6>
 8008140:	ab03      	add	r3, sp, #12
 8008142:	9300      	str	r3, [sp, #0]
 8008144:	4622      	mov	r2, r4
 8008146:	4b13      	ldr	r3, [pc, #76]	; (8008194 <_vfiprintf_r+0x228>)
 8008148:	a904      	add	r1, sp, #16
 800814a:	4630      	mov	r0, r6
 800814c:	f3af 8000 	nop.w
 8008150:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8008154:	4681      	mov	r9, r0
 8008156:	d1d5      	bne.n	8008104 <_vfiprintf_r+0x198>
 8008158:	89a3      	ldrh	r3, [r4, #12]
 800815a:	065b      	lsls	r3, r3, #25
 800815c:	f53f af7e 	bmi.w	800805c <_vfiprintf_r+0xf0>
 8008160:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008162:	e77d      	b.n	8008060 <_vfiprintf_r+0xf4>
 8008164:	ab03      	add	r3, sp, #12
 8008166:	9300      	str	r3, [sp, #0]
 8008168:	4622      	mov	r2, r4
 800816a:	4b0a      	ldr	r3, [pc, #40]	; (8008194 <_vfiprintf_r+0x228>)
 800816c:	a904      	add	r1, sp, #16
 800816e:	4630      	mov	r0, r6
 8008170:	f000 f888 	bl	8008284 <_printf_i>
 8008174:	e7ec      	b.n	8008150 <_vfiprintf_r+0x1e4>
 8008176:	bf00      	nop
 8008178:	0800952c 	.word	0x0800952c
 800817c:	080094d8 	.word	0x080094d8
 8008180:	0800954c 	.word	0x0800954c
 8008184:	0800950c 	.word	0x0800950c
 8008188:	080094de 	.word	0x080094de
 800818c:	080094e2 	.word	0x080094e2
 8008190:	00000000 	.word	0x00000000
 8008194:	08007f49 	.word	0x08007f49

08008198 <_printf_common>:
 8008198:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800819c:	4691      	mov	r9, r2
 800819e:	461f      	mov	r7, r3
 80081a0:	688a      	ldr	r2, [r1, #8]
 80081a2:	690b      	ldr	r3, [r1, #16]
 80081a4:	4606      	mov	r6, r0
 80081a6:	4293      	cmp	r3, r2
 80081a8:	bfb8      	it	lt
 80081aa:	4613      	movlt	r3, r2
 80081ac:	f8c9 3000 	str.w	r3, [r9]
 80081b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80081b4:	460c      	mov	r4, r1
 80081b6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80081ba:	b112      	cbz	r2, 80081c2 <_printf_common+0x2a>
 80081bc:	3301      	adds	r3, #1
 80081be:	f8c9 3000 	str.w	r3, [r9]
 80081c2:	6823      	ldr	r3, [r4, #0]
 80081c4:	0699      	lsls	r1, r3, #26
 80081c6:	bf42      	ittt	mi
 80081c8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80081cc:	3302      	addmi	r3, #2
 80081ce:	f8c9 3000 	strmi.w	r3, [r9]
 80081d2:	6825      	ldr	r5, [r4, #0]
 80081d4:	f015 0506 	ands.w	r5, r5, #6
 80081d8:	d107      	bne.n	80081ea <_printf_common+0x52>
 80081da:	f104 0a19 	add.w	sl, r4, #25
 80081de:	68e3      	ldr	r3, [r4, #12]
 80081e0:	f8d9 2000 	ldr.w	r2, [r9]
 80081e4:	1a9b      	subs	r3, r3, r2
 80081e6:	42ab      	cmp	r3, r5
 80081e8:	dc29      	bgt.n	800823e <_printf_common+0xa6>
 80081ea:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80081ee:	6822      	ldr	r2, [r4, #0]
 80081f0:	3300      	adds	r3, #0
 80081f2:	bf18      	it	ne
 80081f4:	2301      	movne	r3, #1
 80081f6:	0692      	lsls	r2, r2, #26
 80081f8:	d42e      	bmi.n	8008258 <_printf_common+0xc0>
 80081fa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80081fe:	4639      	mov	r1, r7
 8008200:	4630      	mov	r0, r6
 8008202:	47c0      	blx	r8
 8008204:	3001      	adds	r0, #1
 8008206:	d021      	beq.n	800824c <_printf_common+0xb4>
 8008208:	6823      	ldr	r3, [r4, #0]
 800820a:	68e5      	ldr	r5, [r4, #12]
 800820c:	f003 0306 	and.w	r3, r3, #6
 8008210:	2b04      	cmp	r3, #4
 8008212:	bf18      	it	ne
 8008214:	2500      	movne	r5, #0
 8008216:	f8d9 2000 	ldr.w	r2, [r9]
 800821a:	f04f 0900 	mov.w	r9, #0
 800821e:	bf08      	it	eq
 8008220:	1aad      	subeq	r5, r5, r2
 8008222:	68a3      	ldr	r3, [r4, #8]
 8008224:	6922      	ldr	r2, [r4, #16]
 8008226:	bf08      	it	eq
 8008228:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800822c:	4293      	cmp	r3, r2
 800822e:	bfc4      	itt	gt
 8008230:	1a9b      	subgt	r3, r3, r2
 8008232:	18ed      	addgt	r5, r5, r3
 8008234:	341a      	adds	r4, #26
 8008236:	454d      	cmp	r5, r9
 8008238:	d11a      	bne.n	8008270 <_printf_common+0xd8>
 800823a:	2000      	movs	r0, #0
 800823c:	e008      	b.n	8008250 <_printf_common+0xb8>
 800823e:	2301      	movs	r3, #1
 8008240:	4652      	mov	r2, sl
 8008242:	4639      	mov	r1, r7
 8008244:	4630      	mov	r0, r6
 8008246:	47c0      	blx	r8
 8008248:	3001      	adds	r0, #1
 800824a:	d103      	bne.n	8008254 <_printf_common+0xbc>
 800824c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008254:	3501      	adds	r5, #1
 8008256:	e7c2      	b.n	80081de <_printf_common+0x46>
 8008258:	2030      	movs	r0, #48	; 0x30
 800825a:	18e1      	adds	r1, r4, r3
 800825c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008260:	1c5a      	adds	r2, r3, #1
 8008262:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008266:	4422      	add	r2, r4
 8008268:	3302      	adds	r3, #2
 800826a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800826e:	e7c4      	b.n	80081fa <_printf_common+0x62>
 8008270:	2301      	movs	r3, #1
 8008272:	4622      	mov	r2, r4
 8008274:	4639      	mov	r1, r7
 8008276:	4630      	mov	r0, r6
 8008278:	47c0      	blx	r8
 800827a:	3001      	adds	r0, #1
 800827c:	d0e6      	beq.n	800824c <_printf_common+0xb4>
 800827e:	f109 0901 	add.w	r9, r9, #1
 8008282:	e7d8      	b.n	8008236 <_printf_common+0x9e>

08008284 <_printf_i>:
 8008284:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008288:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800828c:	460c      	mov	r4, r1
 800828e:	7e09      	ldrb	r1, [r1, #24]
 8008290:	b085      	sub	sp, #20
 8008292:	296e      	cmp	r1, #110	; 0x6e
 8008294:	4617      	mov	r7, r2
 8008296:	4606      	mov	r6, r0
 8008298:	4698      	mov	r8, r3
 800829a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800829c:	f000 80b3 	beq.w	8008406 <_printf_i+0x182>
 80082a0:	d822      	bhi.n	80082e8 <_printf_i+0x64>
 80082a2:	2963      	cmp	r1, #99	; 0x63
 80082a4:	d036      	beq.n	8008314 <_printf_i+0x90>
 80082a6:	d80a      	bhi.n	80082be <_printf_i+0x3a>
 80082a8:	2900      	cmp	r1, #0
 80082aa:	f000 80b9 	beq.w	8008420 <_printf_i+0x19c>
 80082ae:	2958      	cmp	r1, #88	; 0x58
 80082b0:	f000 8083 	beq.w	80083ba <_printf_i+0x136>
 80082b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80082b8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80082bc:	e032      	b.n	8008324 <_printf_i+0xa0>
 80082be:	2964      	cmp	r1, #100	; 0x64
 80082c0:	d001      	beq.n	80082c6 <_printf_i+0x42>
 80082c2:	2969      	cmp	r1, #105	; 0x69
 80082c4:	d1f6      	bne.n	80082b4 <_printf_i+0x30>
 80082c6:	6820      	ldr	r0, [r4, #0]
 80082c8:	6813      	ldr	r3, [r2, #0]
 80082ca:	0605      	lsls	r5, r0, #24
 80082cc:	f103 0104 	add.w	r1, r3, #4
 80082d0:	d52a      	bpl.n	8008328 <_printf_i+0xa4>
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	6011      	str	r1, [r2, #0]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	da03      	bge.n	80082e2 <_printf_i+0x5e>
 80082da:	222d      	movs	r2, #45	; 0x2d
 80082dc:	425b      	negs	r3, r3
 80082de:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80082e2:	486f      	ldr	r0, [pc, #444]	; (80084a0 <_printf_i+0x21c>)
 80082e4:	220a      	movs	r2, #10
 80082e6:	e039      	b.n	800835c <_printf_i+0xd8>
 80082e8:	2973      	cmp	r1, #115	; 0x73
 80082ea:	f000 809d 	beq.w	8008428 <_printf_i+0x1a4>
 80082ee:	d808      	bhi.n	8008302 <_printf_i+0x7e>
 80082f0:	296f      	cmp	r1, #111	; 0x6f
 80082f2:	d020      	beq.n	8008336 <_printf_i+0xb2>
 80082f4:	2970      	cmp	r1, #112	; 0x70
 80082f6:	d1dd      	bne.n	80082b4 <_printf_i+0x30>
 80082f8:	6823      	ldr	r3, [r4, #0]
 80082fa:	f043 0320 	orr.w	r3, r3, #32
 80082fe:	6023      	str	r3, [r4, #0]
 8008300:	e003      	b.n	800830a <_printf_i+0x86>
 8008302:	2975      	cmp	r1, #117	; 0x75
 8008304:	d017      	beq.n	8008336 <_printf_i+0xb2>
 8008306:	2978      	cmp	r1, #120	; 0x78
 8008308:	d1d4      	bne.n	80082b4 <_printf_i+0x30>
 800830a:	2378      	movs	r3, #120	; 0x78
 800830c:	4865      	ldr	r0, [pc, #404]	; (80084a4 <_printf_i+0x220>)
 800830e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008312:	e055      	b.n	80083c0 <_printf_i+0x13c>
 8008314:	6813      	ldr	r3, [r2, #0]
 8008316:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800831a:	1d19      	adds	r1, r3, #4
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	6011      	str	r1, [r2, #0]
 8008320:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008324:	2301      	movs	r3, #1
 8008326:	e08c      	b.n	8008442 <_printf_i+0x1be>
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800832e:	6011      	str	r1, [r2, #0]
 8008330:	bf18      	it	ne
 8008332:	b21b      	sxthne	r3, r3
 8008334:	e7cf      	b.n	80082d6 <_printf_i+0x52>
 8008336:	6813      	ldr	r3, [r2, #0]
 8008338:	6825      	ldr	r5, [r4, #0]
 800833a:	1d18      	adds	r0, r3, #4
 800833c:	6010      	str	r0, [r2, #0]
 800833e:	0628      	lsls	r0, r5, #24
 8008340:	d501      	bpl.n	8008346 <_printf_i+0xc2>
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	e002      	b.n	800834c <_printf_i+0xc8>
 8008346:	0668      	lsls	r0, r5, #25
 8008348:	d5fb      	bpl.n	8008342 <_printf_i+0xbe>
 800834a:	881b      	ldrh	r3, [r3, #0]
 800834c:	296f      	cmp	r1, #111	; 0x6f
 800834e:	bf14      	ite	ne
 8008350:	220a      	movne	r2, #10
 8008352:	2208      	moveq	r2, #8
 8008354:	4852      	ldr	r0, [pc, #328]	; (80084a0 <_printf_i+0x21c>)
 8008356:	2100      	movs	r1, #0
 8008358:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800835c:	6865      	ldr	r5, [r4, #4]
 800835e:	2d00      	cmp	r5, #0
 8008360:	60a5      	str	r5, [r4, #8]
 8008362:	f2c0 8095 	blt.w	8008490 <_printf_i+0x20c>
 8008366:	6821      	ldr	r1, [r4, #0]
 8008368:	f021 0104 	bic.w	r1, r1, #4
 800836c:	6021      	str	r1, [r4, #0]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d13d      	bne.n	80083ee <_printf_i+0x16a>
 8008372:	2d00      	cmp	r5, #0
 8008374:	f040 808e 	bne.w	8008494 <_printf_i+0x210>
 8008378:	4665      	mov	r5, ip
 800837a:	2a08      	cmp	r2, #8
 800837c:	d10b      	bne.n	8008396 <_printf_i+0x112>
 800837e:	6823      	ldr	r3, [r4, #0]
 8008380:	07db      	lsls	r3, r3, #31
 8008382:	d508      	bpl.n	8008396 <_printf_i+0x112>
 8008384:	6923      	ldr	r3, [r4, #16]
 8008386:	6862      	ldr	r2, [r4, #4]
 8008388:	429a      	cmp	r2, r3
 800838a:	bfde      	ittt	le
 800838c:	2330      	movle	r3, #48	; 0x30
 800838e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008392:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008396:	ebac 0305 	sub.w	r3, ip, r5
 800839a:	6123      	str	r3, [r4, #16]
 800839c:	f8cd 8000 	str.w	r8, [sp]
 80083a0:	463b      	mov	r3, r7
 80083a2:	aa03      	add	r2, sp, #12
 80083a4:	4621      	mov	r1, r4
 80083a6:	4630      	mov	r0, r6
 80083a8:	f7ff fef6 	bl	8008198 <_printf_common>
 80083ac:	3001      	adds	r0, #1
 80083ae:	d14d      	bne.n	800844c <_printf_i+0x1c8>
 80083b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80083b4:	b005      	add	sp, #20
 80083b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80083ba:	4839      	ldr	r0, [pc, #228]	; (80084a0 <_printf_i+0x21c>)
 80083bc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80083c0:	6813      	ldr	r3, [r2, #0]
 80083c2:	6821      	ldr	r1, [r4, #0]
 80083c4:	1d1d      	adds	r5, r3, #4
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	6015      	str	r5, [r2, #0]
 80083ca:	060a      	lsls	r2, r1, #24
 80083cc:	d50b      	bpl.n	80083e6 <_printf_i+0x162>
 80083ce:	07ca      	lsls	r2, r1, #31
 80083d0:	bf44      	itt	mi
 80083d2:	f041 0120 	orrmi.w	r1, r1, #32
 80083d6:	6021      	strmi	r1, [r4, #0]
 80083d8:	b91b      	cbnz	r3, 80083e2 <_printf_i+0x15e>
 80083da:	6822      	ldr	r2, [r4, #0]
 80083dc:	f022 0220 	bic.w	r2, r2, #32
 80083e0:	6022      	str	r2, [r4, #0]
 80083e2:	2210      	movs	r2, #16
 80083e4:	e7b7      	b.n	8008356 <_printf_i+0xd2>
 80083e6:	064d      	lsls	r5, r1, #25
 80083e8:	bf48      	it	mi
 80083ea:	b29b      	uxthmi	r3, r3
 80083ec:	e7ef      	b.n	80083ce <_printf_i+0x14a>
 80083ee:	4665      	mov	r5, ip
 80083f0:	fbb3 f1f2 	udiv	r1, r3, r2
 80083f4:	fb02 3311 	mls	r3, r2, r1, r3
 80083f8:	5cc3      	ldrb	r3, [r0, r3]
 80083fa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80083fe:	460b      	mov	r3, r1
 8008400:	2900      	cmp	r1, #0
 8008402:	d1f5      	bne.n	80083f0 <_printf_i+0x16c>
 8008404:	e7b9      	b.n	800837a <_printf_i+0xf6>
 8008406:	6813      	ldr	r3, [r2, #0]
 8008408:	6825      	ldr	r5, [r4, #0]
 800840a:	1d18      	adds	r0, r3, #4
 800840c:	6961      	ldr	r1, [r4, #20]
 800840e:	6010      	str	r0, [r2, #0]
 8008410:	0628      	lsls	r0, r5, #24
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	d501      	bpl.n	800841a <_printf_i+0x196>
 8008416:	6019      	str	r1, [r3, #0]
 8008418:	e002      	b.n	8008420 <_printf_i+0x19c>
 800841a:	066a      	lsls	r2, r5, #25
 800841c:	d5fb      	bpl.n	8008416 <_printf_i+0x192>
 800841e:	8019      	strh	r1, [r3, #0]
 8008420:	2300      	movs	r3, #0
 8008422:	4665      	mov	r5, ip
 8008424:	6123      	str	r3, [r4, #16]
 8008426:	e7b9      	b.n	800839c <_printf_i+0x118>
 8008428:	6813      	ldr	r3, [r2, #0]
 800842a:	1d19      	adds	r1, r3, #4
 800842c:	6011      	str	r1, [r2, #0]
 800842e:	681d      	ldr	r5, [r3, #0]
 8008430:	6862      	ldr	r2, [r4, #4]
 8008432:	2100      	movs	r1, #0
 8008434:	4628      	mov	r0, r5
 8008436:	f000 faef 	bl	8008a18 <memchr>
 800843a:	b108      	cbz	r0, 8008440 <_printf_i+0x1bc>
 800843c:	1b40      	subs	r0, r0, r5
 800843e:	6060      	str	r0, [r4, #4]
 8008440:	6863      	ldr	r3, [r4, #4]
 8008442:	6123      	str	r3, [r4, #16]
 8008444:	2300      	movs	r3, #0
 8008446:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800844a:	e7a7      	b.n	800839c <_printf_i+0x118>
 800844c:	6923      	ldr	r3, [r4, #16]
 800844e:	462a      	mov	r2, r5
 8008450:	4639      	mov	r1, r7
 8008452:	4630      	mov	r0, r6
 8008454:	47c0      	blx	r8
 8008456:	3001      	adds	r0, #1
 8008458:	d0aa      	beq.n	80083b0 <_printf_i+0x12c>
 800845a:	6823      	ldr	r3, [r4, #0]
 800845c:	079b      	lsls	r3, r3, #30
 800845e:	d413      	bmi.n	8008488 <_printf_i+0x204>
 8008460:	68e0      	ldr	r0, [r4, #12]
 8008462:	9b03      	ldr	r3, [sp, #12]
 8008464:	4298      	cmp	r0, r3
 8008466:	bfb8      	it	lt
 8008468:	4618      	movlt	r0, r3
 800846a:	e7a3      	b.n	80083b4 <_printf_i+0x130>
 800846c:	2301      	movs	r3, #1
 800846e:	464a      	mov	r2, r9
 8008470:	4639      	mov	r1, r7
 8008472:	4630      	mov	r0, r6
 8008474:	47c0      	blx	r8
 8008476:	3001      	adds	r0, #1
 8008478:	d09a      	beq.n	80083b0 <_printf_i+0x12c>
 800847a:	3501      	adds	r5, #1
 800847c:	68e3      	ldr	r3, [r4, #12]
 800847e:	9a03      	ldr	r2, [sp, #12]
 8008480:	1a9b      	subs	r3, r3, r2
 8008482:	42ab      	cmp	r3, r5
 8008484:	dcf2      	bgt.n	800846c <_printf_i+0x1e8>
 8008486:	e7eb      	b.n	8008460 <_printf_i+0x1dc>
 8008488:	2500      	movs	r5, #0
 800848a:	f104 0919 	add.w	r9, r4, #25
 800848e:	e7f5      	b.n	800847c <_printf_i+0x1f8>
 8008490:	2b00      	cmp	r3, #0
 8008492:	d1ac      	bne.n	80083ee <_printf_i+0x16a>
 8008494:	7803      	ldrb	r3, [r0, #0]
 8008496:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800849a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800849e:	e76c      	b.n	800837a <_printf_i+0xf6>
 80084a0:	080094e9 	.word	0x080094e9
 80084a4:	080094fa 	.word	0x080094fa

080084a8 <strncmp>:
 80084a8:	b510      	push	{r4, lr}
 80084aa:	b16a      	cbz	r2, 80084c8 <strncmp+0x20>
 80084ac:	3901      	subs	r1, #1
 80084ae:	1884      	adds	r4, r0, r2
 80084b0:	f810 3b01 	ldrb.w	r3, [r0], #1
 80084b4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d103      	bne.n	80084c4 <strncmp+0x1c>
 80084bc:	42a0      	cmp	r0, r4
 80084be:	d001      	beq.n	80084c4 <strncmp+0x1c>
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d1f5      	bne.n	80084b0 <strncmp+0x8>
 80084c4:	1a98      	subs	r0, r3, r2
 80084c6:	bd10      	pop	{r4, pc}
 80084c8:	4610      	mov	r0, r2
 80084ca:	e7fc      	b.n	80084c6 <strncmp+0x1e>

080084cc <__swbuf_r>:
 80084cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084ce:	460e      	mov	r6, r1
 80084d0:	4614      	mov	r4, r2
 80084d2:	4605      	mov	r5, r0
 80084d4:	b118      	cbz	r0, 80084de <__swbuf_r+0x12>
 80084d6:	6983      	ldr	r3, [r0, #24]
 80084d8:	b90b      	cbnz	r3, 80084de <__swbuf_r+0x12>
 80084da:	f000 f9af 	bl	800883c <__sinit>
 80084de:	4b21      	ldr	r3, [pc, #132]	; (8008564 <__swbuf_r+0x98>)
 80084e0:	429c      	cmp	r4, r3
 80084e2:	d12a      	bne.n	800853a <__swbuf_r+0x6e>
 80084e4:	686c      	ldr	r4, [r5, #4]
 80084e6:	69a3      	ldr	r3, [r4, #24]
 80084e8:	60a3      	str	r3, [r4, #8]
 80084ea:	89a3      	ldrh	r3, [r4, #12]
 80084ec:	071a      	lsls	r2, r3, #28
 80084ee:	d52e      	bpl.n	800854e <__swbuf_r+0x82>
 80084f0:	6923      	ldr	r3, [r4, #16]
 80084f2:	b363      	cbz	r3, 800854e <__swbuf_r+0x82>
 80084f4:	6923      	ldr	r3, [r4, #16]
 80084f6:	6820      	ldr	r0, [r4, #0]
 80084f8:	b2f6      	uxtb	r6, r6
 80084fa:	1ac0      	subs	r0, r0, r3
 80084fc:	6963      	ldr	r3, [r4, #20]
 80084fe:	4637      	mov	r7, r6
 8008500:	4283      	cmp	r3, r0
 8008502:	dc04      	bgt.n	800850e <__swbuf_r+0x42>
 8008504:	4621      	mov	r1, r4
 8008506:	4628      	mov	r0, r5
 8008508:	f000 f92e 	bl	8008768 <_fflush_r>
 800850c:	bb28      	cbnz	r0, 800855a <__swbuf_r+0x8e>
 800850e:	68a3      	ldr	r3, [r4, #8]
 8008510:	3001      	adds	r0, #1
 8008512:	3b01      	subs	r3, #1
 8008514:	60a3      	str	r3, [r4, #8]
 8008516:	6823      	ldr	r3, [r4, #0]
 8008518:	1c5a      	adds	r2, r3, #1
 800851a:	6022      	str	r2, [r4, #0]
 800851c:	701e      	strb	r6, [r3, #0]
 800851e:	6963      	ldr	r3, [r4, #20]
 8008520:	4283      	cmp	r3, r0
 8008522:	d004      	beq.n	800852e <__swbuf_r+0x62>
 8008524:	89a3      	ldrh	r3, [r4, #12]
 8008526:	07db      	lsls	r3, r3, #31
 8008528:	d519      	bpl.n	800855e <__swbuf_r+0x92>
 800852a:	2e0a      	cmp	r6, #10
 800852c:	d117      	bne.n	800855e <__swbuf_r+0x92>
 800852e:	4621      	mov	r1, r4
 8008530:	4628      	mov	r0, r5
 8008532:	f000 f919 	bl	8008768 <_fflush_r>
 8008536:	b190      	cbz	r0, 800855e <__swbuf_r+0x92>
 8008538:	e00f      	b.n	800855a <__swbuf_r+0x8e>
 800853a:	4b0b      	ldr	r3, [pc, #44]	; (8008568 <__swbuf_r+0x9c>)
 800853c:	429c      	cmp	r4, r3
 800853e:	d101      	bne.n	8008544 <__swbuf_r+0x78>
 8008540:	68ac      	ldr	r4, [r5, #8]
 8008542:	e7d0      	b.n	80084e6 <__swbuf_r+0x1a>
 8008544:	4b09      	ldr	r3, [pc, #36]	; (800856c <__swbuf_r+0xa0>)
 8008546:	429c      	cmp	r4, r3
 8008548:	bf08      	it	eq
 800854a:	68ec      	ldreq	r4, [r5, #12]
 800854c:	e7cb      	b.n	80084e6 <__swbuf_r+0x1a>
 800854e:	4621      	mov	r1, r4
 8008550:	4628      	mov	r0, r5
 8008552:	f000 f80d 	bl	8008570 <__swsetup_r>
 8008556:	2800      	cmp	r0, #0
 8008558:	d0cc      	beq.n	80084f4 <__swbuf_r+0x28>
 800855a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800855e:	4638      	mov	r0, r7
 8008560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008562:	bf00      	nop
 8008564:	0800952c 	.word	0x0800952c
 8008568:	0800954c 	.word	0x0800954c
 800856c:	0800950c 	.word	0x0800950c

08008570 <__swsetup_r>:
 8008570:	4b32      	ldr	r3, [pc, #200]	; (800863c <__swsetup_r+0xcc>)
 8008572:	b570      	push	{r4, r5, r6, lr}
 8008574:	681d      	ldr	r5, [r3, #0]
 8008576:	4606      	mov	r6, r0
 8008578:	460c      	mov	r4, r1
 800857a:	b125      	cbz	r5, 8008586 <__swsetup_r+0x16>
 800857c:	69ab      	ldr	r3, [r5, #24]
 800857e:	b913      	cbnz	r3, 8008586 <__swsetup_r+0x16>
 8008580:	4628      	mov	r0, r5
 8008582:	f000 f95b 	bl	800883c <__sinit>
 8008586:	4b2e      	ldr	r3, [pc, #184]	; (8008640 <__swsetup_r+0xd0>)
 8008588:	429c      	cmp	r4, r3
 800858a:	d10f      	bne.n	80085ac <__swsetup_r+0x3c>
 800858c:	686c      	ldr	r4, [r5, #4]
 800858e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008592:	b29a      	uxth	r2, r3
 8008594:	0715      	lsls	r5, r2, #28
 8008596:	d42c      	bmi.n	80085f2 <__swsetup_r+0x82>
 8008598:	06d0      	lsls	r0, r2, #27
 800859a:	d411      	bmi.n	80085c0 <__swsetup_r+0x50>
 800859c:	2209      	movs	r2, #9
 800859e:	6032      	str	r2, [r6, #0]
 80085a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085a4:	81a3      	strh	r3, [r4, #12]
 80085a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80085aa:	e03e      	b.n	800862a <__swsetup_r+0xba>
 80085ac:	4b25      	ldr	r3, [pc, #148]	; (8008644 <__swsetup_r+0xd4>)
 80085ae:	429c      	cmp	r4, r3
 80085b0:	d101      	bne.n	80085b6 <__swsetup_r+0x46>
 80085b2:	68ac      	ldr	r4, [r5, #8]
 80085b4:	e7eb      	b.n	800858e <__swsetup_r+0x1e>
 80085b6:	4b24      	ldr	r3, [pc, #144]	; (8008648 <__swsetup_r+0xd8>)
 80085b8:	429c      	cmp	r4, r3
 80085ba:	bf08      	it	eq
 80085bc:	68ec      	ldreq	r4, [r5, #12]
 80085be:	e7e6      	b.n	800858e <__swsetup_r+0x1e>
 80085c0:	0751      	lsls	r1, r2, #29
 80085c2:	d512      	bpl.n	80085ea <__swsetup_r+0x7a>
 80085c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80085c6:	b141      	cbz	r1, 80085da <__swsetup_r+0x6a>
 80085c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80085cc:	4299      	cmp	r1, r3
 80085ce:	d002      	beq.n	80085d6 <__swsetup_r+0x66>
 80085d0:	4630      	mov	r0, r6
 80085d2:	f000 fa2f 	bl	8008a34 <_free_r>
 80085d6:	2300      	movs	r3, #0
 80085d8:	6363      	str	r3, [r4, #52]	; 0x34
 80085da:	89a3      	ldrh	r3, [r4, #12]
 80085dc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80085e0:	81a3      	strh	r3, [r4, #12]
 80085e2:	2300      	movs	r3, #0
 80085e4:	6063      	str	r3, [r4, #4]
 80085e6:	6923      	ldr	r3, [r4, #16]
 80085e8:	6023      	str	r3, [r4, #0]
 80085ea:	89a3      	ldrh	r3, [r4, #12]
 80085ec:	f043 0308 	orr.w	r3, r3, #8
 80085f0:	81a3      	strh	r3, [r4, #12]
 80085f2:	6923      	ldr	r3, [r4, #16]
 80085f4:	b94b      	cbnz	r3, 800860a <__swsetup_r+0x9a>
 80085f6:	89a3      	ldrh	r3, [r4, #12]
 80085f8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80085fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008600:	d003      	beq.n	800860a <__swsetup_r+0x9a>
 8008602:	4621      	mov	r1, r4
 8008604:	4630      	mov	r0, r6
 8008606:	f000 f9c7 	bl	8008998 <__smakebuf_r>
 800860a:	89a2      	ldrh	r2, [r4, #12]
 800860c:	f012 0301 	ands.w	r3, r2, #1
 8008610:	d00c      	beq.n	800862c <__swsetup_r+0xbc>
 8008612:	2300      	movs	r3, #0
 8008614:	60a3      	str	r3, [r4, #8]
 8008616:	6963      	ldr	r3, [r4, #20]
 8008618:	425b      	negs	r3, r3
 800861a:	61a3      	str	r3, [r4, #24]
 800861c:	6923      	ldr	r3, [r4, #16]
 800861e:	b953      	cbnz	r3, 8008636 <__swsetup_r+0xc6>
 8008620:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008624:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8008628:	d1ba      	bne.n	80085a0 <__swsetup_r+0x30>
 800862a:	bd70      	pop	{r4, r5, r6, pc}
 800862c:	0792      	lsls	r2, r2, #30
 800862e:	bf58      	it	pl
 8008630:	6963      	ldrpl	r3, [r4, #20]
 8008632:	60a3      	str	r3, [r4, #8]
 8008634:	e7f2      	b.n	800861c <__swsetup_r+0xac>
 8008636:	2000      	movs	r0, #0
 8008638:	e7f7      	b.n	800862a <__swsetup_r+0xba>
 800863a:	bf00      	nop
 800863c:	20000088 	.word	0x20000088
 8008640:	0800952c 	.word	0x0800952c
 8008644:	0800954c 	.word	0x0800954c
 8008648:	0800950c 	.word	0x0800950c

0800864c <abort>:
 800864c:	b508      	push	{r3, lr}
 800864e:	2006      	movs	r0, #6
 8008650:	f000 face 	bl	8008bf0 <raise>
 8008654:	2001      	movs	r0, #1
 8008656:	f7fc fb50 	bl	8004cfa <_exit>
	...

0800865c <__sflush_r>:
 800865c:	898a      	ldrh	r2, [r1, #12]
 800865e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008662:	4605      	mov	r5, r0
 8008664:	0710      	lsls	r0, r2, #28
 8008666:	460c      	mov	r4, r1
 8008668:	d458      	bmi.n	800871c <__sflush_r+0xc0>
 800866a:	684b      	ldr	r3, [r1, #4]
 800866c:	2b00      	cmp	r3, #0
 800866e:	dc05      	bgt.n	800867c <__sflush_r+0x20>
 8008670:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008672:	2b00      	cmp	r3, #0
 8008674:	dc02      	bgt.n	800867c <__sflush_r+0x20>
 8008676:	2000      	movs	r0, #0
 8008678:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800867c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800867e:	2e00      	cmp	r6, #0
 8008680:	d0f9      	beq.n	8008676 <__sflush_r+0x1a>
 8008682:	2300      	movs	r3, #0
 8008684:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008688:	682f      	ldr	r7, [r5, #0]
 800868a:	6a21      	ldr	r1, [r4, #32]
 800868c:	602b      	str	r3, [r5, #0]
 800868e:	d032      	beq.n	80086f6 <__sflush_r+0x9a>
 8008690:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008692:	89a3      	ldrh	r3, [r4, #12]
 8008694:	075a      	lsls	r2, r3, #29
 8008696:	d505      	bpl.n	80086a4 <__sflush_r+0x48>
 8008698:	6863      	ldr	r3, [r4, #4]
 800869a:	1ac0      	subs	r0, r0, r3
 800869c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800869e:	b10b      	cbz	r3, 80086a4 <__sflush_r+0x48>
 80086a0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80086a2:	1ac0      	subs	r0, r0, r3
 80086a4:	2300      	movs	r3, #0
 80086a6:	4602      	mov	r2, r0
 80086a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80086aa:	6a21      	ldr	r1, [r4, #32]
 80086ac:	4628      	mov	r0, r5
 80086ae:	47b0      	blx	r6
 80086b0:	1c43      	adds	r3, r0, #1
 80086b2:	89a3      	ldrh	r3, [r4, #12]
 80086b4:	d106      	bne.n	80086c4 <__sflush_r+0x68>
 80086b6:	6829      	ldr	r1, [r5, #0]
 80086b8:	291d      	cmp	r1, #29
 80086ba:	d848      	bhi.n	800874e <__sflush_r+0xf2>
 80086bc:	4a29      	ldr	r2, [pc, #164]	; (8008764 <__sflush_r+0x108>)
 80086be:	40ca      	lsrs	r2, r1
 80086c0:	07d6      	lsls	r6, r2, #31
 80086c2:	d544      	bpl.n	800874e <__sflush_r+0xf2>
 80086c4:	2200      	movs	r2, #0
 80086c6:	6062      	str	r2, [r4, #4]
 80086c8:	6922      	ldr	r2, [r4, #16]
 80086ca:	04d9      	lsls	r1, r3, #19
 80086cc:	6022      	str	r2, [r4, #0]
 80086ce:	d504      	bpl.n	80086da <__sflush_r+0x7e>
 80086d0:	1c42      	adds	r2, r0, #1
 80086d2:	d101      	bne.n	80086d8 <__sflush_r+0x7c>
 80086d4:	682b      	ldr	r3, [r5, #0]
 80086d6:	b903      	cbnz	r3, 80086da <__sflush_r+0x7e>
 80086d8:	6560      	str	r0, [r4, #84]	; 0x54
 80086da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80086dc:	602f      	str	r7, [r5, #0]
 80086de:	2900      	cmp	r1, #0
 80086e0:	d0c9      	beq.n	8008676 <__sflush_r+0x1a>
 80086e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80086e6:	4299      	cmp	r1, r3
 80086e8:	d002      	beq.n	80086f0 <__sflush_r+0x94>
 80086ea:	4628      	mov	r0, r5
 80086ec:	f000 f9a2 	bl	8008a34 <_free_r>
 80086f0:	2000      	movs	r0, #0
 80086f2:	6360      	str	r0, [r4, #52]	; 0x34
 80086f4:	e7c0      	b.n	8008678 <__sflush_r+0x1c>
 80086f6:	2301      	movs	r3, #1
 80086f8:	4628      	mov	r0, r5
 80086fa:	47b0      	blx	r6
 80086fc:	1c41      	adds	r1, r0, #1
 80086fe:	d1c8      	bne.n	8008692 <__sflush_r+0x36>
 8008700:	682b      	ldr	r3, [r5, #0]
 8008702:	2b00      	cmp	r3, #0
 8008704:	d0c5      	beq.n	8008692 <__sflush_r+0x36>
 8008706:	2b1d      	cmp	r3, #29
 8008708:	d001      	beq.n	800870e <__sflush_r+0xb2>
 800870a:	2b16      	cmp	r3, #22
 800870c:	d101      	bne.n	8008712 <__sflush_r+0xb6>
 800870e:	602f      	str	r7, [r5, #0]
 8008710:	e7b1      	b.n	8008676 <__sflush_r+0x1a>
 8008712:	89a3      	ldrh	r3, [r4, #12]
 8008714:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008718:	81a3      	strh	r3, [r4, #12]
 800871a:	e7ad      	b.n	8008678 <__sflush_r+0x1c>
 800871c:	690f      	ldr	r7, [r1, #16]
 800871e:	2f00      	cmp	r7, #0
 8008720:	d0a9      	beq.n	8008676 <__sflush_r+0x1a>
 8008722:	0793      	lsls	r3, r2, #30
 8008724:	bf18      	it	ne
 8008726:	2300      	movne	r3, #0
 8008728:	680e      	ldr	r6, [r1, #0]
 800872a:	bf08      	it	eq
 800872c:	694b      	ldreq	r3, [r1, #20]
 800872e:	eba6 0807 	sub.w	r8, r6, r7
 8008732:	600f      	str	r7, [r1, #0]
 8008734:	608b      	str	r3, [r1, #8]
 8008736:	f1b8 0f00 	cmp.w	r8, #0
 800873a:	dd9c      	ble.n	8008676 <__sflush_r+0x1a>
 800873c:	4643      	mov	r3, r8
 800873e:	463a      	mov	r2, r7
 8008740:	6a21      	ldr	r1, [r4, #32]
 8008742:	4628      	mov	r0, r5
 8008744:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008746:	47b0      	blx	r6
 8008748:	2800      	cmp	r0, #0
 800874a:	dc06      	bgt.n	800875a <__sflush_r+0xfe>
 800874c:	89a3      	ldrh	r3, [r4, #12]
 800874e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008752:	81a3      	strh	r3, [r4, #12]
 8008754:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008758:	e78e      	b.n	8008678 <__sflush_r+0x1c>
 800875a:	4407      	add	r7, r0
 800875c:	eba8 0800 	sub.w	r8, r8, r0
 8008760:	e7e9      	b.n	8008736 <__sflush_r+0xda>
 8008762:	bf00      	nop
 8008764:	20400001 	.word	0x20400001

08008768 <_fflush_r>:
 8008768:	b538      	push	{r3, r4, r5, lr}
 800876a:	690b      	ldr	r3, [r1, #16]
 800876c:	4605      	mov	r5, r0
 800876e:	460c      	mov	r4, r1
 8008770:	b1db      	cbz	r3, 80087aa <_fflush_r+0x42>
 8008772:	b118      	cbz	r0, 800877c <_fflush_r+0x14>
 8008774:	6983      	ldr	r3, [r0, #24]
 8008776:	b90b      	cbnz	r3, 800877c <_fflush_r+0x14>
 8008778:	f000 f860 	bl	800883c <__sinit>
 800877c:	4b0c      	ldr	r3, [pc, #48]	; (80087b0 <_fflush_r+0x48>)
 800877e:	429c      	cmp	r4, r3
 8008780:	d109      	bne.n	8008796 <_fflush_r+0x2e>
 8008782:	686c      	ldr	r4, [r5, #4]
 8008784:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008788:	b17b      	cbz	r3, 80087aa <_fflush_r+0x42>
 800878a:	4621      	mov	r1, r4
 800878c:	4628      	mov	r0, r5
 800878e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008792:	f7ff bf63 	b.w	800865c <__sflush_r>
 8008796:	4b07      	ldr	r3, [pc, #28]	; (80087b4 <_fflush_r+0x4c>)
 8008798:	429c      	cmp	r4, r3
 800879a:	d101      	bne.n	80087a0 <_fflush_r+0x38>
 800879c:	68ac      	ldr	r4, [r5, #8]
 800879e:	e7f1      	b.n	8008784 <_fflush_r+0x1c>
 80087a0:	4b05      	ldr	r3, [pc, #20]	; (80087b8 <_fflush_r+0x50>)
 80087a2:	429c      	cmp	r4, r3
 80087a4:	bf08      	it	eq
 80087a6:	68ec      	ldreq	r4, [r5, #12]
 80087a8:	e7ec      	b.n	8008784 <_fflush_r+0x1c>
 80087aa:	2000      	movs	r0, #0
 80087ac:	bd38      	pop	{r3, r4, r5, pc}
 80087ae:	bf00      	nop
 80087b0:	0800952c 	.word	0x0800952c
 80087b4:	0800954c 	.word	0x0800954c
 80087b8:	0800950c 	.word	0x0800950c

080087bc <std>:
 80087bc:	2300      	movs	r3, #0
 80087be:	b510      	push	{r4, lr}
 80087c0:	4604      	mov	r4, r0
 80087c2:	e9c0 3300 	strd	r3, r3, [r0]
 80087c6:	6083      	str	r3, [r0, #8]
 80087c8:	8181      	strh	r1, [r0, #12]
 80087ca:	6643      	str	r3, [r0, #100]	; 0x64
 80087cc:	81c2      	strh	r2, [r0, #14]
 80087ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80087d2:	6183      	str	r3, [r0, #24]
 80087d4:	4619      	mov	r1, r3
 80087d6:	2208      	movs	r2, #8
 80087d8:	305c      	adds	r0, #92	; 0x5c
 80087da:	f7ff fb98 	bl	8007f0e <memset>
 80087de:	4b05      	ldr	r3, [pc, #20]	; (80087f4 <std+0x38>)
 80087e0:	6224      	str	r4, [r4, #32]
 80087e2:	6263      	str	r3, [r4, #36]	; 0x24
 80087e4:	4b04      	ldr	r3, [pc, #16]	; (80087f8 <std+0x3c>)
 80087e6:	62a3      	str	r3, [r4, #40]	; 0x28
 80087e8:	4b04      	ldr	r3, [pc, #16]	; (80087fc <std+0x40>)
 80087ea:	62e3      	str	r3, [r4, #44]	; 0x2c
 80087ec:	4b04      	ldr	r3, [pc, #16]	; (8008800 <std+0x44>)
 80087ee:	6323      	str	r3, [r4, #48]	; 0x30
 80087f0:	bd10      	pop	{r4, pc}
 80087f2:	bf00      	nop
 80087f4:	08008c29 	.word	0x08008c29
 80087f8:	08008c4b 	.word	0x08008c4b
 80087fc:	08008c83 	.word	0x08008c83
 8008800:	08008ca7 	.word	0x08008ca7

08008804 <_cleanup_r>:
 8008804:	4901      	ldr	r1, [pc, #4]	; (800880c <_cleanup_r+0x8>)
 8008806:	f000 b885 	b.w	8008914 <_fwalk_reent>
 800880a:	bf00      	nop
 800880c:	08008769 	.word	0x08008769

08008810 <__sfmoreglue>:
 8008810:	b570      	push	{r4, r5, r6, lr}
 8008812:	2568      	movs	r5, #104	; 0x68
 8008814:	1e4a      	subs	r2, r1, #1
 8008816:	4355      	muls	r5, r2
 8008818:	460e      	mov	r6, r1
 800881a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800881e:	f000 f955 	bl	8008acc <_malloc_r>
 8008822:	4604      	mov	r4, r0
 8008824:	b140      	cbz	r0, 8008838 <__sfmoreglue+0x28>
 8008826:	2100      	movs	r1, #0
 8008828:	e9c0 1600 	strd	r1, r6, [r0]
 800882c:	300c      	adds	r0, #12
 800882e:	60a0      	str	r0, [r4, #8]
 8008830:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008834:	f7ff fb6b 	bl	8007f0e <memset>
 8008838:	4620      	mov	r0, r4
 800883a:	bd70      	pop	{r4, r5, r6, pc}

0800883c <__sinit>:
 800883c:	6983      	ldr	r3, [r0, #24]
 800883e:	b510      	push	{r4, lr}
 8008840:	4604      	mov	r4, r0
 8008842:	bb33      	cbnz	r3, 8008892 <__sinit+0x56>
 8008844:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8008848:	6503      	str	r3, [r0, #80]	; 0x50
 800884a:	4b12      	ldr	r3, [pc, #72]	; (8008894 <__sinit+0x58>)
 800884c:	4a12      	ldr	r2, [pc, #72]	; (8008898 <__sinit+0x5c>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	6282      	str	r2, [r0, #40]	; 0x28
 8008852:	4298      	cmp	r0, r3
 8008854:	bf04      	itt	eq
 8008856:	2301      	moveq	r3, #1
 8008858:	6183      	streq	r3, [r0, #24]
 800885a:	f000 f81f 	bl	800889c <__sfp>
 800885e:	6060      	str	r0, [r4, #4]
 8008860:	4620      	mov	r0, r4
 8008862:	f000 f81b 	bl	800889c <__sfp>
 8008866:	60a0      	str	r0, [r4, #8]
 8008868:	4620      	mov	r0, r4
 800886a:	f000 f817 	bl	800889c <__sfp>
 800886e:	2200      	movs	r2, #0
 8008870:	60e0      	str	r0, [r4, #12]
 8008872:	2104      	movs	r1, #4
 8008874:	6860      	ldr	r0, [r4, #4]
 8008876:	f7ff ffa1 	bl	80087bc <std>
 800887a:	2201      	movs	r2, #1
 800887c:	2109      	movs	r1, #9
 800887e:	68a0      	ldr	r0, [r4, #8]
 8008880:	f7ff ff9c 	bl	80087bc <std>
 8008884:	2202      	movs	r2, #2
 8008886:	2112      	movs	r1, #18
 8008888:	68e0      	ldr	r0, [r4, #12]
 800888a:	f7ff ff97 	bl	80087bc <std>
 800888e:	2301      	movs	r3, #1
 8008890:	61a3      	str	r3, [r4, #24]
 8008892:	bd10      	pop	{r4, pc}
 8008894:	080094d4 	.word	0x080094d4
 8008898:	08008805 	.word	0x08008805

0800889c <__sfp>:
 800889c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800889e:	4b1b      	ldr	r3, [pc, #108]	; (800890c <__sfp+0x70>)
 80088a0:	4607      	mov	r7, r0
 80088a2:	681e      	ldr	r6, [r3, #0]
 80088a4:	69b3      	ldr	r3, [r6, #24]
 80088a6:	b913      	cbnz	r3, 80088ae <__sfp+0x12>
 80088a8:	4630      	mov	r0, r6
 80088aa:	f7ff ffc7 	bl	800883c <__sinit>
 80088ae:	3648      	adds	r6, #72	; 0x48
 80088b0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80088b4:	3b01      	subs	r3, #1
 80088b6:	d503      	bpl.n	80088c0 <__sfp+0x24>
 80088b8:	6833      	ldr	r3, [r6, #0]
 80088ba:	b133      	cbz	r3, 80088ca <__sfp+0x2e>
 80088bc:	6836      	ldr	r6, [r6, #0]
 80088be:	e7f7      	b.n	80088b0 <__sfp+0x14>
 80088c0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80088c4:	b16d      	cbz	r5, 80088e2 <__sfp+0x46>
 80088c6:	3468      	adds	r4, #104	; 0x68
 80088c8:	e7f4      	b.n	80088b4 <__sfp+0x18>
 80088ca:	2104      	movs	r1, #4
 80088cc:	4638      	mov	r0, r7
 80088ce:	f7ff ff9f 	bl	8008810 <__sfmoreglue>
 80088d2:	6030      	str	r0, [r6, #0]
 80088d4:	2800      	cmp	r0, #0
 80088d6:	d1f1      	bne.n	80088bc <__sfp+0x20>
 80088d8:	230c      	movs	r3, #12
 80088da:	4604      	mov	r4, r0
 80088dc:	603b      	str	r3, [r7, #0]
 80088de:	4620      	mov	r0, r4
 80088e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088e2:	4b0b      	ldr	r3, [pc, #44]	; (8008910 <__sfp+0x74>)
 80088e4:	6665      	str	r5, [r4, #100]	; 0x64
 80088e6:	e9c4 5500 	strd	r5, r5, [r4]
 80088ea:	60a5      	str	r5, [r4, #8]
 80088ec:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80088f0:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80088f4:	2208      	movs	r2, #8
 80088f6:	4629      	mov	r1, r5
 80088f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80088fc:	f7ff fb07 	bl	8007f0e <memset>
 8008900:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008904:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008908:	e7e9      	b.n	80088de <__sfp+0x42>
 800890a:	bf00      	nop
 800890c:	080094d4 	.word	0x080094d4
 8008910:	ffff0001 	.word	0xffff0001

08008914 <_fwalk_reent>:
 8008914:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008918:	4680      	mov	r8, r0
 800891a:	4689      	mov	r9, r1
 800891c:	2600      	movs	r6, #0
 800891e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008922:	b914      	cbnz	r4, 800892a <_fwalk_reent+0x16>
 8008924:	4630      	mov	r0, r6
 8008926:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800892a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800892e:	3f01      	subs	r7, #1
 8008930:	d501      	bpl.n	8008936 <_fwalk_reent+0x22>
 8008932:	6824      	ldr	r4, [r4, #0]
 8008934:	e7f5      	b.n	8008922 <_fwalk_reent+0xe>
 8008936:	89ab      	ldrh	r3, [r5, #12]
 8008938:	2b01      	cmp	r3, #1
 800893a:	d907      	bls.n	800894c <_fwalk_reent+0x38>
 800893c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008940:	3301      	adds	r3, #1
 8008942:	d003      	beq.n	800894c <_fwalk_reent+0x38>
 8008944:	4629      	mov	r1, r5
 8008946:	4640      	mov	r0, r8
 8008948:	47c8      	blx	r9
 800894a:	4306      	orrs	r6, r0
 800894c:	3568      	adds	r5, #104	; 0x68
 800894e:	e7ee      	b.n	800892e <_fwalk_reent+0x1a>

08008950 <__swhatbuf_r>:
 8008950:	b570      	push	{r4, r5, r6, lr}
 8008952:	460e      	mov	r6, r1
 8008954:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008958:	b096      	sub	sp, #88	; 0x58
 800895a:	2900      	cmp	r1, #0
 800895c:	4614      	mov	r4, r2
 800895e:	461d      	mov	r5, r3
 8008960:	da07      	bge.n	8008972 <__swhatbuf_r+0x22>
 8008962:	2300      	movs	r3, #0
 8008964:	602b      	str	r3, [r5, #0]
 8008966:	89b3      	ldrh	r3, [r6, #12]
 8008968:	061a      	lsls	r2, r3, #24
 800896a:	d410      	bmi.n	800898e <__swhatbuf_r+0x3e>
 800896c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008970:	e00e      	b.n	8008990 <__swhatbuf_r+0x40>
 8008972:	466a      	mov	r2, sp
 8008974:	f000 f9be 	bl	8008cf4 <_fstat_r>
 8008978:	2800      	cmp	r0, #0
 800897a:	dbf2      	blt.n	8008962 <__swhatbuf_r+0x12>
 800897c:	9a01      	ldr	r2, [sp, #4]
 800897e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008982:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008986:	425a      	negs	r2, r3
 8008988:	415a      	adcs	r2, r3
 800898a:	602a      	str	r2, [r5, #0]
 800898c:	e7ee      	b.n	800896c <__swhatbuf_r+0x1c>
 800898e:	2340      	movs	r3, #64	; 0x40
 8008990:	2000      	movs	r0, #0
 8008992:	6023      	str	r3, [r4, #0]
 8008994:	b016      	add	sp, #88	; 0x58
 8008996:	bd70      	pop	{r4, r5, r6, pc}

08008998 <__smakebuf_r>:
 8008998:	898b      	ldrh	r3, [r1, #12]
 800899a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800899c:	079d      	lsls	r5, r3, #30
 800899e:	4606      	mov	r6, r0
 80089a0:	460c      	mov	r4, r1
 80089a2:	d507      	bpl.n	80089b4 <__smakebuf_r+0x1c>
 80089a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80089a8:	6023      	str	r3, [r4, #0]
 80089aa:	6123      	str	r3, [r4, #16]
 80089ac:	2301      	movs	r3, #1
 80089ae:	6163      	str	r3, [r4, #20]
 80089b0:	b002      	add	sp, #8
 80089b2:	bd70      	pop	{r4, r5, r6, pc}
 80089b4:	ab01      	add	r3, sp, #4
 80089b6:	466a      	mov	r2, sp
 80089b8:	f7ff ffca 	bl	8008950 <__swhatbuf_r>
 80089bc:	9900      	ldr	r1, [sp, #0]
 80089be:	4605      	mov	r5, r0
 80089c0:	4630      	mov	r0, r6
 80089c2:	f000 f883 	bl	8008acc <_malloc_r>
 80089c6:	b948      	cbnz	r0, 80089dc <__smakebuf_r+0x44>
 80089c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089cc:	059a      	lsls	r2, r3, #22
 80089ce:	d4ef      	bmi.n	80089b0 <__smakebuf_r+0x18>
 80089d0:	f023 0303 	bic.w	r3, r3, #3
 80089d4:	f043 0302 	orr.w	r3, r3, #2
 80089d8:	81a3      	strh	r3, [r4, #12]
 80089da:	e7e3      	b.n	80089a4 <__smakebuf_r+0xc>
 80089dc:	4b0d      	ldr	r3, [pc, #52]	; (8008a14 <__smakebuf_r+0x7c>)
 80089de:	62b3      	str	r3, [r6, #40]	; 0x28
 80089e0:	89a3      	ldrh	r3, [r4, #12]
 80089e2:	6020      	str	r0, [r4, #0]
 80089e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089e8:	81a3      	strh	r3, [r4, #12]
 80089ea:	9b00      	ldr	r3, [sp, #0]
 80089ec:	6120      	str	r0, [r4, #16]
 80089ee:	6163      	str	r3, [r4, #20]
 80089f0:	9b01      	ldr	r3, [sp, #4]
 80089f2:	b15b      	cbz	r3, 8008a0c <__smakebuf_r+0x74>
 80089f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089f8:	4630      	mov	r0, r6
 80089fa:	f000 f98d 	bl	8008d18 <_isatty_r>
 80089fe:	b128      	cbz	r0, 8008a0c <__smakebuf_r+0x74>
 8008a00:	89a3      	ldrh	r3, [r4, #12]
 8008a02:	f023 0303 	bic.w	r3, r3, #3
 8008a06:	f043 0301 	orr.w	r3, r3, #1
 8008a0a:	81a3      	strh	r3, [r4, #12]
 8008a0c:	89a3      	ldrh	r3, [r4, #12]
 8008a0e:	431d      	orrs	r5, r3
 8008a10:	81a5      	strh	r5, [r4, #12]
 8008a12:	e7cd      	b.n	80089b0 <__smakebuf_r+0x18>
 8008a14:	08008805 	.word	0x08008805

08008a18 <memchr>:
 8008a18:	b510      	push	{r4, lr}
 8008a1a:	b2c9      	uxtb	r1, r1
 8008a1c:	4402      	add	r2, r0
 8008a1e:	4290      	cmp	r0, r2
 8008a20:	4603      	mov	r3, r0
 8008a22:	d101      	bne.n	8008a28 <memchr+0x10>
 8008a24:	2300      	movs	r3, #0
 8008a26:	e003      	b.n	8008a30 <memchr+0x18>
 8008a28:	781c      	ldrb	r4, [r3, #0]
 8008a2a:	3001      	adds	r0, #1
 8008a2c:	428c      	cmp	r4, r1
 8008a2e:	d1f6      	bne.n	8008a1e <memchr+0x6>
 8008a30:	4618      	mov	r0, r3
 8008a32:	bd10      	pop	{r4, pc}

08008a34 <_free_r>:
 8008a34:	b538      	push	{r3, r4, r5, lr}
 8008a36:	4605      	mov	r5, r0
 8008a38:	2900      	cmp	r1, #0
 8008a3a:	d043      	beq.n	8008ac4 <_free_r+0x90>
 8008a3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a40:	1f0c      	subs	r4, r1, #4
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	bfb8      	it	lt
 8008a46:	18e4      	addlt	r4, r4, r3
 8008a48:	f000 f988 	bl	8008d5c <__malloc_lock>
 8008a4c:	4a1e      	ldr	r2, [pc, #120]	; (8008ac8 <_free_r+0x94>)
 8008a4e:	6813      	ldr	r3, [r2, #0]
 8008a50:	4610      	mov	r0, r2
 8008a52:	b933      	cbnz	r3, 8008a62 <_free_r+0x2e>
 8008a54:	6063      	str	r3, [r4, #4]
 8008a56:	6014      	str	r4, [r2, #0]
 8008a58:	4628      	mov	r0, r5
 8008a5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a5e:	f000 b97e 	b.w	8008d5e <__malloc_unlock>
 8008a62:	42a3      	cmp	r3, r4
 8008a64:	d90b      	bls.n	8008a7e <_free_r+0x4a>
 8008a66:	6821      	ldr	r1, [r4, #0]
 8008a68:	1862      	adds	r2, r4, r1
 8008a6a:	4293      	cmp	r3, r2
 8008a6c:	bf01      	itttt	eq
 8008a6e:	681a      	ldreq	r2, [r3, #0]
 8008a70:	685b      	ldreq	r3, [r3, #4]
 8008a72:	1852      	addeq	r2, r2, r1
 8008a74:	6022      	streq	r2, [r4, #0]
 8008a76:	6063      	str	r3, [r4, #4]
 8008a78:	6004      	str	r4, [r0, #0]
 8008a7a:	e7ed      	b.n	8008a58 <_free_r+0x24>
 8008a7c:	4613      	mov	r3, r2
 8008a7e:	685a      	ldr	r2, [r3, #4]
 8008a80:	b10a      	cbz	r2, 8008a86 <_free_r+0x52>
 8008a82:	42a2      	cmp	r2, r4
 8008a84:	d9fa      	bls.n	8008a7c <_free_r+0x48>
 8008a86:	6819      	ldr	r1, [r3, #0]
 8008a88:	1858      	adds	r0, r3, r1
 8008a8a:	42a0      	cmp	r0, r4
 8008a8c:	d10b      	bne.n	8008aa6 <_free_r+0x72>
 8008a8e:	6820      	ldr	r0, [r4, #0]
 8008a90:	4401      	add	r1, r0
 8008a92:	1858      	adds	r0, r3, r1
 8008a94:	4282      	cmp	r2, r0
 8008a96:	6019      	str	r1, [r3, #0]
 8008a98:	d1de      	bne.n	8008a58 <_free_r+0x24>
 8008a9a:	6810      	ldr	r0, [r2, #0]
 8008a9c:	6852      	ldr	r2, [r2, #4]
 8008a9e:	4401      	add	r1, r0
 8008aa0:	6019      	str	r1, [r3, #0]
 8008aa2:	605a      	str	r2, [r3, #4]
 8008aa4:	e7d8      	b.n	8008a58 <_free_r+0x24>
 8008aa6:	d902      	bls.n	8008aae <_free_r+0x7a>
 8008aa8:	230c      	movs	r3, #12
 8008aaa:	602b      	str	r3, [r5, #0]
 8008aac:	e7d4      	b.n	8008a58 <_free_r+0x24>
 8008aae:	6820      	ldr	r0, [r4, #0]
 8008ab0:	1821      	adds	r1, r4, r0
 8008ab2:	428a      	cmp	r2, r1
 8008ab4:	bf01      	itttt	eq
 8008ab6:	6811      	ldreq	r1, [r2, #0]
 8008ab8:	6852      	ldreq	r2, [r2, #4]
 8008aba:	1809      	addeq	r1, r1, r0
 8008abc:	6021      	streq	r1, [r4, #0]
 8008abe:	6062      	str	r2, [r4, #4]
 8008ac0:	605c      	str	r4, [r3, #4]
 8008ac2:	e7c9      	b.n	8008a58 <_free_r+0x24>
 8008ac4:	bd38      	pop	{r3, r4, r5, pc}
 8008ac6:	bf00      	nop
 8008ac8:	20001e64 	.word	0x20001e64

08008acc <_malloc_r>:
 8008acc:	b570      	push	{r4, r5, r6, lr}
 8008ace:	1ccd      	adds	r5, r1, #3
 8008ad0:	f025 0503 	bic.w	r5, r5, #3
 8008ad4:	3508      	adds	r5, #8
 8008ad6:	2d0c      	cmp	r5, #12
 8008ad8:	bf38      	it	cc
 8008ada:	250c      	movcc	r5, #12
 8008adc:	2d00      	cmp	r5, #0
 8008ade:	4606      	mov	r6, r0
 8008ae0:	db01      	blt.n	8008ae6 <_malloc_r+0x1a>
 8008ae2:	42a9      	cmp	r1, r5
 8008ae4:	d903      	bls.n	8008aee <_malloc_r+0x22>
 8008ae6:	230c      	movs	r3, #12
 8008ae8:	6033      	str	r3, [r6, #0]
 8008aea:	2000      	movs	r0, #0
 8008aec:	bd70      	pop	{r4, r5, r6, pc}
 8008aee:	f000 f935 	bl	8008d5c <__malloc_lock>
 8008af2:	4a21      	ldr	r2, [pc, #132]	; (8008b78 <_malloc_r+0xac>)
 8008af4:	6814      	ldr	r4, [r2, #0]
 8008af6:	4621      	mov	r1, r4
 8008af8:	b991      	cbnz	r1, 8008b20 <_malloc_r+0x54>
 8008afa:	4c20      	ldr	r4, [pc, #128]	; (8008b7c <_malloc_r+0xb0>)
 8008afc:	6823      	ldr	r3, [r4, #0]
 8008afe:	b91b      	cbnz	r3, 8008b08 <_malloc_r+0x3c>
 8008b00:	4630      	mov	r0, r6
 8008b02:	f000 f83d 	bl	8008b80 <_sbrk_r>
 8008b06:	6020      	str	r0, [r4, #0]
 8008b08:	4629      	mov	r1, r5
 8008b0a:	4630      	mov	r0, r6
 8008b0c:	f000 f838 	bl	8008b80 <_sbrk_r>
 8008b10:	1c43      	adds	r3, r0, #1
 8008b12:	d124      	bne.n	8008b5e <_malloc_r+0x92>
 8008b14:	230c      	movs	r3, #12
 8008b16:	4630      	mov	r0, r6
 8008b18:	6033      	str	r3, [r6, #0]
 8008b1a:	f000 f920 	bl	8008d5e <__malloc_unlock>
 8008b1e:	e7e4      	b.n	8008aea <_malloc_r+0x1e>
 8008b20:	680b      	ldr	r3, [r1, #0]
 8008b22:	1b5b      	subs	r3, r3, r5
 8008b24:	d418      	bmi.n	8008b58 <_malloc_r+0x8c>
 8008b26:	2b0b      	cmp	r3, #11
 8008b28:	d90f      	bls.n	8008b4a <_malloc_r+0x7e>
 8008b2a:	600b      	str	r3, [r1, #0]
 8008b2c:	18cc      	adds	r4, r1, r3
 8008b2e:	50cd      	str	r5, [r1, r3]
 8008b30:	4630      	mov	r0, r6
 8008b32:	f000 f914 	bl	8008d5e <__malloc_unlock>
 8008b36:	f104 000b 	add.w	r0, r4, #11
 8008b3a:	1d23      	adds	r3, r4, #4
 8008b3c:	f020 0007 	bic.w	r0, r0, #7
 8008b40:	1ac3      	subs	r3, r0, r3
 8008b42:	d0d3      	beq.n	8008aec <_malloc_r+0x20>
 8008b44:	425a      	negs	r2, r3
 8008b46:	50e2      	str	r2, [r4, r3]
 8008b48:	e7d0      	b.n	8008aec <_malloc_r+0x20>
 8008b4a:	684b      	ldr	r3, [r1, #4]
 8008b4c:	428c      	cmp	r4, r1
 8008b4e:	bf16      	itet	ne
 8008b50:	6063      	strne	r3, [r4, #4]
 8008b52:	6013      	streq	r3, [r2, #0]
 8008b54:	460c      	movne	r4, r1
 8008b56:	e7eb      	b.n	8008b30 <_malloc_r+0x64>
 8008b58:	460c      	mov	r4, r1
 8008b5a:	6849      	ldr	r1, [r1, #4]
 8008b5c:	e7cc      	b.n	8008af8 <_malloc_r+0x2c>
 8008b5e:	1cc4      	adds	r4, r0, #3
 8008b60:	f024 0403 	bic.w	r4, r4, #3
 8008b64:	42a0      	cmp	r0, r4
 8008b66:	d005      	beq.n	8008b74 <_malloc_r+0xa8>
 8008b68:	1a21      	subs	r1, r4, r0
 8008b6a:	4630      	mov	r0, r6
 8008b6c:	f000 f808 	bl	8008b80 <_sbrk_r>
 8008b70:	3001      	adds	r0, #1
 8008b72:	d0cf      	beq.n	8008b14 <_malloc_r+0x48>
 8008b74:	6025      	str	r5, [r4, #0]
 8008b76:	e7db      	b.n	8008b30 <_malloc_r+0x64>
 8008b78:	20001e64 	.word	0x20001e64
 8008b7c:	20001e68 	.word	0x20001e68

08008b80 <_sbrk_r>:
 8008b80:	b538      	push	{r3, r4, r5, lr}
 8008b82:	2300      	movs	r3, #0
 8008b84:	4c05      	ldr	r4, [pc, #20]	; (8008b9c <_sbrk_r+0x1c>)
 8008b86:	4605      	mov	r5, r0
 8008b88:	4608      	mov	r0, r1
 8008b8a:	6023      	str	r3, [r4, #0]
 8008b8c:	f7fc f928 	bl	8004de0 <_sbrk>
 8008b90:	1c43      	adds	r3, r0, #1
 8008b92:	d102      	bne.n	8008b9a <_sbrk_r+0x1a>
 8008b94:	6823      	ldr	r3, [r4, #0]
 8008b96:	b103      	cbz	r3, 8008b9a <_sbrk_r+0x1a>
 8008b98:	602b      	str	r3, [r5, #0]
 8008b9a:	bd38      	pop	{r3, r4, r5, pc}
 8008b9c:	20001f8c 	.word	0x20001f8c

08008ba0 <_raise_r>:
 8008ba0:	291f      	cmp	r1, #31
 8008ba2:	b538      	push	{r3, r4, r5, lr}
 8008ba4:	4604      	mov	r4, r0
 8008ba6:	460d      	mov	r5, r1
 8008ba8:	d904      	bls.n	8008bb4 <_raise_r+0x14>
 8008baa:	2316      	movs	r3, #22
 8008bac:	6003      	str	r3, [r0, #0]
 8008bae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008bb2:	bd38      	pop	{r3, r4, r5, pc}
 8008bb4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008bb6:	b112      	cbz	r2, 8008bbe <_raise_r+0x1e>
 8008bb8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008bbc:	b94b      	cbnz	r3, 8008bd2 <_raise_r+0x32>
 8008bbe:	4620      	mov	r0, r4
 8008bc0:	f000 f830 	bl	8008c24 <_getpid_r>
 8008bc4:	462a      	mov	r2, r5
 8008bc6:	4601      	mov	r1, r0
 8008bc8:	4620      	mov	r0, r4
 8008bca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008bce:	f000 b817 	b.w	8008c00 <_kill_r>
 8008bd2:	2b01      	cmp	r3, #1
 8008bd4:	d00a      	beq.n	8008bec <_raise_r+0x4c>
 8008bd6:	1c59      	adds	r1, r3, #1
 8008bd8:	d103      	bne.n	8008be2 <_raise_r+0x42>
 8008bda:	2316      	movs	r3, #22
 8008bdc:	6003      	str	r3, [r0, #0]
 8008bde:	2001      	movs	r0, #1
 8008be0:	e7e7      	b.n	8008bb2 <_raise_r+0x12>
 8008be2:	2400      	movs	r4, #0
 8008be4:	4628      	mov	r0, r5
 8008be6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008bea:	4798      	blx	r3
 8008bec:	2000      	movs	r0, #0
 8008bee:	e7e0      	b.n	8008bb2 <_raise_r+0x12>

08008bf0 <raise>:
 8008bf0:	4b02      	ldr	r3, [pc, #8]	; (8008bfc <raise+0xc>)
 8008bf2:	4601      	mov	r1, r0
 8008bf4:	6818      	ldr	r0, [r3, #0]
 8008bf6:	f7ff bfd3 	b.w	8008ba0 <_raise_r>
 8008bfa:	bf00      	nop
 8008bfc:	20000088 	.word	0x20000088

08008c00 <_kill_r>:
 8008c00:	b538      	push	{r3, r4, r5, lr}
 8008c02:	2300      	movs	r3, #0
 8008c04:	4c06      	ldr	r4, [pc, #24]	; (8008c20 <_kill_r+0x20>)
 8008c06:	4605      	mov	r5, r0
 8008c08:	4608      	mov	r0, r1
 8008c0a:	4611      	mov	r1, r2
 8008c0c:	6023      	str	r3, [r4, #0]
 8008c0e:	f7fc f864 	bl	8004cda <_kill>
 8008c12:	1c43      	adds	r3, r0, #1
 8008c14:	d102      	bne.n	8008c1c <_kill_r+0x1c>
 8008c16:	6823      	ldr	r3, [r4, #0]
 8008c18:	b103      	cbz	r3, 8008c1c <_kill_r+0x1c>
 8008c1a:	602b      	str	r3, [r5, #0]
 8008c1c:	bd38      	pop	{r3, r4, r5, pc}
 8008c1e:	bf00      	nop
 8008c20:	20001f8c 	.word	0x20001f8c

08008c24 <_getpid_r>:
 8008c24:	f7fc b852 	b.w	8004ccc <_getpid>

08008c28 <__sread>:
 8008c28:	b510      	push	{r4, lr}
 8008c2a:	460c      	mov	r4, r1
 8008c2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c30:	f000 f896 	bl	8008d60 <_read_r>
 8008c34:	2800      	cmp	r0, #0
 8008c36:	bfab      	itete	ge
 8008c38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008c3a:	89a3      	ldrhlt	r3, [r4, #12]
 8008c3c:	181b      	addge	r3, r3, r0
 8008c3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008c42:	bfac      	ite	ge
 8008c44:	6563      	strge	r3, [r4, #84]	; 0x54
 8008c46:	81a3      	strhlt	r3, [r4, #12]
 8008c48:	bd10      	pop	{r4, pc}

08008c4a <__swrite>:
 8008c4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c4e:	461f      	mov	r7, r3
 8008c50:	898b      	ldrh	r3, [r1, #12]
 8008c52:	4605      	mov	r5, r0
 8008c54:	05db      	lsls	r3, r3, #23
 8008c56:	460c      	mov	r4, r1
 8008c58:	4616      	mov	r6, r2
 8008c5a:	d505      	bpl.n	8008c68 <__swrite+0x1e>
 8008c5c:	2302      	movs	r3, #2
 8008c5e:	2200      	movs	r2, #0
 8008c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c64:	f000 f868 	bl	8008d38 <_lseek_r>
 8008c68:	89a3      	ldrh	r3, [r4, #12]
 8008c6a:	4632      	mov	r2, r6
 8008c6c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008c70:	81a3      	strh	r3, [r4, #12]
 8008c72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c76:	463b      	mov	r3, r7
 8008c78:	4628      	mov	r0, r5
 8008c7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c7e:	f000 b817 	b.w	8008cb0 <_write_r>

08008c82 <__sseek>:
 8008c82:	b510      	push	{r4, lr}
 8008c84:	460c      	mov	r4, r1
 8008c86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c8a:	f000 f855 	bl	8008d38 <_lseek_r>
 8008c8e:	1c43      	adds	r3, r0, #1
 8008c90:	89a3      	ldrh	r3, [r4, #12]
 8008c92:	bf15      	itete	ne
 8008c94:	6560      	strne	r0, [r4, #84]	; 0x54
 8008c96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008c9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008c9e:	81a3      	strheq	r3, [r4, #12]
 8008ca0:	bf18      	it	ne
 8008ca2:	81a3      	strhne	r3, [r4, #12]
 8008ca4:	bd10      	pop	{r4, pc}

08008ca6 <__sclose>:
 8008ca6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008caa:	f000 b813 	b.w	8008cd4 <_close_r>
	...

08008cb0 <_write_r>:
 8008cb0:	b538      	push	{r3, r4, r5, lr}
 8008cb2:	4605      	mov	r5, r0
 8008cb4:	4608      	mov	r0, r1
 8008cb6:	4611      	mov	r1, r2
 8008cb8:	2200      	movs	r2, #0
 8008cba:	4c05      	ldr	r4, [pc, #20]	; (8008cd0 <_write_r+0x20>)
 8008cbc:	6022      	str	r2, [r4, #0]
 8008cbe:	461a      	mov	r2, r3
 8008cc0:	f7fc f842 	bl	8004d48 <_write>
 8008cc4:	1c43      	adds	r3, r0, #1
 8008cc6:	d102      	bne.n	8008cce <_write_r+0x1e>
 8008cc8:	6823      	ldr	r3, [r4, #0]
 8008cca:	b103      	cbz	r3, 8008cce <_write_r+0x1e>
 8008ccc:	602b      	str	r3, [r5, #0]
 8008cce:	bd38      	pop	{r3, r4, r5, pc}
 8008cd0:	20001f8c 	.word	0x20001f8c

08008cd4 <_close_r>:
 8008cd4:	b538      	push	{r3, r4, r5, lr}
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	4c05      	ldr	r4, [pc, #20]	; (8008cf0 <_close_r+0x1c>)
 8008cda:	4605      	mov	r5, r0
 8008cdc:	4608      	mov	r0, r1
 8008cde:	6023      	str	r3, [r4, #0]
 8008ce0:	f7fc f84e 	bl	8004d80 <_close>
 8008ce4:	1c43      	adds	r3, r0, #1
 8008ce6:	d102      	bne.n	8008cee <_close_r+0x1a>
 8008ce8:	6823      	ldr	r3, [r4, #0]
 8008cea:	b103      	cbz	r3, 8008cee <_close_r+0x1a>
 8008cec:	602b      	str	r3, [r5, #0]
 8008cee:	bd38      	pop	{r3, r4, r5, pc}
 8008cf0:	20001f8c 	.word	0x20001f8c

08008cf4 <_fstat_r>:
 8008cf4:	b538      	push	{r3, r4, r5, lr}
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	4c06      	ldr	r4, [pc, #24]	; (8008d14 <_fstat_r+0x20>)
 8008cfa:	4605      	mov	r5, r0
 8008cfc:	4608      	mov	r0, r1
 8008cfe:	4611      	mov	r1, r2
 8008d00:	6023      	str	r3, [r4, #0]
 8008d02:	f7fc f848 	bl	8004d96 <_fstat>
 8008d06:	1c43      	adds	r3, r0, #1
 8008d08:	d102      	bne.n	8008d10 <_fstat_r+0x1c>
 8008d0a:	6823      	ldr	r3, [r4, #0]
 8008d0c:	b103      	cbz	r3, 8008d10 <_fstat_r+0x1c>
 8008d0e:	602b      	str	r3, [r5, #0]
 8008d10:	bd38      	pop	{r3, r4, r5, pc}
 8008d12:	bf00      	nop
 8008d14:	20001f8c 	.word	0x20001f8c

08008d18 <_isatty_r>:
 8008d18:	b538      	push	{r3, r4, r5, lr}
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	4c05      	ldr	r4, [pc, #20]	; (8008d34 <_isatty_r+0x1c>)
 8008d1e:	4605      	mov	r5, r0
 8008d20:	4608      	mov	r0, r1
 8008d22:	6023      	str	r3, [r4, #0]
 8008d24:	f7fc f846 	bl	8004db4 <_isatty>
 8008d28:	1c43      	adds	r3, r0, #1
 8008d2a:	d102      	bne.n	8008d32 <_isatty_r+0x1a>
 8008d2c:	6823      	ldr	r3, [r4, #0]
 8008d2e:	b103      	cbz	r3, 8008d32 <_isatty_r+0x1a>
 8008d30:	602b      	str	r3, [r5, #0]
 8008d32:	bd38      	pop	{r3, r4, r5, pc}
 8008d34:	20001f8c 	.word	0x20001f8c

08008d38 <_lseek_r>:
 8008d38:	b538      	push	{r3, r4, r5, lr}
 8008d3a:	4605      	mov	r5, r0
 8008d3c:	4608      	mov	r0, r1
 8008d3e:	4611      	mov	r1, r2
 8008d40:	2200      	movs	r2, #0
 8008d42:	4c05      	ldr	r4, [pc, #20]	; (8008d58 <_lseek_r+0x20>)
 8008d44:	6022      	str	r2, [r4, #0]
 8008d46:	461a      	mov	r2, r3
 8008d48:	f7fc f83e 	bl	8004dc8 <_lseek>
 8008d4c:	1c43      	adds	r3, r0, #1
 8008d4e:	d102      	bne.n	8008d56 <_lseek_r+0x1e>
 8008d50:	6823      	ldr	r3, [r4, #0]
 8008d52:	b103      	cbz	r3, 8008d56 <_lseek_r+0x1e>
 8008d54:	602b      	str	r3, [r5, #0]
 8008d56:	bd38      	pop	{r3, r4, r5, pc}
 8008d58:	20001f8c 	.word	0x20001f8c

08008d5c <__malloc_lock>:
 8008d5c:	4770      	bx	lr

08008d5e <__malloc_unlock>:
 8008d5e:	4770      	bx	lr

08008d60 <_read_r>:
 8008d60:	b538      	push	{r3, r4, r5, lr}
 8008d62:	4605      	mov	r5, r0
 8008d64:	4608      	mov	r0, r1
 8008d66:	4611      	mov	r1, r2
 8008d68:	2200      	movs	r2, #0
 8008d6a:	4c05      	ldr	r4, [pc, #20]	; (8008d80 <_read_r+0x20>)
 8008d6c:	6022      	str	r2, [r4, #0]
 8008d6e:	461a      	mov	r2, r3
 8008d70:	f7fb ffcd 	bl	8004d0e <_read>
 8008d74:	1c43      	adds	r3, r0, #1
 8008d76:	d102      	bne.n	8008d7e <_read_r+0x1e>
 8008d78:	6823      	ldr	r3, [r4, #0]
 8008d7a:	b103      	cbz	r3, 8008d7e <_read_r+0x1e>
 8008d7c:	602b      	str	r3, [r5, #0]
 8008d7e:	bd38      	pop	{r3, r4, r5, pc}
 8008d80:	20001f8c 	.word	0x20001f8c

08008d84 <_init>:
 8008d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d86:	bf00      	nop
 8008d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d8a:	bc08      	pop	{r3}
 8008d8c:	469e      	mov	lr, r3
 8008d8e:	4770      	bx	lr

08008d90 <_fini>:
 8008d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d92:	bf00      	nop
 8008d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d96:	bc08      	pop	{r3}
 8008d98:	469e      	mov	lr, r3
 8008d9a:	4770      	bx	lr
