// Seed: 3302279524
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1.id_3 = 0;
  inout wire id_1;
  generate
    wire id_3;
    for (id_4 = -1; 1; id_4 = id_4) begin : LABEL_0
      assign id_1 = id_3;
    end
  endgenerate
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    inout supply0 id_2,
    input supply1 id_3,
    output tri1 id_4
);
  wire id_6;
  ;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6
  );
  wire id_8;
  ;
  assign id_7 = id_3;
endmodule
module module_2 #(
    parameter id_10 = 32'd15,
    parameter id_11 = 32'd87
) (
    input supply1 id_0,
    input tri1 id_1,
    output logic id_2,
    inout logic id_3
);
  wire id_5;
  initial begin : LABEL_0
    id_2 <= -1;
    id_2 <= id_1;
    id_3 <= 1;
    begin : LABEL_1
      id_3 <= id_5;
    end
  end
  module_0 modCall_1 (
      id_5,
      id_5
  );
  logic id_6 = 1'h0 - id_1;
  logic [7:0] id_7, id_8, id_9, _id_10, _id_11, id_12, id_13, id_14, id_15;
  wire id_16;
  wire [id_10 : -1 'b0] id_17;
  wire id_18;
  ;
  wire id_19;
  ;
  assign id_7[id_11] = -1;
endmodule
