\hypertarget{struct_a_d_c___type_def}{\section{A\-D\-C\-\_\-\-Type\-Def Struct Reference}
\label{struct_a_d_c___type_def}\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}}
}


Analog to Digital Converter.  




{\ttfamily \#include $<$stm32f4xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{S\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{C\-R1}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{C\-R2}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{S\-M\-P\-R1}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}{S\-M\-P\-R2}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a427dda1678f254bd98b1f321d7194a3b}{J\-O\-F\-R1}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a11e65074b9f06b48c17cdfa5bea9f125}{J\-O\-F\-R2}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a613f6b76d20c1a513976b920ecd7f4f8}{J\-O\-F\-R3}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a2fd59854223e38158b4138ee8e913ab3}{J\-O\-F\-R4}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a24c3512abcc90ef75cf3e9145e5dbe9b}{H\-T\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a9f8712dfef7125c0bb39db11f2b7416b}{L\-T\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{S\-Q\-R1}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}{S\-Q\-R2}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}{S\-Q\-R3}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{J\-S\-Q\-R}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{J\-D\-R1}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_ae9156af81694b7a85923348be45a2167}{J\-D\-R2}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a3a54028253a75a470fccf841178cba46}{J\-D\-R3}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a9274ceea3b2c6d5c1903d0a7abad91a1}{J\-D\-R4}
\item 
\-\_\-\-\_\-\-I\-O uint32\-\_\-t \hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{D\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Analog to Digital Converter. 

\subsection{Field Documentation}
\hypertarget{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!C\-R1@{C\-R1}}
\index{C\-R1@{C\-R1}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t C\-R1}}\label{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}
A\-D\-C control register 1, Address offset\-: 0x04 \hypertarget{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!C\-R2@{C\-R2}}
\index{C\-R2@{C\-R2}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t C\-R2}}\label{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}
A\-D\-C control register 2, Address offset\-: 0x08 \hypertarget{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!D\-R@{D\-R}}
\index{D\-R@{D\-R}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t D\-R}}\label{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}
A\-D\-C regular data register, Address offset\-: 0x4\-C \hypertarget{struct_a_d_c___type_def_a24c3512abcc90ef75cf3e9145e5dbe9b}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!H\-T\-R@{H\-T\-R}}
\index{H\-T\-R@{H\-T\-R}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{H\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t H\-T\-R}}\label{struct_a_d_c___type_def_a24c3512abcc90ef75cf3e9145e5dbe9b}
A\-D\-C watchdog higher threshold register, Address offset\-: 0x24 \hypertarget{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!J\-D\-R1@{J\-D\-R1}}
\index{J\-D\-R1@{J\-D\-R1}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{J\-D\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t J\-D\-R1}}\label{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}
A\-D\-C injected data register 1, Address offset\-: 0x3\-C \hypertarget{struct_a_d_c___type_def_ae9156af81694b7a85923348be45a2167}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!J\-D\-R2@{J\-D\-R2}}
\index{J\-D\-R2@{J\-D\-R2}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{J\-D\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t J\-D\-R2}}\label{struct_a_d_c___type_def_ae9156af81694b7a85923348be45a2167}
A\-D\-C injected data register 2, Address offset\-: 0x40 \hypertarget{struct_a_d_c___type_def_a3a54028253a75a470fccf841178cba46}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!J\-D\-R3@{J\-D\-R3}}
\index{J\-D\-R3@{J\-D\-R3}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{J\-D\-R3}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t J\-D\-R3}}\label{struct_a_d_c___type_def_a3a54028253a75a470fccf841178cba46}
A\-D\-C injected data register 3, Address offset\-: 0x44 \hypertarget{struct_a_d_c___type_def_a9274ceea3b2c6d5c1903d0a7abad91a1}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!J\-D\-R4@{J\-D\-R4}}
\index{J\-D\-R4@{J\-D\-R4}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{J\-D\-R4}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t J\-D\-R4}}\label{struct_a_d_c___type_def_a9274ceea3b2c6d5c1903d0a7abad91a1}
A\-D\-C injected data register 4, Address offset\-: 0x48 \hypertarget{struct_a_d_c___type_def_a427dda1678f254bd98b1f321d7194a3b}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!J\-O\-F\-R1@{J\-O\-F\-R1}}
\index{J\-O\-F\-R1@{J\-O\-F\-R1}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{J\-O\-F\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t J\-O\-F\-R1}}\label{struct_a_d_c___type_def_a427dda1678f254bd98b1f321d7194a3b}
A\-D\-C injected channel data offset register 1, Address offset\-: 0x14 \hypertarget{struct_a_d_c___type_def_a11e65074b9f06b48c17cdfa5bea9f125}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!J\-O\-F\-R2@{J\-O\-F\-R2}}
\index{J\-O\-F\-R2@{J\-O\-F\-R2}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{J\-O\-F\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t J\-O\-F\-R2}}\label{struct_a_d_c___type_def_a11e65074b9f06b48c17cdfa5bea9f125}
A\-D\-C injected channel data offset register 2, Address offset\-: 0x18 \hypertarget{struct_a_d_c___type_def_a613f6b76d20c1a513976b920ecd7f4f8}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!J\-O\-F\-R3@{J\-O\-F\-R3}}
\index{J\-O\-F\-R3@{J\-O\-F\-R3}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{J\-O\-F\-R3}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t J\-O\-F\-R3}}\label{struct_a_d_c___type_def_a613f6b76d20c1a513976b920ecd7f4f8}
A\-D\-C injected channel data offset register 3, Address offset\-: 0x1\-C \hypertarget{struct_a_d_c___type_def_a2fd59854223e38158b4138ee8e913ab3}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!J\-O\-F\-R4@{J\-O\-F\-R4}}
\index{J\-O\-F\-R4@{J\-O\-F\-R4}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{J\-O\-F\-R4}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t J\-O\-F\-R4}}\label{struct_a_d_c___type_def_a2fd59854223e38158b4138ee8e913ab3}
A\-D\-C injected channel data offset register 4, Address offset\-: 0x20 \hypertarget{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!J\-S\-Q\-R@{J\-S\-Q\-R}}
\index{J\-S\-Q\-R@{J\-S\-Q\-R}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{J\-S\-Q\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t J\-S\-Q\-R}}\label{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}
A\-D\-C injected sequence register, Address offset\-: 0x38 \hypertarget{struct_a_d_c___type_def_a9f8712dfef7125c0bb39db11f2b7416b}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!L\-T\-R@{L\-T\-R}}
\index{L\-T\-R@{L\-T\-R}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{L\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t L\-T\-R}}\label{struct_a_d_c___type_def_a9f8712dfef7125c0bb39db11f2b7416b}
A\-D\-C watchdog lower threshold register, Address offset\-: 0x28 \hypertarget{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!S\-M\-P\-R1@{S\-M\-P\-R1}}
\index{S\-M\-P\-R1@{S\-M\-P\-R1}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-M\-P\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t S\-M\-P\-R1}}\label{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}
A\-D\-C sample time register 1, Address offset\-: 0x0\-C \hypertarget{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!S\-M\-P\-R2@{S\-M\-P\-R2}}
\index{S\-M\-P\-R2@{S\-M\-P\-R2}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-M\-P\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t S\-M\-P\-R2}}\label{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}
A\-D\-C sample time register 2, Address offset\-: 0x10 \hypertarget{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!S\-Q\-R1@{S\-Q\-R1}}
\index{S\-Q\-R1@{S\-Q\-R1}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-Q\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t S\-Q\-R1}}\label{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}
A\-D\-C regular sequence register 1, Address offset\-: 0x2\-C \hypertarget{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!S\-Q\-R2@{S\-Q\-R2}}
\index{S\-Q\-R2@{S\-Q\-R2}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-Q\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t S\-Q\-R2}}\label{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}
A\-D\-C regular sequence register 2, Address offset\-: 0x30 \hypertarget{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!S\-Q\-R3@{S\-Q\-R3}}
\index{S\-Q\-R3@{S\-Q\-R3}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-Q\-R3}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t S\-Q\-R3}}\label{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}
A\-D\-C regular sequence register 3, Address offset\-: 0x34 \hypertarget{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{\index{A\-D\-C\-\_\-\-Type\-Def@{A\-D\-C\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!ADC_TypeDef@{A\-D\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint32\-\_\-t S\-R}}\label{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}
A\-D\-C status register, Address offset\-: 0x00 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
