ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB150:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "cmsis_os.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include <stdio.h>
  26:Core/Src/main.c **** #include <string.h>
  27:Core/Src/main.c **** #include "bmp280.h"
  28:Core/Src/main.c **** #include "lis2hd12.h"
  29:Core/Src/main.c **** #include "eeprom.h"
  30:Core/Src/main.c **** #include "uart_printf.h"
  31:Core/Src/main.c **** #include "bmp280_defs.h"
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 2


  32:Core/Src/main.c **** /* USER CODE END Includes */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PD */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  45:Core/Src/main.c **** /* USER CODE BEGIN PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PM */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  50:Core/Src/main.c **** CRC_HandleTypeDef hcrc;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** I2C_HandleTypeDef hi2c3;
  53:Core/Src/main.c **** DMA_HandleTypeDef hdma_i2c3_rx;
  54:Core/Src/main.c **** DMA_HandleTypeDef hdma_i2c3_tx;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  59:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_rx;
  60:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_tx;
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** UART_HandleTypeDef huart1;
  63:Core/Src/main.c **** UART_HandleTypeDef huart2;
  64:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart1_tx;
  65:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart2_rx;
  66:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart2_tx;
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** DMA_HandleTypeDef hdma_memtomem_dma2_stream1;
  69:Core/Src/main.c **** osThreadId defaultTaskHandle;
  70:Core/Src/main.c **** /* USER CODE BEGIN PV */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* USER CODE END PV */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  75:Core/Src/main.c **** void SystemClock_Config(void);
  76:Core/Src/main.c **** static void MX_GPIO_Init(void);
  77:Core/Src/main.c **** static void MX_DMA_Init(void);
  78:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  79:Core/Src/main.c **** static void MX_SPI1_Init(void);
  80:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  81:Core/Src/main.c **** static void MX_I2C3_Init(void);
  82:Core/Src/main.c **** static void MX_CRC_Init(void);
  83:Core/Src/main.c **** static void MX_RTC_Init(void);
  84:Core/Src/main.c **** void StartDefaultTask(void const *argument);
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** /* USER CODE END PFP */
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  91:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  92:Core/Src/main.c **** void i2c_scan(void)
  93:Core/Src/main.c **** {
  94:Core/Src/main.c ****   uint8_t Buffer[25] = {0};
  95:Core/Src/main.c ****   uint8_t Space[] = " - ";
  96:Core/Src/main.c ****   uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
  97:Core/Src/main.c ****   uint8_t EndMSG[] = "Done! \r\n\r\n";
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /*-[ I2C Bus Scanning ]-*/
 100:Core/Src/main.c ****   uint8_t ret;
 101:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, StartMSG, sizeof(StartMSG), HAL_MAX_DELAY);
 102:Core/Src/main.c ****   for (uint8_t i = 1; i < 128; i++)
 103:Core/Src/main.c ****   {
 104:Core/Src/main.c ****     ret = HAL_I2C_IsDeviceReady(&hi2c3, (uint16_t)(i << 1), 3, 5);
 105:Core/Src/main.c ****     if (ret != HAL_OK) /* No ACK Received At That Address */
 106:Core/Src/main.c ****     {
 107:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Space, sizeof(Space), HAL_MAX_DELAY);
 108:Core/Src/main.c ****     }
 109:Core/Src/main.c ****     else if (ret == HAL_OK)
 110:Core/Src/main.c ****     {
 111:Core/Src/main.c ****       sprintf((char *)Buffer, "0x%X", i);
 112:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 113:Core/Src/main.c ****     }
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****     if (i % 16 == 0)
 116:Core/Src/main.c ****     {
 117:Core/Src/main.c ****       sprintf((char *)Buffer, "\r\n");
 118:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 119:Core/Src/main.c ****     }
 120:Core/Src/main.c ****   }
 121:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, EndMSG, sizeof(EndMSG), HAL_MAX_DELAY);
 122:Core/Src/main.c ****   /*--[ Scanning Done ]--*/
 123:Core/Src/main.c **** }
 124:Core/Src/main.c **** 
 125:Core/Src/main.c **** void print_bmp280_id()
 126:Core/Src/main.c **** {
 127:Core/Src/main.c ****   uint8_t id;
 128:Core/Src/main.c ****   uint8_t ret = bmp280_getid(&id);
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   if (ret != HAL_OK)
 131:Core/Src/main.c ****   {
 132:Core/Src/main.c ****     uart_printf("Error reading ID\r\n");
 133:Core/Src/main.c ****   }
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   uint8_t buf[16] = {0};
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   snprintf((char *)buf, sizeof(buf), "BMP280 ID:%02X\r\n", id);
 138:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, buf, sizeof(buf), 10000);
 139:Core/Src/main.c **** }
 140:Core/Src/main.c **** 
 141:Core/Src/main.c **** void print_lis2hd12_who_am_i(void)
 142:Core/Src/main.c **** {
 143:Core/Src/main.c ****   uint8_t id;
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   uint8_t ret = lis2hd12_who_am_i(&id);
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   if (ret != HAL_OK)
 148:Core/Src/main.c ****   {
 149:Core/Src/main.c ****     uart_printf("Error IMU\r\n");
 150:Core/Src/main.c ****   }
 151:Core/Src/main.c ****   else
 152:Core/Src/main.c ****   {
 153:Core/Src/main.c ****     uart_printf("IMU ID: %#02X\r\n", id);
 154:Core/Src/main.c ****   }
 155:Core/Src/main.c **** }
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** // void read_pressure(void)
 158:Core/Src/main.c **** // {
 159:Core/Src/main.c **** 
 160:Core/Src/main.c **** //   uint8_t ret;
 161:Core/Src/main.c **** //   ret = bmp280_read_pressure();
 162:Core/Src/main.c **** 
 163:Core/Src/main.c **** //   if (ret != HAL_OK)
 164:Core/Src/main.c **** //   {
 165:Core/Src/main.c **** //     uart_printf("BMP280 Error\r\n");
 166:Core/Src/main.c **** //     return;
 167:Core/Src/main.c **** //   }
 168:Core/Src/main.c **** 
 169:Core/Src/main.c **** //   HAL_Delay(100);
 170:Core/Src/main.c **** 
 171:Core/Src/main.c **** //   uint32_t pressure = UINT32_MAX;
 172:Core/Src/main.c **** //   ret = bmp280_get_temp(&pressure);
 173:Core/Src/main.c **** 
 174:Core/Src/main.c **** //   if (ret != HAL_OK)
 175:Core/Src/main.c **** //   {
 176:Core/Src/main.c **** //     uart_printf("Error getting temp");
 177:Core/Src/main.c **** //   }
 178:Core/Src/main.c **** //   else
 179:Core/Src/main.c **** //   {
 180:Core/Src/main.c **** //     uart_printf("Pressure %lu", pressure);
 181:Core/Src/main.c **** //   }
 182:Core/Src/main.c **** // }
 183:Core/Src/main.c **** /* USER CODE END 0 */
 184:Core/Src/main.c **** 
 185:Core/Src/main.c **** /**
 186:Core/Src/main.c ****  * @brief  The application entry point.
 187:Core/Src/main.c ****  * @retval int
 188:Core/Src/main.c ****  */
 189:Core/Src/main.c **** int main(void)
 190:Core/Src/main.c **** {
 191:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   /* USER CODE END 1 */
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 198:Core/Src/main.c ****   HAL_Init();
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /* USER CODE END Init */
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /* Configure the system clock */
 205:Core/Src/main.c ****   SystemClock_Config();
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /* USER CODE END SysInit */
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /* Initialize all configured peripherals */
 212:Core/Src/main.c ****   MX_GPIO_Init();
 213:Core/Src/main.c ****   MX_DMA_Init();
 214:Core/Src/main.c ****   MX_USART2_UART_Init();
 215:Core/Src/main.c ****   MX_SPI1_Init();
 216:Core/Src/main.c ****   MX_USART1_UART_Init();
 217:Core/Src/main.c ****   MX_I2C3_Init();
 218:Core/Src/main.c ****   MX_CRC_Init();
 219:Core/Src/main.c ****   MX_RTC_Init();
 220:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 221:Core/Src/main.c ****   // uart_printf("Beginning\r\n");
 222:Core/Src/main.c ****   i2c_scan();
 223:Core/Src/main.c ****   // print_bmp280_id();
 224:Core/Src/main.c ****   print_lis2hd12_who_am_i();
 225:Core/Src/main.c **** 
 226:Core/Src/main.c ****   // uint8_t data[20] = {0};
 227:Core/Src/main.c ****   // uint8_t in[20] = {0};
 228:Core/Src/main.c **** 
 229:Core/Src/main.c ****   // for(uint8_t i = 0; i < sizeof(data); i++)
 230:Core/Src/main.c ****   // {
 231:Core/Src/main.c ****   //   data[i] = i;
 232:Core/Src/main.c ****   // }
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   // uint8_t ret = eeprom_write(0x00, data, sizeof(data));
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   // if(ret != HAL_OK)
 237:Core/Src/main.c ****   // {
 238:Core/Src/main.c ****   //   while (1);
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   // }
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   // eeprom_read(0x00, in, sizeof(data));
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   /* USER CODE END 2 */
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 247:Core/Src/main.c ****   /* add mutexes, ... */
 248:Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 249:Core/Src/main.c **** 
 250:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 251:Core/Src/main.c ****   /* add semaphores, ... */
 252:Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 255:Core/Src/main.c ****   /* start timers, add new ones, ... */
 256:Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 259:Core/Src/main.c ****   /* add queues, ... */
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 6


 260:Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /* Create the thread(s) */
 263:Core/Src/main.c ****   /* definition and creation of defaultTask */
 264:Core/Src/main.c ****   osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 265:Core/Src/main.c ****   defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 268:Core/Src/main.c ****   /* add threads, ... */
 269:Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 270:Core/Src/main.c **** 
 271:Core/Src/main.c ****   /* Start scheduler */
 272:Core/Src/main.c ****   osKernelStart();
 273:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 274:Core/Src/main.c ****   /* Infinite loop */
 275:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 276:Core/Src/main.c ****   while (1)
 277:Core/Src/main.c ****   {
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****     HAL_GPIO_TogglePin(USR_LED1_GPIO_Port, USR_LED1_Pin);
 280:Core/Src/main.c ****     HAL_Delay(500);
 281:Core/Src/main.c ****     // read_pressure();
 282:Core/Src/main.c ****     /* USER CODE END WHILE */
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 285:Core/Src/main.c ****   }
 286:Core/Src/main.c ****   /* USER CODE END 3 */
 287:Core/Src/main.c **** }
 288:Core/Src/main.c **** 
 289:Core/Src/main.c **** /**
 290:Core/Src/main.c ****  * @brief System Clock Configuration
 291:Core/Src/main.c ****  * @retval None
 292:Core/Src/main.c ****  */
 293:Core/Src/main.c **** void SystemClock_Config(void)
 294:Core/Src/main.c **** {
 295:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 296:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 297:Core/Src/main.c **** 
 298:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 299:Core/Src/main.c ****    */
 300:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 301:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 304:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
 305:Core/Src/main.c ****    */
 306:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE;
 307:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 308:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 309:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 310:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 311:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 312:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 313:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 314:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 315:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 316:Core/Src/main.c ****   {
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 7


 317:Core/Src/main.c ****     Error_Handler();
 318:Core/Src/main.c ****   }
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 321:Core/Src/main.c ****    */
 322:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 323:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 324:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 325:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 326:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 329:Core/Src/main.c ****   {
 330:Core/Src/main.c ****     Error_Handler();
 331:Core/Src/main.c ****   }
 332:Core/Src/main.c **** }
 333:Core/Src/main.c **** 
 334:Core/Src/main.c **** /**
 335:Core/Src/main.c ****  * @brief CRC Initialization Function
 336:Core/Src/main.c ****  * @param None
 337:Core/Src/main.c ****  * @retval None
 338:Core/Src/main.c ****  */
 339:Core/Src/main.c **** static void MX_CRC_Init(void)
 340:Core/Src/main.c **** {
 341:Core/Src/main.c **** 
 342:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 0 */
 343:Core/Src/main.c **** 
 344:Core/Src/main.c ****   /* USER CODE END CRC_Init 0 */
 345:Core/Src/main.c **** 
 346:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 1 */
 347:Core/Src/main.c **** 
 348:Core/Src/main.c ****   /* USER CODE END CRC_Init 1 */
 349:Core/Src/main.c ****   hcrc.Instance = CRC;
 350:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 351:Core/Src/main.c ****   {
 352:Core/Src/main.c ****     Error_Handler();
 353:Core/Src/main.c ****   }
 354:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 2 */
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****   /* USER CODE END CRC_Init 2 */
 357:Core/Src/main.c **** }
 358:Core/Src/main.c **** 
 359:Core/Src/main.c **** /**
 360:Core/Src/main.c ****  * @brief I2C3 Initialization Function
 361:Core/Src/main.c ****  * @param None
 362:Core/Src/main.c ****  * @retval None
 363:Core/Src/main.c ****  */
 364:Core/Src/main.c **** static void MX_I2C3_Init(void)
 365:Core/Src/main.c **** {
 366:Core/Src/main.c **** 
 367:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 0 */
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   /* USER CODE END I2C3_Init 0 */
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 1 */
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /* USER CODE END I2C3_Init 1 */
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 8


 374:Core/Src/main.c ****   hi2c3.Instance = I2C3;
 375:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 400000;
 376:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 377:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 378:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 379:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 380:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 381:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 382:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 383:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 384:Core/Src/main.c ****   {
 385:Core/Src/main.c ****     Error_Handler();
 386:Core/Src/main.c ****   }
 387:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 2 */
 388:Core/Src/main.c **** 
 389:Core/Src/main.c ****   /* USER CODE END I2C3_Init 2 */
 390:Core/Src/main.c **** }
 391:Core/Src/main.c **** 
 392:Core/Src/main.c **** /**
 393:Core/Src/main.c ****  * @brief RTC Initialization Function
 394:Core/Src/main.c ****  * @param None
 395:Core/Src/main.c ****  * @retval None
 396:Core/Src/main.c ****  */
 397:Core/Src/main.c **** static void MX_RTC_Init(void)
 398:Core/Src/main.c **** {
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 403:Core/Src/main.c **** 
 404:Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 405:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 406:Core/Src/main.c **** 
 407:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 408:Core/Src/main.c **** 
 409:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 410:Core/Src/main.c **** 
 411:Core/Src/main.c ****   /** Initialize RTC Only
 412:Core/Src/main.c ****    */
 413:Core/Src/main.c ****   hrtc.Instance = RTC;
 414:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 415:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 416:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 417:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 418:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 419:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 420:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 421:Core/Src/main.c ****   {
 422:Core/Src/main.c ****     Error_Handler();
 423:Core/Src/main.c ****   }
 424:Core/Src/main.c **** 
 425:Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 426:Core/Src/main.c **** 
 427:Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 428:Core/Src/main.c **** 
 429:Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 430:Core/Src/main.c ****    */
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 9


 431:Core/Src/main.c ****   sTime.Hours = 0x0;
 432:Core/Src/main.c ****   sTime.Minutes = 0x0;
 433:Core/Src/main.c ****   sTime.Seconds = 0x0;
 434:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 435:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 436:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 437:Core/Src/main.c ****   {
 438:Core/Src/main.c ****     Error_Handler();
 439:Core/Src/main.c ****   }
 440:Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 441:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 442:Core/Src/main.c ****   sDate.Date = 0x1;
 443:Core/Src/main.c ****   sDate.Year = 0x0;
 444:Core/Src/main.c **** 
 445:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 446:Core/Src/main.c ****   {
 447:Core/Src/main.c ****     Error_Handler();
 448:Core/Src/main.c ****   }
 449:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 450:Core/Src/main.c **** 
 451:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 452:Core/Src/main.c **** }
 453:Core/Src/main.c **** 
 454:Core/Src/main.c **** /**
 455:Core/Src/main.c ****  * @brief SPI1 Initialization Function
 456:Core/Src/main.c ****  * @param None
 457:Core/Src/main.c ****  * @retval None
 458:Core/Src/main.c ****  */
 459:Core/Src/main.c **** static void MX_SPI1_Init(void)
 460:Core/Src/main.c **** {
 461:Core/Src/main.c **** 
 462:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 463:Core/Src/main.c **** 
 464:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 465:Core/Src/main.c **** 
 466:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 467:Core/Src/main.c **** 
 468:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 469:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 470:Core/Src/main.c ****   hspi1.Instance = SPI1;
 471:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 472:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 473:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 474:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 475:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 476:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 477:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 478:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 479:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 480:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 481:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 482:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 483:Core/Src/main.c ****   {
 484:Core/Src/main.c ****     Error_Handler();
 485:Core/Src/main.c ****   }
 486:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 487:Core/Src/main.c **** 
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 10


 488:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 489:Core/Src/main.c **** }
 490:Core/Src/main.c **** 
 491:Core/Src/main.c **** /**
 492:Core/Src/main.c ****  * @brief USART1 Initialization Function
 493:Core/Src/main.c ****  * @param None
 494:Core/Src/main.c ****  * @retval None
 495:Core/Src/main.c ****  */
 496:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 497:Core/Src/main.c **** {
 498:Core/Src/main.c **** 
 499:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 500:Core/Src/main.c **** 
 501:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 502:Core/Src/main.c **** 
 503:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 504:Core/Src/main.c **** 
 505:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 506:Core/Src/main.c ****   huart1.Instance = USART1;
 507:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 508:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 509:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 510:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 511:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 512:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 513:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 514:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 515:Core/Src/main.c ****   {
 516:Core/Src/main.c ****     Error_Handler();
 517:Core/Src/main.c ****   }
 518:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 519:Core/Src/main.c **** 
 520:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 521:Core/Src/main.c **** }
 522:Core/Src/main.c **** 
 523:Core/Src/main.c **** /**
 524:Core/Src/main.c ****  * @brief USART2 Initialization Function
 525:Core/Src/main.c ****  * @param None
 526:Core/Src/main.c ****  * @retval None
 527:Core/Src/main.c ****  */
 528:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 529:Core/Src/main.c **** {
 530:Core/Src/main.c **** 
 531:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 532:Core/Src/main.c **** 
 533:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 534:Core/Src/main.c **** 
 535:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 536:Core/Src/main.c **** 
 537:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 538:Core/Src/main.c ****   huart2.Instance = USART2;
 539:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 540:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 541:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 542:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 543:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 544:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 11


 545:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 546:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 547:Core/Src/main.c ****   {
 548:Core/Src/main.c ****     Error_Handler();
 549:Core/Src/main.c ****   }
 550:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 551:Core/Src/main.c **** 
 552:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 553:Core/Src/main.c **** }
 554:Core/Src/main.c **** 
 555:Core/Src/main.c **** /**
 556:Core/Src/main.c ****  * Enable DMA controller clock
 557:Core/Src/main.c ****  * Configure DMA for memory to memory transfers
 558:Core/Src/main.c ****  *   hdma_memtomem_dma2_stream1
 559:Core/Src/main.c ****  */
 560:Core/Src/main.c **** static void MX_DMA_Init(void)
 561:Core/Src/main.c **** {
 562:Core/Src/main.c **** 
 563:Core/Src/main.c ****   /* DMA controller clock enable */
 564:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 565:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 566:Core/Src/main.c **** 
 567:Core/Src/main.c ****   /* Configure DMA request hdma_memtomem_dma2_stream1 on DMA2_Stream1 */
 568:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Instance = DMA2_Stream1;
 569:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Channel = DMA_CHANNEL_0;
 570:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 571:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.PeriphInc = DMA_PINC_ENABLE;
 572:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.MemInc = DMA_MINC_ENABLE;
 573:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 574:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 575:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Mode = DMA_NORMAL;
 576:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Priority = DMA_PRIORITY_LOW;
 577:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 578:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 579:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.MemBurst = DMA_MBURST_SINGLE;
 580:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 581:Core/Src/main.c ****   if (HAL_DMA_Init(&hdma_memtomem_dma2_stream1) != HAL_OK)
 582:Core/Src/main.c ****   {
 583:Core/Src/main.c ****     Error_Handler();
 584:Core/Src/main.c ****   }
 585:Core/Src/main.c **** 
 586:Core/Src/main.c ****   /* DMA interrupt init */
 587:Core/Src/main.c ****   /* DMA1_Stream1_IRQn interrupt configuration */
 588:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 589:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 590:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 591:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 592:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 593:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 594:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 595:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 596:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 597:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 598:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 599:Core/Src/main.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
 600:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 601:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 12


 602:Core/Src/main.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
 603:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 604:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 605:Core/Src/main.c ****   /* DMA2_Stream7_IRQn interrupt configuration */
 606:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 607:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 608:Core/Src/main.c **** }
 609:Core/Src/main.c **** 
 610:Core/Src/main.c **** /**
 611:Core/Src/main.c ****  * @brief GPIO Initialization Function
 612:Core/Src/main.c ****  * @param None
 613:Core/Src/main.c ****  * @retval None
 614:Core/Src/main.c ****  */
 615:Core/Src/main.c **** static void MX_GPIO_Init(void)
 616:Core/Src/main.c **** {
  28              		.loc 1 616 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  33              		.cfi_def_cfa_offset 32
  34              		.cfi_offset 4, -32
  35              		.cfi_offset 5, -28
  36              		.cfi_offset 6, -24
  37              		.cfi_offset 7, -20
  38              		.cfi_offset 8, -16
  39              		.cfi_offset 9, -12
  40              		.cfi_offset 10, -8
  41              		.cfi_offset 14, -4
  42 0004 8AB0     		sub	sp, sp, #40
  43              		.cfi_def_cfa_offset 72
 617:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  44              		.loc 1 617 3 view .LVU1
  45              		.loc 1 617 20 is_stmt 0 view .LVU2
  46 0006 0024     		movs	r4, #0
  47 0008 0594     		str	r4, [sp, #20]
  48 000a 0694     		str	r4, [sp, #24]
  49 000c 0794     		str	r4, [sp, #28]
  50 000e 0894     		str	r4, [sp, #32]
  51 0010 0994     		str	r4, [sp, #36]
 618:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 619:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 620:Core/Src/main.c **** 
 621:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 622:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  52              		.loc 1 622 3 is_stmt 1 view .LVU3
  53              	.LBB4:
  54              		.loc 1 622 3 view .LVU4
  55 0012 0094     		str	r4, [sp]
  56              		.loc 1 622 3 view .LVU5
  57 0014 444B     		ldr	r3, .L3
  58 0016 1A6B     		ldr	r2, [r3, #48]
  59 0018 42F00402 		orr	r2, r2, #4
  60 001c 1A63     		str	r2, [r3, #48]
  61              		.loc 1 622 3 view .LVU6
  62 001e 1A6B     		ldr	r2, [r3, #48]
  63 0020 02F00402 		and	r2, r2, #4
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 13


  64 0024 0092     		str	r2, [sp]
  65              		.loc 1 622 3 view .LVU7
  66 0026 009A     		ldr	r2, [sp]
  67              	.LBE4:
  68              		.loc 1 622 3 view .LVU8
 623:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  69              		.loc 1 623 3 view .LVU9
  70              	.LBB5:
  71              		.loc 1 623 3 view .LVU10
  72 0028 0194     		str	r4, [sp, #4]
  73              		.loc 1 623 3 view .LVU11
  74 002a 1A6B     		ldr	r2, [r3, #48]
  75 002c 42F08002 		orr	r2, r2, #128
  76 0030 1A63     		str	r2, [r3, #48]
  77              		.loc 1 623 3 view .LVU12
  78 0032 1A6B     		ldr	r2, [r3, #48]
  79 0034 02F08002 		and	r2, r2, #128
  80 0038 0192     		str	r2, [sp, #4]
  81              		.loc 1 623 3 view .LVU13
  82 003a 019A     		ldr	r2, [sp, #4]
  83              	.LBE5:
  84              		.loc 1 623 3 view .LVU14
 624:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  85              		.loc 1 624 3 view .LVU15
  86              	.LBB6:
  87              		.loc 1 624 3 view .LVU16
  88 003c 0294     		str	r4, [sp, #8]
  89              		.loc 1 624 3 view .LVU17
  90 003e 1A6B     		ldr	r2, [r3, #48]
  91 0040 42F00102 		orr	r2, r2, #1
  92 0044 1A63     		str	r2, [r3, #48]
  93              		.loc 1 624 3 view .LVU18
  94 0046 1A6B     		ldr	r2, [r3, #48]
  95 0048 02F00102 		and	r2, r2, #1
  96 004c 0292     		str	r2, [sp, #8]
  97              		.loc 1 624 3 view .LVU19
  98 004e 029A     		ldr	r2, [sp, #8]
  99              	.LBE6:
 100              		.loc 1 624 3 view .LVU20
 625:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 101              		.loc 1 625 3 view .LVU21
 102              	.LBB7:
 103              		.loc 1 625 3 view .LVU22
 104 0050 0394     		str	r4, [sp, #12]
 105              		.loc 1 625 3 view .LVU23
 106 0052 1A6B     		ldr	r2, [r3, #48]
 107 0054 42F00202 		orr	r2, r2, #2
 108 0058 1A63     		str	r2, [r3, #48]
 109              		.loc 1 625 3 view .LVU24
 110 005a 1A6B     		ldr	r2, [r3, #48]
 111 005c 02F00202 		and	r2, r2, #2
 112 0060 0392     		str	r2, [sp, #12]
 113              		.loc 1 625 3 view .LVU25
 114 0062 039A     		ldr	r2, [sp, #12]
 115              	.LBE7:
 116              		.loc 1 625 3 view .LVU26
 626:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 14


 117              		.loc 1 626 3 view .LVU27
 118              	.LBB8:
 119              		.loc 1 626 3 view .LVU28
 120 0064 0494     		str	r4, [sp, #16]
 121              		.loc 1 626 3 view .LVU29
 122 0066 1A6B     		ldr	r2, [r3, #48]
 123 0068 42F00802 		orr	r2, r2, #8
 124 006c 1A63     		str	r2, [r3, #48]
 125              		.loc 1 626 3 view .LVU30
 126 006e 1B6B     		ldr	r3, [r3, #48]
 127 0070 03F00803 		and	r3, r3, #8
 128 0074 0493     		str	r3, [sp, #16]
 129              		.loc 1 626 3 view .LVU31
 130 0076 049B     		ldr	r3, [sp, #16]
 131              	.LBE8:
 132              		.loc 1 626 3 view .LVU32
 627:Core/Src/main.c **** 
 628:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 629:Core/Src/main.c ****   HAL_GPIO_WritePin(GPS_RST_GPIO_Port, GPS_RST_Pin, GPIO_PIN_SET);
 133              		.loc 1 629 3 view .LVU33
 134 0078 2C4F     		ldr	r7, .L3+4
 135 007a 0122     		movs	r2, #1
 136 007c 4FF40051 		mov	r1, #8192
 137 0080 3846     		mov	r0, r7
 138 0082 FFF7FEFF 		bl	HAL_GPIO_WritePin
 139              	.LVL0:
 630:Core/Src/main.c **** 
 631:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 632:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, TIMEPULSE_Pin | SAFEBOOT_Pin, GPIO_PIN_RESET);
 140              		.loc 1 632 3 view .LVU34
 141 0086 DFF8ACA0 		ldr	r10, .L3+12
 142 008a 2246     		mov	r2, r4
 143 008c 6021     		movs	r1, #96
 144 008e 5046     		mov	r0, r10
 145 0090 FFF7FEFF 		bl	HAL_GPIO_WritePin
 146              	.LVL1:
 633:Core/Src/main.c **** 
 634:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 635:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, USR_LED1_Pin | USR_LED2_Pin | EEPROM_WP_Pin, GPIO_PIN_RESET);
 147              		.loc 1 635 3 view .LVU35
 148 0094 264E     		ldr	r6, .L3+8
 149 0096 2246     		mov	r2, r4
 150 0098 41F20301 		movw	r1, #4099
 151 009c 3046     		mov	r0, r6
 152 009e FFF7FEFF 		bl	HAL_GPIO_WritePin
 153              	.LVL2:
 636:Core/Src/main.c **** 
 637:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 638:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, GPIO_PIN_SET);
 154              		.loc 1 638 3 view .LVU36
 155 00a2 DFF89480 		ldr	r8, .L3+16
 156 00a6 0122     		movs	r2, #1
 157 00a8 0421     		movs	r1, #4
 158 00aa 4046     		mov	r0, r8
 159 00ac FFF7FEFF 		bl	HAL_GPIO_WritePin
 160              	.LVL3:
 639:Core/Src/main.c **** 
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 15


 640:Core/Src/main.c ****   /*Configure GPIO pin : GPS_RST_Pin */
 641:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPS_RST_Pin;
 161              		.loc 1 641 3 view .LVU37
 162              		.loc 1 641 23 is_stmt 0 view .LVU38
 163 00b0 4FF40059 		mov	r9, #8192
 164 00b4 CDF81490 		str	r9, [sp, #20]
 642:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 165              		.loc 1 642 3 is_stmt 1 view .LVU39
 166              		.loc 1 642 24 is_stmt 0 view .LVU40
 167 00b8 0125     		movs	r5, #1
 168 00ba 0695     		str	r5, [sp, #24]
 643:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 643 3 is_stmt 1 view .LVU41
 170              		.loc 1 643 24 is_stmt 0 view .LVU42
 171 00bc 0794     		str	r4, [sp, #28]
 644:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 172              		.loc 1 644 3 is_stmt 1 view .LVU43
 173              		.loc 1 644 25 is_stmt 0 view .LVU44
 174 00be 0894     		str	r4, [sp, #32]
 645:Core/Src/main.c ****   HAL_GPIO_Init(GPS_RST_GPIO_Port, &GPIO_InitStruct);
 175              		.loc 1 645 3 is_stmt 1 view .LVU45
 176 00c0 05A9     		add	r1, sp, #20
 177 00c2 3846     		mov	r0, r7
 178 00c4 FFF7FEFF 		bl	HAL_GPIO_Init
 179              	.LVL4:
 646:Core/Src/main.c **** 
 647:Core/Src/main.c ****   /*Configure GPIO pin : GPS_INT_Pin */
 648:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPS_INT_Pin;
 180              		.loc 1 648 3 view .LVU46
 181              		.loc 1 648 23 is_stmt 0 view .LVU47
 182 00c8 4FF48043 		mov	r3, #16384
 183 00cc 0593     		str	r3, [sp, #20]
 649:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 184              		.loc 1 649 3 is_stmt 1 view .LVU48
 185              		.loc 1 649 24 is_stmt 0 view .LVU49
 186 00ce 0694     		str	r4, [sp, #24]
 650:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 187              		.loc 1 650 3 is_stmt 1 view .LVU50
 188              		.loc 1 650 24 is_stmt 0 view .LVU51
 189 00d0 0794     		str	r4, [sp, #28]
 651:Core/Src/main.c ****   HAL_GPIO_Init(GPS_INT_GPIO_Port, &GPIO_InitStruct);
 190              		.loc 1 651 3 is_stmt 1 view .LVU52
 191 00d2 05A9     		add	r1, sp, #20
 192 00d4 3846     		mov	r0, r7
 193 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 194              	.LVL5:
 652:Core/Src/main.c **** 
 653:Core/Src/main.c ****   /*Configure GPIO pins : TIMEPULSE_Pin SAFEBOOT_Pin */
 654:Core/Src/main.c ****   GPIO_InitStruct.Pin = TIMEPULSE_Pin | SAFEBOOT_Pin;
 195              		.loc 1 654 3 view .LVU53
 196              		.loc 1 654 23 is_stmt 0 view .LVU54
 197 00da 6023     		movs	r3, #96
 198 00dc 0593     		str	r3, [sp, #20]
 655:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 199              		.loc 1 655 3 is_stmt 1 view .LVU55
 200              		.loc 1 655 24 is_stmt 0 view .LVU56
 201 00de 0695     		str	r5, [sp, #24]
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 16


 656:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 656 3 is_stmt 1 view .LVU57
 203              		.loc 1 656 24 is_stmt 0 view .LVU58
 204 00e0 0794     		str	r4, [sp, #28]
 657:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 205              		.loc 1 657 3 is_stmt 1 view .LVU59
 206              		.loc 1 657 25 is_stmt 0 view .LVU60
 207 00e2 0894     		str	r4, [sp, #32]
 658:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 208              		.loc 1 658 3 is_stmt 1 view .LVU61
 209 00e4 05A9     		add	r1, sp, #20
 210 00e6 5046     		mov	r0, r10
 211 00e8 FFF7FEFF 		bl	HAL_GPIO_Init
 212              	.LVL6:
 659:Core/Src/main.c **** 
 660:Core/Src/main.c ****   /*Configure GPIO pins : USR_LED1_Pin USR_LED2_Pin EEPROM_WP_Pin */
 661:Core/Src/main.c ****   GPIO_InitStruct.Pin = USR_LED1_Pin | USR_LED2_Pin | EEPROM_WP_Pin;
 213              		.loc 1 661 3 view .LVU62
 214              		.loc 1 661 23 is_stmt 0 view .LVU63
 215 00ec 41F20303 		movw	r3, #4099
 216 00f0 0593     		str	r3, [sp, #20]
 662:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 217              		.loc 1 662 3 is_stmt 1 view .LVU64
 218              		.loc 1 662 24 is_stmt 0 view .LVU65
 219 00f2 0695     		str	r5, [sp, #24]
 663:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 220              		.loc 1 663 3 is_stmt 1 view .LVU66
 221              		.loc 1 663 24 is_stmt 0 view .LVU67
 222 00f4 0794     		str	r4, [sp, #28]
 664:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 223              		.loc 1 664 3 is_stmt 1 view .LVU68
 224              		.loc 1 664 25 is_stmt 0 view .LVU69
 225 00f6 0894     		str	r4, [sp, #32]
 665:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 226              		.loc 1 665 3 is_stmt 1 view .LVU70
 227 00f8 05A9     		add	r1, sp, #20
 228 00fa 3046     		mov	r0, r6
 229 00fc FFF7FEFF 		bl	HAL_GPIO_Init
 230              	.LVL7:
 666:Core/Src/main.c **** 
 667:Core/Src/main.c ****   /*Configure GPIO pin : PB13 */
 668:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 231              		.loc 1 668 3 view .LVU71
 232              		.loc 1 668 23 is_stmt 0 view .LVU72
 233 0100 CDF81490 		str	r9, [sp, #20]
 669:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 234              		.loc 1 669 3 is_stmt 1 view .LVU73
 235              		.loc 1 669 24 is_stmt 0 view .LVU74
 236 0104 0694     		str	r4, [sp, #24]
 670:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 237              		.loc 1 670 3 is_stmt 1 view .LVU75
 238              		.loc 1 670 24 is_stmt 0 view .LVU76
 239 0106 0794     		str	r4, [sp, #28]
 671:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 240              		.loc 1 671 3 is_stmt 1 view .LVU77
 241 0108 05A9     		add	r1, sp, #20
 242 010a 3046     		mov	r0, r6
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 17


 243 010c FFF7FEFF 		bl	HAL_GPIO_Init
 244              	.LVL8:
 672:Core/Src/main.c **** 
 673:Core/Src/main.c ****   /*Configure GPIO pin : BMP_CS_Pin */
 674:Core/Src/main.c ****   GPIO_InitStruct.Pin = BMP_CS_Pin;
 245              		.loc 1 674 3 view .LVU78
 246              		.loc 1 674 23 is_stmt 0 view .LVU79
 247 0110 0423     		movs	r3, #4
 248 0112 0593     		str	r3, [sp, #20]
 675:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 249              		.loc 1 675 3 is_stmt 1 view .LVU80
 250              		.loc 1 675 24 is_stmt 0 view .LVU81
 251 0114 0695     		str	r5, [sp, #24]
 676:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 252              		.loc 1 676 3 is_stmt 1 view .LVU82
 253              		.loc 1 676 24 is_stmt 0 view .LVU83
 254 0116 0794     		str	r4, [sp, #28]
 677:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 255              		.loc 1 677 3 is_stmt 1 view .LVU84
 256              		.loc 1 677 25 is_stmt 0 view .LVU85
 257 0118 0894     		str	r4, [sp, #32]
 678:Core/Src/main.c ****   HAL_GPIO_Init(BMP_CS_GPIO_Port, &GPIO_InitStruct);
 258              		.loc 1 678 3 is_stmt 1 view .LVU86
 259 011a 05A9     		add	r1, sp, #20
 260 011c 4046     		mov	r0, r8
 261 011e FFF7FEFF 		bl	HAL_GPIO_Init
 262              	.LVL9:
 679:Core/Src/main.c **** 
 680:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 681:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 682:Core/Src/main.c **** }
 263              		.loc 1 682 1 is_stmt 0 view .LVU87
 264 0122 0AB0     		add	sp, sp, #40
 265              		.cfi_def_cfa_offset 32
 266              		@ sp needed
 267 0124 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 268              	.L4:
 269              		.align	2
 270              	.L3:
 271 0128 00380240 		.word	1073887232
 272 012c 00080240 		.word	1073874944
 273 0130 00040240 		.word	1073873920
 274 0134 00000240 		.word	1073872896
 275 0138 000C0240 		.word	1073875968
 276              		.cfi_endproc
 277              	.LFE150:
 279              		.section	.rodata.StartDefaultTask.str1.4,"aMS",%progbits,1
 280              		.align	2
 281              	.LC2:
 282 0000 20626D70 		.ascii	" bmp280_init status %d\015\012\000"
 282      3238305F 
 282      696E6974 
 282      20737461 
 282      74757320 
 283              		.section	.text.StartDefaultTask,"ax",%progbits
 284              		.align	1
 285              		.global	StartDefaultTask
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 18


 286              		.syntax unified
 287              		.thumb
 288              		.thumb_func
 290              	StartDefaultTask:
 291              	.LVL10:
 292              	.LFB153:
 683:Core/Src/main.c **** 
 684:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 685:Core/Src/main.c **** static bmp280_com_fptr_t bmp280_write(uint8_t dev_id, uint8_t reg_addr, uint8_t *data, uint16_t len
 686:Core/Src/main.c **** {
 687:Core/Src/main.c **** 
 688:Core/Src/main.c ****   uint8_t ret;
 689:Core/Src/main.c ****   // This may be faster to just combine the two?
 690:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, 0);
 691:Core/Src/main.c ****   ret = HAL_SPI_Transmit(&hspi1, &reg_addr, 1, HAL_MAX_DELAY);
 692:Core/Src/main.c ****   ret = HAL_SPI_Transmit(&hspi1, data, len, HAL_MAX_DELAY);
 693:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, 1);
 694:Core/Src/main.c **** 
 695:Core/Src/main.c ****   return ret;
 696:Core/Src/main.c **** }
 697:Core/Src/main.c **** 
 698:Core/Src/main.c **** static bmp280_com_fptr_t bmp280_read(uint8_t dev_id, uint8_t reg_addr, uint8_t *data, uint16_t len)
 699:Core/Src/main.c **** {
 700:Core/Src/main.c **** 
 701:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, 0);
 702:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi1, &reg_addr, 1, HAL_MAX_DELAY);
 703:Core/Src/main.c ****   uint8_t ret = HAL_SPI_Receive(&hspi1, data, len, HAL_MAX_DELAY);
 704:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, 1);
 705:Core/Src/main.c ****   return ret;
 706:Core/Src/main.c **** }
 707:Core/Src/main.c **** 
 708:Core/Src/main.c **** /* USER CODE END 4 */
 709:Core/Src/main.c **** 
 710:Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
 711:Core/Src/main.c **** /**
 712:Core/Src/main.c ****  * @brief  Function implementing the defaultTask thread.
 713:Core/Src/main.c ****  * @param  argument: Not used
 714:Core/Src/main.c ****  * @retval None
 715:Core/Src/main.c ****  */
 716:Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 717:Core/Src/main.c **** void StartDefaultTask(void const *argument)
 718:Core/Src/main.c **** {
 293              		.loc 1 718 1 is_stmt 1 view -0
 294              		.cfi_startproc
 295              		@ args = 0, pretend = 0, frame = 64
 296              		@ frame_needed = 0, uses_anonymous_args = 0
 297              		.loc 1 718 1 is_stmt 0 view .LVU89
 298 0000 10B5     		push	{r4, lr}
 299              		.cfi_def_cfa_offset 8
 300              		.cfi_offset 4, -8
 301              		.cfi_offset 14, -4
 302 0002 90B0     		sub	sp, sp, #64
 303              		.cfi_def_cfa_offset 72
 719:Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 720:Core/Src/main.c ****   /* Infinite loop */
 721:Core/Src/main.c ****   uint32_t pressure;
 304              		.loc 1 721 3 is_stmt 1 view .LVU90
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 19


 722:Core/Src/main.c ****   uint8_t ret;
 305              		.loc 1 722 3 view .LVU91
 723:Core/Src/main.c **** 
 724:Core/Src/main.c ****   struct bmp280_dev bmp = {
 306              		.loc 1 724 3 view .LVU92
 307              		.loc 1 724 21 is_stmt 0 view .LVU93
 308 0004 3422     		movs	r2, #52
 309 0006 0021     		movs	r1, #0
 310 0008 03A8     		add	r0, sp, #12
 311              	.LVL11:
 312              		.loc 1 724 21 view .LVU94
 313 000a FFF7FEFF 		bl	memset
 314              	.LVL12:
 315 000e 144B     		ldr	r3, .L8
 316 0010 0493     		str	r3, [sp, #16]
 317 0012 144B     		ldr	r3, .L8+4
 318 0014 0593     		str	r3, [sp, #20]
 319 0016 144B     		ldr	r3, .L8+8
 320 0018 0693     		str	r3, [sp, #24]
 725:Core/Src/main.c ****       .dev_id = 0x00,
 726:Core/Src/main.c ****       .intf = BMP280_SPI_INTF,
 727:Core/Src/main.c ****       .read = bmp280_read,
 728:Core/Src/main.c ****       .write = bmp280_write,
 729:Core/Src/main.c ****       .delay_ms = HAL_Delay};
 730:Core/Src/main.c **** 
 731:Core/Src/main.c ****   struct bmp280_config conf;
 321              		.loc 1 731 3 is_stmt 1 view .LVU95
 732:Core/Src/main.c ****   struct bmp280_uncomp_data ucomp_data;
 322              		.loc 1 732 3 view .LVU96
 733:Core/Src/main.c ****   uint32_t pres32, pres64;
 323              		.loc 1 733 3 view .LVU97
 734:Core/Src/main.c ****   double pres;
 324              		.loc 1 734 3 view .LVU98
 735:Core/Src/main.c ****   int32_t temp32;
 325              		.loc 1 735 3 view .LVU99
 736:Core/Src/main.c ****   double temp;
 326              		.loc 1 736 3 view .LVU100
 737:Core/Src/main.c **** 
 738:Core/Src/main.c ****   int8_t rslt = bmp280_init(&bmp);
 327              		.loc 1 738 3 view .LVU101
 328              		.loc 1 738 17 is_stmt 0 view .LVU102
 329 001a 03A8     		add	r0, sp, #12
 330 001c FFF7FEFF 		bl	bmp280_init
 331              	.LVL13:
 332 0020 0146     		mov	r1, r0
 333              	.LVL14:
 739:Core/Src/main.c ****   uart_printf(" bmp280_init status %d\r\n", rslt);
 334              		.loc 1 739 3 is_stmt 1 view .LVU103
 335 0022 1248     		ldr	r0, .L8+12
 336 0024 FFF7FEFF 		bl	uart_printf
 337              	.LVL15:
 740:Core/Src/main.c **** 
 741:Core/Src/main.c ****   rslt = bmp280_get_config(&conf, &bmp);
 338              		.loc 1 741 3 view .LVU104
 339              		.loc 1 741 10 is_stmt 0 view .LVU105
 340 0028 03A9     		add	r1, sp, #12
 341 002a 01A8     		add	r0, sp, #4
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 20


 342 002c FFF7FEFF 		bl	bmp280_get_config
 343              	.LVL16:
 742:Core/Src/main.c **** 
 743:Core/Src/main.c ****   conf.filter = BMP280_FILTER_COEFF_2;
 344              		.loc 1 743 3 is_stmt 1 view .LVU106
 345              		.loc 1 743 15 is_stmt 0 view .LVU107
 346 0030 0123     		movs	r3, #1
 347 0032 8DF80730 		strb	r3, [sp, #7]
 744:Core/Src/main.c **** 
 745:Core/Src/main.c ****   conf.os_pres = BMP280_OS_4X;
 348              		.loc 1 745 3 is_stmt 1 view .LVU108
 349              		.loc 1 745 16 is_stmt 0 view .LVU109
 350 0036 0324     		movs	r4, #3
 351 0038 8DF80540 		strb	r4, [sp, #5]
 746:Core/Src/main.c ****     conf.os_temp = BMP280_OS_4X;
 352              		.loc 1 746 5 is_stmt 1 view .LVU110
 353              		.loc 1 746 18 is_stmt 0 view .LVU111
 354 003c 8DF80440 		strb	r4, [sp, #4]
 747:Core/Src/main.c **** 
 748:Core/Src/main.c **** 
 749:Core/Src/main.c ****   conf.odr = BMP280_ODR_1000_MS;
 355              		.loc 1 749 3 is_stmt 1 view .LVU112
 356              		.loc 1 749 12 is_stmt 0 view .LVU113
 357 0040 0523     		movs	r3, #5
 358 0042 8DF80630 		strb	r3, [sp, #6]
 750:Core/Src/main.c ****   rslt = bmp280_set_config(&conf, &bmp);
 359              		.loc 1 750 3 is_stmt 1 view .LVU114
 360              		.loc 1 750 10 is_stmt 0 view .LVU115
 361 0046 03A9     		add	r1, sp, #12
 362 0048 01A8     		add	r0, sp, #4
 363 004a FFF7FEFF 		bl	bmp280_set_config
 364              	.LVL17:
 751:Core/Src/main.c **** 
 752:Core/Src/main.c ****   rslt = bmp280_set_power_mode(BMP280_NORMAL_MODE, &bmp);
 365              		.loc 1 752 3 is_stmt 1 view .LVU116
 366              		.loc 1 752 10 is_stmt 0 view .LVU117
 367 004e 03A9     		add	r1, sp, #12
 368 0050 2046     		mov	r0, r4
 369 0052 FFF7FEFF 		bl	bmp280_set_power_mode
 370              	.LVL18:
 371              	.L6:
 753:Core/Src/main.c **** 
 754:Core/Src/main.c ****   for (;;)
 372              		.loc 1 754 3 is_stmt 1 discriminator 1 view .LVU118
 755:Core/Src/main.c ****   {
 756:Core/Src/main.c **** 
 757:Core/Src/main.c ****     // /* Reading the raw data from sensor */
 758:Core/Src/main.c ****     // rslt = bmp280_get_uncomp_data(&ucomp_data, &bmp);
 759:Core/Src/main.c **** 
 760:Core/Src/main.c ****     // /* Getting the compensated pressure using 32 bit precision */
 761:Core/Src/main.c ****     // rslt = bmp280_get_comp_pres_32bit(&pres32, ucomp_data.uncomp_press, &bmp);
 762:Core/Src/main.c **** 
 763:Core/Src/main.c ****     // /* Getting the compensated pressure using 64 bit precision */
 764:Core/Src/main.c ****     // rslt = bmp280_get_comp_pres_64bit(&pres64, ucomp_data.uncomp_press, &bmp);
 765:Core/Src/main.c **** 
 766:Core/Src/main.c ****     // /* Getting the compensated pressure as floating point value */
 767:Core/Src/main.c ****     // rslt = bmp280_get_comp_pres_double(&pres, ucomp_data.uncomp_press, &bmp);
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 21


 768:Core/Src/main.c **** 
 769:Core/Src/main.c ****     // uart_printf("UP: %ld, P32: %ld, P64: %ld, P64N: %ld, P: %f\r\n",
 770:Core/Src/main.c ****     //             ucomp_data.uncomp_press,
 771:Core/Src/main.c ****     //             pres32,
 772:Core/Src/main.c ****     //             pres64,
 773:Core/Src/main.c ****     //             pres64 / 256,
 774:Core/Src/main.c ****     //             pres);
 775:Core/Src/main.c **** 
 776:Core/Src/main.c ****     // /* Reading the raw data from sensor */
 777:Core/Src/main.c ****     // rslt = bmp280_get_uncomp_data(&ucomp_data, &bmp);
 778:Core/Src/main.c **** 
 779:Core/Src/main.c ****     // /* Getting the 32 bit compensated temperature */
 780:Core/Src/main.c ****     // rslt = bmp280_get_comp_temp_32bit(&temp32, ucomp_data.uncomp_temp, &bmp);
 781:Core/Src/main.c **** 
 782:Core/Src/main.c ****     // /* Getting the compensated temperature as floating point value */
 783:Core/Src/main.c ****     // rslt = bmp280_get_comp_temp_double(&temp, ucomp_data.uncomp_temp, &bmp);
 784:Core/Src/main.c ****     // uart_printf("UT: %ld, T32: %ld, T: %f \r\n", ucomp_data.uncomp_temp, temp32, temp);
 785:Core/Src/main.c **** 
 786:Core/Src/main.c ****     // uart_printf("Pressure %u\r\n", pressure);
 787:Core/Src/main.c ****     osDelay(100);
 373              		.loc 1 787 5 discriminator 1 view .LVU119
 374 0056 6420     		movs	r0, #100
 375 0058 FFF7FEFF 		bl	osDelay
 376              	.LVL19:
 754:Core/Src/main.c ****   {
 377              		.loc 1 754 3 discriminator 1 view .LVU120
 378 005c FBE7     		b	.L6
 379              	.L9:
 380 005e 00BF     		.align	2
 381              	.L8:
 382 0060 00000000 		.word	bmp280_read
 383 0064 00000000 		.word	bmp280_write
 384 0068 00000000 		.word	HAL_Delay
 385 006c 00000000 		.word	.LC2
 386              		.cfi_endproc
 387              	.LFE153:
 389              		.section	.text.bmp280_write,"ax",%progbits
 390              		.align	1
 391              		.syntax unified
 392              		.thumb
 393              		.thumb_func
 395              	bmp280_write:
 396              	.LVL20:
 397              	.LFB151:
 686:Core/Src/main.c **** 
 398              		.loc 1 686 1 view -0
 399              		.cfi_startproc
 400              		@ args = 0, pretend = 0, frame = 8
 401              		@ frame_needed = 0, uses_anonymous_args = 0
 686:Core/Src/main.c **** 
 402              		.loc 1 686 1 is_stmt 0 view .LVU122
 403 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 404              		.cfi_def_cfa_offset 20
 405              		.cfi_offset 4, -20
 406              		.cfi_offset 5, -16
 407              		.cfi_offset 6, -12
 408              		.cfi_offset 7, -8
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 22


 409              		.cfi_offset 14, -4
 410 0002 83B0     		sub	sp, sp, #12
 411              		.cfi_def_cfa_offset 32
 412 0004 1446     		mov	r4, r2
 413 0006 1D46     		mov	r5, r3
 414 0008 8DF80710 		strb	r1, [sp, #7]
 688:Core/Src/main.c ****   // This may be faster to just combine the two?
 415              		.loc 1 688 3 is_stmt 1 view .LVU123
 690:Core/Src/main.c ****   ret = HAL_SPI_Transmit(&hspi1, &reg_addr, 1, HAL_MAX_DELAY);
 416              		.loc 1 690 3 view .LVU124
 417 000c 0F4E     		ldr	r6, .L12
 418 000e 0022     		movs	r2, #0
 419              	.LVL21:
 690:Core/Src/main.c ****   ret = HAL_SPI_Transmit(&hspi1, &reg_addr, 1, HAL_MAX_DELAY);
 420              		.loc 1 690 3 is_stmt 0 view .LVU125
 421 0010 0421     		movs	r1, #4
 422              	.LVL22:
 690:Core/Src/main.c ****   ret = HAL_SPI_Transmit(&hspi1, &reg_addr, 1, HAL_MAX_DELAY);
 423              		.loc 1 690 3 view .LVU126
 424 0012 3046     		mov	r0, r6
 425              	.LVL23:
 690:Core/Src/main.c ****   ret = HAL_SPI_Transmit(&hspi1, &reg_addr, 1, HAL_MAX_DELAY);
 426              		.loc 1 690 3 view .LVU127
 427 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 428              	.LVL24:
 691:Core/Src/main.c ****   ret = HAL_SPI_Transmit(&hspi1, data, len, HAL_MAX_DELAY);
 429              		.loc 1 691 3 is_stmt 1 view .LVU128
 691:Core/Src/main.c ****   ret = HAL_SPI_Transmit(&hspi1, data, len, HAL_MAX_DELAY);
 430              		.loc 1 691 9 is_stmt 0 view .LVU129
 431 0018 0D4F     		ldr	r7, .L12+4
 432 001a 4FF0FF33 		mov	r3, #-1
 433 001e 0122     		movs	r2, #1
 434 0020 0DF10701 		add	r1, sp, #7
 435 0024 3846     		mov	r0, r7
 436 0026 FFF7FEFF 		bl	HAL_SPI_Transmit
 437              	.LVL25:
 692:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, 1);
 438              		.loc 1 692 3 is_stmt 1 view .LVU130
 692:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, 1);
 439              		.loc 1 692 9 is_stmt 0 view .LVU131
 440 002a 4FF0FF33 		mov	r3, #-1
 441 002e 2A46     		mov	r2, r5
 442 0030 2146     		mov	r1, r4
 443 0032 3846     		mov	r0, r7
 444 0034 FFF7FEFF 		bl	HAL_SPI_Transmit
 445              	.LVL26:
 446 0038 0446     		mov	r4, r0
 447              	.LVL27:
 693:Core/Src/main.c **** 
 448              		.loc 1 693 3 is_stmt 1 view .LVU132
 449 003a 0122     		movs	r2, #1
 450 003c 0421     		movs	r1, #4
 451 003e 3046     		mov	r0, r6
 452 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
 453              	.LVL28:
 695:Core/Src/main.c **** }
 454              		.loc 1 695 3 view .LVU133
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 23


 696:Core/Src/main.c **** 
 455              		.loc 1 696 1 is_stmt 0 view .LVU134
 456 0044 2046     		mov	r0, r4
 457 0046 03B0     		add	sp, sp, #12
 458              		.cfi_def_cfa_offset 20
 459              		@ sp needed
 460 0048 F0BD     		pop	{r4, r5, r6, r7, pc}
 461              	.LVL29:
 462              	.L13:
 696:Core/Src/main.c **** 
 463              		.loc 1 696 1 view .LVU135
 464 004a 00BF     		.align	2
 465              	.L12:
 466 004c 000C0240 		.word	1073875968
 467 0050 00000000 		.word	hspi1
 468              		.cfi_endproc
 469              	.LFE151:
 471              		.section	.text.bmp280_read,"ax",%progbits
 472              		.align	1
 473              		.syntax unified
 474              		.thumb
 475              		.thumb_func
 477              	bmp280_read:
 478              	.LVL30:
 479              	.LFB152:
 699:Core/Src/main.c **** 
 480              		.loc 1 699 1 is_stmt 1 view -0
 481              		.cfi_startproc
 482              		@ args = 0, pretend = 0, frame = 8
 483              		@ frame_needed = 0, uses_anonymous_args = 0
 699:Core/Src/main.c **** 
 484              		.loc 1 699 1 is_stmt 0 view .LVU137
 485 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 486              		.cfi_def_cfa_offset 20
 487              		.cfi_offset 4, -20
 488              		.cfi_offset 5, -16
 489              		.cfi_offset 6, -12
 490              		.cfi_offset 7, -8
 491              		.cfi_offset 14, -4
 492 0002 83B0     		sub	sp, sp, #12
 493              		.cfi_def_cfa_offset 32
 494 0004 1446     		mov	r4, r2
 495 0006 1D46     		mov	r5, r3
 496 0008 8DF80710 		strb	r1, [sp, #7]
 701:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi1, &reg_addr, 1, HAL_MAX_DELAY);
 497              		.loc 1 701 3 is_stmt 1 view .LVU138
 498 000c 0F4E     		ldr	r6, .L16
 499 000e 0022     		movs	r2, #0
 500              	.LVL31:
 701:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi1, &reg_addr, 1, HAL_MAX_DELAY);
 501              		.loc 1 701 3 is_stmt 0 view .LVU139
 502 0010 0421     		movs	r1, #4
 503              	.LVL32:
 701:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi1, &reg_addr, 1, HAL_MAX_DELAY);
 504              		.loc 1 701 3 view .LVU140
 505 0012 3046     		mov	r0, r6
 506              	.LVL33:
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 24


 701:Core/Src/main.c ****   HAL_SPI_Transmit(&hspi1, &reg_addr, 1, HAL_MAX_DELAY);
 507              		.loc 1 701 3 view .LVU141
 508 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 509              	.LVL34:
 702:Core/Src/main.c ****   uint8_t ret = HAL_SPI_Receive(&hspi1, data, len, HAL_MAX_DELAY);
 510              		.loc 1 702 3 is_stmt 1 view .LVU142
 511 0018 0D4F     		ldr	r7, .L16+4
 512 001a 4FF0FF33 		mov	r3, #-1
 513 001e 0122     		movs	r2, #1
 514 0020 0DF10701 		add	r1, sp, #7
 515 0024 3846     		mov	r0, r7
 516 0026 FFF7FEFF 		bl	HAL_SPI_Transmit
 517              	.LVL35:
 703:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, 1);
 518              		.loc 1 703 3 view .LVU143
 703:Core/Src/main.c ****   HAL_GPIO_WritePin(BMP_CS_GPIO_Port, BMP_CS_Pin, 1);
 519              		.loc 1 703 17 is_stmt 0 view .LVU144
 520 002a 4FF0FF33 		mov	r3, #-1
 521 002e 2A46     		mov	r2, r5
 522 0030 2146     		mov	r1, r4
 523 0032 3846     		mov	r0, r7
 524 0034 FFF7FEFF 		bl	HAL_SPI_Receive
 525              	.LVL36:
 526 0038 0446     		mov	r4, r0
 527              	.LVL37:
 704:Core/Src/main.c ****   return ret;
 528              		.loc 1 704 3 is_stmt 1 view .LVU145
 529 003a 0122     		movs	r2, #1
 530 003c 0421     		movs	r1, #4
 531 003e 3046     		mov	r0, r6
 532 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
 533              	.LVL38:
 705:Core/Src/main.c **** }
 534              		.loc 1 705 3 view .LVU146
 706:Core/Src/main.c **** 
 535              		.loc 1 706 1 is_stmt 0 view .LVU147
 536 0044 2046     		mov	r0, r4
 537 0046 03B0     		add	sp, sp, #12
 538              		.cfi_def_cfa_offset 20
 539              		@ sp needed
 540 0048 F0BD     		pop	{r4, r5, r6, r7, pc}
 541              	.LVL39:
 542              	.L17:
 706:Core/Src/main.c **** 
 543              		.loc 1 706 1 view .LVU148
 544 004a 00BF     		.align	2
 545              	.L16:
 546 004c 000C0240 		.word	1073875968
 547 0050 00000000 		.word	hspi1
 548              		.cfi_endproc
 549              	.LFE152:
 551              		.section	.rodata.i2c_scan.str1.4,"aMS",%progbits,1
 552              		.align	2
 553              	.LC5:
 554 0000 30782558 		.ascii	"0x%X\000"
 554      00
 555 0005 000000   		.align	2
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 25


 556              	.LC6:
 557 0008 0D0A00   		.ascii	"\015\012\000"
 558 000b 00       		.align	2
 559              	.LC3:
 560 000c 53746172 		.ascii	"Starting I2C Scanning: \015\012\000"
 560      74696E67 
 560      20493243 
 560      20536361 
 560      6E6E696E 
 561 0026 0000     		.align	2
 562              	.LC4:
 563 0028 446F6E65 		.ascii	"Done! \015\012\015\012\000"
 563      21200D0A 
 563      0D0A00
 564              		.section	.text.i2c_scan,"ax",%progbits
 565              		.align	1
 566              		.global	i2c_scan
 567              		.syntax unified
 568              		.thumb
 569              		.thumb_func
 571              	i2c_scan:
 572              	.LFB138:
  93:Core/Src/main.c ****   uint8_t Buffer[25] = {0};
 573              		.loc 1 93 1 is_stmt 1 view -0
 574              		.cfi_startproc
 575              		@ args = 0, pretend = 0, frame = 72
 576              		@ frame_needed = 0, uses_anonymous_args = 0
 577 0000 30B5     		push	{r4, r5, lr}
 578              		.cfi_def_cfa_offset 12
 579              		.cfi_offset 4, -12
 580              		.cfi_offset 5, -8
 581              		.cfi_offset 14, -4
 582 0002 93B0     		sub	sp, sp, #76
 583              		.cfi_def_cfa_offset 88
  94:Core/Src/main.c ****   uint8_t Space[] = " - ";
 584              		.loc 1 94 3 view .LVU150
  94:Core/Src/main.c ****   uint8_t Space[] = " - ";
 585              		.loc 1 94 11 is_stmt 0 view .LVU151
 586 0004 0023     		movs	r3, #0
 587 0006 0B93     		str	r3, [sp, #44]
 588 0008 0C93     		str	r3, [sp, #48]
 589 000a 0D93     		str	r3, [sp, #52]
 590 000c 0E93     		str	r3, [sp, #56]
 591 000e 0F93     		str	r3, [sp, #60]
 592 0010 1093     		str	r3, [sp, #64]
 593 0012 8DF84430 		strb	r3, [sp, #68]
  95:Core/Src/main.c ****   uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
 594              		.loc 1 95 3 is_stmt 1 view .LVU152
  95:Core/Src/main.c ****   uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
 595              		.loc 1 95 11 is_stmt 0 view .LVU153
 596 0016 2B4B     		ldr	r3, .L27
 597 0018 0A93     		str	r3, [sp, #40]
  96:Core/Src/main.c ****   uint8_t EndMSG[] = "Done! \r\n\r\n";
 598              		.loc 1 96 3 is_stmt 1 view .LVU154
  96:Core/Src/main.c ****   uint8_t EndMSG[] = "Done! \r\n\r\n";
 599              		.loc 1 96 11 is_stmt 0 view .LVU155
 600 001a 03AC     		add	r4, sp, #12
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 26


 601 001c 2A4D     		ldr	r5, .L27+4
 602 001e 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 603 0020 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 604 0022 95E80700 		ldm	r5, {r0, r1, r2}
 605 0026 03C4     		stmia	r4!, {r0, r1}
 606 0028 2280     		strh	r2, [r4]	@ movhi
  97:Core/Src/main.c **** 
 607              		.loc 1 97 3 is_stmt 1 view .LVU156
  97:Core/Src/main.c **** 
 608              		.loc 1 97 11 is_stmt 0 view .LVU157
 609 002a 284A     		ldr	r2, .L27+8
 610 002c 6B46     		mov	r3, sp
 611 002e 07CA     		ldm	r2, {r0, r1, r2}
 612 0030 03C3     		stmia	r3!, {r0, r1}
 613 0032 23F8022B 		strh	r2, [r3], #2	@ movhi
 614 0036 120C     		lsrs	r2, r2, #16
 615 0038 1A70     		strb	r2, [r3]
 100:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, StartMSG, sizeof(StartMSG), HAL_MAX_DELAY);
 616              		.loc 1 100 3 is_stmt 1 view .LVU158
 101:Core/Src/main.c ****   for (uint8_t i = 1; i < 128; i++)
 617              		.loc 1 101 3 view .LVU159
 618 003a 4FF0FF33 		mov	r3, #-1
 619 003e 1A22     		movs	r2, #26
 620 0040 03A9     		add	r1, sp, #12
 621 0042 2348     		ldr	r0, .L27+12
 622 0044 FFF7FEFF 		bl	HAL_UART_Transmit
 623              	.LVL40:
 102:Core/Src/main.c ****   {
 624              		.loc 1 102 3 view .LVU160
 625              	.LBB9:
 102:Core/Src/main.c ****   {
 626              		.loc 1 102 8 view .LVU161
 102:Core/Src/main.c ****   {
 627              		.loc 1 102 16 is_stmt 0 view .LVU162
 628 0048 0124     		movs	r4, #1
 102:Core/Src/main.c ****   {
 629              		.loc 1 102 3 view .LVU163
 630 004a 10E0     		b	.L19
 631              	.LVL41:
 632              	.L20:
 109:Core/Src/main.c ****     {
 633              		.loc 1 109 10 is_stmt 1 view .LVU164
 111:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 634              		.loc 1 111 7 view .LVU165
 635 004c 2246     		mov	r2, r4
 636 004e 2149     		ldr	r1, .L27+16
 637 0050 0BA8     		add	r0, sp, #44
 638              	.LVL42:
 111:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 639              		.loc 1 111 7 is_stmt 0 view .LVU166
 640 0052 FFF7FEFF 		bl	sprintf
 641              	.LVL43:
 112:Core/Src/main.c ****     }
 642              		.loc 1 112 7 is_stmt 1 view .LVU167
 643 0056 4FF0FF33 		mov	r3, #-1
 644 005a 1922     		movs	r2, #25
 645 005c 0BA9     		add	r1, sp, #44
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 27


 646 005e 1C48     		ldr	r0, .L27+12
 647 0060 FFF7FEFF 		bl	HAL_UART_Transmit
 648              	.LVL44:
 649              	.L21:
 115:Core/Src/main.c ****     {
 650              		.loc 1 115 5 view .LVU168
 115:Core/Src/main.c ****     {
 651              		.loc 1 115 8 is_stmt 0 view .LVU169
 652 0064 14F00F0F 		tst	r4, #15
 653 0068 14D0     		beq	.L25
 654              	.L22:
 102:Core/Src/main.c ****   {
 655              		.loc 1 102 33 is_stmt 1 discriminator 2 view .LVU170
 656 006a 0134     		adds	r4, r4, #1
 657              	.LVL45:
 102:Core/Src/main.c ****   {
 658              		.loc 1 102 33 is_stmt 0 discriminator 2 view .LVU171
 659 006c E4B2     		uxtb	r4, r4
 660              	.LVL46:
 661              	.L19:
 102:Core/Src/main.c ****   {
 662              		.loc 1 102 25 is_stmt 1 discriminator 1 view .LVU172
 663 006e 14F0800F 		tst	r4, #128
 664 0072 1ED1     		bne	.L26
 104:Core/Src/main.c ****     if (ret != HAL_OK) /* No ACK Received At That Address */
 665              		.loc 1 104 5 view .LVU173
 104:Core/Src/main.c ****     if (ret != HAL_OK) /* No ACK Received At That Address */
 666              		.loc 1 104 11 is_stmt 0 view .LVU174
 667 0074 0523     		movs	r3, #5
 668 0076 0322     		movs	r2, #3
 669 0078 6100     		lsls	r1, r4, #1
 670 007a 1748     		ldr	r0, .L27+20
 671 007c FFF7FEFF 		bl	HAL_I2C_IsDeviceReady
 672              	.LVL47:
 105:Core/Src/main.c ****     {
 673              		.loc 1 105 5 is_stmt 1 view .LVU175
 105:Core/Src/main.c ****     {
 674              		.loc 1 105 8 is_stmt 0 view .LVU176
 675 0080 0028     		cmp	r0, #0
 676 0082 E3D0     		beq	.L20
 107:Core/Src/main.c ****     }
 677              		.loc 1 107 7 is_stmt 1 view .LVU177
 678 0084 4FF0FF33 		mov	r3, #-1
 679 0088 0422     		movs	r2, #4
 680 008a 0AA9     		add	r1, sp, #40
 681 008c 1048     		ldr	r0, .L27+12
 682              	.LVL48:
 107:Core/Src/main.c ****     }
 683              		.loc 1 107 7 is_stmt 0 view .LVU178
 684 008e FFF7FEFF 		bl	HAL_UART_Transmit
 685              	.LVL49:
 686 0092 E7E7     		b	.L21
 687              	.L25:
 117:Core/Src/main.c ****       HAL_UART_Transmit(&huart1, Buffer, sizeof(Buffer), HAL_MAX_DELAY);
 688              		.loc 1 117 7 is_stmt 1 view .LVU179
 689 0094 114B     		ldr	r3, .L27+24
 690 0096 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 28


 691 0098 ADF82C30 		strh	r3, [sp, #44]	@ movhi
 692 009c 1B0C     		lsrs	r3, r3, #16
 693 009e 8DF82E30 		strb	r3, [sp, #46]
 118:Core/Src/main.c ****     }
 694              		.loc 1 118 7 view .LVU180
 695 00a2 4FF0FF33 		mov	r3, #-1
 696 00a6 1922     		movs	r2, #25
 697 00a8 0BA9     		add	r1, sp, #44
 698 00aa 0948     		ldr	r0, .L27+12
 699 00ac FFF7FEFF 		bl	HAL_UART_Transmit
 700              	.LVL50:
 701 00b0 DBE7     		b	.L22
 702              	.LVL51:
 703              	.L26:
 118:Core/Src/main.c ****     }
 704              		.loc 1 118 7 is_stmt 0 view .LVU181
 705              	.LBE9:
 121:Core/Src/main.c ****   /*--[ Scanning Done ]--*/
 706              		.loc 1 121 3 is_stmt 1 view .LVU182
 707 00b2 4FF0FF33 		mov	r3, #-1
 708 00b6 0B22     		movs	r2, #11
 709 00b8 6946     		mov	r1, sp
 710 00ba 0548     		ldr	r0, .L27+12
 711 00bc FFF7FEFF 		bl	HAL_UART_Transmit
 712              	.LVL52:
 123:Core/Src/main.c **** 
 713              		.loc 1 123 1 is_stmt 0 view .LVU183
 714 00c0 13B0     		add	sp, sp, #76
 715              		.cfi_def_cfa_offset 12
 716              		@ sp needed
 717 00c2 30BD     		pop	{r4, r5, pc}
 718              	.LVL53:
 719              	.L28:
 123:Core/Src/main.c **** 
 720              		.loc 1 123 1 view .LVU184
 721              		.align	2
 722              	.L27:
 723 00c4 202D2000 		.word	2108704
 724 00c8 0C000000 		.word	.LC3
 725 00cc 28000000 		.word	.LC4
 726 00d0 00000000 		.word	huart1
 727 00d4 00000000 		.word	.LC5
 728 00d8 00000000 		.word	hi2c3
 729 00dc 08000000 		.word	.LC6
 730              		.cfi_endproc
 731              	.LFE138:
 733              		.section	.rodata.print_bmp280_id.str1.4,"aMS",%progbits,1
 734              		.align	2
 735              	.LC7:
 736 0000 4572726F 		.ascii	"Error reading ID\015\012\000"
 736      72207265 
 736      6164696E 
 736      67204944 
 736      0D0A00
 737 0013 00       		.align	2
 738              	.LC8:
 739 0014 424D5032 		.ascii	"BMP280 ID:%02X\015\012\000"
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 29


 739      38302049 
 739      443A2530 
 739      32580D0A 
 739      00
 740              		.section	.text.print_bmp280_id,"ax",%progbits
 741              		.align	1
 742              		.global	print_bmp280_id
 743              		.syntax unified
 744              		.thumb
 745              		.thumb_func
 747              	print_bmp280_id:
 748              	.LFB139:
 126:Core/Src/main.c ****   uint8_t id;
 749              		.loc 1 126 1 is_stmt 1 view -0
 750              		.cfi_startproc
 751              		@ args = 0, pretend = 0, frame = 24
 752              		@ frame_needed = 0, uses_anonymous_args = 0
 753 0000 00B5     		push	{lr}
 754              		.cfi_def_cfa_offset 4
 755              		.cfi_offset 14, -4
 756 0002 87B0     		sub	sp, sp, #28
 757              		.cfi_def_cfa_offset 32
 127:Core/Src/main.c ****   uint8_t ret = bmp280_getid(&id);
 758              		.loc 1 127 3 view .LVU186
 128:Core/Src/main.c **** 
 759              		.loc 1 128 3 view .LVU187
 128:Core/Src/main.c **** 
 760              		.loc 1 128 17 is_stmt 0 view .LVU188
 761 0004 0DF11700 		add	r0, sp, #23
 762 0008 FFF7FEFF 		bl	bmp280_getid
 763              	.LVL54:
 130:Core/Src/main.c ****   {
 764              		.loc 1 130 3 is_stmt 1 view .LVU189
 130:Core/Src/main.c ****   {
 765              		.loc 1 130 6 is_stmt 0 view .LVU190
 766 000c 10F0FF0F 		tst	r0, #255
 767 0010 15D1     		bne	.L32
 768              	.LVL55:
 769              	.L30:
 135:Core/Src/main.c **** 
 770              		.loc 1 135 3 is_stmt 1 view .LVU191
 135:Core/Src/main.c **** 
 771              		.loc 1 135 11 is_stmt 0 view .LVU192
 772 0012 0023     		movs	r3, #0
 773 0014 0193     		str	r3, [sp, #4]
 774 0016 0293     		str	r3, [sp, #8]
 775 0018 0393     		str	r3, [sp, #12]
 776 001a 0493     		str	r3, [sp, #16]
 137:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, buf, sizeof(buf), 10000);
 777              		.loc 1 137 3 is_stmt 1 view .LVU193
 778 001c 9DF81730 		ldrb	r3, [sp, #23]	@ zero_extendqisi2
 779 0020 094A     		ldr	r2, .L33
 780 0022 1021     		movs	r1, #16
 781 0024 01A8     		add	r0, sp, #4
 782 0026 FFF7FEFF 		bl	snprintf
 783              	.LVL56:
 138:Core/Src/main.c **** }
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 30


 784              		.loc 1 138 3 view .LVU194
 785 002a 42F21073 		movw	r3, #10000
 786 002e 1022     		movs	r2, #16
 787 0030 01A9     		add	r1, sp, #4
 788 0032 0648     		ldr	r0, .L33+4
 789 0034 FFF7FEFF 		bl	HAL_UART_Transmit
 790              	.LVL57:
 139:Core/Src/main.c **** 
 791              		.loc 1 139 1 is_stmt 0 view .LVU195
 792 0038 07B0     		add	sp, sp, #28
 793              		.cfi_remember_state
 794              		.cfi_def_cfa_offset 4
 795              		@ sp needed
 796 003a 5DF804FB 		ldr	pc, [sp], #4
 797              	.LVL58:
 798              	.L32:
 799              		.cfi_restore_state
 132:Core/Src/main.c ****   }
 800              		.loc 1 132 5 is_stmt 1 view .LVU196
 801 003e 0448     		ldr	r0, .L33+8
 802              	.LVL59:
 132:Core/Src/main.c ****   }
 803              		.loc 1 132 5 is_stmt 0 view .LVU197
 804 0040 FFF7FEFF 		bl	uart_printf
 805              	.LVL60:
 806 0044 E5E7     		b	.L30
 807              	.L34:
 808 0046 00BF     		.align	2
 809              	.L33:
 810 0048 14000000 		.word	.LC8
 811 004c 00000000 		.word	huart1
 812 0050 00000000 		.word	.LC7
 813              		.cfi_endproc
 814              	.LFE139:
 816              		.section	.rodata.print_lis2hd12_who_am_i.str1.4,"aMS",%progbits,1
 817              		.align	2
 818              	.LC9:
 819 0000 4572726F 		.ascii	"Error IMU\015\012\000"
 819      7220494D 
 819      550D0A00 
 820              		.align	2
 821              	.LC10:
 822 000c 494D5520 		.ascii	"IMU ID: %#02X\015\012\000"
 822      49443A20 
 822      25233032 
 822      580D0A00 
 823              		.section	.text.print_lis2hd12_who_am_i,"ax",%progbits
 824              		.align	1
 825              		.global	print_lis2hd12_who_am_i
 826              		.syntax unified
 827              		.thumb
 828              		.thumb_func
 830              	print_lis2hd12_who_am_i:
 831              	.LFB140:
 142:Core/Src/main.c ****   uint8_t id;
 832              		.loc 1 142 1 is_stmt 1 view -0
 833              		.cfi_startproc
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 31


 834              		@ args = 0, pretend = 0, frame = 8
 835              		@ frame_needed = 0, uses_anonymous_args = 0
 836 0000 00B5     		push	{lr}
 837              		.cfi_def_cfa_offset 4
 838              		.cfi_offset 14, -4
 839 0002 83B0     		sub	sp, sp, #12
 840              		.cfi_def_cfa_offset 16
 143:Core/Src/main.c **** 
 841              		.loc 1 143 3 view .LVU199
 145:Core/Src/main.c **** 
 842              		.loc 1 145 3 view .LVU200
 145:Core/Src/main.c **** 
 843              		.loc 1 145 17 is_stmt 0 view .LVU201
 844 0004 0DF10700 		add	r0, sp, #7
 845 0008 FFF7FEFF 		bl	lis2hd12_who_am_i
 846              	.LVL61:
 147:Core/Src/main.c ****   {
 847              		.loc 1 147 3 is_stmt 1 view .LVU202
 147:Core/Src/main.c ****   {
 848              		.loc 1 147 6 is_stmt 0 view .LVU203
 849 000c 28B1     		cbz	r0, .L36
 149:Core/Src/main.c ****   }
 850              		.loc 1 149 5 is_stmt 1 view .LVU204
 851 000e 0648     		ldr	r0, .L39
 852              	.LVL62:
 149:Core/Src/main.c ****   }
 853              		.loc 1 149 5 is_stmt 0 view .LVU205
 854 0010 FFF7FEFF 		bl	uart_printf
 855              	.LVL63:
 856              	.L35:
 155:Core/Src/main.c **** 
 857              		.loc 1 155 1 view .LVU206
 858 0014 03B0     		add	sp, sp, #12
 859              		.cfi_remember_state
 860              		.cfi_def_cfa_offset 4
 861              		@ sp needed
 862 0016 5DF804FB 		ldr	pc, [sp], #4
 863              	.LVL64:
 864              	.L36:
 865              		.cfi_restore_state
 153:Core/Src/main.c ****   }
 866              		.loc 1 153 5 is_stmt 1 view .LVU207
 867 001a 9DF80710 		ldrb	r1, [sp, #7]	@ zero_extendqisi2
 868 001e 0348     		ldr	r0, .L39+4
 869              	.LVL65:
 153:Core/Src/main.c ****   }
 870              		.loc 1 153 5 is_stmt 0 view .LVU208
 871 0020 FFF7FEFF 		bl	uart_printf
 872              	.LVL66:
 155:Core/Src/main.c **** 
 873              		.loc 1 155 1 view .LVU209
 874 0024 F6E7     		b	.L35
 875              	.L40:
 876 0026 00BF     		.align	2
 877              	.L39:
 878 0028 00000000 		.word	.LC9
 879 002c 0C000000 		.word	.LC10
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 32


 880              		.cfi_endproc
 881              	.LFE140:
 883              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 884              		.align	1
 885              		.global	HAL_TIM_PeriodElapsedCallback
 886              		.syntax unified
 887              		.thumb
 888              		.thumb_func
 890              	HAL_TIM_PeriodElapsedCallback:
 891              	.LVL67:
 892              	.LFB154:
 788:Core/Src/main.c ****   }
 789:Core/Src/main.c ****   /* USER CODE END 5 */
 790:Core/Src/main.c **** }
 791:Core/Src/main.c **** 
 792:Core/Src/main.c **** /**
 793:Core/Src/main.c ****  * @brief  Period elapsed callback in non blocking mode
 794:Core/Src/main.c ****  * @note   This function is called  when TIM4 interrupt took place, inside
 795:Core/Src/main.c ****  * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 796:Core/Src/main.c ****  * a global variable "uwTick" used as application time base.
 797:Core/Src/main.c ****  * @param  htim : TIM handle
 798:Core/Src/main.c ****  * @retval None
 799:Core/Src/main.c ****  */
 800:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 801:Core/Src/main.c **** {
 893              		.loc 1 801 1 is_stmt 1 view -0
 894              		.cfi_startproc
 895              		@ args = 0, pretend = 0, frame = 0
 896              		@ frame_needed = 0, uses_anonymous_args = 0
 897              		.loc 1 801 1 is_stmt 0 view .LVU211
 898 0000 08B5     		push	{r3, lr}
 899              		.cfi_def_cfa_offset 8
 900              		.cfi_offset 3, -8
 901              		.cfi_offset 14, -4
 802:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 803:Core/Src/main.c **** 
 804:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 805:Core/Src/main.c ****   if (htim->Instance == TIM4)
 902              		.loc 1 805 3 is_stmt 1 view .LVU212
 903              		.loc 1 805 11 is_stmt 0 view .LVU213
 904 0002 0268     		ldr	r2, [r0]
 905              		.loc 1 805 6 view .LVU214
 906 0004 034B     		ldr	r3, .L45
 907 0006 9A42     		cmp	r2, r3
 908 0008 00D0     		beq	.L44
 909              	.LVL68:
 910              	.L41:
 806:Core/Src/main.c ****   {
 807:Core/Src/main.c ****     HAL_IncTick();
 808:Core/Src/main.c ****   }
 809:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 810:Core/Src/main.c **** 
 811:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 812:Core/Src/main.c **** }
 911              		.loc 1 812 1 view .LVU215
 912 000a 08BD     		pop	{r3, pc}
 913              	.LVL69:
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 33


 914              	.L44:
 807:Core/Src/main.c ****   }
 915              		.loc 1 807 5 is_stmt 1 view .LVU216
 916 000c FFF7FEFF 		bl	HAL_IncTick
 917              	.LVL70:
 918              		.loc 1 812 1 is_stmt 0 view .LVU217
 919 0010 FBE7     		b	.L41
 920              	.L46:
 921 0012 00BF     		.align	2
 922              	.L45:
 923 0014 00080040 		.word	1073743872
 924              		.cfi_endproc
 925              	.LFE154:
 927              		.section	.text.Error_Handler,"ax",%progbits
 928              		.align	1
 929              		.global	Error_Handler
 930              		.syntax unified
 931              		.thumb
 932              		.thumb_func
 934              	Error_Handler:
 935              	.LFB155:
 813:Core/Src/main.c **** 
 814:Core/Src/main.c **** /**
 815:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 816:Core/Src/main.c ****  * @retval None
 817:Core/Src/main.c ****  */
 818:Core/Src/main.c **** void Error_Handler(void)
 819:Core/Src/main.c **** {
 936              		.loc 1 819 1 is_stmt 1 view -0
 937              		.cfi_startproc
 938              		@ Volatile: function does not return.
 939              		@ args = 0, pretend = 0, frame = 0
 940              		@ frame_needed = 0, uses_anonymous_args = 0
 941              		@ link register save eliminated.
 820:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 821:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 822:Core/Src/main.c ****   __disable_irq();
 942              		.loc 1 822 3 view .LVU219
 943              	.LBB10:
 944              	.LBI10:
 945              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 34


  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 35


  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 36


 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 946              		.loc 2 140 27 view .LVU220
 947              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 948              		.loc 2 142 3 view .LVU221
 949              		.syntax unified
 950              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 951 0000 72B6     		cpsid i
 952              	@ 0 "" 2
 953              		.thumb
 954              		.syntax unified
 955              	.L48:
 956              	.LBE11:
 957              	.LBE10:
 823:Core/Src/main.c ****   while (1)
 958              		.loc 1 823 3 discriminator 1 view .LVU222
 824:Core/Src/main.c ****   {
 825:Core/Src/main.c ****   }
 959              		.loc 1 825 3 discriminator 1 view .LVU223
 823:Core/Src/main.c ****   while (1)
 960              		.loc 1 823 9 discriminator 1 view .LVU224
 961 0002 FEE7     		b	.L48
 962              		.cfi_endproc
 963              	.LFE155:
 965              		.section	.text.MX_DMA_Init,"ax",%progbits
 966              		.align	1
 967              		.syntax unified
 968              		.thumb
 969              		.thumb_func
 971              	MX_DMA_Init:
 972              	.LFB149:
 561:Core/Src/main.c **** 
 973              		.loc 1 561 1 view -0
 974              		.cfi_startproc
 975              		@ args = 0, pretend = 0, frame = 8
 976              		@ frame_needed = 0, uses_anonymous_args = 0
 977 0000 00B5     		push	{lr}
 978              		.cfi_def_cfa_offset 4
 979              		.cfi_offset 14, -4
 980 0002 83B0     		sub	sp, sp, #12
 981              		.cfi_def_cfa_offset 16
 564:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 982              		.loc 1 564 3 view .LVU226
 983              	.LBB12:
 564:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 984              		.loc 1 564 3 view .LVU227
 985 0004 0023     		movs	r3, #0
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 37


 986 0006 0093     		str	r3, [sp]
 564:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 987              		.loc 1 564 3 view .LVU228
 988 0008 344A     		ldr	r2, .L53
 989 000a 116B     		ldr	r1, [r2, #48]
 990 000c 41F40011 		orr	r1, r1, #2097152
 991 0010 1163     		str	r1, [r2, #48]
 564:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 992              		.loc 1 564 3 view .LVU229
 993 0012 116B     		ldr	r1, [r2, #48]
 994 0014 01F40011 		and	r1, r1, #2097152
 995 0018 0091     		str	r1, [sp]
 564:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 996              		.loc 1 564 3 view .LVU230
 997 001a 0099     		ldr	r1, [sp]
 998              	.LBE12:
 564:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 999              		.loc 1 564 3 view .LVU231
 565:Core/Src/main.c **** 
 1000              		.loc 1 565 3 view .LVU232
 1001              	.LBB13:
 565:Core/Src/main.c **** 
 1002              		.loc 1 565 3 view .LVU233
 1003 001c 0193     		str	r3, [sp, #4]
 565:Core/Src/main.c **** 
 1004              		.loc 1 565 3 view .LVU234
 1005 001e 116B     		ldr	r1, [r2, #48]
 1006 0020 41F48001 		orr	r1, r1, #4194304
 1007 0024 1163     		str	r1, [r2, #48]
 565:Core/Src/main.c **** 
 1008              		.loc 1 565 3 view .LVU235
 1009 0026 126B     		ldr	r2, [r2, #48]
 1010 0028 02F48002 		and	r2, r2, #4194304
 1011 002c 0192     		str	r2, [sp, #4]
 565:Core/Src/main.c **** 
 1012              		.loc 1 565 3 view .LVU236
 1013 002e 019A     		ldr	r2, [sp, #4]
 1014              	.LBE13:
 565:Core/Src/main.c **** 
 1015              		.loc 1 565 3 view .LVU237
 568:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Channel = DMA_CHANNEL_0;
 1016              		.loc 1 568 3 view .LVU238
 568:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Channel = DMA_CHANNEL_0;
 1017              		.loc 1 568 39 is_stmt 0 view .LVU239
 1018 0030 2B48     		ldr	r0, .L53+4
 1019 0032 2C4A     		ldr	r2, .L53+8
 1020 0034 0260     		str	r2, [r0]
 569:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 1021              		.loc 1 569 3 is_stmt 1 view .LVU240
 569:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 1022              		.loc 1 569 43 is_stmt 0 view .LVU241
 1023 0036 4360     		str	r3, [r0, #4]
 570:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.PeriphInc = DMA_PINC_ENABLE;
 1024              		.loc 1 570 3 is_stmt 1 view .LVU242
 570:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.PeriphInc = DMA_PINC_ENABLE;
 1025              		.loc 1 570 45 is_stmt 0 view .LVU243
 1026 0038 8022     		movs	r2, #128
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 38


 1027 003a 8260     		str	r2, [r0, #8]
 571:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.MemInc = DMA_MINC_ENABLE;
 1028              		.loc 1 571 3 is_stmt 1 view .LVU244
 571:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.MemInc = DMA_MINC_ENABLE;
 1029              		.loc 1 571 45 is_stmt 0 view .LVU245
 1030 003c 4FF40072 		mov	r2, #512
 1031 0040 C260     		str	r2, [r0, #12]
 572:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1032              		.loc 1 572 3 is_stmt 1 view .LVU246
 572:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1033              		.loc 1 572 42 is_stmt 0 view .LVU247
 1034 0042 4FF48062 		mov	r2, #1024
 1035 0046 0261     		str	r2, [r0, #16]
 573:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1036              		.loc 1 573 3 is_stmt 1 view .LVU248
 573:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1037              		.loc 1 573 55 is_stmt 0 view .LVU249
 1038 0048 4361     		str	r3, [r0, #20]
 574:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Mode = DMA_NORMAL;
 1039              		.loc 1 574 3 is_stmt 1 view .LVU250
 574:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Mode = DMA_NORMAL;
 1040              		.loc 1 574 52 is_stmt 0 view .LVU251
 1041 004a 8361     		str	r3, [r0, #24]
 575:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Priority = DMA_PRIORITY_LOW;
 1042              		.loc 1 575 3 is_stmt 1 view .LVU252
 575:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.Priority = DMA_PRIORITY_LOW;
 1043              		.loc 1 575 40 is_stmt 0 view .LVU253
 1044 004c C361     		str	r3, [r0, #28]
 576:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 1045              		.loc 1 576 3 is_stmt 1 view .LVU254
 576:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 1046              		.loc 1 576 44 is_stmt 0 view .LVU255
 1047 004e 0362     		str	r3, [r0, #32]
 577:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 1048              		.loc 1 577 3 is_stmt 1 view .LVU256
 577:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 1049              		.loc 1 577 44 is_stmt 0 view .LVU257
 1050 0050 0422     		movs	r2, #4
 1051 0052 4262     		str	r2, [r0, #36]
 578:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.MemBurst = DMA_MBURST_SINGLE;
 1052              		.loc 1 578 3 is_stmt 1 view .LVU258
 578:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.MemBurst = DMA_MBURST_SINGLE;
 1053              		.loc 1 578 49 is_stmt 0 view .LVU259
 1054 0054 0322     		movs	r2, #3
 1055 0056 8262     		str	r2, [r0, #40]
 579:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 1056              		.loc 1 579 3 is_stmt 1 view .LVU260
 579:Core/Src/main.c ****   hdma_memtomem_dma2_stream1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 1057              		.loc 1 579 44 is_stmt 0 view .LVU261
 1058 0058 C362     		str	r3, [r0, #44]
 580:Core/Src/main.c ****   if (HAL_DMA_Init(&hdma_memtomem_dma2_stream1) != HAL_OK)
 1059              		.loc 1 580 3 is_stmt 1 view .LVU262
 580:Core/Src/main.c ****   if (HAL_DMA_Init(&hdma_memtomem_dma2_stream1) != HAL_OK)
 1060              		.loc 1 580 47 is_stmt 0 view .LVU263
 1061 005a 0363     		str	r3, [r0, #48]
 581:Core/Src/main.c ****   {
 1062              		.loc 1 581 3 is_stmt 1 view .LVU264
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 39


 581:Core/Src/main.c ****   {
 1063              		.loc 1 581 7 is_stmt 0 view .LVU265
 1064 005c FFF7FEFF 		bl	HAL_DMA_Init
 1065              	.LVL71:
 581:Core/Src/main.c ****   {
 1066              		.loc 1 581 6 view .LVU266
 1067 0060 D0BB     		cbnz	r0, .L52
 588:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 1068              		.loc 1 588 3 is_stmt 1 view .LVU267
 1069 0062 0022     		movs	r2, #0
 1070 0064 0521     		movs	r1, #5
 1071 0066 0C20     		movs	r0, #12
 1072 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1073              	.LVL72:
 589:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 1074              		.loc 1 589 3 view .LVU268
 1075 006c 0C20     		movs	r0, #12
 1076 006e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1077              	.LVL73:
 591:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 1078              		.loc 1 591 3 view .LVU269
 1079 0072 0022     		movs	r2, #0
 1080 0074 0521     		movs	r1, #5
 1081 0076 0F20     		movs	r0, #15
 1082 0078 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1083              	.LVL74:
 592:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 1084              		.loc 1 592 3 view .LVU270
 1085 007c 0F20     		movs	r0, #15
 1086 007e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1087              	.LVL75:
 594:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 1088              		.loc 1 594 3 view .LVU271
 1089 0082 0022     		movs	r2, #0
 1090 0084 0521     		movs	r1, #5
 1091 0086 1020     		movs	r0, #16
 1092 0088 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1093              	.LVL76:
 595:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 1094              		.loc 1 595 3 view .LVU272
 1095 008c 1020     		movs	r0, #16
 1096 008e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1097              	.LVL77:
 597:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 1098              		.loc 1 597 3 view .LVU273
 1099 0092 0022     		movs	r2, #0
 1100 0094 0521     		movs	r1, #5
 1101 0096 1120     		movs	r0, #17
 1102 0098 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1103              	.LVL78:
 598:Core/Src/main.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
 1104              		.loc 1 598 3 view .LVU274
 1105 009c 1120     		movs	r0, #17
 1106 009e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1107              	.LVL79:
 600:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 1108              		.loc 1 600 3 view .LVU275
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 40


 1109 00a2 0022     		movs	r2, #0
 1110 00a4 0521     		movs	r1, #5
 1111 00a6 3820     		movs	r0, #56
 1112 00a8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1113              	.LVL80:
 601:Core/Src/main.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
 1114              		.loc 1 601 3 view .LVU276
 1115 00ac 3820     		movs	r0, #56
 1116 00ae FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1117              	.LVL81:
 603:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 1118              		.loc 1 603 3 view .LVU277
 1119 00b2 0022     		movs	r2, #0
 1120 00b4 0521     		movs	r1, #5
 1121 00b6 3B20     		movs	r0, #59
 1122 00b8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1123              	.LVL82:
 604:Core/Src/main.c ****   /* DMA2_Stream7_IRQn interrupt configuration */
 1124              		.loc 1 604 3 view .LVU278
 1125 00bc 3B20     		movs	r0, #59
 1126 00be FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1127              	.LVL83:
 606:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 1128              		.loc 1 606 3 view .LVU279
 1129 00c2 0022     		movs	r2, #0
 1130 00c4 0521     		movs	r1, #5
 1131 00c6 4620     		movs	r0, #70
 1132 00c8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1133              	.LVL84:
 607:Core/Src/main.c **** }
 1134              		.loc 1 607 3 view .LVU280
 1135 00cc 4620     		movs	r0, #70
 1136 00ce FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1137              	.LVL85:
 608:Core/Src/main.c **** 
 1138              		.loc 1 608 1 is_stmt 0 view .LVU281
 1139 00d2 03B0     		add	sp, sp, #12
 1140              		.cfi_remember_state
 1141              		.cfi_def_cfa_offset 4
 1142              		@ sp needed
 1143 00d4 5DF804FB 		ldr	pc, [sp], #4
 1144              	.L52:
 1145              		.cfi_restore_state
 583:Core/Src/main.c ****   }
 1146              		.loc 1 583 5 is_stmt 1 view .LVU282
 1147 00d8 FFF7FEFF 		bl	Error_Handler
 1148              	.LVL86:
 1149              	.L54:
 1150              		.align	2
 1151              	.L53:
 1152 00dc 00380240 		.word	1073887232
 1153 00e0 00000000 		.word	hdma_memtomem_dma2_stream1
 1154 00e4 28640240 		.word	1073898536
 1155              		.cfi_endproc
 1156              	.LFE149:
 1158              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 1159              		.align	1
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 41


 1160              		.syntax unified
 1161              		.thumb
 1162              		.thumb_func
 1164              	MX_USART2_UART_Init:
 1165              	.LFB148:
 529:Core/Src/main.c **** 
 1166              		.loc 1 529 1 view -0
 1167              		.cfi_startproc
 1168              		@ args = 0, pretend = 0, frame = 0
 1169              		@ frame_needed = 0, uses_anonymous_args = 0
 1170 0000 08B5     		push	{r3, lr}
 1171              		.cfi_def_cfa_offset 8
 1172              		.cfi_offset 3, -8
 1173              		.cfi_offset 14, -4
 538:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1174              		.loc 1 538 3 view .LVU284
 538:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1175              		.loc 1 538 19 is_stmt 0 view .LVU285
 1176 0002 0A48     		ldr	r0, .L59
 1177 0004 0A4B     		ldr	r3, .L59+4
 1178 0006 0360     		str	r3, [r0]
 539:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1179              		.loc 1 539 3 is_stmt 1 view .LVU286
 539:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1180              		.loc 1 539 24 is_stmt 0 view .LVU287
 1181 0008 4FF4E133 		mov	r3, #115200
 1182 000c 4360     		str	r3, [r0, #4]
 540:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1183              		.loc 1 540 3 is_stmt 1 view .LVU288
 540:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1184              		.loc 1 540 26 is_stmt 0 view .LVU289
 1185 000e 0023     		movs	r3, #0
 1186 0010 8360     		str	r3, [r0, #8]
 541:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1187              		.loc 1 541 3 is_stmt 1 view .LVU290
 541:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1188              		.loc 1 541 24 is_stmt 0 view .LVU291
 1189 0012 C360     		str	r3, [r0, #12]
 542:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1190              		.loc 1 542 3 is_stmt 1 view .LVU292
 542:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1191              		.loc 1 542 22 is_stmt 0 view .LVU293
 1192 0014 0361     		str	r3, [r0, #16]
 543:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1193              		.loc 1 543 3 is_stmt 1 view .LVU294
 543:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1194              		.loc 1 543 20 is_stmt 0 view .LVU295
 1195 0016 0C22     		movs	r2, #12
 1196 0018 4261     		str	r2, [r0, #20]
 544:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1197              		.loc 1 544 3 is_stmt 1 view .LVU296
 544:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1198              		.loc 1 544 25 is_stmt 0 view .LVU297
 1199 001a 8361     		str	r3, [r0, #24]
 545:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1200              		.loc 1 545 3 is_stmt 1 view .LVU298
 545:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 42


 1201              		.loc 1 545 28 is_stmt 0 view .LVU299
 1202 001c C361     		str	r3, [r0, #28]
 546:Core/Src/main.c ****   {
 1203              		.loc 1 546 3 is_stmt 1 view .LVU300
 546:Core/Src/main.c ****   {
 1204              		.loc 1 546 7 is_stmt 0 view .LVU301
 1205 001e FFF7FEFF 		bl	HAL_UART_Init
 1206              	.LVL87:
 546:Core/Src/main.c ****   {
 1207              		.loc 1 546 6 view .LVU302
 1208 0022 00B9     		cbnz	r0, .L58
 553:Core/Src/main.c **** 
 1209              		.loc 1 553 1 view .LVU303
 1210 0024 08BD     		pop	{r3, pc}
 1211              	.L58:
 548:Core/Src/main.c ****   }
 1212              		.loc 1 548 5 is_stmt 1 view .LVU304
 1213 0026 FFF7FEFF 		bl	Error_Handler
 1214              	.LVL88:
 1215              	.L60:
 1216 002a 00BF     		.align	2
 1217              	.L59:
 1218 002c 00000000 		.word	huart2
 1219 0030 00440040 		.word	1073759232
 1220              		.cfi_endproc
 1221              	.LFE148:
 1223              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1224              		.align	1
 1225              		.syntax unified
 1226              		.thumb
 1227              		.thumb_func
 1229              	MX_SPI1_Init:
 1230              	.LFB146:
 460:Core/Src/main.c **** 
 1231              		.loc 1 460 1 view -0
 1232              		.cfi_startproc
 1233              		@ args = 0, pretend = 0, frame = 0
 1234              		@ frame_needed = 0, uses_anonymous_args = 0
 1235 0000 08B5     		push	{r3, lr}
 1236              		.cfi_def_cfa_offset 8
 1237              		.cfi_offset 3, -8
 1238              		.cfi_offset 14, -4
 470:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1239              		.loc 1 470 3 view .LVU306
 470:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1240              		.loc 1 470 18 is_stmt 0 view .LVU307
 1241 0002 0D48     		ldr	r0, .L65
 1242 0004 0D4B     		ldr	r3, .L65+4
 1243 0006 0360     		str	r3, [r0]
 471:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1244              		.loc 1 471 3 is_stmt 1 view .LVU308
 471:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1245              		.loc 1 471 19 is_stmt 0 view .LVU309
 1246 0008 4FF48273 		mov	r3, #260
 1247 000c 4360     		str	r3, [r0, #4]
 472:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1248              		.loc 1 472 3 is_stmt 1 view .LVU310
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 43


 472:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1249              		.loc 1 472 24 is_stmt 0 view .LVU311
 1250 000e 0023     		movs	r3, #0
 1251 0010 8360     		str	r3, [r0, #8]
 473:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1252              		.loc 1 473 3 is_stmt 1 view .LVU312
 473:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1253              		.loc 1 473 23 is_stmt 0 view .LVU313
 1254 0012 C360     		str	r3, [r0, #12]
 474:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1255              		.loc 1 474 3 is_stmt 1 view .LVU314
 474:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1256              		.loc 1 474 26 is_stmt 0 view .LVU315
 1257 0014 0361     		str	r3, [r0, #16]
 475:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1258              		.loc 1 475 3 is_stmt 1 view .LVU316
 475:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1259              		.loc 1 475 23 is_stmt 0 view .LVU317
 1260 0016 4361     		str	r3, [r0, #20]
 476:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1261              		.loc 1 476 3 is_stmt 1 view .LVU318
 476:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1262              		.loc 1 476 18 is_stmt 0 view .LVU319
 1263 0018 4FF40072 		mov	r2, #512
 1264 001c 8261     		str	r2, [r0, #24]
 477:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1265              		.loc 1 477 3 is_stmt 1 view .LVU320
 477:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1266              		.loc 1 477 32 is_stmt 0 view .LVU321
 1267 001e 1822     		movs	r2, #24
 1268 0020 C261     		str	r2, [r0, #28]
 478:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1269              		.loc 1 478 3 is_stmt 1 view .LVU322
 478:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1270              		.loc 1 478 23 is_stmt 0 view .LVU323
 1271 0022 0362     		str	r3, [r0, #32]
 479:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1272              		.loc 1 479 3 is_stmt 1 view .LVU324
 479:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1273              		.loc 1 479 21 is_stmt 0 view .LVU325
 1274 0024 4362     		str	r3, [r0, #36]
 480:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1275              		.loc 1 480 3 is_stmt 1 view .LVU326
 480:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1276              		.loc 1 480 29 is_stmt 0 view .LVU327
 1277 0026 8362     		str	r3, [r0, #40]
 481:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1278              		.loc 1 481 3 is_stmt 1 view .LVU328
 481:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1279              		.loc 1 481 28 is_stmt 0 view .LVU329
 1280 0028 0A23     		movs	r3, #10
 1281 002a C362     		str	r3, [r0, #44]
 482:Core/Src/main.c ****   {
 1282              		.loc 1 482 3 is_stmt 1 view .LVU330
 482:Core/Src/main.c ****   {
 1283              		.loc 1 482 7 is_stmt 0 view .LVU331
 1284 002c FFF7FEFF 		bl	HAL_SPI_Init
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 44


 1285              	.LVL89:
 482:Core/Src/main.c ****   {
 1286              		.loc 1 482 6 view .LVU332
 1287 0030 00B9     		cbnz	r0, .L64
 489:Core/Src/main.c **** 
 1288              		.loc 1 489 1 view .LVU333
 1289 0032 08BD     		pop	{r3, pc}
 1290              	.L64:
 484:Core/Src/main.c ****   }
 1291              		.loc 1 484 5 is_stmt 1 view .LVU334
 1292 0034 FFF7FEFF 		bl	Error_Handler
 1293              	.LVL90:
 1294              	.L66:
 1295              		.align	2
 1296              	.L65:
 1297 0038 00000000 		.word	hspi1
 1298 003c 00300140 		.word	1073819648
 1299              		.cfi_endproc
 1300              	.LFE146:
 1302              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1303              		.align	1
 1304              		.syntax unified
 1305              		.thumb
 1306              		.thumb_func
 1308              	MX_USART1_UART_Init:
 1309              	.LFB147:
 497:Core/Src/main.c **** 
 1310              		.loc 1 497 1 view -0
 1311              		.cfi_startproc
 1312              		@ args = 0, pretend = 0, frame = 0
 1313              		@ frame_needed = 0, uses_anonymous_args = 0
 1314 0000 08B5     		push	{r3, lr}
 1315              		.cfi_def_cfa_offset 8
 1316              		.cfi_offset 3, -8
 1317              		.cfi_offset 14, -4
 506:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1318              		.loc 1 506 3 view .LVU336
 506:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1319              		.loc 1 506 19 is_stmt 0 view .LVU337
 1320 0002 0A48     		ldr	r0, .L71
 1321 0004 0A4B     		ldr	r3, .L71+4
 1322 0006 0360     		str	r3, [r0]
 507:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1323              		.loc 1 507 3 is_stmt 1 view .LVU338
 507:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1324              		.loc 1 507 24 is_stmt 0 view .LVU339
 1325 0008 4FF4E133 		mov	r3, #115200
 1326 000c 4360     		str	r3, [r0, #4]
 508:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1327              		.loc 1 508 3 is_stmt 1 view .LVU340
 508:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1328              		.loc 1 508 26 is_stmt 0 view .LVU341
 1329 000e 0023     		movs	r3, #0
 1330 0010 8360     		str	r3, [r0, #8]
 509:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1331              		.loc 1 509 3 is_stmt 1 view .LVU342
 509:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 45


 1332              		.loc 1 509 24 is_stmt 0 view .LVU343
 1333 0012 C360     		str	r3, [r0, #12]
 510:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1334              		.loc 1 510 3 is_stmt 1 view .LVU344
 510:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1335              		.loc 1 510 22 is_stmt 0 view .LVU345
 1336 0014 0361     		str	r3, [r0, #16]
 511:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1337              		.loc 1 511 3 is_stmt 1 view .LVU346
 511:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1338              		.loc 1 511 20 is_stmt 0 view .LVU347
 1339 0016 0C22     		movs	r2, #12
 1340 0018 4261     		str	r2, [r0, #20]
 512:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1341              		.loc 1 512 3 is_stmt 1 view .LVU348
 512:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1342              		.loc 1 512 25 is_stmt 0 view .LVU349
 1343 001a 8361     		str	r3, [r0, #24]
 513:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1344              		.loc 1 513 3 is_stmt 1 view .LVU350
 513:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1345              		.loc 1 513 28 is_stmt 0 view .LVU351
 1346 001c C361     		str	r3, [r0, #28]
 514:Core/Src/main.c ****   {
 1347              		.loc 1 514 3 is_stmt 1 view .LVU352
 514:Core/Src/main.c ****   {
 1348              		.loc 1 514 7 is_stmt 0 view .LVU353
 1349 001e FFF7FEFF 		bl	HAL_UART_Init
 1350              	.LVL91:
 514:Core/Src/main.c ****   {
 1351              		.loc 1 514 6 view .LVU354
 1352 0022 00B9     		cbnz	r0, .L70
 521:Core/Src/main.c **** 
 1353              		.loc 1 521 1 view .LVU355
 1354 0024 08BD     		pop	{r3, pc}
 1355              	.L70:
 516:Core/Src/main.c ****   }
 1356              		.loc 1 516 5 is_stmt 1 view .LVU356
 1357 0026 FFF7FEFF 		bl	Error_Handler
 1358              	.LVL92:
 1359              	.L72:
 1360 002a 00BF     		.align	2
 1361              	.L71:
 1362 002c 00000000 		.word	huart1
 1363 0030 00100140 		.word	1073811456
 1364              		.cfi_endproc
 1365              	.LFE147:
 1367              		.section	.text.MX_I2C3_Init,"ax",%progbits
 1368              		.align	1
 1369              		.syntax unified
 1370              		.thumb
 1371              		.thumb_func
 1373              	MX_I2C3_Init:
 1374              	.LFB144:
 365:Core/Src/main.c **** 
 1375              		.loc 1 365 1 view -0
 1376              		.cfi_startproc
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 46


 1377              		@ args = 0, pretend = 0, frame = 0
 1378              		@ frame_needed = 0, uses_anonymous_args = 0
 1379 0000 08B5     		push	{r3, lr}
 1380              		.cfi_def_cfa_offset 8
 1381              		.cfi_offset 3, -8
 1382              		.cfi_offset 14, -4
 374:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 400000;
 1383              		.loc 1 374 3 view .LVU358
 374:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 400000;
 1384              		.loc 1 374 18 is_stmt 0 view .LVU359
 1385 0002 0A48     		ldr	r0, .L77
 1386 0004 0A4B     		ldr	r3, .L77+4
 1387 0006 0360     		str	r3, [r0]
 375:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 1388              		.loc 1 375 3 is_stmt 1 view .LVU360
 375:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 1389              		.loc 1 375 25 is_stmt 0 view .LVU361
 1390 0008 0A4B     		ldr	r3, .L77+8
 1391 000a 4360     		str	r3, [r0, #4]
 376:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 1392              		.loc 1 376 3 is_stmt 1 view .LVU362
 376:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 1393              		.loc 1 376 24 is_stmt 0 view .LVU363
 1394 000c 0023     		movs	r3, #0
 1395 000e 8360     		str	r3, [r0, #8]
 377:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1396              		.loc 1 377 3 is_stmt 1 view .LVU364
 377:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1397              		.loc 1 377 26 is_stmt 0 view .LVU365
 1398 0010 C360     		str	r3, [r0, #12]
 378:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1399              		.loc 1 378 3 is_stmt 1 view .LVU366
 378:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1400              		.loc 1 378 29 is_stmt 0 view .LVU367
 1401 0012 4FF48042 		mov	r2, #16384
 1402 0016 0261     		str	r2, [r0, #16]
 379:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 1403              		.loc 1 379 3 is_stmt 1 view .LVU368
 379:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 1404              		.loc 1 379 30 is_stmt 0 view .LVU369
 1405 0018 4361     		str	r3, [r0, #20]
 380:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1406              		.loc 1 380 3 is_stmt 1 view .LVU370
 380:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1407              		.loc 1 380 26 is_stmt 0 view .LVU371
 1408 001a 8361     		str	r3, [r0, #24]
 381:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1409              		.loc 1 381 3 is_stmt 1 view .LVU372
 381:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1410              		.loc 1 381 30 is_stmt 0 view .LVU373
 1411 001c C361     		str	r3, [r0, #28]
 382:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 1412              		.loc 1 382 3 is_stmt 1 view .LVU374
 382:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 1413              		.loc 1 382 28 is_stmt 0 view .LVU375
 1414 001e 0362     		str	r3, [r0, #32]
 383:Core/Src/main.c ****   {
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 47


 1415              		.loc 1 383 3 is_stmt 1 view .LVU376
 383:Core/Src/main.c ****   {
 1416              		.loc 1 383 7 is_stmt 0 view .LVU377
 1417 0020 FFF7FEFF 		bl	HAL_I2C_Init
 1418              	.LVL93:
 383:Core/Src/main.c ****   {
 1419              		.loc 1 383 6 view .LVU378
 1420 0024 00B9     		cbnz	r0, .L76
 390:Core/Src/main.c **** 
 1421              		.loc 1 390 1 view .LVU379
 1422 0026 08BD     		pop	{r3, pc}
 1423              	.L76:
 385:Core/Src/main.c ****   }
 1424              		.loc 1 385 5 is_stmt 1 view .LVU380
 1425 0028 FFF7FEFF 		bl	Error_Handler
 1426              	.LVL94:
 1427              	.L78:
 1428              		.align	2
 1429              	.L77:
 1430 002c 00000000 		.word	hi2c3
 1431 0030 005C0040 		.word	1073765376
 1432 0034 801A0600 		.word	400000
 1433              		.cfi_endproc
 1434              	.LFE144:
 1436              		.section	.text.MX_CRC_Init,"ax",%progbits
 1437              		.align	1
 1438              		.syntax unified
 1439              		.thumb
 1440              		.thumb_func
 1442              	MX_CRC_Init:
 1443              	.LFB143:
 340:Core/Src/main.c **** 
 1444              		.loc 1 340 1 view -0
 1445              		.cfi_startproc
 1446              		@ args = 0, pretend = 0, frame = 0
 1447              		@ frame_needed = 0, uses_anonymous_args = 0
 1448 0000 08B5     		push	{r3, lr}
 1449              		.cfi_def_cfa_offset 8
 1450              		.cfi_offset 3, -8
 1451              		.cfi_offset 14, -4
 349:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1452              		.loc 1 349 3 view .LVU382
 349:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 1453              		.loc 1 349 17 is_stmt 0 view .LVU383
 1454 0002 0448     		ldr	r0, .L83
 1455 0004 044B     		ldr	r3, .L83+4
 1456 0006 0360     		str	r3, [r0]
 350:Core/Src/main.c ****   {
 1457              		.loc 1 350 3 is_stmt 1 view .LVU384
 350:Core/Src/main.c ****   {
 1458              		.loc 1 350 7 is_stmt 0 view .LVU385
 1459 0008 FFF7FEFF 		bl	HAL_CRC_Init
 1460              	.LVL95:
 350:Core/Src/main.c ****   {
 1461              		.loc 1 350 6 view .LVU386
 1462 000c 00B9     		cbnz	r0, .L82
 357:Core/Src/main.c **** 
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 48


 1463              		.loc 1 357 1 view .LVU387
 1464 000e 08BD     		pop	{r3, pc}
 1465              	.L82:
 352:Core/Src/main.c ****   }
 1466              		.loc 1 352 5 is_stmt 1 view .LVU388
 1467 0010 FFF7FEFF 		bl	Error_Handler
 1468              	.LVL96:
 1469              	.L84:
 1470              		.align	2
 1471              	.L83:
 1472 0014 00000000 		.word	hcrc
 1473 0018 00300240 		.word	1073885184
 1474              		.cfi_endproc
 1475              	.LFE143:
 1477              		.section	.text.MX_RTC_Init,"ax",%progbits
 1478              		.align	1
 1479              		.syntax unified
 1480              		.thumb
 1481              		.thumb_func
 1483              	MX_RTC_Init:
 1484              	.LFB145:
 398:Core/Src/main.c **** 
 1485              		.loc 1 398 1 view -0
 1486              		.cfi_startproc
 1487              		@ args = 0, pretend = 0, frame = 24
 1488              		@ frame_needed = 0, uses_anonymous_args = 0
 1489 0000 00B5     		push	{lr}
 1490              		.cfi_def_cfa_offset 4
 1491              		.cfi_offset 14, -4
 1492 0002 87B0     		sub	sp, sp, #28
 1493              		.cfi_def_cfa_offset 32
 404:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 1494              		.loc 1 404 3 view .LVU390
 404:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 1495              		.loc 1 404 19 is_stmt 0 view .LVU391
 1496 0004 0023     		movs	r3, #0
 1497 0006 0193     		str	r3, [sp, #4]
 1498 0008 0293     		str	r3, [sp, #8]
 1499 000a 0393     		str	r3, [sp, #12]
 1500 000c 0493     		str	r3, [sp, #16]
 1501 000e 0593     		str	r3, [sp, #20]
 405:Core/Src/main.c **** 
 1502              		.loc 1 405 3 is_stmt 1 view .LVU392
 405:Core/Src/main.c **** 
 1503              		.loc 1 405 19 is_stmt 0 view .LVU393
 1504 0010 0093     		str	r3, [sp]
 413:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 1505              		.loc 1 413 3 is_stmt 1 view .LVU394
 413:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 1506              		.loc 1 413 17 is_stmt 0 view .LVU395
 1507 0012 1A48     		ldr	r0, .L93
 1508 0014 1A4A     		ldr	r2, .L93+4
 1509 0016 0260     		str	r2, [r0]
 414:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 1510              		.loc 1 414 3 is_stmt 1 view .LVU396
 414:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 1511              		.loc 1 414 24 is_stmt 0 view .LVU397
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 49


 1512 0018 4360     		str	r3, [r0, #4]
 415:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 1513              		.loc 1 415 3 is_stmt 1 view .LVU398
 415:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 1514              		.loc 1 415 26 is_stmt 0 view .LVU399
 1515 001a 7F22     		movs	r2, #127
 1516 001c 8260     		str	r2, [r0, #8]
 416:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 1517              		.loc 1 416 3 is_stmt 1 view .LVU400
 416:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 1518              		.loc 1 416 25 is_stmt 0 view .LVU401
 1519 001e FF22     		movs	r2, #255
 1520 0020 C260     		str	r2, [r0, #12]
 417:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 1521              		.loc 1 417 3 is_stmt 1 view .LVU402
 417:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 1522              		.loc 1 417 20 is_stmt 0 view .LVU403
 1523 0022 0361     		str	r3, [r0, #16]
 418:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 1524              		.loc 1 418 3 is_stmt 1 view .LVU404
 418:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 1525              		.loc 1 418 28 is_stmt 0 view .LVU405
 1526 0024 4361     		str	r3, [r0, #20]
 419:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 1527              		.loc 1 419 3 is_stmt 1 view .LVU406
 419:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 1528              		.loc 1 419 24 is_stmt 0 view .LVU407
 1529 0026 8361     		str	r3, [r0, #24]
 420:Core/Src/main.c ****   {
 1530              		.loc 1 420 3 is_stmt 1 view .LVU408
 420:Core/Src/main.c ****   {
 1531              		.loc 1 420 7 is_stmt 0 view .LVU409
 1532 0028 FFF7FEFF 		bl	HAL_RTC_Init
 1533              	.LVL97:
 420:Core/Src/main.c ****   {
 1534              		.loc 1 420 6 view .LVU410
 1535 002c 00BB     		cbnz	r0, .L90
 431:Core/Src/main.c ****   sTime.Minutes = 0x0;
 1536              		.loc 1 431 3 is_stmt 1 view .LVU411
 431:Core/Src/main.c ****   sTime.Minutes = 0x0;
 1537              		.loc 1 431 15 is_stmt 0 view .LVU412
 1538 002e 0023     		movs	r3, #0
 1539 0030 8DF80430 		strb	r3, [sp, #4]
 432:Core/Src/main.c ****   sTime.Seconds = 0x0;
 1540              		.loc 1 432 3 is_stmt 1 view .LVU413
 432:Core/Src/main.c ****   sTime.Seconds = 0x0;
 1541              		.loc 1 432 17 is_stmt 0 view .LVU414
 1542 0034 8DF80530 		strb	r3, [sp, #5]
 433:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 1543              		.loc 1 433 3 is_stmt 1 view .LVU415
 433:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 1544              		.loc 1 433 17 is_stmt 0 view .LVU416
 1545 0038 8DF80630 		strb	r3, [sp, #6]
 434:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 1546              		.loc 1 434 3 is_stmt 1 view .LVU417
 434:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 1547              		.loc 1 434 24 is_stmt 0 view .LVU418
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 50


 1548 003c 0493     		str	r3, [sp, #16]
 435:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 1549              		.loc 1 435 3 is_stmt 1 view .LVU419
 435:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 1550              		.loc 1 435 24 is_stmt 0 view .LVU420
 1551 003e 0593     		str	r3, [sp, #20]
 436:Core/Src/main.c ****   {
 1552              		.loc 1 436 3 is_stmt 1 view .LVU421
 436:Core/Src/main.c ****   {
 1553              		.loc 1 436 7 is_stmt 0 view .LVU422
 1554 0040 0122     		movs	r2, #1
 1555 0042 01A9     		add	r1, sp, #4
 1556 0044 0D48     		ldr	r0, .L93
 1557 0046 FFF7FEFF 		bl	HAL_RTC_SetTime
 1558              	.LVL98:
 436:Core/Src/main.c ****   {
 1559              		.loc 1 436 6 view .LVU423
 1560 004a 98B9     		cbnz	r0, .L91
 440:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 1561              		.loc 1 440 3 is_stmt 1 view .LVU424
 440:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 1562              		.loc 1 440 17 is_stmt 0 view .LVU425
 1563 004c 0122     		movs	r2, #1
 1564 004e 8DF80020 		strb	r2, [sp]
 441:Core/Src/main.c ****   sDate.Date = 0x1;
 1565              		.loc 1 441 3 is_stmt 1 view .LVU426
 441:Core/Src/main.c ****   sDate.Date = 0x1;
 1566              		.loc 1 441 15 is_stmt 0 view .LVU427
 1567 0052 8DF80120 		strb	r2, [sp, #1]
 442:Core/Src/main.c ****   sDate.Year = 0x0;
 1568              		.loc 1 442 3 is_stmt 1 view .LVU428
 442:Core/Src/main.c ****   sDate.Year = 0x0;
 1569              		.loc 1 442 14 is_stmt 0 view .LVU429
 1570 0056 8DF80220 		strb	r2, [sp, #2]
 443:Core/Src/main.c **** 
 1571              		.loc 1 443 3 is_stmt 1 view .LVU430
 443:Core/Src/main.c **** 
 1572              		.loc 1 443 14 is_stmt 0 view .LVU431
 1573 005a 0023     		movs	r3, #0
 1574 005c 8DF80330 		strb	r3, [sp, #3]
 445:Core/Src/main.c ****   {
 1575              		.loc 1 445 3 is_stmt 1 view .LVU432
 445:Core/Src/main.c ****   {
 1576              		.loc 1 445 7 is_stmt 0 view .LVU433
 1577 0060 6946     		mov	r1, sp
 1578 0062 0648     		ldr	r0, .L93
 1579 0064 FFF7FEFF 		bl	HAL_RTC_SetDate
 1580              	.LVL99:
 445:Core/Src/main.c ****   {
 1581              		.loc 1 445 6 view .LVU434
 1582 0068 30B9     		cbnz	r0, .L92
 452:Core/Src/main.c **** 
 1583              		.loc 1 452 1 view .LVU435
 1584 006a 07B0     		add	sp, sp, #28
 1585              		.cfi_remember_state
 1586              		.cfi_def_cfa_offset 4
 1587              		@ sp needed
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 51


 1588 006c 5DF804FB 		ldr	pc, [sp], #4
 1589              	.L90:
 1590              		.cfi_restore_state
 422:Core/Src/main.c ****   }
 1591              		.loc 1 422 5 is_stmt 1 view .LVU436
 1592 0070 FFF7FEFF 		bl	Error_Handler
 1593              	.LVL100:
 1594              	.L91:
 438:Core/Src/main.c ****   }
 1595              		.loc 1 438 5 view .LVU437
 1596 0074 FFF7FEFF 		bl	Error_Handler
 1597              	.LVL101:
 1598              	.L92:
 447:Core/Src/main.c ****   }
 1599              		.loc 1 447 5 view .LVU438
 1600 0078 FFF7FEFF 		bl	Error_Handler
 1601              	.LVL102:
 1602              	.L94:
 1603              		.align	2
 1604              	.L93:
 1605 007c 00000000 		.word	hrtc
 1606 0080 00280040 		.word	1073752064
 1607              		.cfi_endproc
 1608              	.LFE145:
 1610              		.section	.text.SystemClock_Config,"ax",%progbits
 1611              		.align	1
 1612              		.global	SystemClock_Config
 1613              		.syntax unified
 1614              		.thumb
 1615              		.thumb_func
 1617              	SystemClock_Config:
 1618              	.LFB142:
 294:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1619              		.loc 1 294 1 view -0
 1620              		.cfi_startproc
 1621              		@ args = 0, pretend = 0, frame = 80
 1622              		@ frame_needed = 0, uses_anonymous_args = 0
 1623 0000 00B5     		push	{lr}
 1624              		.cfi_def_cfa_offset 4
 1625              		.cfi_offset 14, -4
 1626 0002 95B0     		sub	sp, sp, #84
 1627              		.cfi_def_cfa_offset 88
 295:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1628              		.loc 1 295 3 view .LVU440
 295:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1629              		.loc 1 295 22 is_stmt 0 view .LVU441
 1630 0004 3022     		movs	r2, #48
 1631 0006 0021     		movs	r1, #0
 1632 0008 08A8     		add	r0, sp, #32
 1633 000a FFF7FEFF 		bl	memset
 1634              	.LVL103:
 296:Core/Src/main.c **** 
 1635              		.loc 1 296 3 is_stmt 1 view .LVU442
 296:Core/Src/main.c **** 
 1636              		.loc 1 296 22 is_stmt 0 view .LVU443
 1637 000e 0023     		movs	r3, #0
 1638 0010 0393     		str	r3, [sp, #12]
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 52


 1639 0012 0493     		str	r3, [sp, #16]
 1640 0014 0593     		str	r3, [sp, #20]
 1641 0016 0693     		str	r3, [sp, #24]
 1642 0018 0793     		str	r3, [sp, #28]
 300:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1643              		.loc 1 300 3 is_stmt 1 view .LVU444
 1644              	.LBB14:
 300:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1645              		.loc 1 300 3 view .LVU445
 1646 001a 0193     		str	r3, [sp, #4]
 300:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1647              		.loc 1 300 3 view .LVU446
 1648 001c 214A     		ldr	r2, .L101
 1649 001e 116C     		ldr	r1, [r2, #64]
 1650 0020 41F08051 		orr	r1, r1, #268435456
 1651 0024 1164     		str	r1, [r2, #64]
 300:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1652              		.loc 1 300 3 view .LVU447
 1653 0026 126C     		ldr	r2, [r2, #64]
 1654 0028 02F08052 		and	r2, r2, #268435456
 1655 002c 0192     		str	r2, [sp, #4]
 300:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1656              		.loc 1 300 3 view .LVU448
 1657 002e 019A     		ldr	r2, [sp, #4]
 1658              	.LBE14:
 300:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1659              		.loc 1 300 3 view .LVU449
 301:Core/Src/main.c **** 
 1660              		.loc 1 301 3 view .LVU450
 1661              	.LBB15:
 301:Core/Src/main.c **** 
 1662              		.loc 1 301 3 view .LVU451
 1663 0030 0293     		str	r3, [sp, #8]
 301:Core/Src/main.c **** 
 1664              		.loc 1 301 3 view .LVU452
 1665 0032 1D4A     		ldr	r2, .L101+4
 1666 0034 1368     		ldr	r3, [r2]
 1667 0036 23F44043 		bic	r3, r3, #49152
 1668 003a 43F40043 		orr	r3, r3, #32768
 1669 003e 1360     		str	r3, [r2]
 301:Core/Src/main.c **** 
 1670              		.loc 1 301 3 view .LVU453
 1671 0040 1368     		ldr	r3, [r2]
 1672 0042 03F44043 		and	r3, r3, #49152
 1673 0046 0293     		str	r3, [sp, #8]
 301:Core/Src/main.c **** 
 1674              		.loc 1 301 3 view .LVU454
 1675 0048 029B     		ldr	r3, [sp, #8]
 1676              	.LBE15:
 301:Core/Src/main.c **** 
 1677              		.loc 1 301 3 view .LVU455
 306:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1678              		.loc 1 306 3 view .LVU456
 306:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1679              		.loc 1 306 36 is_stmt 0 view .LVU457
 1680 004a 0923     		movs	r3, #9
 1681 004c 0893     		str	r3, [sp, #32]
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 53


 307:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1682              		.loc 1 307 3 is_stmt 1 view .LVU458
 307:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1683              		.loc 1 307 30 is_stmt 0 view .LVU459
 1684 004e 4FF48033 		mov	r3, #65536
 1685 0052 0993     		str	r3, [sp, #36]
 308:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1686              		.loc 1 308 3 is_stmt 1 view .LVU460
 308:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1687              		.loc 1 308 30 is_stmt 0 view .LVU461
 1688 0054 0123     		movs	r3, #1
 1689 0056 0D93     		str	r3, [sp, #52]
 309:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1690              		.loc 1 309 3 is_stmt 1 view .LVU462
 309:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1691              		.loc 1 309 34 is_stmt 0 view .LVU463
 1692 0058 0223     		movs	r3, #2
 1693 005a 0E93     		str	r3, [sp, #56]
 310:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1694              		.loc 1 310 3 is_stmt 1 view .LVU464
 310:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1695              		.loc 1 310 35 is_stmt 0 view .LVU465
 1696 005c 4FF48002 		mov	r2, #4194304
 1697 0060 0F92     		str	r2, [sp, #60]
 311:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 1698              		.loc 1 311 3 is_stmt 1 view .LVU466
 311:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 1699              		.loc 1 311 30 is_stmt 0 view .LVU467
 1700 0062 0822     		movs	r2, #8
 1701 0064 1092     		str	r2, [sp, #64]
 312:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1702              		.loc 1 312 3 is_stmt 1 view .LVU468
 312:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1703              		.loc 1 312 30 is_stmt 0 view .LVU469
 1704 0066 5422     		movs	r2, #84
 1705 0068 1192     		str	r2, [sp, #68]
 313:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1706              		.loc 1 313 3 is_stmt 1 view .LVU470
 313:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1707              		.loc 1 313 30 is_stmt 0 view .LVU471
 1708 006a 1293     		str	r3, [sp, #72]
 314:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1709              		.loc 1 314 3 is_stmt 1 view .LVU472
 314:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1710              		.loc 1 314 30 is_stmt 0 view .LVU473
 1711 006c 0423     		movs	r3, #4
 1712 006e 1393     		str	r3, [sp, #76]
 315:Core/Src/main.c ****   {
 1713              		.loc 1 315 3 is_stmt 1 view .LVU474
 315:Core/Src/main.c ****   {
 1714              		.loc 1 315 7 is_stmt 0 view .LVU475
 1715 0070 08A8     		add	r0, sp, #32
 1716 0072 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1717              	.LVL104:
 315:Core/Src/main.c ****   {
 1718              		.loc 1 315 6 view .LVU476
 1719 0076 80B9     		cbnz	r0, .L99
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 54


 322:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1720              		.loc 1 322 3 is_stmt 1 view .LVU477
 322:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1721              		.loc 1 322 31 is_stmt 0 view .LVU478
 1722 0078 0F23     		movs	r3, #15
 1723 007a 0393     		str	r3, [sp, #12]
 323:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1724              		.loc 1 323 3 is_stmt 1 view .LVU479
 323:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1725              		.loc 1 323 34 is_stmt 0 view .LVU480
 1726 007c 0221     		movs	r1, #2
 1727 007e 0491     		str	r1, [sp, #16]
 324:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1728              		.loc 1 324 3 is_stmt 1 view .LVU481
 324:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1729              		.loc 1 324 35 is_stmt 0 view .LVU482
 1730 0080 0023     		movs	r3, #0
 1731 0082 0593     		str	r3, [sp, #20]
 325:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1732              		.loc 1 325 3 is_stmt 1 view .LVU483
 325:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1733              		.loc 1 325 36 is_stmt 0 view .LVU484
 1734 0084 4FF48052 		mov	r2, #4096
 1735 0088 0692     		str	r2, [sp, #24]
 326:Core/Src/main.c **** 
 1736              		.loc 1 326 3 is_stmt 1 view .LVU485
 326:Core/Src/main.c **** 
 1737              		.loc 1 326 36 is_stmt 0 view .LVU486
 1738 008a 0793     		str	r3, [sp, #28]
 328:Core/Src/main.c ****   {
 1739              		.loc 1 328 3 is_stmt 1 view .LVU487
 328:Core/Src/main.c ****   {
 1740              		.loc 1 328 7 is_stmt 0 view .LVU488
 1741 008c 03A8     		add	r0, sp, #12
 1742 008e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1743              	.LVL105:
 328:Core/Src/main.c ****   {
 1744              		.loc 1 328 6 view .LVU489
 1745 0092 20B9     		cbnz	r0, .L100
 332:Core/Src/main.c **** 
 1746              		.loc 1 332 1 view .LVU490
 1747 0094 15B0     		add	sp, sp, #84
 1748              		.cfi_remember_state
 1749              		.cfi_def_cfa_offset 4
 1750              		@ sp needed
 1751 0096 5DF804FB 		ldr	pc, [sp], #4
 1752              	.L99:
 1753              		.cfi_restore_state
 317:Core/Src/main.c ****   }
 1754              		.loc 1 317 5 is_stmt 1 view .LVU491
 1755 009a FFF7FEFF 		bl	Error_Handler
 1756              	.LVL106:
 1757              	.L100:
 330:Core/Src/main.c ****   }
 1758              		.loc 1 330 5 view .LVU492
 1759 009e FFF7FEFF 		bl	Error_Handler
 1760              	.LVL107:
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 55


 1761              	.L102:
 1762 00a2 00BF     		.align	2
 1763              	.L101:
 1764 00a4 00380240 		.word	1073887232
 1765 00a8 00700040 		.word	1073770496
 1766              		.cfi_endproc
 1767              	.LFE142:
 1769              		.section	.text.main,"ax",%progbits
 1770              		.align	1
 1771              		.global	main
 1772              		.syntax unified
 1773              		.thumb
 1774              		.thumb_func
 1776              	main:
 1777              	.LFB141:
 190:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1778              		.loc 1 190 1 view -0
 1779              		.cfi_startproc
 1780              		@ Volatile: function does not return.
 1781              		@ args = 0, pretend = 0, frame = 32
 1782              		@ frame_needed = 0, uses_anonymous_args = 0
 1783 0000 00B5     		push	{lr}
 1784              		.cfi_def_cfa_offset 4
 1785              		.cfi_offset 14, -4
 1786 0002 89B0     		sub	sp, sp, #36
 1787              		.cfi_def_cfa_offset 40
 198:Core/Src/main.c **** 
 1788              		.loc 1 198 3 view .LVU494
 1789 0004 FFF7FEFF 		bl	HAL_Init
 1790              	.LVL108:
 205:Core/Src/main.c **** 
 1791              		.loc 1 205 3 view .LVU495
 1792 0008 FFF7FEFF 		bl	SystemClock_Config
 1793              	.LVL109:
 212:Core/Src/main.c ****   MX_DMA_Init();
 1794              		.loc 1 212 3 view .LVU496
 1795 000c FFF7FEFF 		bl	MX_GPIO_Init
 1796              	.LVL110:
 213:Core/Src/main.c ****   MX_USART2_UART_Init();
 1797              		.loc 1 213 3 view .LVU497
 1798 0010 FFF7FEFF 		bl	MX_DMA_Init
 1799              	.LVL111:
 214:Core/Src/main.c ****   MX_SPI1_Init();
 1800              		.loc 1 214 3 view .LVU498
 1801 0014 FFF7FEFF 		bl	MX_USART2_UART_Init
 1802              	.LVL112:
 215:Core/Src/main.c ****   MX_USART1_UART_Init();
 1803              		.loc 1 215 3 view .LVU499
 1804 0018 FFF7FEFF 		bl	MX_SPI1_Init
 1805              	.LVL113:
 216:Core/Src/main.c ****   MX_I2C3_Init();
 1806              		.loc 1 216 3 view .LVU500
 1807 001c FFF7FEFF 		bl	MX_USART1_UART_Init
 1808              	.LVL114:
 217:Core/Src/main.c ****   MX_CRC_Init();
 1809              		.loc 1 217 3 view .LVU501
 1810 0020 FFF7FEFF 		bl	MX_I2C3_Init
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 56


 1811              	.LVL115:
 218:Core/Src/main.c ****   MX_RTC_Init();
 1812              		.loc 1 218 3 view .LVU502
 1813 0024 FFF7FEFF 		bl	MX_CRC_Init
 1814              	.LVL116:
 219:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1815              		.loc 1 219 3 view .LVU503
 1816 0028 FFF7FEFF 		bl	MX_RTC_Init
 1817              	.LVL117:
 222:Core/Src/main.c ****   // print_bmp280_id();
 1818              		.loc 1 222 3 view .LVU504
 1819 002c FFF7FEFF 		bl	i2c_scan
 1820              	.LVL118:
 224:Core/Src/main.c **** 
 1821              		.loc 1 224 3 view .LVU505
 1822 0030 FFF7FEFF 		bl	print_lis2hd12_who_am_i
 1823              	.LVL119:
 264:Core/Src/main.c ****   defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 1824              		.loc 1 264 3 view .LVU506
 1825 0034 0DF1040C 		add	ip, sp, #4
 1826 0038 0C4C     		ldr	r4, .L106
 1827 003a 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1828 003c ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 1829 0040 94E80700 		ldm	r4, {r0, r1, r2}
 1830 0044 8CE80700 		stm	ip, {r0, r1, r2}
 265:Core/Src/main.c **** 
 1831              		.loc 1 265 3 view .LVU507
 265:Core/Src/main.c **** 
 1832              		.loc 1 265 23 is_stmt 0 view .LVU508
 1833 0048 0021     		movs	r1, #0
 1834 004a 01A8     		add	r0, sp, #4
 1835 004c FFF7FEFF 		bl	osThreadCreate
 1836              	.LVL120:
 265:Core/Src/main.c **** 
 1837              		.loc 1 265 21 view .LVU509
 1838 0050 074B     		ldr	r3, .L106+4
 1839 0052 1860     		str	r0, [r3]
 272:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 1840              		.loc 1 272 3 is_stmt 1 view .LVU510
 1841 0054 FFF7FEFF 		bl	osKernelStart
 1842              	.LVL121:
 1843              	.L104:
 276:Core/Src/main.c ****   {
 1844              		.loc 1 276 3 discriminator 1 view .LVU511
 279:Core/Src/main.c ****     HAL_Delay(500);
 1845              		.loc 1 279 5 discriminator 1 view .LVU512
 1846 0058 0121     		movs	r1, #1
 1847 005a 0648     		ldr	r0, .L106+8
 1848 005c FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1849              	.LVL122:
 280:Core/Src/main.c ****     // read_pressure();
 1850              		.loc 1 280 5 discriminator 1 view .LVU513
 1851 0060 4FF4FA70 		mov	r0, #500
 1852 0064 FFF7FEFF 		bl	HAL_Delay
 1853              	.LVL123:
 276:Core/Src/main.c ****   {
 1854              		.loc 1 276 9 discriminator 1 view .LVU514
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 57


 1855 0068 F6E7     		b	.L104
 1856              	.L107:
 1857 006a 00BF     		.align	2
 1858              	.L106:
 1859 006c 00000000 		.word	.LANCHOR0
 1860 0070 00000000 		.word	defaultTaskHandle
 1861 0074 00040240 		.word	1073873920
 1862              		.cfi_endproc
 1863              	.LFE141:
 1865              		.section	.rodata.str1.4,"aMS",%progbits,1
 1866              		.align	2
 1867              	.LC0:
 1868 0000 64656661 		.ascii	"defaultTask\000"
 1868      756C7454 
 1868      61736B00 
 1869              		.global	defaultTaskHandle
 1870              		.section	.bss.defaultTaskHandle,"aw",%nobits
 1871              		.align	2
 1874              	defaultTaskHandle:
 1875 0000 00000000 		.space	4
 1876              		.global	hdma_memtomem_dma2_stream1
 1877              		.section	.bss.hdma_memtomem_dma2_stream1,"aw",%nobits
 1878              		.align	2
 1881              	hdma_memtomem_dma2_stream1:
 1882 0000 00000000 		.space	96
 1882      00000000 
 1882      00000000 
 1882      00000000 
 1882      00000000 
 1883              		.global	hdma_usart2_tx
 1884              		.section	.bss.hdma_usart2_tx,"aw",%nobits
 1885              		.align	2
 1888              	hdma_usart2_tx:
 1889 0000 00000000 		.space	96
 1889      00000000 
 1889      00000000 
 1889      00000000 
 1889      00000000 
 1890              		.global	hdma_usart2_rx
 1891              		.section	.bss.hdma_usart2_rx,"aw",%nobits
 1892              		.align	2
 1895              	hdma_usart2_rx:
 1896 0000 00000000 		.space	96
 1896      00000000 
 1896      00000000 
 1896      00000000 
 1896      00000000 
 1897              		.global	hdma_usart1_tx
 1898              		.section	.bss.hdma_usart1_tx,"aw",%nobits
 1899              		.align	2
 1902              	hdma_usart1_tx:
 1903 0000 00000000 		.space	96
 1903      00000000 
 1903      00000000 
 1903      00000000 
 1903      00000000 
 1904              		.global	huart2
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 58


 1905              		.section	.bss.huart2,"aw",%nobits
 1906              		.align	2
 1909              	huart2:
 1910 0000 00000000 		.space	68
 1910      00000000 
 1910      00000000 
 1910      00000000 
 1910      00000000 
 1911              		.global	huart1
 1912              		.section	.bss.huart1,"aw",%nobits
 1913              		.align	2
 1916              	huart1:
 1917 0000 00000000 		.space	68
 1917      00000000 
 1917      00000000 
 1917      00000000 
 1917      00000000 
 1918              		.global	hdma_spi1_tx
 1919              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 1920              		.align	2
 1923              	hdma_spi1_tx:
 1924 0000 00000000 		.space	96
 1924      00000000 
 1924      00000000 
 1924      00000000 
 1924      00000000 
 1925              		.global	hdma_spi1_rx
 1926              		.section	.bss.hdma_spi1_rx,"aw",%nobits
 1927              		.align	2
 1930              	hdma_spi1_rx:
 1931 0000 00000000 		.space	96
 1931      00000000 
 1931      00000000 
 1931      00000000 
 1931      00000000 
 1932              		.global	hspi1
 1933              		.section	.bss.hspi1,"aw",%nobits
 1934              		.align	2
 1937              	hspi1:
 1938 0000 00000000 		.space	88
 1938      00000000 
 1938      00000000 
 1938      00000000 
 1938      00000000 
 1939              		.global	hrtc
 1940              		.section	.bss.hrtc,"aw",%nobits
 1941              		.align	2
 1944              	hrtc:
 1945 0000 00000000 		.space	32
 1945      00000000 
 1945      00000000 
 1945      00000000 
 1945      00000000 
 1946              		.global	hdma_i2c3_tx
 1947              		.section	.bss.hdma_i2c3_tx,"aw",%nobits
 1948              		.align	2
 1951              	hdma_i2c3_tx:
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 59


 1952 0000 00000000 		.space	96
 1952      00000000 
 1952      00000000 
 1952      00000000 
 1952      00000000 
 1953              		.global	hdma_i2c3_rx
 1954              		.section	.bss.hdma_i2c3_rx,"aw",%nobits
 1955              		.align	2
 1958              	hdma_i2c3_rx:
 1959 0000 00000000 		.space	96
 1959      00000000 
 1959      00000000 
 1959      00000000 
 1959      00000000 
 1960              		.global	hi2c3
 1961              		.section	.bss.hi2c3,"aw",%nobits
 1962              		.align	2
 1965              	hi2c3:
 1966 0000 00000000 		.space	84
 1966      00000000 
 1966      00000000 
 1966      00000000 
 1966      00000000 
 1967              		.global	hcrc
 1968              		.section	.bss.hcrc,"aw",%nobits
 1969              		.align	2
 1972              	hcrc:
 1973 0000 00000000 		.space	8
 1973      00000000 
 1974              		.section	.rodata
 1975              		.align	2
 1976              		.set	.LANCHOR0,. + 0
 1977              	.LC11:
 1978 0000 00000000 		.word	.LC0
 1979 0004 00000000 		.word	StartDefaultTask
 1980 0008 0000     		.short	0
 1981 000a 0000     		.space	2
 1982 000c 00000000 		.word	0
 1983 0010 80000000 		.word	128
 1984 0014 00000000 		.word	0
 1985 0018 00000000 		.word	0
 1986              		.text
 1987              	.Letext0:
 1988              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 1989              		.file 4 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/machi
 1990              		.file 5 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/sys/_
 1991              		.file 6 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/lib/gcc/arm-none-eabi/12.2.
 1992              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1993              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1994              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1995              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1996              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1997              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_crc.h"
 1998              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1999              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 2000              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2001              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 60


 2002              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2003              		.file 18 "Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h"
 2004              		.file 19 "Middlewares/Third_Party/FreeRTOS/Source/include/FreeRTOS.h"
 2005              		.file 20 "Middlewares/Third_Party/FreeRTOS/Source/include/task.h"
 2006              		.file 21 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 2007              		.file 22 "Core/Inc/bmp280_defs.h"
 2008              		.file 23 "Core/Inc/bmp280.h"
 2009              		.file 24 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 2010              		.file 25 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2011              		.file 26 "Core/Inc/lis2hd12.h"
 2012              		.file 27 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/stdi
 2013              		.file 28 "Core/Inc/uart_printf.h"
 2014              		.file 29 "<built-in>"
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 61


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:21     .text.MX_GPIO_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:271    .text.MX_GPIO_Init:00000128 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:280    .rodata.StartDefaultTask.str1.4:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:284    .text.StartDefaultTask:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:290    .text.StartDefaultTask:00000000 StartDefaultTask
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:382    .text.StartDefaultTask:00000060 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:477    .text.bmp280_read:00000000 bmp280_read
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:395    .text.bmp280_write:00000000 bmp280_write
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:390    .text.bmp280_write:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:466    .text.bmp280_write:0000004c $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1937   .bss.hspi1:00000000 hspi1
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:472    .text.bmp280_read:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:546    .text.bmp280_read:0000004c $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:552    .rodata.i2c_scan.str1.4:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:565    .text.i2c_scan:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:571    .text.i2c_scan:00000000 i2c_scan
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:723    .text.i2c_scan:000000c4 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1916   .bss.huart1:00000000 huart1
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1965   .bss.hi2c3:00000000 hi2c3
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:734    .rodata.print_bmp280_id.str1.4:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:741    .text.print_bmp280_id:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:747    .text.print_bmp280_id:00000000 print_bmp280_id
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:810    .text.print_bmp280_id:00000048 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:817    .rodata.print_lis2hd12_who_am_i.str1.4:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:824    .text.print_lis2hd12_who_am_i:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:830    .text.print_lis2hd12_who_am_i:00000000 print_lis2hd12_who_am_i
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:878    .text.print_lis2hd12_who_am_i:00000028 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:884    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:890    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:923    .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:928    .text.Error_Handler:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:934    .text.Error_Handler:00000000 Error_Handler
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:966    .text.MX_DMA_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:971    .text.MX_DMA_Init:00000000 MX_DMA_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1152   .text.MX_DMA_Init:000000dc $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1881   .bss.hdma_memtomem_dma2_stream1:00000000 hdma_memtomem_dma2_stream1
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1159   .text.MX_USART2_UART_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1164   .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1218   .text.MX_USART2_UART_Init:0000002c $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1909   .bss.huart2:00000000 huart2
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1224   .text.MX_SPI1_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1229   .text.MX_SPI1_Init:00000000 MX_SPI1_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1297   .text.MX_SPI1_Init:00000038 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1303   .text.MX_USART1_UART_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1308   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1362   .text.MX_USART1_UART_Init:0000002c $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1368   .text.MX_I2C3_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1373   .text.MX_I2C3_Init:00000000 MX_I2C3_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1430   .text.MX_I2C3_Init:0000002c $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1437   .text.MX_CRC_Init:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1442   .text.MX_CRC_Init:00000000 MX_CRC_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1472   .text.MX_CRC_Init:00000014 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1972   .bss.hcrc:00000000 hcrc
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1478   .text.MX_RTC_Init:00000000 $t
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 62


/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1483   .text.MX_RTC_Init:00000000 MX_RTC_Init
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1605   .text.MX_RTC_Init:0000007c $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1944   .bss.hrtc:00000000 hrtc
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1611   .text.SystemClock_Config:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1617   .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1764   .text.SystemClock_Config:000000a4 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1770   .text.main:00000000 $t
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1776   .text.main:00000000 main
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1859   .text.main:0000006c $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1874   .bss.defaultTaskHandle:00000000 defaultTaskHandle
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1866   .rodata.str1.4:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1871   .bss.defaultTaskHandle:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1878   .bss.hdma_memtomem_dma2_stream1:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1888   .bss.hdma_usart2_tx:00000000 hdma_usart2_tx
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1885   .bss.hdma_usart2_tx:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1895   .bss.hdma_usart2_rx:00000000 hdma_usart2_rx
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1892   .bss.hdma_usart2_rx:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1902   .bss.hdma_usart1_tx:00000000 hdma_usart1_tx
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1899   .bss.hdma_usart1_tx:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1906   .bss.huart2:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1913   .bss.huart1:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1923   .bss.hdma_spi1_tx:00000000 hdma_spi1_tx
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1920   .bss.hdma_spi1_tx:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1930   .bss.hdma_spi1_rx:00000000 hdma_spi1_rx
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1927   .bss.hdma_spi1_rx:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1934   .bss.hspi1:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1941   .bss.hrtc:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1951   .bss.hdma_i2c3_tx:00000000 hdma_i2c3_tx
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1948   .bss.hdma_i2c3_tx:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1958   .bss.hdma_i2c3_rx:00000000 hdma_i2c3_rx
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1955   .bss.hdma_i2c3_rx:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1962   .bss.hi2c3:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1969   .bss.hcrc:00000000 $d
/var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s:1975   .rodata:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
bmp280_init
uart_printf
bmp280_get_config
bmp280_set_config
bmp280_set_power_mode
osDelay
HAL_Delay
HAL_SPI_Transmit
HAL_SPI_Receive
HAL_UART_Transmit
sprintf
HAL_I2C_IsDeviceReady
bmp280_getid
snprintf
lis2hd12_who_am_i
HAL_IncTick
HAL_DMA_Init
HAL_NVIC_SetPriority
ARM GAS  /var/folders/lr/lj34qkqj2c73hcmf5705x8480000gn/T//ccbjQxwf.s 			page 63


HAL_NVIC_EnableIRQ
HAL_UART_Init
HAL_SPI_Init
HAL_I2C_Init
HAL_CRC_Init
HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
osThreadCreate
osKernelStart
HAL_GPIO_TogglePin
