// Seed: 4289914293
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  assign module_1.id_4 = 0;
  output wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd34
) (
    id_1,
    _id_2
);
  output wire _id_2;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  inout wire id_1;
  logic id_3 = -1;
  logic [id_2 : -1] id_4 = -1;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  logic [1 : -1 'b0] id_2;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
