module wideexpr_00177(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 6'b111100;
  assign y1 = ((ctrl[2]?s6:(1'sb0)<<<((ctrl[3]?{4{{1{5'sb11010}}}}:{{2{+(4'sb0010)}}}))))^(((((((s7)<<(6'b000000))>>>({s6,s7,u4,s2}))^~($signed(s2)))>>(($signed({3{4'b1110}}))<(5'sb11010)))+((4'sb1000)+(+(((6'sb000111)<=(u5))>=($unsigned(4'sb1011))))))|(((ctrl[3]?(1'sb0)>>(s4):4'sb0111))|(s5)));
  assign y2 = -(3'sb111);
  assign y3 = +($signed({(ctrl[4]?-(s5):-(-(5'sb00011))),(ctrl[7]?3'b110:(($signed(s5))==(+(s1)))<<(($signed(s7))-((ctrl[1]?6'sb000110:s3)))),(ctrl[6]?1'sb0:((~^(s2))<<<(2'sb10))<<(^($signed(s4))))}));
  assign y4 = u3;
  assign y5 = (1'sb1)==(s6);
  assign y6 = u6;
  assign y7 = &({3{(ctrl[6]?(ctrl[2]?3'sb010:(ctrl[5]?2'sb01:s1)):s5)}});
endmodule
