#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2796520 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2789e80 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x2756d80 .functor NOT 1, L_0x27d1ca0, C4<0>, C4<0>, C4<0>;
L_0x27d1b20 .functor XOR 8, L_0x27d16c0, L_0x27d1a80, C4<00000000>, C4<00000000>;
L_0x27d1c30 .functor XOR 8, L_0x27d1b20, L_0x27d1b90, C4<00000000>, C4<00000000>;
v0x27cbde0_0 .net "B3_next_dut", 0 0, L_0x27cf010;  1 drivers
v0x27cbea0_0 .net "B3_next_ref", 0 0, L_0x27cd470;  1 drivers
v0x27cbf40_0 .net "Count_next_dut", 0 0, L_0x27d09a0;  1 drivers
v0x27cbfe0_0 .net "Count_next_ref", 0 0, L_0x27ce6a0;  1 drivers
v0x27cc080_0 .net "S1_next_dut", 0 0, L_0x27d02a0;  1 drivers
v0x27cc170_0 .net "S1_next_ref", 0 0, L_0x27ce220;  1 drivers
v0x27cc240_0 .net "S_next_dut", 0 0, L_0x27cfe30;  1 drivers
v0x27cc310_0 .net "S_next_ref", 0 0, L_0x27cdfd0;  1 drivers
v0x27cc3e0_0 .net "Wait_next_dut", 0 0, L_0x27d0ba0;  1 drivers
v0x27cc4b0_0 .net "Wait_next_ref", 0 0, L_0x27cec30;  1 drivers
v0x27cc580_0 .net *"_ivl_10", 7 0, L_0x27d1b90;  1 drivers
v0x27cc620_0 .net *"_ivl_12", 7 0, L_0x27d1c30;  1 drivers
v0x27cc6c0_0 .net *"_ivl_2", 7 0, L_0x27d15d0;  1 drivers
v0x27cc760_0 .net *"_ivl_4", 7 0, L_0x27d16c0;  1 drivers
v0x27cc800_0 .net *"_ivl_6", 7 0, L_0x27d1a80;  1 drivers
v0x27cc8a0_0 .net *"_ivl_8", 7 0, L_0x27d1b20;  1 drivers
v0x27cc960_0 .net "ack", 0 0, v0x27c8bc0_0;  1 drivers
v0x27cca00_0 .var "clk", 0 0;
v0x27ccad0_0 .net "counting_dut", 0 0, L_0x27d0ea0;  1 drivers
v0x27ccba0_0 .net "counting_ref", 0 0, L_0x27cef20;  1 drivers
v0x27ccc70_0 .net "d", 0 0, v0x27c8d20_0;  1 drivers
v0x27ccd10_0 .net "done_counting", 0 0, v0x27c8dc0_0;  1 drivers
v0x27ccdb0_0 .net "done_dut", 0 0, L_0x27d0d50;  1 drivers
v0x27cce80_0 .net "done_ref", 0 0, L_0x27cee30;  1 drivers
v0x27ccf50_0 .net "shift_ena_dut", 0 0, L_0x27d1470;  1 drivers
v0x27cd020_0 .net "shift_ena_ref", 0 0, L_0x27cf330;  1 drivers
v0x27cd0f0_0 .net "state", 9 0, v0x27c9020_0;  1 drivers
v0x27cd190_0 .var/2u "stats1", 607 0;
v0x27cd230_0 .var/2u "strobe", 0 0;
v0x27cd2d0_0 .net "tb_match", 0 0, L_0x27d1ca0;  1 drivers
v0x27cd3a0_0 .net "tb_mismatch", 0 0, L_0x2756d80;  1 drivers
LS_0x27d15d0_0_0 .concat [ 1 1 1 1], L_0x27cf330, L_0x27cef20, L_0x27cee30, L_0x27cec30;
LS_0x27d15d0_0_4 .concat [ 1 1 1 1], L_0x27ce6a0, L_0x27ce220, L_0x27cdfd0, L_0x27cd470;
L_0x27d15d0 .concat [ 4 4 0 0], LS_0x27d15d0_0_0, LS_0x27d15d0_0_4;
LS_0x27d16c0_0_0 .concat [ 1 1 1 1], L_0x27cf330, L_0x27cef20, L_0x27cee30, L_0x27cec30;
LS_0x27d16c0_0_4 .concat [ 1 1 1 1], L_0x27ce6a0, L_0x27ce220, L_0x27cdfd0, L_0x27cd470;
L_0x27d16c0 .concat [ 4 4 0 0], LS_0x27d16c0_0_0, LS_0x27d16c0_0_4;
LS_0x27d1a80_0_0 .concat [ 1 1 1 1], L_0x27d1470, L_0x27d0ea0, L_0x27d0d50, L_0x27d0ba0;
LS_0x27d1a80_0_4 .concat [ 1 1 1 1], L_0x27d09a0, L_0x27d02a0, L_0x27cfe30, L_0x27cf010;
L_0x27d1a80 .concat [ 4 4 0 0], LS_0x27d1a80_0_0, LS_0x27d1a80_0_4;
LS_0x27d1b90_0_0 .concat [ 1 1 1 1], L_0x27cf330, L_0x27cef20, L_0x27cee30, L_0x27cec30;
LS_0x27d1b90_0_4 .concat [ 1 1 1 1], L_0x27ce6a0, L_0x27ce220, L_0x27cdfd0, L_0x27cd470;
L_0x27d1b90 .concat [ 4 4 0 0], LS_0x27d1b90_0_0, LS_0x27d1b90_0_4;
L_0x27d1ca0 .cmp/eeq 8, L_0x27d15d0, L_0x27d1c30;
S_0x2793c40 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x2789e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x27676e0 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x2767720 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x2767760 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x27677a0 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x27677e0 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x2767820 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x2767860 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x27678a0 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x27678e0 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x2767920 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x276e690 .functor NOT 1, v0x27c8d20_0, C4<0>, C4<0>, C4<0>;
L_0x2763d10 .functor AND 1, L_0x27cd560, L_0x276e690, C4<1>, C4<1>;
L_0x2797b00 .functor NOT 1, v0x27c8d20_0, C4<0>, C4<0>, C4<0>;
L_0x2797b70 .functor AND 1, L_0x27cd6c0, L_0x2797b00, C4<1>, C4<1>;
L_0x27cd860 .functor OR 1, L_0x2763d10, L_0x2797b70, C4<0>, C4<0>;
L_0x27cda40 .functor NOT 1, v0x27c8d20_0, C4<0>, C4<0>, C4<0>;
L_0x27cdaf0 .functor AND 1, L_0x27cd970, L_0x27cda40, C4<1>, C4<1>;
L_0x27cdc00 .functor OR 1, L_0x27cd860, L_0x27cdaf0, C4<0>, C4<0>;
L_0x27cdf10 .functor AND 1, L_0x27cdd60, v0x27c8bc0_0, C4<1>, C4<1>;
L_0x27cdfd0 .functor OR 1, L_0x27cdc00, L_0x27cdf10, C4<0>, C4<0>;
L_0x27ce220 .functor AND 1, L_0x27ce140, v0x27c8d20_0, C4<1>, C4<1>;
L_0x27ce470 .functor NOT 1, v0x27c8dc0_0, C4<0>, C4<0>, C4<0>;
L_0x27ce5e0 .functor AND 1, L_0x27ce380, L_0x27ce470, C4<1>, C4<1>;
L_0x27ce6a0 .functor OR 1, L_0x27ce2e0, L_0x27ce5e0, C4<0>, C4<0>;
L_0x27ce570 .functor AND 1, L_0x27ce880, v0x27c8dc0_0, C4<1>, C4<1>;
L_0x27cea70 .functor NOT 1, v0x27c8bc0_0, C4<0>, C4<0>, C4<0>;
L_0x27ceb70 .functor AND 1, L_0x27ce970, L_0x27cea70, C4<1>, C4<1>;
L_0x27cec30 .functor OR 1, L_0x27ce570, L_0x27ceb70, C4<0>, C4<0>;
v0x2797c70_0 .net "B3_next", 0 0, L_0x27cd470;  alias, 1 drivers
v0x2755640_0 .net "Count_next", 0 0, L_0x27ce6a0;  alias, 1 drivers
v0x2755740_0 .net "S1_next", 0 0, L_0x27ce220;  alias, 1 drivers
v0x2756ed0_0 .net "S_next", 0 0, L_0x27cdfd0;  alias, 1 drivers
v0x2756f70_0 .net "Wait_next", 0 0, L_0x27cec30;  alias, 1 drivers
v0x2757260_0 .net *"_ivl_10", 0 0, L_0x2797b00;  1 drivers
v0x2797d10_0 .net *"_ivl_12", 0 0, L_0x2797b70;  1 drivers
v0x27c6da0_0 .net *"_ivl_14", 0 0, L_0x27cd860;  1 drivers
v0x27c6e80_0 .net *"_ivl_17", 0 0, L_0x27cd970;  1 drivers
v0x27c6f60_0 .net *"_ivl_18", 0 0, L_0x27cda40;  1 drivers
v0x27c7040_0 .net *"_ivl_20", 0 0, L_0x27cdaf0;  1 drivers
v0x27c7120_0 .net *"_ivl_22", 0 0, L_0x27cdc00;  1 drivers
v0x27c7200_0 .net *"_ivl_25", 0 0, L_0x27cdd60;  1 drivers
v0x27c72e0_0 .net *"_ivl_26", 0 0, L_0x27cdf10;  1 drivers
v0x27c73c0_0 .net *"_ivl_3", 0 0, L_0x27cd560;  1 drivers
v0x27c74a0_0 .net *"_ivl_31", 0 0, L_0x27ce140;  1 drivers
v0x27c7580_0 .net *"_ivl_35", 0 0, L_0x27ce2e0;  1 drivers
v0x27c7660_0 .net *"_ivl_37", 0 0, L_0x27ce380;  1 drivers
v0x27c7740_0 .net *"_ivl_38", 0 0, L_0x27ce470;  1 drivers
v0x27c7820_0 .net *"_ivl_4", 0 0, L_0x276e690;  1 drivers
v0x27c7900_0 .net *"_ivl_40", 0 0, L_0x27ce5e0;  1 drivers
v0x27c79e0_0 .net *"_ivl_45", 0 0, L_0x27ce880;  1 drivers
v0x27c7ac0_0 .net *"_ivl_46", 0 0, L_0x27ce570;  1 drivers
v0x27c7ba0_0 .net *"_ivl_49", 0 0, L_0x27ce970;  1 drivers
v0x27c7c80_0 .net *"_ivl_50", 0 0, L_0x27cea70;  1 drivers
v0x27c7d60_0 .net *"_ivl_52", 0 0, L_0x27ceb70;  1 drivers
v0x27c7e40_0 .net *"_ivl_6", 0 0, L_0x2763d10;  1 drivers
v0x27c7f20_0 .net *"_ivl_61", 3 0, L_0x27cf080;  1 drivers
v0x27c8000_0 .net *"_ivl_9", 0 0, L_0x27cd6c0;  1 drivers
v0x27c80e0_0 .net "ack", 0 0, v0x27c8bc0_0;  alias, 1 drivers
v0x27c81a0_0 .net "counting", 0 0, L_0x27cef20;  alias, 1 drivers
v0x27c8260_0 .net "d", 0 0, v0x27c8d20_0;  alias, 1 drivers
v0x27c8320_0 .net "done", 0 0, L_0x27cee30;  alias, 1 drivers
v0x27c85f0_0 .net "done_counting", 0 0, v0x27c8dc0_0;  alias, 1 drivers
v0x27c86b0_0 .net "shift_ena", 0 0, L_0x27cf330;  alias, 1 drivers
v0x27c8770_0 .net "state", 9 0, v0x27c9020_0;  alias, 1 drivers
L_0x27cd470 .part v0x27c9020_0, 6, 1;
L_0x27cd560 .part v0x27c9020_0, 0, 1;
L_0x27cd6c0 .part v0x27c9020_0, 1, 1;
L_0x27cd970 .part v0x27c9020_0, 3, 1;
L_0x27cdd60 .part v0x27c9020_0, 9, 1;
L_0x27ce140 .part v0x27c9020_0, 0, 1;
L_0x27ce2e0 .part v0x27c9020_0, 7, 1;
L_0x27ce380 .part v0x27c9020_0, 8, 1;
L_0x27ce880 .part v0x27c9020_0, 8, 1;
L_0x27ce970 .part v0x27c9020_0, 9, 1;
L_0x27cee30 .part v0x27c9020_0, 9, 1;
L_0x27cef20 .part v0x27c9020_0, 8, 1;
L_0x27cf080 .part v0x27c9020_0, 4, 4;
L_0x27cf330 .reduce/or L_0x27cf080;
S_0x27c89d0 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x2789e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x27c8bc0_0 .var "ack", 0 0;
v0x27c8c80_0 .net "clk", 0 0, v0x27cca00_0;  1 drivers
v0x27c8d20_0 .var "d", 0 0;
v0x27c8dc0_0 .var "done_counting", 0 0;
v0x27c8e90_0 .var/2u "fail_onehot", 0 0;
v0x27c8f80_0 .var/2u "failed", 0 0;
v0x27c9020_0 .var "state", 9 0;
v0x27c90c0_0 .net "tb_match", 0 0, L_0x27d1ca0;  alias, 1 drivers
E_0x2763cd0 .event posedge, v0x27c8c80_0;
E_0x2762a20/0 .event negedge, v0x27c8c80_0;
E_0x2762a20/1 .event posedge, v0x27c8c80_0;
E_0x2762a20 .event/or E_0x2762a20/0, E_0x2762a20/1;
S_0x27c9220 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x2789e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
L_0x27cf010 .functor AND 1, L_0x27cf4f0, v0x27c8d20_0, C4<1>, C4<1>;
L_0x27cf6d0 .functor NOT 1, v0x27c8d20_0, C4<0>, C4<0>, C4<0>;
L_0x27cf740 .functor AND 1, L_0x27cf630, L_0x27cf6d0, C4<1>, C4<1>;
L_0x27cf8f0 .functor NOT 1, v0x27c8d20_0, C4<0>, C4<0>, C4<0>;
L_0x27cf960 .functor AND 1, L_0x27cf850, L_0x27cf8f0, C4<1>, C4<1>;
L_0x27cfa70 .functor OR 1, L_0x27cf740, L_0x27cf960, C4<0>, C4<0>;
L_0x27cfc60 .functor NOT 1, v0x27c8d20_0, C4<0>, C4<0>, C4<0>;
L_0x27cfcd0 .functor AND 1, L_0x27cfbc0, L_0x27cfc60, C4<1>, C4<1>;
L_0x27cfe30 .functor OR 1, L_0x27cfa70, L_0x27cfcd0, C4<0>, C4<0>;
L_0x27d0030 .functor AND 1, L_0x27cff90, v0x27c8d20_0, C4<1>, C4<1>;
L_0x27d0230 .functor AND 1, L_0x27d0150, v0x27c8d20_0, C4<1>, C4<1>;
L_0x27d02a0 .functor OR 1, L_0x27d0030, L_0x27d0230, C4<0>, C4<0>;
L_0x27d0510 .functor NOT 1, v0x27c8dc0_0, C4<0>, C4<0>, C4<0>;
L_0x27d0580 .functor AND 1, L_0x27d0470, L_0x27d0510, C4<1>, C4<1>;
L_0x27d0400 .functor NOT 1, v0x27c8dc0_0, C4<0>, C4<0>, C4<0>;
L_0x27d0800 .functor AND 1, L_0x27d0710, L_0x27d0400, C4<1>, C4<1>;
L_0x27d09a0 .functor OR 1, L_0x27d0580, L_0x27d0800, C4<0>, C4<0>;
L_0x27d0ba0 .functor AND 1, L_0x27d0b00, v0x27c8bc0_0, C4<1>, C4<1>;
L_0x27d10f0 .functor OR 1, L_0x27d0f40, L_0x27d1050, C4<0>, C4<0>;
L_0x27d0fe0 .functor OR 1, L_0x27d10f0, L_0x27d1200, C4<0>, C4<0>;
L_0x27d1470 .functor OR 1, L_0x27d0fe0, L_0x27d0cb0, C4<0>, C4<0>;
v0x27c95c0_0 .net "B3_next", 0 0, L_0x27cf010;  alias, 1 drivers
v0x27c9680_0 .net "Count_next", 0 0, L_0x27d09a0;  alias, 1 drivers
v0x27c9740_0 .net "S1_next", 0 0, L_0x27d02a0;  alias, 1 drivers
v0x27c9810_0 .net "S_next", 0 0, L_0x27cfe30;  alias, 1 drivers
v0x27c98d0_0 .net "Wait_next", 0 0, L_0x27d0ba0;  alias, 1 drivers
v0x27c99e0_0 .net *"_ivl_1", 0 0, L_0x27cf4f0;  1 drivers
v0x27c9ac0_0 .net *"_ivl_11", 0 0, L_0x27cf850;  1 drivers
v0x27c9ba0_0 .net *"_ivl_12", 0 0, L_0x27cf8f0;  1 drivers
v0x27c9c80_0 .net *"_ivl_14", 0 0, L_0x27cf960;  1 drivers
v0x27c9d60_0 .net *"_ivl_16", 0 0, L_0x27cfa70;  1 drivers
v0x27c9e40_0 .net *"_ivl_19", 0 0, L_0x27cfbc0;  1 drivers
v0x27c9f20_0 .net *"_ivl_20", 0 0, L_0x27cfc60;  1 drivers
v0x27ca000_0 .net *"_ivl_22", 0 0, L_0x27cfcd0;  1 drivers
v0x27ca0e0_0 .net *"_ivl_27", 0 0, L_0x27cff90;  1 drivers
v0x27ca1c0_0 .net *"_ivl_28", 0 0, L_0x27d0030;  1 drivers
v0x27ca2a0_0 .net *"_ivl_31", 0 0, L_0x27d0150;  1 drivers
v0x27ca380_0 .net *"_ivl_32", 0 0, L_0x27d0230;  1 drivers
v0x27ca460_0 .net *"_ivl_37", 0 0, L_0x27d0470;  1 drivers
v0x27ca540_0 .net *"_ivl_38", 0 0, L_0x27d0510;  1 drivers
v0x27ca620_0 .net *"_ivl_40", 0 0, L_0x27d0580;  1 drivers
v0x27ca700_0 .net *"_ivl_43", 0 0, L_0x27d0710;  1 drivers
v0x27ca7e0_0 .net *"_ivl_44", 0 0, L_0x27d0400;  1 drivers
v0x27ca8c0_0 .net *"_ivl_46", 0 0, L_0x27d0800;  1 drivers
v0x27ca9a0_0 .net *"_ivl_5", 0 0, L_0x27cf630;  1 drivers
v0x27caa80_0 .net *"_ivl_51", 0 0, L_0x27d0b00;  1 drivers
v0x27cab60_0 .net *"_ivl_59", 0 0, L_0x27d0f40;  1 drivers
v0x27cac40_0 .net *"_ivl_6", 0 0, L_0x27cf6d0;  1 drivers
v0x27cad20_0 .net *"_ivl_61", 0 0, L_0x27d1050;  1 drivers
v0x27cae00_0 .net *"_ivl_62", 0 0, L_0x27d10f0;  1 drivers
v0x27caee0_0 .net *"_ivl_65", 0 0, L_0x27d1200;  1 drivers
v0x27cafc0_0 .net *"_ivl_66", 0 0, L_0x27d0fe0;  1 drivers
v0x27cb0a0_0 .net *"_ivl_69", 0 0, L_0x27d0cb0;  1 drivers
v0x27cb180_0 .net *"_ivl_8", 0 0, L_0x27cf740;  1 drivers
v0x27cb470_0 .net "ack", 0 0, v0x27c8bc0_0;  alias, 1 drivers
v0x27cb510_0 .net "counting", 0 0, L_0x27d0ea0;  alias, 1 drivers
v0x27cb5d0_0 .net "d", 0 0, v0x27c8d20_0;  alias, 1 drivers
v0x27cb6c0_0 .net "done", 0 0, L_0x27d0d50;  alias, 1 drivers
v0x27cb780_0 .net "done_counting", 0 0, v0x27c8dc0_0;  alias, 1 drivers
v0x27cb870_0 .net "shift_ena", 0 0, L_0x27d1470;  alias, 1 drivers
v0x27cb930_0 .net "state", 9 0, v0x27c9020_0;  alias, 1 drivers
L_0x27cf4f0 .part v0x27c9020_0, 7, 1;
L_0x27cf630 .part v0x27c9020_0, 0, 1;
L_0x27cf850 .part v0x27c9020_0, 1, 1;
L_0x27cfbc0 .part v0x27c9020_0, 9, 1;
L_0x27cff90 .part v0x27c9020_0, 0, 1;
L_0x27d0150 .part v0x27c9020_0, 1, 1;
L_0x27d0470 .part v0x27c9020_0, 8, 1;
L_0x27d0710 .part v0x27c9020_0, 9, 1;
L_0x27d0b00 .part v0x27c9020_0, 9, 1;
L_0x27d0d50 .part v0x27c9020_0, 9, 1;
L_0x27d0ea0 .part v0x27c9020_0, 8, 1;
L_0x27d0f40 .part v0x27c9020_0, 5, 1;
L_0x27d1050 .part v0x27c9020_0, 6, 1;
L_0x27d1200 .part v0x27c9020_0, 7, 1;
L_0x27d0cb0 .part v0x27c9020_0, 8, 1;
S_0x27cbbc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x2789e80;
 .timescale -12 -12;
E_0x2762420 .event anyedge, v0x27cd230_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27cd230_0;
    %nor/r;
    %assign/vec4 v0x27cd230_0, 0;
    %wait E_0x2762420;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27c89d0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c8f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c8e90_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x27c89d0;
T_2 ;
    %wait E_0x2762a20;
    %load/vec4 v0x27c90c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c8f80_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x27c89d0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x27c8bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c8dc0_0, 0;
    %assign/vec4 v0x27c8d20_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x27c9020_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2762a20;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x27c8bc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x27c8dc0_0, 0, 1;
    %store/vec4 v0x27c8d20_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x27c9020_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2763cd0;
    %load/vec4 v0x27c8f80_0;
    %assign/vec4 v0x27c8e90_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2762a20;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x27c8bc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x27c8dc0_0, 0, 1;
    %store/vec4 v0x27c8d20_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x27c9020_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x2763cd0;
    %load/vec4 v0x27c8e90_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x27c8f80_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2789e80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cd230_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2789e80;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27cca00_0;
    %inv;
    %store/vec4 v0x27cca00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2789e80;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27c8c80_0, v0x27cd3a0_0, v0x27ccc70_0, v0x27ccd10_0, v0x27cc960_0, v0x27cd0f0_0, v0x27cbea0_0, v0x27cbde0_0, v0x27cc310_0, v0x27cc240_0, v0x27cc170_0, v0x27cc080_0, v0x27cbfe0_0, v0x27cbf40_0, v0x27cc4b0_0, v0x27cc3e0_0, v0x27cce80_0, v0x27ccdb0_0, v0x27ccba0_0, v0x27ccad0_0, v0x27cd020_0, v0x27ccf50_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2789e80;
T_7 ;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2789e80;
T_8 ;
    %wait E_0x2762a20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27cd190_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd190_0, 4, 32;
    %load/vec4 v0x27cd2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd190_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27cd190_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd190_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27cbea0_0;
    %load/vec4 v0x27cbea0_0;
    %load/vec4 v0x27cbde0_0;
    %xor;
    %load/vec4 v0x27cbea0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd190_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd190_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x27cc310_0;
    %load/vec4 v0x27cc310_0;
    %load/vec4 v0x27cc240_0;
    %xor;
    %load/vec4 v0x27cc310_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd190_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd190_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x27cc170_0;
    %load/vec4 v0x27cc170_0;
    %load/vec4 v0x27cc080_0;
    %xor;
    %load/vec4 v0x27cc170_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd190_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd190_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x27cbfe0_0;
    %load/vec4 v0x27cbfe0_0;
    %load/vec4 v0x27cbf40_0;
    %xor;
    %load/vec4 v0x27cbfe0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd190_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd190_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x27cc4b0_0;
    %load/vec4 v0x27cc4b0_0;
    %load/vec4 v0x27cc3e0_0;
    %xor;
    %load/vec4 v0x27cc4b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd190_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd190_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x27cce80_0;
    %load/vec4 v0x27cce80_0;
    %load/vec4 v0x27ccdb0_0;
    %xor;
    %load/vec4 v0x27cce80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd190_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd190_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x27ccba0_0;
    %load/vec4 v0x27ccba0_0;
    %load/vec4 v0x27ccad0_0;
    %xor;
    %load/vec4 v0x27ccba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd190_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd190_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x27cd020_0;
    %load/vec4 v0x27cd020_0;
    %load/vec4 v0x27ccf50_0;
    %xor;
    %load/vec4 v0x27cd020_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd190_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x27cd190_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cd190_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/review2015_fsmonehot/iter1/response0/top_module.sv";
