|Test03_project_PLL
sys_clk => sys_clk.IN1
sys_rst_n => count[0].ACLR
sys_rst_n => count[1].ACLR
sys_rst_n => count[2].ACLR
sys_rst_n => count[3].ACLR
sys_rst_n => count[4].ACLR
sys_rst_n => count[5].ACLR
sys_rst_n => count[6].ACLR
sys_rst_n => count[7].ACLR
sys_rst_n => count[8].ACLR
sys_rst_n => count[9].ACLR
sys_rst_n => count[10].ACLR
sys_rst_n => count[11].ACLR
sys_rst_n => count[12].ACLR
sys_rst_n => count[13].ACLR
sys_rst_n => count[14].ACLR
sys_rst_n => count[15].ACLR
sys_rst_n => count[16].ACLR
sys_rst_n => count[17].ACLR
sys_rst_n => count[18].ACLR
sys_rst_n => count[19].ACLR
sys_rst_n => count[20].ACLR
sys_rst_n => count[21].ACLR
sys_rst_n => count[22].ACLR
sys_rst_n => count[23].ACLR
sys_rst_n => count[24].ACLR
sys_rst_n => count[25].ACLR
sys_rst_n => count[26].ACLR
sys_rst_n => count[27].ACLR
sys_rst_n => count[28].ACLR
sys_rst_n => count[29].ACLR
sys_rst_n => count[30].ACLR
sys_rst_n => count[31].ACLR
sys_rst_n => r_led.ACLR
led_1 << led_1.DB_MAX_OUTPUT_PORT_TYPE


|Test03_project_PLL|pll:u0
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|Test03_project_PLL|pll:u0|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Test03_project_PLL|pll:u0|altpll:altpll_component|pll_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|Test03_project_PLL|c10_altclkctrl:c10_altclkctrl_inst
inclk => inclk.IN1
outclk <= c10_altclkctrl_altclkctrl_0:altclkctrl_0.outclk


|Test03_project_PLL|c10_altclkctrl:c10_altclkctrl_inst|c10_altclkctrl_altclkctrl_0:altclkctrl_0
inclk => sub_wire3[0].IN1
outclk <= c10_altclkctrl_altclkctrl_0_sub:c10_altclkctrl_altclkctrl_0_sub_component.outclk


|Test03_project_PLL|c10_altclkctrl:c10_altclkctrl_inst|c10_altclkctrl_altclkctrl_0:altclkctrl_0|c10_altclkctrl_altclkctrl_0_sub:c10_altclkctrl_altclkctrl_0_sub_component
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


