# Verilog_UART_receiver
UART receiver module built with Verilog HDL. Built for the MAX 10 FPGA
