 
cpldfit:  version P.15xf                            Xilinx Inc.
                                  Fitter Report
Design Name: top                                 Date: 10- 5-2015,  6:04PM
Device Used: XC2C128-7-VQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
48 /128 ( 37%) 71  /448  ( 16%) 179 /320  ( 56%) 43 /128 ( 34%) 50 /80  ( 62%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1       6/16     32/40     6/56     4/10    0/1      1/1*     0/1      0/1
FB2       1/16     12/40     2/56     1/10    0/1      1/1*     0/1      0/1
FB3      11/16     37/40    16/56    11/11*   0/1      1/1*     1/1*     0/1
FB4       5/16     11/40     6/56     5/11    0/1      1/1*     0/1      0/1
FB5       1/16      0/40     0/56     1/10    0/1      0/1      0/1      0/1
FB6       8/16     27/40     9/56     8/ 9    0/1      1/1*     0/1      0/1
FB7       8/16     38/40*   19/56     8/10    0/1      0/1      1/1*     0/1
FB8       8/16     22/40    13/56     8/ 9    0/1      1/1*     1/1*     0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    48/128   179/320   71/448   46/80    0/8      6/8      3/8      0/8 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
1/3         0/1         0/4         0/1

Signal 'PCLK' mapped onto global clock net GCK0.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    3           3    |  I/O              :    42     70
Output        :   46          46    |  GCK/IO           :     3      3
Bidirectional :    0           0    |  GTS/IO           :     3      4
GCK           :    1           1    |  GSR/IO           :     1      1
GTS           :    0           0    |  CDR/IO           :     0      1
GSR           :    0           0    |  DGE/IO           :     1      1
                 ----        ----
        Total     50          50

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'top.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'CTRL<6>' based upon the LOC
   constraint 'P27'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'PCLK' based upon the LOC
   constraint 'P22'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1007 - Removing unused input(s) 'Button<0>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'Button<1>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'Button<2>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'Button<3>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'Button<4>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'Button<5>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'Button<6>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'Button<7>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'CTRL<11>'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'CTRL<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'CTRL<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'CTRL<3>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'CTRL<5>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'CTRL<7>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'CTRL<8>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'CTRL<9>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'GPIO45_n'.  The input(s) are
   unused after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'I2C_SCL'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'I2C_SDA'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'RX_MOSI'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'SPI_SCK'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'SPI_SSN'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'User<0>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'User<1>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'User<2>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'User<3>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'User<4>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'User<5>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'User<6>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'User<7>'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'CTRL_6_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
WARNING:Cpld:968 - PULLUP specified for non tristated output 'INT' is ignored.
WARNING:Cpld:968 - PULLUP specified for non tristated output 'CTRL<12>' is
   ignored.
WARNING:Cpld:968 - PULLUP specified for non tristated output 'CTRL<0>' is
   ignored.
WARNING:Cpld:829 - Signal 'TX_MISO_MC.TRST' has been minimized to 'GND'.
*************************  Summary of Mapped Logic  ************************

** 46 Outputs **

Signal                                  Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                                    Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
DQ<11>                                  2     13    2    FB1_4   11    I/O       O       LVCMOS33           FAST TFF     RESET
DQ<12>                                  2     14    2    FB1_6   9     I/O       O       LVCMOS33           FAST TFF     RESET
DQ<13>                                  2     15    2    FB1_12  7     I/O       O       LVCMOS33           FAST TFF     RESET
DQ<14>                                  2     16    2    FB1_15  4     GTS/I/O   O       LVCMOS33           FAST TFF     RESET
DQ<10>                                  2     12    1    FB2_14  23    GCK/I/O   O       LVCMOS33           FAST TFF     RESET
DQ<15>                                  2     17    2    FB3_2   2     GTS/I/O   O       LVCMOS33           FAST TFF     RESET
CTRL<12>                                4     16    2    FB3_3   1     GTS/I/O   O       LVCMOS33           FAST DFF     RESET
INT                                     0     0     2    FB3_4   99    GSR/I/O   O       LVCMOS33           FAST         
DQ<31>                                  2     4     2    FB3_5   97    I/O       O       LVCMOS33           FAST TFF     RESET
DQ<30>                                  2     3     2    FB3_6   96    I/O       O       LVCMOS33           FAST TFF     RESET
DQ<29>                                  2     31    2    FB3_7   95    I/O       O       LVCMOS33           FAST TFF     RESET
DQ<28>                                  2     30    2    FB3_11  94    I/O       O       LVCMOS33           FAST TFF     RESET
DQ<27>                                  2     29    2    FB3_13  93    I/O       O       LVCMOS33           FAST TFF     RESET
DQ<26>                                  2     28    2    FB3_14  92    I/O       O       LVCMOS33           FAST TFF     RESET
LED<7>                                  4     6     2    FB3_15  91    I/O       O       LVCMOS33           FAST DFF/S   SET
LED<6>                                  4     5     2    FB3_16  90    I/O       O       LVCMOS33           FAST DFF/S   SET
DQ<9>                                   2     11    1    FB4_1   28    DGE/I/O   O       LVCMOS33           FAST TFF     RESET
DQ<8>                                   2     10    1    FB4_6   32    I/O       O       LVCMOS33           FAST TFF     RESET
DQ<7>                                   2     9     1    FB4_11  34    I/O       O       LVCMOS33           FAST TFF     RESET
DQ<6>                                   2     8     1    FB4_13  36    I/O       O       LVCMOS33           FAST TFF     RESET
DQ<5>                                   2     7     1    FB4_15  39    I/O       O       LVCMOS33           FAST TFF     RESET
FlashCS_n                               0     0     2    FB5_13  73    I/O       O       LVCMOS33           FAST         
DQ<25>                                  2     27    1    FB6_2   63    I/O       O       LVCMOS33           FAST TFF     RESET
DQ<24>                                  2     26    1    FB6_3   61    I/O       O       LVCMOS33           FAST TFF     RESET
DQ<23>                                  2     25    1    FB6_4   60    I/O       O       LVCMOS33           FAST TFF     RESET
DQ<22>                                  2     24    1    FB6_5   59    I/O       O       LVCMOS33           FAST TFF     RESET
DQ<21>                                  2     23    1    FB6_6   58    I/O       O       LVCMOS33           FAST TFF     RESET
DQ<20>                                  2     22    1    FB6_12  56    I/O       O       LVCMOS33           FAST TFF     RESET
DQ<19>                                  2     21    1    FB6_14  55    I/O       O       LVCMOS33           FAST TFF     RESET
DQ<18>                                  2     20    1    FB6_16  54    I/O       O       LVCMOS33           FAST TFF     RESET
TX_MISO                                 1     0     2    FB7_1   77    I/O       O       LVCMOS33 PU        FAST         
TP_2                                    0     0     2    FB7_5   80    I/O       O       LVCMOS33           FAST         
LED<0>                                  4     28    2    FB7_6   81    I/O       O       LVCMOS33           FAST DFF/S   SET
LED<1>                                  4     29    2    FB7_11  82    I/O       O       LVCMOS33           FAST DFF/S   SET
LED<2>                                  4     30    2    FB7_13  85    I/O       O       LVCMOS33           FAST DFF/S   SET
LED<3>                                  4     31    2    FB7_14  86    I/O       O       LVCMOS33           FAST DFF/S   SET
LED<4>                                  4     32    2    FB7_15  87    I/O       O       LVCMOS33           FAST DFF/S   SET
LED<5>                                  4     33    2    FB7_16  89    I/O       O       LVCMOS33           FAST DFF/S   SET
DQ<17>                                  2     19    1    FB8_2   53    I/O       O       LVCMOS33           FAST TFF     RESET
DQ<16>                                  2     18    1    FB8_3   52    I/O       O       LVCMOS33           FAST TFF     RESET

Signal                                  Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                                    Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
DQ<0>                                   2     2     1    FB8_4   50    I/O       O       LVCMOS33           FAST TFF     RESET
DQ<1>                                   2     3     1    FB8_6   49    I/O       O       LVCMOS33           FAST TFF     RESET
DQ<2>                                   2     4     1    FB8_12  46    I/O       O       LVCMOS33           FAST TFF     RESET
CTRL<0>                                 5     18    1    FB8_13  44    I/O       O       LVCMOS33           FAST DFF     RESET
DQ<3>                                   2     5     1    FB8_14  43    I/O       O       LVCMOS33           FAST TFF     RESET
DQ<4>                                   2     6     1    FB8_16  41    I/O       O       LVCMOS33           FAST TFF     RESET

** 2 Buried Nodes **

Signal                                  Total Total Loc     Reg     Reg Init
Name                                    Pts   Inps          Use     State
Counter/CurrentState                    1     1     FB1_10  DFF     RESET
Counter/Counter_Madd__add0000__and0028  1     30    FB1_14          

** 4 Inputs **

Signal                                  Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                                                 No.   Type      Use     STD      Style
CTRL<10>                                2    FB1_13  6     I/O       I       LVCMOS33 PU
PCLK                                    1    FB2_13  22    GCK/I/O   GCK     LVCMOS33 PU
CTRL<6>                                 1    FB2_16  27    GCK/I/O   I       LVCMOS33 PU
CTRL<4>                                 1    FB4_12  35    I/O       I       LVCMOS33 PU

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               32/8
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   6/50
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB1_1   13   I/O           
(unused)                      0     FB1_2        (b)           
(unused)                      0     FB1_3   12   I/O           
DQ<11>                        2     FB1_4   11   I/O     O          +      
(unused)                      0     FB1_5   10   I/O           
DQ<12>                        2     FB1_6   9    I/O     O          +      
(unused)                      0     FB1_7        (b)           
(unused)                      0     FB1_8        (b)           
(unused)                      0     FB1_9        (b)           
Counter/CurrentState          1     FB1_10       (b)     (b)        +      
(unused)                      0     FB1_11  8    I/O           
DQ<13>                        2     FB1_12  7    I/O     O          +      
(unused)                      0     FB1_13  6    I/O     I     
Counter/Counter_Madd__add0000__and0028
                              1     FB1_14       (b)     (b)               
DQ<14>                        2     FB1_15  4    GTS/I/O O          +      
(unused)                      0     FB1_16  3    GTS/I/O       

Signals Used by Logic in Function Block
  1: CTRL<10>              12: DQ<18>            23: DQ<28> 
  2: Counter/CurrentState  13: DQ<19>            24: DQ<29> 
  3: DQ<0>                 14: DQ<1>             25: DQ<2> 
  4: DQ<10>                15: DQ<20>            26: DQ<3> 
  5: DQ<11>                16: DQ<21>            27: DQ<4> 
  6: DQ<12>                17: DQ<22>            28: DQ<5> 
  7: DQ<13>                18: DQ<23>            29: DQ<6> 
  8: DQ<14>                19: DQ<24>            30: DQ<7> 
  9: DQ<15>                20: DQ<25>            31: DQ<8> 
 10: DQ<16>                21: DQ<26>            32: DQ<9> 
 11: DQ<17>                22: DQ<27>           

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
DQ<11>            XXXX.........X..........XXXXXXXX........ 13      
DQ<12>            XXXXX........X..........XXXXXXXX........ 14      
Counter/CurrentState 
                  X....................................... 1       
DQ<13>            XXXXXX.......X..........XXXXXXXX........ 15      
Counter/Counter_Madd__add0000__and0028 
                  ..XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX........ 30      
DQ<14>            XXXXXXX......X..........XXXXXXXX........ 16      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               12/28
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   2/54
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB2_1        (b)           
(unused)                      0     FB2_2   14   I/O           
(unused)                      0     FB2_3   15   I/O           
(unused)                      0     FB2_4   16   I/O           
(unused)                      0     FB2_5   17   I/O           
(unused)                      0     FB2_6   18   I/O           
(unused)                      0     FB2_7        (b)           
(unused)                      0     FB2_8        (b)           
(unused)                      0     FB2_9        (b)           
(unused)                      0     FB2_10       (b)           
(unused)                      0     FB2_11  19   I/O           
(unused)                      0     FB2_12       (b)           
(unused)                      0     FB2_13  22   GCK/I/O GCK   
DQ<10>                        2     FB2_14  23   GCK/I/O O          +      
(unused)                      0     FB2_15  24   CDR/I/O       
(unused)                      0     FB2_16  27   GCK/I/O I     

Signals Used by Logic in Function Block
  1: CTRL<10>               5: DQ<2>              9: DQ<6> 
  2: Counter/CurrentState   6: DQ<3>             10: DQ<7> 
  3: DQ<0>                  7: DQ<4>             11: DQ<8> 
  4: DQ<1>                  8: DQ<5>             12: DQ<9> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
DQ<10>            XXXXXXXXXXXX............................ 12      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               37/3
Number of function block control terms used/remaining:        2/2
Number of PLA product terms used/remaining:                   16/40
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB3_1        (b)           
DQ<15>                        2     FB3_2   2    GTS/I/O O          +      
CTRL<12>                      4     FB3_3   1    GTS/I/O O          +      
INT                           0     FB3_4   99   GSR/I/O O                 
DQ<31>                        2     FB3_5   97   I/O     O          +      
DQ<30>                        2     FB3_6   96   I/O     O          +      
DQ<29>                        2     FB3_7   95   I/O     O          +      
(unused)                      0     FB3_8        (b)           
(unused)                      0     FB3_9        (b)           
(unused)                      0     FB3_10       (b)           
DQ<28>                        2     FB3_11  94   I/O     O          +      
(unused)                      0     FB3_12       (b)           
DQ<27>                        2     FB3_13  93   I/O     O          +      
DQ<26>                        2     FB3_14  92   I/O     O          +      
LED<7>                        4     FB3_15  91   I/O     O              +  
LED<6>                        4     FB3_16  90   I/O     O              +  

Signals Used by Logic in Function Block
  1: CTRL<10>                                14: DQ<18>            26: DQ<2> 
  2: CTRL<12>                                15: DQ<19>            27: DQ<30> 
  3: Counter/Counter_Madd__add0000__and0028  16: DQ<1>             28: DQ<31> 
  4: Counter/CurrentState                    17: DQ<20>            29: DQ<3> 
  5: DQ<0>                                   18: DQ<21>            30: DQ<4> 
  6: DQ<10>                                  19: DQ<22>            31: DQ<5> 
  7: DQ<11>                                  20: DQ<23>            32: DQ<6> 
  8: DQ<12>                                  21: DQ<24>            33: DQ<7> 
  9: DQ<13>                                  22: DQ<25>            34: DQ<8> 
 10: DQ<14>                                  23: DQ<26>            35: DQ<9> 
 11: DQ<15>                                  24: DQ<27>            36: LED<6> 
 12: DQ<16>                                  25: DQ<28>            37: LED<7> 
 13: DQ<17>                                 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
DQ<15>            X..XXXXXXX.....X.........X..XXXXXXX..... 17      
CTRL<12>          XX.XXXXX.......X.........X..XXXXXXX..... 16      
INT               ........................................ 0       
DQ<31>            X.XX......................X............. 4       
DQ<30>            X.XX.................................... 3       
DQ<29>            X..XXXXXXXXXXXXXXXXXXXXXXX..XXXXXXX..... 31      
DQ<28>            X..XXXXXXXXXXXXXXXXXXXXX.X..XXXXXXX..... 30      
DQ<27>            X..XXXXXXXXXXXXXXXXXXXX..X..XXXXXXX..... 29      
DQ<26>            X..XXXXXXXXXXXXXXXXXXX...X..XXXXXXX..... 28      
LED<7>            X.XX......................XX........X... 6       
LED<6>            X.XX......................X........X.... 5       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               11/29
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   6/50
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
DQ<9>                         2     FB4_1   28   DGE/I/O O          +      
(unused)                      0     FB4_2        (b)           
(unused)                      0     FB4_3        (b)           
(unused)                      0     FB4_4   29   I/O           
(unused)                      0     FB4_5   30   I/O           
DQ<8>                         2     FB4_6   32   I/O     O          +      
(unused)                      0     FB4_7   33   I/O           
(unused)                      0     FB4_8        (b)           
(unused)                      0     FB4_9        (b)           
(unused)                      0     FB4_10       (b)           
DQ<7>                         2     FB4_11  34   I/O     O          +      
(unused)                      0     FB4_12  35   I/O     I     
DQ<6>                         2     FB4_13  36   I/O     O          +      
(unused)                      0     FB4_14  37   I/O           
DQ<5>                         2     FB4_15  39   I/O     O          +      
(unused)                      0     FB4_16  40   I/O           

Signals Used by Logic in Function Block
  1: CTRL<10>               5: DQ<2>              9: DQ<6> 
  2: Counter/CurrentState   6: DQ<3>             10: DQ<7> 
  3: DQ<0>                  7: DQ<4>             11: DQ<8> 
  4: DQ<1>                  8: DQ<5>            

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
DQ<9>             XXXXXXXXXXX............................. 11      
DQ<8>             XXXXXXXXXX.............................. 10      
DQ<7>             XXXXXXXXX............................... 9       
DQ<6>             XXXXXXXX................................ 8       
DQ<5>             XXXXXXX................................. 7       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB5  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB5_1   65   I/O           
(unused)                      0     FB5_2   66   I/O           
(unused)                      0     FB5_3   67   I/O           
(unused)                      0     FB5_4        (b)           
(unused)                      0     FB5_5   68   I/O           
(unused)                      0     FB5_6        (b)           
(unused)                      0     FB5_7   70   I/O           
(unused)                      0     FB5_8        (b)           
(unused)                      0     FB5_9        (b)           
(unused)                      0     FB5_10       (b)           
(unused)                      0     FB5_11  71   I/O           
(unused)                      0     FB5_12  72   I/O           
FlashCS_n                     0     FB5_13  73   I/O     O                 
(unused)                      0     FB5_14  74   I/O           
(unused)                      0     FB5_15  76   I/O           
(unused)                      0     FB5_16       (b)           

Signals Used by Logic in Function Block

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
FlashCS_n         ........................................ 0       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB6  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               27/13
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   9/47
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB6_1   64   I/O           
DQ<25>                        2     FB6_2   63   I/O     O          +      
DQ<24>                        2     FB6_3   61   I/O     O          +      
DQ<23>                        2     FB6_4   60   I/O     O          +      
DQ<22>                        2     FB6_5   59   I/O     O          +      
DQ<21>                        2     FB6_6   58   I/O     O          +      
(unused)                      0     FB6_7        (b)           
(unused)                      0     FB6_8        (b)           
(unused)                      0     FB6_9        (b)           
(unused)                      0     FB6_10       (b)           
(unused)                      0     FB6_11       (b)           
DQ<20>                        2     FB6_12  56   I/O     O          +      
(unused)                      0     FB6_13       (b)           
DQ<19>                        2     FB6_14  55   I/O     O          +      
(unused)                      0     FB6_15       (b)           
DQ<18>                        2     FB6_16  54   I/O     O          +      

Signals Used by Logic in Function Block
  1: CTRL<10>              10: DQ<16>            19: DQ<24> 
  2: Counter/CurrentState  11: DQ<17>            20: DQ<2> 
  3: DQ<0>                 12: DQ<18>            21: DQ<3> 
  4: DQ<10>                13: DQ<19>            22: DQ<4> 
  5: DQ<11>                14: DQ<1>             23: DQ<5> 
  6: DQ<12>                15: DQ<20>            24: DQ<6> 
  7: DQ<13>                16: DQ<21>            25: DQ<7> 
  8: DQ<14>                17: DQ<22>            26: DQ<8> 
  9: DQ<15>                18: DQ<23>            27: DQ<9> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
DQ<25>            XXXXXXXXXXXXXXXXXXXXXXXXXXX............. 27      
DQ<24>            XXXXXXXXXXXXXXXXXX.XXXXXXXX............. 26      
DQ<23>            XXXXXXXXXXXXXXXXX..XXXXXXXX............. 25      
DQ<22>            XXXXXXXXXXXXXXXX...XXXXXXXX............. 24      
DQ<21>            XXXXXXXXXXXXXXX....XXXXXXXX............. 23      
DQ<20>            XXXXXXXXXXXXXX.....XXXXXXXX............. 22      
DQ<19>            XXXXXXXXXXXX.X.....XXXXXXXX............. 21      
DQ<18>            XXXXXXXXXXX..X.....XXXXXXXX............. 20      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB7  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               38/2
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   19/37
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
TX_MISO                       1     FB7_1   77   I/O     O                 
(unused)                      0     FB7_2   78   I/O           
(unused)                      0     FB7_3        (b)           
(unused)                      0     FB7_4   79   I/O           
TP_2                          0     FB7_5   80   I/O     O                 
LED<0>                        4     FB7_6   81   I/O     O              +  
(unused)                      0     FB7_7        (b)           
(unused)                      0     FB7_8        (b)           
(unused)                      0     FB7_9        (b)           
(unused)                      0     FB7_10       (b)           
LED<1>                        4     FB7_11  82   I/O     O              +  
(unused)                      0     FB7_12       (b)           
LED<2>                        4     FB7_13  85   I/O     O              +  
LED<3>                        4     FB7_14  86   I/O     O              +  
LED<4>                        4     FB7_15  87   I/O     O              +  
LED<5>                        4     FB7_16  89   I/O     O              +  

Signals Used by Logic in Function Block
  1: CTRL<10>              14: DQ<1>             27: DQ<4> 
  2: Counter/CurrentState  15: DQ<20>            28: DQ<5> 
  3: DQ<0>                 16: DQ<21>            29: DQ<6> 
  4: DQ<10>                17: DQ<22>            30: DQ<7> 
  5: DQ<11>                18: DQ<23>            31: DQ<8> 
  6: DQ<12>                19: DQ<24>            32: DQ<9> 
  7: DQ<13>                20: DQ<25>            33: LED<0> 
  8: DQ<14>                21: DQ<26>            34: LED<1> 
  9: DQ<15>                22: DQ<27>            35: LED<2> 
 10: DQ<16>                23: DQ<28>            36: LED<3> 
 11: DQ<17>                24: DQ<29>            37: LED<4> 
 12: DQ<18>                25: DQ<2>             38: LED<5> 
 13: DQ<19>                26: DQ<3>            

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
TX_MISO           ........................................ 0       
TP_2              ........................................ 0       
LED<0>            XXXXXXXXXXXXXXXXXXX.....XXXXXXXXX....... 28      
LED<1>            XXXXXXXXXXXXXXXXXXXX....XXXXXXXX.X...... 29      
LED<2>            XXXXXXXXXXXXXXXXXXXXX...XXXXXXXX..X..... 30      
LED<3>            XXXXXXXXXXXXXXXXXXXXXX..XXXXXXXX...X.... 31      
LED<4>            XXXXXXXXXXXXXXXXXXXXXXX.XXXXXXXX....X... 32      
LED<5>            XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX.....X.. 33      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB8  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               22/18
Number of function block control terms used/remaining:        2/2
Number of PLA product terms used/remaining:                   13/43
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB8_1        (b)           
DQ<17>                        2     FB8_2   53   I/O     O          +      
DQ<16>                        2     FB8_3   52   I/O     O          +      
DQ<0>                         2     FB8_4   50   I/O     O          +      
(unused)                      0     FB8_5        (b)           
DQ<1>                         2     FB8_6   49   I/O     O          +      
(unused)                      0     FB8_7        (b)           
(unused)                      0     FB8_8        (b)           
(unused)                      0     FB8_9        (b)           
(unused)                      0     FB8_10       (b)           
(unused)                      0     FB8_11       (b)           
DQ<2>                         2     FB8_12  46   I/O     O          +      
CTRL<0>                       5     FB8_13  44   I/O     O              +  
DQ<3>                         2     FB8_14  43   I/O     O          +      
(unused)                      0     FB8_15  42   I/O           
DQ<4>                         2     FB8_16  41   I/O     O          +      

Signals Used by Logic in Function Block
  1: CTRL<0>                9: DQ<12>            16: DQ<3> 
  2: CTRL<10>              10: DQ<13>            17: DQ<4> 
  3: CTRL<4>               11: DQ<14>            18: DQ<5> 
  4: CTRL<6>               12: DQ<15>            19: DQ<6> 
  5: Counter/CurrentState  13: DQ<16>            20: DQ<7> 
  6: DQ<0>                 14: DQ<1>             21: DQ<8> 
  7: DQ<10>                15: DQ<2>             22: DQ<9> 
  8: DQ<11>               

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
DQ<17>            .X..XXXXXXXXXXXXXXXXXX.................. 19      
DQ<16>            .X..XXXXXXXX.XXXXXXXXX.................. 18      
DQ<0>             .X..X................................... 2       
DQ<1>             .X..XX.................................. 3       
DQ<2>             .X..XX.......X.......................... 4       
CTRL<0>           XXXXXXXXX....XXXXXXXXX.................. 18      
DQ<3>             .X..XX.......XX......................... 5       
DQ<4>             .X..XX.......XXX........................ 6       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_CTRL0: FDCPE port map (CTRL(0),CTRL_D(0),PCLK,'0',CTRL(10),'1');
CTRL_D(0) <= ((DQ(12) AND CTRL(0) AND NOT CTRL(6))
	OR (NOT DQ(12) AND CTRL(0) AND NOT CTRL(4))
	OR (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND NOT CTRL(4))
	OR (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND NOT DQ(12) AND NOT CTRL(6)));

FDCPE_CTRL12: FDCPE port map (CTRL(12),CTRL_D(12),PCLK,CTRL(10),'0','1');
CTRL_D(12) <= (Counter/CurrentState AND DQ(12))
	XOR ((NOT Counter/CurrentState AND CTRL(12))
	OR (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11)));


Counter/Counter_Madd__add0000__and0028 <= (DQ(0) AND DQ(1) AND DQ(2) AND DQ(3) AND DQ(4) AND DQ(5) AND 
	DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND DQ(10) AND DQ(11) AND 
	DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND DQ(16) AND DQ(17) AND 
	DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND DQ(22) AND DQ(23) AND 
	DQ(24) AND DQ(25) AND DQ(26) AND DQ(27) AND DQ(28) AND DQ(29));

FDCPE_Counter/CurrentState: FDCPE port map (Counter/CurrentState,NOT '0',PCLK,CTRL(10),'0','1');

FTCPE_DQ0: FTCPE port map (DQ(0),Counter/CurrentState,PCLK,CTRL(10),'0','1');

FTCPE_DQ1: FTCPE port map (DQ(1),DQ_T(1),PCLK,CTRL(10),'0','1');
DQ_T(1) <= (Counter/CurrentState AND DQ(0));

FTCPE_DQ2: FTCPE port map (DQ(2),DQ_T(2),PCLK,CTRL(10),'0','1');
DQ_T(2) <= (Counter/CurrentState AND DQ(0) AND DQ(1));

FTCPE_DQ3: FTCPE port map (DQ(3),DQ_T(3),PCLK,CTRL(10),'0','1');
DQ_T(3) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2));

FTCPE_DQ4: FTCPE port map (DQ(4),DQ_T(4),PCLK,CTRL(10),'0','1');
DQ_T(4) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3));

FTCPE_DQ5: FTCPE port map (DQ(5),DQ_T(5),PCLK,CTRL(10),'0','1');
DQ_T(5) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4));

FTCPE_DQ6: FTCPE port map (DQ(6),DQ_T(6),PCLK,CTRL(10),'0','1');
DQ_T(6) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5));

FTCPE_DQ7: FTCPE port map (DQ(7),DQ_T(7),PCLK,CTRL(10),'0','1');
DQ_T(7) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6));

FTCPE_DQ8: FTCPE port map (DQ(8),DQ_T(8),PCLK,CTRL(10),'0','1');
DQ_T(8) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7));

FTCPE_DQ9: FTCPE port map (DQ(9),DQ_T(9),PCLK,CTRL(10),'0','1');
DQ_T(9) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8));

FTCPE_DQ10: FTCPE port map (DQ(10),DQ_T(10),PCLK,CTRL(10),'0','1');
DQ_T(10) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9));

FTCPE_DQ11: FTCPE port map (DQ(11),DQ_T(11),PCLK,CTRL(10),'0','1');
DQ_T(11) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10));

FTCPE_DQ12: FTCPE port map (DQ(12),DQ_T(12),PCLK,CTRL(10),'0','1');
DQ_T(12) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11));

FTCPE_DQ13: FTCPE port map (DQ(13),DQ_T(13),PCLK,CTRL(10),'0','1');
DQ_T(13) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12));

FTCPE_DQ14: FTCPE port map (DQ(14),DQ_T(14),PCLK,CTRL(10),'0','1');
DQ_T(14) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13));

FTCPE_DQ15: FTCPE port map (DQ(15),DQ_T(15),PCLK,CTRL(10),'0','1');
DQ_T(15) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13) AND DQ(14));

FTCPE_DQ16: FTCPE port map (DQ(16),DQ_T(16),PCLK,CTRL(10),'0','1');
DQ_T(16) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13) AND DQ(14) AND DQ(15));

FTCPE_DQ17: FTCPE port map (DQ(17),DQ_T(17),PCLK,CTRL(10),'0','1');
DQ_T(17) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND 
	DQ(16));

FTCPE_DQ18: FTCPE port map (DQ(18),DQ_T(18),PCLK,CTRL(10),'0','1');
DQ_T(18) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND 
	DQ(16) AND DQ(17));

FTCPE_DQ19: FTCPE port map (DQ(19),DQ_T(19),PCLK,CTRL(10),'0','1');
DQ_T(19) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND 
	DQ(16) AND DQ(17) AND DQ(18));

FTCPE_DQ20: FTCPE port map (DQ(20),DQ_T(20),PCLK,CTRL(10),'0','1');
DQ_T(20) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND 
	DQ(16) AND DQ(17) AND DQ(18) AND DQ(19));

FTCPE_DQ21: FTCPE port map (DQ(21),DQ_T(21),PCLK,CTRL(10),'0','1');
DQ_T(21) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND 
	DQ(16) AND DQ(17) AND DQ(18) AND DQ(19) AND DQ(20));

FTCPE_DQ22: FTCPE port map (DQ(22),DQ_T(22),PCLK,CTRL(10),'0','1');
DQ_T(22) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND 
	DQ(16) AND DQ(17) AND DQ(18) AND DQ(19) AND DQ(20) AND DQ(21));

FTCPE_DQ23: FTCPE port map (DQ(23),DQ_T(23),PCLK,CTRL(10),'0','1');
DQ_T(23) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND 
	DQ(16) AND DQ(17) AND DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND 
	DQ(22));

FTCPE_DQ24: FTCPE port map (DQ(24),DQ_T(24),PCLK,CTRL(10),'0','1');
DQ_T(24) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND 
	DQ(16) AND DQ(17) AND DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND 
	DQ(22) AND DQ(23));

FTCPE_DQ25: FTCPE port map (DQ(25),DQ_T(25),PCLK,CTRL(10),'0','1');
DQ_T(25) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND 
	DQ(16) AND DQ(17) AND DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND 
	DQ(22) AND DQ(23) AND DQ(24));

FTCPE_DQ26: FTCPE port map (DQ(26),DQ_T(26),PCLK,CTRL(10),'0','1');
DQ_T(26) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND 
	DQ(16) AND DQ(17) AND DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND 
	DQ(22) AND DQ(23) AND DQ(24) AND DQ(25));

FTCPE_DQ27: FTCPE port map (DQ(27),DQ_T(27),PCLK,CTRL(10),'0','1');
DQ_T(27) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND 
	DQ(16) AND DQ(17) AND DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND 
	DQ(22) AND DQ(23) AND DQ(24) AND DQ(25) AND DQ(26));

FTCPE_DQ28: FTCPE port map (DQ(28),DQ_T(28),PCLK,CTRL(10),'0','1');
DQ_T(28) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND 
	DQ(16) AND DQ(17) AND DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND 
	DQ(22) AND DQ(23) AND DQ(24) AND DQ(25) AND DQ(26) AND DQ(27));

FTCPE_DQ29: FTCPE port map (DQ(29),DQ_T(29),PCLK,CTRL(10),'0','1');
DQ_T(29) <= (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND 
	DQ(16) AND DQ(17) AND DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND 
	DQ(22) AND DQ(23) AND DQ(24) AND DQ(25) AND DQ(26) AND DQ(27) AND 
	DQ(28));

FTCPE_DQ30: FTCPE port map (DQ(30),DQ_T(30),PCLK,CTRL(10),'0','1');
DQ_T(30) <= (Counter/CurrentState AND 
	Counter/Counter_Madd__add0000__and0028);

FTCPE_DQ31: FTCPE port map (DQ(31),DQ_T(31),PCLK,CTRL(10),'0','1');
DQ_T(31) <= (Counter/CurrentState AND 
	Counter/Counter_Madd__add0000__and0028 AND DQ(30));


FlashCS_n <= NOT ('0');


INT <= '0';

FDCPE_LED0: FDCPE port map (LED(0),LED_D(0),PCLK,'0',CTRL(10),'1');
LED_D(0) <= (Counter/CurrentState AND NOT DQ(24))
	XOR ((NOT Counter/CurrentState AND LED(0))
	OR (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND 
	DQ(16) AND DQ(17) AND DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND 
	DQ(22) AND DQ(23)));

FDCPE_LED1: FDCPE port map (LED(1),LED_D(1),PCLK,'0',CTRL(10),'1');
LED_D(1) <= (Counter/CurrentState AND NOT DQ(25))
	XOR ((NOT Counter/CurrentState AND LED(1))
	OR (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND 
	DQ(16) AND DQ(17) AND DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND 
	DQ(22) AND DQ(23) AND DQ(24)));

FDCPE_LED2: FDCPE port map (LED(2),LED_D(2),PCLK,'0',CTRL(10),'1');
LED_D(2) <= (Counter/CurrentState AND NOT DQ(26))
	XOR ((NOT Counter/CurrentState AND LED(2))
	OR (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND 
	DQ(16) AND DQ(17) AND DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND 
	DQ(22) AND DQ(23) AND DQ(24) AND DQ(25)));

FDCPE_LED3: FDCPE port map (LED(3),LED_D(3),PCLK,'0',CTRL(10),'1');
LED_D(3) <= (Counter/CurrentState AND NOT DQ(27))
	XOR ((NOT Counter/CurrentState AND LED(3))
	OR (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND 
	DQ(16) AND DQ(17) AND DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND 
	DQ(22) AND DQ(23) AND DQ(24) AND DQ(25) AND DQ(26)));

FDCPE_LED4: FDCPE port map (LED(4),LED_D(4),PCLK,'0',CTRL(10),'1');
LED_D(4) <= (Counter/CurrentState AND NOT DQ(28))
	XOR ((NOT Counter/CurrentState AND LED(4))
	OR (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND 
	DQ(16) AND DQ(17) AND DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND 
	DQ(22) AND DQ(23) AND DQ(24) AND DQ(25) AND DQ(26) AND DQ(27)));

FDCPE_LED5: FDCPE port map (LED(5),LED_D(5),PCLK,'0',CTRL(10),'1');
LED_D(5) <= (Counter/CurrentState AND NOT DQ(29))
	XOR ((NOT Counter/CurrentState AND LED(5))
	OR (Counter/CurrentState AND DQ(0) AND DQ(1) AND DQ(2) AND 
	DQ(3) AND DQ(4) AND DQ(5) AND DQ(6) AND DQ(7) AND DQ(8) AND DQ(9) AND 
	DQ(10) AND DQ(11) AND DQ(12) AND DQ(13) AND DQ(14) AND DQ(15) AND 
	DQ(16) AND DQ(17) AND DQ(18) AND DQ(19) AND DQ(20) AND DQ(21) AND 
	DQ(22) AND DQ(23) AND DQ(24) AND DQ(25) AND DQ(26) AND DQ(27) AND 
	DQ(28)));

FDCPE_LED6: FDCPE port map (LED(6),LED_D(6),PCLK,'0',CTRL(10),'1');
LED_D(6) <= ((NOT Counter/CurrentState AND LED(6))
	OR (Counter/CurrentState AND 
	Counter/Counter_Madd__add0000__and0028 AND DQ(30))
	OR (Counter/CurrentState AND 
	NOT Counter/Counter_Madd__add0000__and0028 AND NOT DQ(30)));

FDCPE_LED7: FDCPE port map (LED(7),LED_D(7),PCLK,'0',CTRL(10),'1');
LED_D(7) <= (Counter/CurrentState AND NOT DQ(31))
	XOR ((NOT Counter/CurrentState AND LED(7))
	OR (Counter/CurrentState AND 
	Counter/Counter_Madd__add0000__and0028 AND DQ(30)));


TP_2 <= NOT ('0');


TX_MISO_I <= '0';
TX_MISO <= TX_MISO_I when TX_MISO_OE = '1' else 'Z';
TX_MISO_OE <= '0';


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C128-7-VQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13                XC2C128-7-VQ100               63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 CTRL<12>                         51 VCCIO-3.3                     
  2 DQ<15>                           52 DQ<16>                        
  3 PGND                             53 DQ<17>                        
  4 DQ<14>                           54 DQ<18>                        
  5 VCCAUX                           55 DQ<19>                        
  6 CTRL<10>                         56 DQ<20>                        
  7 DQ<13>                           57 VCC                           
  8 PGND                             58 DQ<21>                        
  9 DQ<12>                           59 DQ<22>                        
 10 PGND                             60 DQ<23>                        
 11 DQ<11>                           61 DQ<24>                        
 12 PGND                             62 GND                           
 13 PGND                             63 DQ<25>                        
 14 PGND                             64 PGND                          
 15 PGND                             65 PGND                          
 16 PGND                             66 PGND                          
 17 PGND                             67 PGND                          
 18 PGND                             68 PGND                          
 19 PGND                             69 GND                           
 20 VCCIO-3.3                        70 PGND                          
 21 GND                              71 PGND                          
 22 PCLK                             72 PGND                          
 23 DQ<10>                           73 FlashCS_n                     
 24 PGND                             74 PGND                          
 25 GND                              75 GND                           
 26 VCC                              76 PGND                          
 27 CTRL<6>                          77 TX_MISO                       
 28 DQ<9>                            78 PGND                          
 29 PGND                             79 PGND                          
 30 PGND                             80 TP_2                          
 31 GND                              81 LED<0>                        
 32 DQ<8>                            82 LED<1>                        
 33 PGND                             83 TDO                           
 34 DQ<7>                            84 GND                           
 35 CTRL<4>                          85 LED<2>                        
 36 DQ<6>                            86 LED<3>                        
 37 PGND                             87 LED<4>                        
 38 VCCIO-3.3                        88 VCCIO-3.3                     
 39 DQ<5>                            89 LED<5>                        
 40 PGND                             90 LED<6>                        
 41 DQ<4>                            91 LED<7>                        
 42 PGND                             92 DQ<26>                        
 43 DQ<3>                            93 DQ<27>                        
 44 CTRL<0>                          94 DQ<28>                        
 45 TDI                              95 DQ<29>                        
 46 DQ<2>                            96 DQ<30>                        
 47 TMS                              97 DQ<31>                        
 48 TCK                              98 VCCIO-3.3                     
 49 DQ<1>                            99 INT                           
 50 DQ<0>                           100 GND                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c128-7-VQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : GROUND
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : PULLUP
Default Voltage Standard for All Outputs    : LVCMOS33
Input Limit                                 : 32
Pterm Limit                                 : 36
