INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "E:/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_lab4_z1.cpp
   Compiling (apcc) lab4_z1.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'E:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'Natalie' on host 'molnevia-nat' (Windows NT_amd64 version 6.2) on Tue Nov 08 11:01:41 +0300 2022
INFO: [HLS 200-10] In directory 'E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.945 seconds; peak allocated memory: 2.766 MB.
   Compiling (apcc) lab4_z1_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'E:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'Natalie' on host 'molnevia-nat' (Windows NT_amd64 version 6.2) on Tue Nov 08 11:01:45 +0300 2022
INFO: [HLS 200-10] In directory 'E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 3.042 seconds; peak allocated memory: 2.320 MB.
   Compiling apatb_lab4_z1_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
----------Pass!------------ 

E:\Xilinx_trn\lab4_z1\lab4_z1\solution3\sim\verilog>set PATH= 

E:\Xilinx_trn\lab4_z1\lab4_z1\solution3\sim\verilog>call E:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_lab4_z1_top glbl -Oenable_linking_all_libraries  -prj lab4_z1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s lab4_z1 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab4_z1_top glbl -Oenable_linking_all_libraries -prj lab4_z1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s lab4_z1 -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/lab4_z1.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab4_z1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/AESL_automem_firstVector_arr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_firstVector_arr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/AESL_automem_secondVector_arr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_secondVector_arr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/AESL_automem_resultVecror_arr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_resultVecror_arr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/lab4_z1_lab4_z1_Pipeline_L1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_z1_lab4_z1_Pipeline_L1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/lab4_z1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_z1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/lab4_z1_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_z1_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/lab4_z1_mac_muladd_16s_16s_32ns_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_z1_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module lab4_z1_mac_muladd_16s_16s_32ns_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lab4_z1_mac_muladd_16s_16s_32ns_...
Compiling module xil_defaultlib.lab4_z1_mac_muladd_16s_16s_32ns_...
Compiling module xil_defaultlib.lab4_z1_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.lab4_z1_lab4_z1_Pipeline_L1
Compiling module xil_defaultlib.lab4_z1
Compiling module xil_defaultlib.AESL_automem_firstVector_arr
Compiling module xil_defaultlib.AESL_automem_secondVector_arr
Compiling module xil_defaultlib.AESL_automem_resultVecror_arr
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lab4_z1_top
Compiling module work.glbl
Built simulation snapshot lab4_z1

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lab4_z1/xsim_script.tcl
# xsim {lab4_z1} -view {{lab4_z1_dataflow_ana.wcfg}} -tclbatch {lab4_z1.tcl} -protoinst {lab4_z1.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file lab4_z1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab4_z1_top/AESL_inst_lab4_z1//AESL_inst_lab4_z1_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab4_z1_top/AESL_inst_lab4_z1/grp_lab4_z1_Pipeline_L1_fu_101/grp_lab4_z1_Pipeline_L1_fu_101_activity
Time resolution is 1 ps
open_wave_config lab4_z1_dataflow_ana.wcfg
source lab4_z1.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_lab4_z1_top/AESL_inst_lab4_z1/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinoutgroup]
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/resultVecror_arr_q0 -into $return_group -radix hex
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/resultVecror_arr_d0 -into $return_group -radix hex
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/resultVecror_arr_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/resultVecror_arr_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/resultVecror_arr_address0 -into $return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/secondVector_arr_q0 -into $return_group -radix hex
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/secondVector_arr_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/secondVector_arr_address0 -into $return_group -radix hex
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/firstVector_arr_q0 -into $return_group -radix hex
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/firstVector_arr_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/firstVector_arr_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/ap_start -into $blocksiggroup
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/ap_done -into $blocksiggroup
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/ap_idle -into $blocksiggroup
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lab4_z1_top/AESL_inst_lab4_z1/ap_clk -into $clockgroup
## save_wave_config lab4_z1.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "125000"
// RTL Simulation : 1 / 2 [100.00%] @ "585000"
// RTL Simulation : 2 / 2 [100.00%] @ "1035000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1095 ns : File "E:/Xilinx_trn/lab4_z1/lab4_z1/solution3/sim/verilog/lab4_z1.autotb.v" Line 325
## quit
INFO: [Common 17-206] Exiting xsim at Tue Nov  8 11:01:59 2022...
----------Pass!------------ 
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
