#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002c96fe1f420 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002c96fe1fc30 .scope module, "vector_sigmoid_tb" "vector_sigmoid_tb" 3 3;
 .timescale -9 -12;
P_000002c96fe1fdc0 .param/l "DATA_WIDTH" 1 3 5, +C4<00000000000000000000000000010000>;
P_000002c96fe1fdf8 .param/l "ELEMENT_COUNT" 1 3 4, +C4<00000000000000000000000000001000>;
P_000002c96fe1fe30 .param/l "HALF_Q" 1 3 45, +C4<0000000010000000>;
P_000002c96fe1fe68 .param/l "ONE_Q" 1 3 44, +C4<0000000100000000>;
P_000002c96fe1fea0 .param/l "Q_FRAC" 1 3 6, +C4<00000000000000000000000000001000>;
P_000002c96fe1fed8 .param/l "SAT_LIMIT" 1 3 7, +C4<00000000000000000000010000000000>;
v000002c96fe72dc0_0 .net "busy", 0 0, v000002c96fe72820_0;  1 drivers
v000002c96fe72e60_0 .var "clk", 0 0;
v000002c96fe72fa0_0 .var "data_in", 127 0;
v000002c96fe73fb0_0 .net "data_out", 127 0, v000002c96fe723c0_0;  1 drivers
v000002c96fe73330_0 .net "done", 0 0, v000002c96fe72780_0;  1 drivers
v000002c96fe74370_0 .var/i "errors", 31 0;
v000002c96fe74190 .array/s "expected", 7 0, 15 0;
v000002c96fe74410_0 .var/i "idx", 31 0;
v000002c96fe74a50_0 .var "rst", 0 0;
v000002c96fe74af0_0 .var "start", 0 0;
E_000002c96fe1c700 .event posedge, v000002c96fe72500_0;
E_000002c96fe1c800 .event anyedge, v000002c96fe72780_0;
S_000002c96fdc29c0 .scope module, "dut" "vector_sigmoid" 3 21, 4 12 0, S_000002c96fe1fc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 128 "data_in";
    .port_info 4 /OUTPUT 128 "data_out";
    .port_info 5 /OUTPUT 1 "busy";
    .port_info 6 /OUTPUT 1 "done";
P_000002c96fdf4d20 .param/l "DATA_WIDTH" 0 4 14, +C4<00000000000000000000000000010000>;
P_000002c96fdf4d58 .param/l "ELEMENT_COUNT" 0 4 13, +C4<00000000000000000000000000001000>;
P_000002c96fdf4d90 .param/l "INDEX_WIDTH" 1 4 43, +C4<00000000000000000000000000000011>;
P_000002c96fdf4dc8 .param/l "Q_FRAC" 0 4 15, +C4<00000000000000000000000000001000>;
v000002c96fe72820_0 .var "busy", 0 0;
v000002c96fe72320_0 .var "capture_idx", 3 0;
v000002c96fe72500_0 .net "clk", 0 0, v000002c96fe72e60_0;  1 drivers
v000002c96fe72aa0_0 .net "data_in", 127 0, v000002c96fe72fa0_0;  1 drivers
v000002c96fe723c0_0 .var "data_out", 127 0;
v000002c96fe72780_0 .var "done", 0 0;
v000002c96fe72140_0 .var "feed_idx", 3 0;
v000002c96fe72960_0 .var "feed_pending", 0 0;
v000002c96fe728c0_0 .var "processing", 0 0;
v000002c96fe72a00_0 .net "rst", 0 0, v000002c96fe74a50_0;  1 drivers
v000002c96fe73040_0 .var/s "sigmoid_in", 15 0;
v000002c96fe72b40_0 .net/s "sigmoid_out", 15 0, v000002c96fe13be0_0;  1 drivers
v000002c96fe721e0_0 .var "stage_valid", 0 0;
v000002c96fe72460_0 .net "start", 0 0, v000002c96fe74af0_0;  1 drivers
E_000002c96fe1cbc0 .event posedge, v000002c96fe72a00_0, v000002c96fe72500_0;
S_000002c96fdc2b50 .scope function.vec4.u32, "calc_clog2" "calc_clog2" 4 33, 4 33 0, S_000002c96fdc29c0;
 .timescale -9 -12;
; Variable calc_clog2 is vec4 return value of scope S_000002c96fdc2b50
v000002c96fdef690_0 .var/i "i", 31 0;
v000002c96fdef730_0 .var/i "value", 31 0;
TD_vector_sigmoid_tb.dut.calc_clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000002c96fdef730_0;
    %subi 1, 0, 32;
    %store/vec4 v000002c96fdef690_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002c96fdef690_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %retload/vec4 0; Load calc_clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to calc_clog2 (store_vec4_to_lval)
    %load/vec4 v000002c96fdef690_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002c96fdef690_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000002c96fe13870 .scope module, "shared_sigmoid" "sigmoid_approx" 4 57, 5 10 0, S_000002c96fdc29c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_in";
    .port_info 1 /OUTPUT 16 "data_out";
P_000002c96fde7ad0 .param/l "DATA_WIDTH" 0 5 11, +C4<00000000000000000000000000010000>;
P_000002c96fde7b08 .param/l "HALF_Q" 1 5 20, +C4<0000000010000000>;
P_000002c96fde7b40 .param/l "ONE_Q" 1 5 19, +C4<0000000100000000>;
P_000002c96fde7b78 .param/l "Q_FRAC" 0 5 12, +C4<00000000000000000000000000001000>;
P_000002c96fde7bb0 .param/l "SAT_LIMIT" 0 5 13, +C4<00000000000000000000010000000000>;
v000002c96fdc2ce0_0 .net/s *"_ivl_0", 17 0, L_000002c96fe73d30;  1 drivers
v000002c96fdc2d80_0 .net *"_ivl_4", 15 0, L_000002c96fe74b90;  1 drivers
L_000002c96feb0088 .functor BUFT 1, C4<000000000010000000>, C4<0>, C4<0>, C4<0>;
v000002c96fe13a00_0 .net/2s *"_ivl_6", 17 0, L_000002c96feb0088;  1 drivers
v000002c96fe13aa0_0 .net/s "approx", 17 0, L_000002c96fe744b0;  1 drivers
v000002c96fe13b40_0 .net/s "data_in", 15 0, v000002c96fe73040_0;  1 drivers
v000002c96fe13be0_0 .var/s "data_out", 15 0;
v000002c96fdf4200_0 .net/s "scaled", 17 0, L_000002c96fe73650;  1 drivers
E_000002c96fe1c840 .event anyedge, v000002c96fe13b40_0, v000002c96fe13aa0_0;
L_000002c96fe73d30 .extend/s 18, v000002c96fe73040_0;
L_000002c96fe74b90 .part L_000002c96fe73d30, 2, 16;
L_000002c96fe73650 .extend/s 18, L_000002c96fe74b90;
L_000002c96fe744b0 .arith/sum 18, L_000002c96feb0088, L_000002c96fe73650;
S_000002c96fdf42a0 .scope autofunction.vec4.u16, "get_word" "get_word" 3 40, 3 40 0, S_000002c96fe1fc30;
 .timescale -9 -12;
; Variable get_word is vec4 return value of scope S_000002c96fdf42a0
v000002c96fe726e0_0 .var/i "index", 31 0;
TD_vector_sigmoid_tb.get_word ;
    %load/vec4 v000002c96fe73fb0_0;
    %load/vec4 v000002c96fe726e0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %ret/vec4 0, 0, 16;  Assign to get_word (store_vec4_to_lval)
    %end;
S_000002c96fdf4430 .scope autotask, "set_word" "set_word" 3 34, 3 34 0, S_000002c96fe1fc30;
 .timescale -9 -12;
v000002c96fe72be0_0 .var/i "index", 31 0;
v000002c96fe72c80_0 .var/s "value", 15 0;
TD_vector_sigmoid_tb.set_word ;
    %load/vec4 v000002c96fe72c80_0;
    %load/vec4 v000002c96fe72be0_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v000002c96fe72fa0_0, 4, 16;
    %end;
S_000002c96fdf45c0 .scope autofunction.vec4.u16, "sigmoid_ref" "sigmoid_ref" 3 47, 3 47 0, S_000002c96fe1fc30;
 .timescale -9 -12;
v000002c96fe72640_0 .var/s "approx", 17 0;
v000002c96fe72f00_0 .var/s "scaled", 17 0;
; Variable sigmoid_ref is vec4 return value of scope S_000002c96fdf45c0
v000002c96fe72d20_0 .var/s "val", 15 0;
TD_vector_sigmoid_tb.sigmoid_ref ;
    %load/vec4 v000002c96fe72d20_0;
    %pad/s 32;
    %cmpi/s 1024, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.2, 5;
    %pushi/vec4 256, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to sigmoid_ref (store_vec4_to_lval)
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000002c96fe72d20_0;
    %pad/s 32;
    %cmpi/s 4294966272, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.4, 5;
    %pushi/vec4 0, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to sigmoid_ref (store_vec4_to_lval)
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000002c96fe72d20_0;
    %pad/s 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v000002c96fe72f00_0, 0, 18;
    %pushi/vec4 128, 0, 18;
    %load/vec4 v000002c96fe72f00_0;
    %add;
    %store/vec4 v000002c96fe72640_0, 0, 18;
    %load/vec4 v000002c96fe72640_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.6, 5;
    %pushi/vec4 0, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to sigmoid_ref (store_vec4_to_lval)
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v000002c96fe72640_0;
    %cmpi/s 256, 0, 18;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.8, 5;
    %pushi/vec4 256, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to sigmoid_ref (store_vec4_to_lval)
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v000002c96fe72640_0;
    %parti/s 16, 0, 2;
    %ret/vec4 0, 0, 16;  Assign to sigmoid_ref (store_vec4_to_lval)
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
    %end;
    .scope S_000002c96fe13870;
T_4 ;
    %wait E_000002c96fe1c840;
    %load/vec4 v000002c96fe13b40_0;
    %pad/s 32;
    %cmpi/s 1024, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.0, 5;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000002c96fe13be0_0, 0, 16;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002c96fe13b40_0;
    %pad/s 32;
    %cmpi/s 4294966272, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002c96fe13be0_0, 0, 16;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002c96fe13aa0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.4, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002c96fe13be0_0, 0, 16;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000002c96fe13aa0_0;
    %cmpi/s 256, 0, 18;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.6, 5;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000002c96fe13be0_0, 0, 16;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000002c96fe13aa0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000002c96fe13be0_0, 0, 16;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002c96fdc29c0;
T_5 ;
    %end;
    .thread T_5;
    .scope S_000002c96fdc29c0;
T_6 ;
    %wait E_000002c96fe1cbc0;
    %load/vec4 v000002c96fe72a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c96fe72820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c96fe72780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c96fe728c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c96fe721e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c96fe72960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c96fe72140_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c96fe72320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002c96fe73040_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v000002c96fe723c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c96fe72780_0, 0;
    %load/vec4 v000002c96fe72460_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v000002c96fe728c0_0;
    %nor/r;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c96fe728c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c96fe72820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c96fe721e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002c96fe72320_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002c96fe72140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c96fe72960_0, 0;
    %load/vec4 v000002c96fe72aa0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000002c96fe73040_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000002c96fe728c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v000002c96fe721e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v000002c96fe72b40_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000002c96fe72320_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000002c96fe723c0_0, 4, 5;
    %load/vec4 v000002c96fe72320_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c96fe728c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c96fe72820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c96fe72780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c96fe721e0_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v000002c96fe72320_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002c96fe72320_0, 0;
T_6.10 ;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c96fe721e0_0, 0;
T_6.8 ;
    %load/vec4 v000002c96fe72960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.13, 9;
    %load/vec4 v000002c96fe721e0_0;
    %and;
T_6.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v000002c96fe72aa0_0;
    %load/vec4 v000002c96fe72140_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %part/u 16;
    %assign/vec4 v000002c96fe73040_0, 0;
    %load/vec4 v000002c96fe72140_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c96fe72960_0, 0;
    %jmp T_6.15;
T_6.14 ;
    %load/vec4 v000002c96fe72140_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002c96fe72140_0, 0;
T_6.15 ;
T_6.11 ;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c96fe72820_0, 0;
T_6.6 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002c96fe1fc30;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c96fe72e60_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000002c96fe1fc30;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v000002c96fe72e60_0;
    %inv;
    %store/vec4 v000002c96fe72e60_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000002c96fe1fc30;
T_9 ;
    %vpi_call/w 3 74 "$dumpfile", "vcd/vector_sigmoid_tb.vcd" {0 0 0};
    %vpi_call/w 3 75 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002c96fe1fc30 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c96fe72e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c96fe74a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c96fe74af0_0, 0, 1;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v000002c96fe72fa0_0, 0, 128;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c96fe74370_0, 0, 32;
    %pushi/vec4 4, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002c96fe1c700;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c96fe74a50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c96fe74410_0, 0, 32;
T_9.2 ;
    %load/vec4 v000002c96fe74410_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.3, 5;
    %alloc S_000002c96fdf4430;
    %load/vec4 v000002c96fe74410_0;
    %store/vec4 v000002c96fe72be0_0, 0, 32;
    %load/vec4 v000002c96fe74410_0;
    %muli 64, 0, 32;
    %subi 256, 0, 32;
    %pad/s 16;
    %store/vec4 v000002c96fe72c80_0, 0, 16;
    %fork TD_vector_sigmoid_tb.set_word, S_000002c96fdf4430;
    %join;
    %free S_000002c96fdf4430;
    %alloc S_000002c96fdf45c0;
    %load/vec4 v000002c96fe74410_0;
    %muli 64, 0, 32;
    %subi 256, 0, 32;
    %store/vec4 v000002c96fe72d20_0, 0, 16;
    %callf/vec4 TD_vector_sigmoid_tb.sigmoid_ref, S_000002c96fdf45c0;
    %free S_000002c96fdf45c0;
    %ix/getv/s 4, v000002c96fe74410_0;
    %store/vec4a v000002c96fe74190, 4, 0;
    %load/vec4 v000002c96fe74410_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c96fe74410_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %wait E_000002c96fe1c700;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c96fe74af0_0, 0, 1;
    %wait E_000002c96fe1c700;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c96fe74af0_0, 0, 1;
T_9.4 ;
    %load/vec4 v000002c96fe73330_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.5, 6;
    %wait E_000002c96fe1c800;
    %jmp T_9.4;
T_9.5 ;
    %wait E_000002c96fe1c700;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c96fe74410_0, 0, 32;
T_9.6 ;
    %load/vec4 v000002c96fe74410_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.7, 5;
    %alloc S_000002c96fdf42a0;
    %load/vec4 v000002c96fe74410_0;
    %store/vec4 v000002c96fe726e0_0, 0, 32;
    %callf/vec4 TD_vector_sigmoid_tb.get_word, S_000002c96fdf42a0;
    %free S_000002c96fdf42a0;
    %ix/getv/s 4, v000002c96fe74410_0;
    %load/vec4a v000002c96fe74190, 4;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %alloc S_000002c96fdf42a0;
    %load/vec4 v000002c96fe74410_0;
    %store/vec4 v000002c96fe726e0_0, 0, 32;
    %callf/vec4 TD_vector_sigmoid_tb.get_word, S_000002c96fdf42a0;
    %free S_000002c96fdf42a0;
    %vpi_call/w 3 101 "$display", "[TB] Mismatch idx %0d: expected %0d, got %0d", v000002c96fe74410_0, &A<v000002c96fe74190, v000002c96fe74410_0 >, S<0,vec4,s16> {1 0 0};
    %load/vec4 v000002c96fe74370_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c96fe74370_0, 0, 32;
T_9.8 ;
    %load/vec4 v000002c96fe74410_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c96fe74410_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
    %load/vec4 v000002c96fe74370_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_call/w 3 107 "$display", "[TB] PASS: vector_sigmoid outputs match reference" {0 0 0};
    %jmp T_9.11;
T_9.10 ;
    %vpi_call/w 3 109 "$display", "[TB] FAIL: %0d mismatches detected", v000002c96fe74370_0 {0 0 0};
    %vpi_call/w 3 110 "$fatal" {0 0 0};
T_9.11 ;
    %delay 20000, 0;
    %vpi_call/w 3 114 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "tb/vector_sigmoid_tb.v";
    "src/interfaces/vector_sigmoid.v";
    "src/interfaces/sigmoid_approx.v";
