 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MD4
Version: O-2018.06
Date   : Wed Aug 30 14:24:43 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: message[259]
              (input port clocked by clk)
  Endpoint: B_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MD4                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  message[259] (in)                        0.01       5.51 f
  U716/Y (OAI2BB2X4)                       0.17       5.68 f
  U657/Y (NOR4X8)                          0.23       5.91 r
  U389/Y (NAND2X8)                         0.10       6.00 f
  C0/b[3] (CSA_0)                          0.00       6.00 f
  C0/U124/CO (ACHCINX2)                    0.29       6.29 f
  C0/co[4] (CSA_0)                         0.00       6.29 f
  C1/ci[4] (CSA_1)                         0.00       6.29 f
  C1/U34/Y (INVX4)                         0.14       6.43 r
  C1/U16/Y (CLKXOR2X8)                     0.25       6.68 r
  C1/s[4] (CSA_1)                          0.00       6.68 r
  add_129/A[4] (MD4_DW01_add_9)            0.00       6.68 r
  add_129/U403/Y (NOR2X8)                  0.08       6.76 f
  add_129/U630/Y (NOR2X4)                  0.12       6.88 r
  add_129/U315/Y (AOI21X4)                 0.12       7.01 f
  add_129/U274/Y (OAI21X4)                 0.21       7.21 r
  add_129/U570/Y (INVX6)                   0.09       7.30 f
  add_129/U678/Y (BUFX20)                  0.15       7.45 f
  add_129/U641/Y (OAI21X4)                 0.13       7.58 r
  add_129/U640/Y (XOR2X4)                  0.18       7.76 f
  add_129/SUM[14] (MD4_DW01_add_9)         0.00       7.76 f
  R0/n[14] (ROTATE)                        0.00       7.76 f
  R0/U382/Y (NOR2BX4)                      0.18       7.95 f
  R0/U620/Y (NOR2X8)                       0.09       8.04 r
  R0/U588/Y (OAI221X4)                     0.34       8.37 f
  R0/U107/Y (OAI221X4)                     0.49       8.86 r
  R0/U489/Y (NAND4X4)                      0.10       8.96 f
  R0/out[1] (ROTATE)                       0.00       8.96 f
  U513/Y (OAI2BB2X4)                       0.16       9.13 f
  B_reg[1]/D (DFFRHQX8)                    0.00       9.13 f
  data arrival time                                   9.13

  clock clk (rise edge)                    8.00       8.00
  clock network delay (ideal)              0.50       8.50
  clock uncertainty                       -0.10       8.40
  B_reg[1]/CK (DFFRHQX8)                   0.00       8.40 r
  library setup time                      -0.14       8.26
  data required time                                  8.26
  -----------------------------------------------------------
  data required time                                  8.26
  data arrival time                                  -9.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.86


1
