#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0-4-ga682e13)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2449b90 .scope module, "testSpi" "testSpi" 2 125;
 .timescale 0 0;
v0x246eff0_0 .var "clk", 0 0;
v0x246f1c0_0 .var "cs_pin", 0 0;
v0x246f260_0 .var "fault_pin", 0 0;
o0x7fb3ed35d098 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x246f390_0 .net "leds", 3 0, o0x7fb3ed35d098;  0 drivers
v0x246f430_0 .net "miso_pin", 0 0, L_0x246f9d0;  1 drivers
v0x246f4d0_0 .var "mosi_pin", 0 0;
v0x246f5c0_0 .var "sclk_pin", 0 0;
S_0x244b480 .scope module, "spi" "spiMemory" 2 131, 2 14 0, S_0x2449b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sclk_pin"
    .port_info 2 /INPUT 1 "cs_pin"
    .port_info 3 /OUTPUT 1 "miso_pin"
    .port_info 4 /INPUT 1 "mosi_pin"
    .port_info 5 /INPUT 1 "fault_pin"
    .port_info 6 /OUTPUT 4 "leds"
v0x246def0_0 .net "ADDR_WE", 0 0, v0x246c000_0;  1 drivers
o0x7fb3ed35cb88 .functor BUFZ 1, C4<z>; HiZ drive
v0x246e000_0 .net "CS_conditioned", 0 0, o0x7fb3ed35cb88;  0 drivers
v0x246e0c0_0 .net "DM_WE", 0 0, v0x246c1b0_0;  1 drivers
v0x246e1b0_0 .net "MISO_BUFF", 0 0, v0x246c280_0;  1 drivers
v0x246e2a0_0 .net "MOSI_conditioned", 0 0, v0x24695b0_0;  1 drivers
v0x246e3e0_0 .net "ParallelOut", 7 0, L_0x246f790;  1 drivers
RS_0x7fb3ed35c0d8 .resolv tri, v0x2468570_0, v0x246a470_0;
v0x246e480_0 .net8 "SCLK_neeg", 0 0, RS_0x7fb3ed35c0d8;  2 drivers
RS_0x7fb3ed35c138 .resolv tri, v0x2468740_0, v0x246a600_0;
v0x246e520_0 .net8 "SCLK_poeg", 0 0, RS_0x7fb3ed35c138;  2 drivers
v0x246e650_0 .net "SR_WE", 0 0, v0x246c350_0;  1 drivers
v0x246e780_0 .net "Serial_out", 0 0, L_0x246f660;  1 drivers
v0x246e820_0 .net "address_out", 7 0, v0x246ae30_0;  1 drivers
v0x246e8c0_0 .net "clk", 0 0, v0x246eff0_0;  1 drivers
v0x246e960_0 .net "cs_pin", 0 0, v0x246f1c0_0;  1 drivers
v0x246ea00_0 .net "dff_out", 0 0, v0x246b5e0_0;  1 drivers
v0x246eaa0_0 .net "fault_pin", 0 0, v0x246f260_0;  1 drivers
v0x246eb40_0 .net "leds", 3 0, o0x7fb3ed35d098;  alias, 0 drivers
v0x246ebe0_0 .net "memory_out", 7 0, v0x246d0c0_0;  1 drivers
v0x246ed90_0 .net "miso_pin", 0 0, L_0x246f9d0;  alias, 1 drivers
v0x246ee30_0 .net "mosi_pin", 0 0, v0x246f4d0_0;  1 drivers
v0x246eed0_0 .net "sclk_pin", 0 0, v0x246f5c0_0;  1 drivers
L_0x246f890 .part L_0x246f790, 0, 1;
L_0x246f930 .part v0x246ae30_0, 0, 7;
S_0x2445380 .scope module, "CS" "inputconditioner_breakable" 2 62, 3 8 0, S_0x244b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /INPUT 1 "fault_pin"
    .port_info 3 /OUTPUT 1 "conditioned"
    .port_info 4 /OUTPUT 1 "positiveedge"
    .port_info 5 /OUTPUT 1 "negativeedge"
P_0x24354e0 .param/l "counterwidth" 0 3 18, +C4<00000000000000000000000000000011>;
P_0x2435520 .param/l "waittime" 0 3 19, +C4<00000000000000000000000000000011>;
v0x244aa10_0 .net "clk", 0 0, v0x246eff0_0;  alias, 1 drivers
v0x2468300_0 .var "conditioned", 0 0;
v0x24683c0_0 .var "counter", 2 0;
v0x24684b0_0 .net "fault_pin", 0 0, v0x246f260_0;  alias, 1 drivers
v0x2468570_0 .var "negativeedge", 0 0;
v0x2468680_0 .net "noisysignal", 0 0, v0x246f5c0_0;  alias, 1 drivers
v0x2468740_0 .var "positiveedge", 0 0;
v0x2468800_0 .var "synchronizer0", 0 0;
v0x24688c0_0 .var "synchronizer1", 0 0;
E_0x244b650 .event posedge, v0x244aa10_0;
S_0x2468b10 .scope module, "MISObuffer" "MISObuffer" 2 119, 4 5 0, S_0x244b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /OUTPUT 1 "q"
o0x7fb3ed35c2e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x2468d00_0 name=_s0
v0x2468e00_0 .net "d", 0 0, L_0x246f660;  alias, 1 drivers
v0x2468ec0_0 .net "enable", 0 0, v0x246c280_0;  alias, 1 drivers
v0x2468f60_0 .net "q", 0 0, L_0x246f9d0;  alias, 1 drivers
L_0x246f9d0 .functor MUXZ 1, o0x7fb3ed35c2e8, L_0x246f660, v0x246c280_0, C4<>;
S_0x24690a0 .scope module, "MOSI" "inputconditioner_breakable" 2 42, 3 8 0, S_0x244b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /INPUT 1 "fault_pin"
    .port_info 3 /OUTPUT 1 "conditioned"
    .port_info 4 /OUTPUT 1 "positiveedge"
    .port_info 5 /OUTPUT 1 "negativeedge"
P_0x24692a0 .param/l "counterwidth" 0 3 18, +C4<00000000000000000000000000000011>;
P_0x24692e0 .param/l "waittime" 0 3 19, +C4<00000000000000000000000000000011>;
v0x24694e0_0 .net "clk", 0 0, v0x246eff0_0;  alias, 1 drivers
v0x24695b0_0 .var "conditioned", 0 0;
v0x2469650_0 .var "counter", 2 0;
v0x2469720_0 .net "fault_pin", 0 0, v0x246f260_0;  alias, 1 drivers
v0x24697f0_0 .var "negativeedge", 0 0;
v0x24698e0_0 .net "noisysignal", 0 0, v0x246f4d0_0;  alias, 1 drivers
v0x24699a0_0 .var "positiveedge", 0 0;
v0x2469a60_0 .var "synchronizer0", 0 0;
v0x2469b20_0 .var "synchronizer1", 0 0;
S_0x2469d70 .scope module, "SCLK" "inputconditioner_breakable" 2 52, 3 8 0, S_0x244b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /INPUT 1 "fault_pin"
    .port_info 3 /OUTPUT 1 "conditioned"
    .port_info 4 /OUTPUT 1 "positiveedge"
    .port_info 5 /OUTPUT 1 "negativeedge"
P_0x2469ef0 .param/l "counterwidth" 0 3 18, +C4<00000000000000000000000000000011>;
P_0x2469f30 .param/l "waittime" 0 3 19, +C4<00000000000000000000000000000011>;
v0x246a180_0 .net "clk", 0 0, v0x246eff0_0;  alias, 1 drivers
v0x246a220_0 .var "conditioned", 0 0;
v0x246a2c0_0 .var "counter", 2 0;
v0x246a380_0 .net "fault_pin", 0 0, v0x246f260_0;  alias, 1 drivers
v0x246a470_0 .var "negativeedge", 0 0;
v0x246a560_0 .net "noisysignal", 0 0, v0x246f5c0_0;  alias, 1 drivers
v0x246a600_0 .var "positiveedge", 0 0;
v0x246a6d0_0 .var "synchronizer0", 0 0;
v0x246a770_0 .var "synchronizer1", 0 0;
S_0x246a980 .scope module, "addresslatch" "addresslatch" 2 103, 5 1 0, S_0x244b480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "q"
    .port_info 1 /INPUT 8 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x246ab50 .param/l "W" 0 5 2, +C4<00000000000000000000000000001000>;
v0x246ac90_0 .net "clk", 0 0, v0x246eff0_0;  alias, 1 drivers
v0x246ad50_0 .net "d", 7 0, L_0x246f790;  alias, 1 drivers
v0x246ae30_0 .var "q", 7 0;
v0x246af20_0 .net "wrenable", 0 0, v0x246c000_0;  alias, 1 drivers
S_0x246b090 .scope module, "dff" "dff" 2 111, 6 5 0, S_0x244b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /OUTPUT 1 "q"
v0x246b2d0_0 .net "clk", 0 0, v0x246eff0_0;  alias, 1 drivers
v0x246b420_0 .net "d", 0 0, L_0x246f660;  alias, 1 drivers
v0x246b510_0 .net8 "enable", 0 0, RS_0x7fb3ed35c0d8;  alias, 2 drivers
v0x246b5e0_0 .var "q", 0 0;
S_0x246b6c0 .scope module, "fsm" "finitestatemachine_breakable" 2 83, 7 4 0, S_0x244b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cs"
    .port_info 1 /INPUT 1 "sclk"
    .port_info 2 /INPUT 1 "rw"
    .port_info 3 /INPUT 1 "fault_pin"
    .port_info 4 /OUTPUT 1 "MISO_BUFF"
    .port_info 5 /OUTPUT 1 "DM_WE"
    .port_info 6 /OUTPUT 1 "ADDR_WE"
    .port_info 7 /OUTPUT 1 "SR_WE"
P_0x246b890 .param/l "STATE_Done" 1 7 26, +C4<00000000000000000000000000000111>;
P_0x246b8d0 .param/l "STATE_Get" 1 7 19, +C4<00000000000000000000000000000000>;
P_0x246b910 .param/l "STATE_Got" 1 7 20, +C4<00000000000000000000000000000001>;
P_0x246b950 .param/l "STATE_Read1" 1 7 21, +C4<00000000000000000000000000000010>;
P_0x246b990 .param/l "STATE_Read2" 1 7 22, +C4<00000000000000000000000000000011>;
P_0x246b9d0 .param/l "STATE_Read3" 1 7 23, +C4<00000000000000000000000000000100>;
P_0x246ba10 .param/l "STATE_Write1" 1 7 24, +C4<00000000000000000000000000000101>;
P_0x246ba50 .param/l "STATE_Write2" 1 7 25, +C4<00000000000000000000000000000110>;
v0x246c000_0 .var "ADDR_WE", 0 0;
v0x246c0f0_0 .var "CurrentState", 2 0;
v0x246c1b0_0 .var "DM_WE", 0 0;
v0x246c280_0 .var "MISO_BUFF", 0 0;
v0x246c350_0 .var "SR_WE", 0 0;
v0x246c440_0 .var "counter", 3 0;
v0x246c520_0 .net "cs", 0 0, o0x7fb3ed35cb88;  alias, 0 drivers
o0x7fb3ed35cbb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x246c5e0_0 .net "fault_pin", 0 0, o0x7fb3ed35cbb8;  0 drivers
v0x246c6a0_0 .net "rw", 0 0, L_0x246f890;  1 drivers
v0x246c7f0_0 .net8 "sclk", 0 0, RS_0x7fb3ed35c138;  alias, 2 drivers
E_0x244a500 .event posedge, v0x2468740_0;
S_0x246c9e0 .scope module, "memory" "datamemory" 2 94, 8 8 0, S_0x244b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "dataOut"
    .port_info 2 /INPUT 7 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 8 "dataIn"
P_0x246cb60 .param/l "addresswidth" 0 8 10, +C4<00000000000000000000000000000111>;
P_0x246cba0 .param/l "depth" 0 8 11, +C4<00000000000000000000000010000000>;
P_0x246cbe0 .param/l "width" 0 8 12, +C4<00000000000000000000000000001000>;
v0x246ce60_0 .net "address", 6 0, L_0x246f930;  1 drivers
v0x246cf00_0 .net "clk", 0 0, v0x246eff0_0;  alias, 1 drivers
v0x246cfc0_0 .net "dataIn", 7 0, L_0x246f790;  alias, 1 drivers
v0x246d0c0_0 .var "dataOut", 7 0;
v0x246d160 .array "memory", 0 127, 7 0;
v0x246d270_0 .net "writeEnable", 0 0, v0x246c1b0_0;  alias, 1 drivers
S_0x246d3c0 .scope module, "shiftregister" "shiftregister" 2 72, 9 9 0, S_0x244b480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x246ab00 .param/l "width" 0 9 10, +C4<00000000000000000000000000001000>;
L_0x246f790 .functor BUFZ 8, v0x246dd50_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x246d760_0 .net "clk", 0 0, v0x246eff0_0;  alias, 1 drivers
v0x246d820_0 .net "parallelDataIn", 7 0, v0x246d0c0_0;  alias, 1 drivers
v0x246d910_0 .net "parallelDataOut", 7 0, L_0x246f790;  alias, 1 drivers
v0x246da30_0 .net "parallelLoad", 0 0, v0x246c350_0;  alias, 1 drivers
v0x246dad0_0 .net8 "peripheralClkEdge", 0 0, RS_0x7fb3ed35c138;  alias, 2 drivers
v0x246dbc0_0 .net "serialDataIn", 0 0, v0x24695b0_0;  alias, 1 drivers
v0x246dc60_0 .net "serialDataOut", 0 0, L_0x246f660;  alias, 1 drivers
v0x246dd50_0 .var "shiftregistermem", 7 0;
L_0x246f660 .part v0x246dd50_0, 7, 1;
    .scope S_0x24690a0;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2469650_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x24690a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2469a60_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x24690a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2469b20_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x24690a0;
T_3 ;
    %wait E_0x244b650;
    %load/vec4 v0x2469720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24699a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24699a0_0, 0;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24697f0_0, 0;
    %load/vec4 v0x24695b0_0;
    %load/vec4 v0x2469b20_0;
    %cmp/e;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2469650_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x2469650_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2469650_0, 0;
    %load/vec4 v0x2469b20_0;
    %assign/vec4 v0x24695b0_0, 0;
    %load/vec4 v0x2469720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24699a0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x2469b20_0;
    %assign/vec4 v0x24699a0_0, 0;
T_3.7 ;
    %load/vec4 v0x2469b20_0;
    %nor/r;
    %assign/vec4 v0x24697f0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x2469650_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x2469650_0, 0;
T_3.5 ;
T_3.3 ;
    %load/vec4 v0x24698e0_0;
    %assign/vec4 v0x2469a60_0, 0;
    %load/vec4 v0x2469a60_0;
    %assign/vec4 v0x2469b20_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x2469d70;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x246a2c0_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0x2469d70;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246a6d0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x2469d70;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246a770_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x2469d70;
T_7 ;
    %wait E_0x244b650;
    %load/vec4 v0x246a380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x246a600_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x246a600_0, 0;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x246a470_0, 0;
    %load/vec4 v0x246a220_0;
    %load/vec4 v0x246a770_0;
    %cmp/e;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x246a2c0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x246a2c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x246a2c0_0, 0;
    %load/vec4 v0x246a770_0;
    %assign/vec4 v0x246a220_0, 0;
    %load/vec4 v0x246a380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x246a600_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x246a770_0;
    %assign/vec4 v0x246a600_0, 0;
T_7.7 ;
    %load/vec4 v0x246a770_0;
    %nor/r;
    %assign/vec4 v0x246a470_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x246a2c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x246a2c0_0, 0;
T_7.5 ;
T_7.3 ;
    %load/vec4 v0x246a560_0;
    %assign/vec4 v0x246a6d0_0, 0;
    %load/vec4 v0x246a6d0_0;
    %assign/vec4 v0x246a770_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x2445380;
T_8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x24683c0_0, 0, 3;
    %end;
    .thread T_8;
    .scope S_0x2445380;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2468800_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x2445380;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24688c0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x2445380;
T_11 ;
    %wait E_0x244b650;
    %load/vec4 v0x24684b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2468740_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2468740_0, 0;
T_11.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2468570_0, 0;
    %load/vec4 v0x2468300_0;
    %load/vec4 v0x24688c0_0;
    %cmp/e;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x24683c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x24683c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x24683c0_0, 0;
    %load/vec4 v0x24688c0_0;
    %assign/vec4 v0x2468300_0, 0;
    %load/vec4 v0x24684b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2468740_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x24688c0_0;
    %assign/vec4 v0x2468740_0, 0;
T_11.7 ;
    %load/vec4 v0x24688c0_0;
    %nor/r;
    %assign/vec4 v0x2468570_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x24683c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x24683c0_0, 0;
T_11.5 ;
T_11.3 ;
    %load/vec4 v0x2468680_0;
    %assign/vec4 v0x2468800_0, 0;
    %load/vec4 v0x2468800_0;
    %assign/vec4 v0x24688c0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x246d3c0;
T_12 ;
    %wait E_0x244b650;
    %load/vec4 v0x246da30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x246d820_0;
    %assign/vec4 v0x246dd50_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x246dad0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x246dd50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x246dd50_0, 0;
    %load/vec4 v0x246dbc0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x246dd50_0, 4, 5;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x246b6c0;
T_13 ;
    %wait E_0x244a500;
    %load/vec4 v0x246c520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x246c0f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x246c440_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x246c280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x246c1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x246c000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x246c350_0, 0;
    %load/vec4 v0x246c0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.2 ;
    %load/vec4 v0x246c440_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_13.11, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x246c0f0_0, 0;
    %jmp T_13.12;
T_13.11 ;
    %load/vec4 v0x246c440_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x246c440_0, 0;
T_13.12 ;
    %jmp T_13.10;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x246c440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x246c000_0, 0;
    %load/vec4 v0x246c6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.13, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x246c0f0_0, 0;
    %jmp T_13.14;
T_13.13 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x246c0f0_0, 0;
T_13.14 ;
    %jmp T_13.10;
T_13.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x246c0f0_0, 0;
    %jmp T_13.10;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x246c350_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x246c0f0_0, 0;
    %jmp T_13.10;
T_13.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x246c280_0, 0;
    %load/vec4 v0x246c440_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_13.15, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x246c0f0_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0x246c440_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x246c440_0, 0;
T_13.16 ;
    %jmp T_13.10;
T_13.7 ;
    %load/vec4 v0x246c440_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_13.17, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x246c0f0_0, 0;
    %jmp T_13.18;
T_13.17 ;
    %load/vec4 v0x246c440_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x246c440_0, 0;
T_13.18 ;
    %jmp T_13.10;
T_13.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x246c1b0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x246c0f0_0, 0;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v0x246c5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.19, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x246c440_0, 0;
    %jmp T_13.20;
T_13.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x246c440_0, 0;
T_13.20 ;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x246c9e0;
T_14 ;
    %wait E_0x244b650;
    %load/vec4 v0x246d270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x246cfc0_0;
    %load/vec4 v0x246ce60_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x246d160, 0, 4;
T_14.0 ;
    %load/vec4 v0x246ce60_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x246d160, 4;
    %assign/vec4 v0x246d0c0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x246a980;
T_15 ;
    %wait E_0x244b650;
    %load/vec4 v0x246af20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x246ad50_0;
    %assign/vec4 v0x246ae30_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x246b090;
T_16 ;
    %wait E_0x244b650;
    %load/vec4 v0x246b510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x246b420_0;
    %assign/vec4 v0x246b5e0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x2449b90;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246eff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x246f5c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x246eff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246f1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x246f5c0_0, 0, 1;
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "../verilog/spimemory.v";
    "../verilog/breakables/inputconditioner_breakable.v";
    "../verilog/MISObuffer.v";
    "../verilog/addresslatch.v";
    "../verilog/dff.v";
    "../verilog/breakables/finitestatemachine_breakable.v";
    "../verilog/datamemory.v";
    "../verilog/shiftregister.v";
