==39572== Cachegrind, a cache and branch-prediction profiler
==39572== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39572== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39572== Command: ./sift .
==39572== 
--39572-- warning: L3 cache found, using its data for the LL simulation.
--39572-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39572-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39572== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39572== (see section Limitations in user manual)
==39572== NOTE: further instances of this message will not be shown
==39572== 
==39572== I   refs:      3,167,698,658
==39572== I1  misses:            1,821
==39572== LLi misses:            1,817
==39572== I1  miss rate:          0.00%
==39572== LLi miss rate:          0.00%
==39572== 
==39572== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39572== D1  misses:        3,921,280  (  2,165,726 rd   +   1,755,554 wr)
==39572== LLd misses:        3,876,073  (  2,123,665 rd   +   1,752,408 wr)
==39572== D1  miss rate:           0.4% (        0.3%     +         0.6%  )
==39572== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39572== 
==39572== LL refs:           3,923,101  (  2,167,547 rd   +   1,755,554 wr)
==39572== LL misses:         3,877,890  (  2,125,482 rd   +   1,752,408 wr)
==39572== LL miss rate:            0.1% (        0.1%     +         0.6%  )
