module and_3bit (output [2:0] Y, input [2:0] A, input [2:0] B);
	and and1(Y[0], A[0], B[0]);
	and and2(Y[1], A[1], B[1]);
	and and3(Y[2], A[2], B[2]);
endmodule