# 4.8 çŸ­ãƒãƒ£ãƒãƒ«MOSã®é™ç•Œã¨FinFETæ§‹é€   
# 4.8 Scaling Limits of Short-Channel MOS and FinFET Architecture

æœ¬ç¯€ã§ã¯ã€ãƒ—ãƒ¬ãƒ¼ãƒŠå‹MOSFETã«ãŠã‘ã‚‹å¾®ç´°åŒ–ã®é™ç•Œã¨ã€ãã‚Œã‚’ä¹—ã‚Šè¶Šãˆã‚‹æ–°æ§‹é€ ã¨ã—ã¦ã®**FinFETï¼ˆãƒ•ã‚£ãƒ³å‹MOSï¼‰**ã«ã¤ã„ã¦å­¦ã³ã¾ã™ã€‚  
è¨­è¨ˆä¸Šã®åˆ¶ç´„ã€SCEã‚„ãƒ‘ãƒ³ãƒã‚¹ãƒ«ãƒ¼ã€ãƒªãƒ¼ã‚¯é›»æµãªã©ã®å•é¡ŒãŒãƒ—ãƒ¬ãƒ¼ãƒŠæ§‹é€ ã®é™ç•Œã‚’ç¤ºã™ä¸­ã€FinFETãŒ**ä¸‰æ¬¡å…ƒçš„ãªã‚²ãƒ¼ãƒˆåˆ¶å¾¡ã«ã‚ˆã£ã¦ã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°ã®å»¶å‘½**ã‚’å®Ÿç¾ã—ã¦ããŸæµã‚Œã‚’ç†è§£ã—ã¾ã™ã€‚

---

## ğŸ”¹ ãƒ—ãƒ¬ãƒ¼ãƒŠMOSã®ã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°é™ç•Œ  
### â–«ï¸ Scaling Limits of Planar MOSFETs

| é™ç•Œè¦å›  | å†…å®¹ |
|----------|------|
| SCEã®é¡•åœ¨åŒ– | Vth Roll-Off, DIBL, SSã®æ‚ªåŒ– |
| ãƒªãƒ¼ã‚¯é›»æµã®æ€¥å¢— | ã‚ªãƒ•é›»æµãŒé«˜ã¾ã‚Šã€ã‚¹ã‚¿ãƒ³ãƒã‚¤é›»åŠ›å¢—åŠ  |
| ã‚²ãƒ¼ãƒˆåˆ¶å¾¡ã®å–ªå¤± | ãƒãƒ£ãƒãƒ«é•·æ–¹å‘ã ã‘ã§ã¯åˆ¶å¾¡å›°é›£ |
| è£½é€ å¤‰å‹•ã®å¢—åŠ  | Lã€Toxã€Vthã®ã°ã‚‰ã¤ããŒè‡´å‘½çš„ã« |

> As gate length scales down to sub-30nm, planar MOSFETs suffer from SCE, high leakage, and poor gate controlâ€”posing fundamental limits.

---

## ğŸ”¹ FinFETæ§‹é€ ã¨ã¯  
### â–«ï¸ What is a FinFET?

```
[å›³æŒ¿å…¥äºˆå®šï¼šFinFETæ§‹é€ æ–­é¢å›³ï¼ˆFin, Gate wrap, Source/Drainï¼‰]
```

- **ãƒãƒ£ãƒãƒ«é ˜åŸŸã‚’å‚ç›´ã«ç«‹ã¡ä¸Šã’ãŸã€Œãƒ•ã‚£ãƒ³ï¼ˆFinï¼‰ã€æ§‹é€ **  
- ã‚²ãƒ¼ãƒˆé›»æ¥µãŒ**ä¸‰é¢ã‹ã‚‰ãƒãƒ£ãƒãƒ«ã‚’åŒ…ã¿è¾¼ã‚€** â†’ é«˜ã„åˆ¶å¾¡æ€§  
- ãƒ—ãƒ¬ãƒ¼ãƒŠæ§‹é€ ã«æ¯”ã¹ã¦**SCEã‚„ãƒ‘ãƒ³ãƒã‚¹ãƒ«ãƒ¼ãŒå¤§å¹…ã«ä½æ¸›**

> FinFETs enhance electrostatic control by wrapping the gate around the fin, enabling further scaling with better performance and reliability.

---

## ğŸ”¹ FinFETã®ç‰¹å¾´ã¨åˆ©ç‚¹

| ç‰¹æ€§ | å†…å®¹ |
|------|------|
| å„ªã‚ŒãŸã‚²ãƒ¼ãƒˆåˆ¶å¾¡ | SSãŒ60mV/decã«è¿‘ã¥ãã€DIBLã‚‚æ”¹å–„ |
| ä½ãƒªãƒ¼ã‚¯é›»æµ | ãƒãƒ£ãƒãƒ«çŸ­ç¸®ã«ã‚ˆã‚‹ã‚ªãƒ•é›»æµä¸Šæ˜‡ã‚’é˜²æ­¢ |
| é«˜ãƒ‰ãƒ©ã‚¤ãƒ–æ€§èƒ½ | Finæ•°ã«ã‚ˆã‚‹ãƒ‰ãƒ©ã‚¤ãƒ–é›»æµã®ã‚¹ã‚±ãƒ¼ãƒ©ãƒ“ãƒªãƒ†ã‚£ |
| ã‚¹ã‚±ãƒ¼ãƒ©ãƒ–ãƒ«è¨­è¨ˆ | å¹…ï¼ˆWï¼‰ã‚’Finã®æœ¬æ•°ã§å®šç¾©ã§ãã‚‹

---

## ğŸ”¹ ãƒ—ãƒ¬ãƒ¼ãƒŠMOSã¨ã®æ¯”è¼ƒ

| é …ç›® | ãƒ—ãƒ¬ãƒ¼ãƒŠMOS | FinFET |
|------|-------------|--------|
| ã‚²ãƒ¼ãƒˆåˆ¶å¾¡æ€§ | å¼±ã„ï¼ˆå˜é¢ï¼‰ | å¼·ã„ï¼ˆä¸‰é¢ï¼‰ |
| ãƒªãƒ¼ã‚¯é›»æµ | é«˜ã‚ | ä½ã„ |
| ãƒãƒ£ãƒãƒ«å¹… | ãƒªã‚½åˆ¶ç´„ã‚’å—ã‘ã‚‹ | Finã®æœ¬æ•°ã§èª¿æ•´å¯ |
| è£½é€ ã‚³ã‚¹ãƒˆ | ä½ | é«˜ï¼ˆå¤šå·¥ç¨‹ï¼‰ |

---

## ğŸ”¹ æ•™è‚²çš„è¦³ç‚¹ï¼šãªãœFinFETãŒé‡è¦ã‹ï¼Ÿ

- ãƒ—ãƒ¬ãƒ¼ãƒŠæ§‹é€ ã§ã¯**ã‚²ãƒ¼ãƒˆåˆ¶å¾¡ã®å¹³é¢æ€§**ã«é™ç•ŒãŒã‚ã‚Šã€é›»ç•Œç·©å’ŒãŒé›£ã—ã„  
- FinFETã§ã¯æ§‹é€ ãã®ã‚‚ã®ãŒé›»ç•Œåˆ¶å¾¡ã«è²¢çŒ®ã™ã‚‹ãŸã‚ã€**è¨­è¨ˆã¨ç‰©ç†ã®èåˆä¾‹**ã¨ã—ã¦é‡è¦  
- ã‚ãã¾ã§åŸºç¤æ•™æã¨ã—ã¦ã€FinFETæ§‹é€ ã¯**ã€Œãƒ—ãƒ¬ãƒ¼ãƒŠMOSã®é™ç•Œã‚’ä¹—ã‚Šè¶Šãˆã‚‹æ¬¡ä¸–ä»£ä¾‹ã€**ã¨ã—ã¦ç´¹ä»‹ã™ã‚‹

---

## ğŸ“ è£œè¶³ï¼šBSIM3ã¨ãƒ—ãƒ¬ãƒ¼ãƒŠMOSè¨­è¨ˆ

0.25Âµmã€œ90nmä¸–ä»£ã®ãƒ—ãƒ¬ãƒ¼ãƒŠå‹MOSFETã§ã¯ã€**BSIM3**ã¨å‘¼ã°ã‚Œã‚‹SPICEãƒ¢ãƒ‡ãƒ«ãŒåºƒãä½¿ã‚ã‚Œã¦ãã¾ã—ãŸã€‚  
ã“ã®ãƒ¢ãƒ‡ãƒ«ã¯ã€SCEã‚„ç§»å‹•åº¦åŠ£åŒ–ã€DIBLã¨ã„ã£ãŸå¾®ç´°åŒ–ã«ä¼´ã†ç‰©ç†ç¾è±¡ã‚’ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ã¨ã—ã¦æ‰±ã„ã€è¨­è¨ˆãƒ„ãƒ¼ãƒ«ã§ã®ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã«åˆ©ç”¨ã•ã‚Œã¾ã™ã€‚

> BSIM3 provides practical modeling of planar MOSFET behavior under scaling, and is foundational in educational PDKs like sky130.

FinFETä¸–ä»£ä»¥é™ã§ã¯åˆ¥ãƒ¢ãƒ‡ãƒ«ãŒå¿…è¦ã«ãªã‚Šã¾ã™ãŒã€æœ¬æ•™æã§ã¯**BSIM3ä¸–ä»£ã®è¨­è¨ˆç†è§£**ã«ç„¦ç‚¹ã‚’ã‚ã¦ã€FinFETæ§‹é€ ã¯**è¨­è¨ˆé™ç•Œã®ç†è§£ã‚’ä¿ƒã™è£œè¶³**ã¨ã—ã¦ç´¹ä»‹ã—ã¦ã„ã¾ã™ã€‚

---

## ğŸ”„ æ¬¡ç« ã¸ã®æ¥ç¶šï½œLead-in to Next Chapter

æ¬¡ç« ï¼ˆç¬¬5ç« ï¼‰ã§ã¯ã€sky130 PDKã‚’æ´»ç”¨ã—ã¦ã€**æ¨™æº–ã‚»ãƒ«ãƒ»è«–ç†åˆæˆãƒ»é…ç½®é…ç·šãƒ»GDSå‡ºåŠ›ã¾ã§**ã‚’å­¦ã¶  
**SoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã®å…¨ä½“åƒ**ã«å…¥ã‚Šã¾ã™ã€‚

> In Chapter 5, we will explore the **full SoC design flow**, from RTL to GDS, using the sky130 PDK.

ğŸ‘‰ [**ç¬¬5ç« ï¼šSoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã¨æ¨™æº–ã‚»ãƒ«æ§‹æˆ**](../chapter5_soc_flow_and_stdcell/README.md) ã«é€²ã‚€  
ğŸ‘‰ [**Chapter 5: SoC Design Flow and Standard Cells**](../chapter5_soc_flow_and_stdcell/README.md)

---
