# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../assignment_5.srcs/sources_1/new/adder_controller.vhd" \
"../../../../assignment_5.srcs/sources_1/new/adder_datapath.vhd" \
"../../../../assignment_5.srcs/sources_1/new/mega_adder.vhd" \
"../../../../assignment_5.srcs/sim_1/new/mega_adder_tb.vhd" \

# Do not sort compile order
nosort
