// Seed: 2830709448
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_7;
  ;
  logic id_8 = id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd88,
    parameter id_4 = 32'd79
) (
    id_1,
    _id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  output wand id_3;
  input wire _id_2;
  output wire id_1;
  assign id_3 = -1;
  wire [id_4 : id_2] id_5[-1 : 1 'b0];
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_3
  );
  wire [(  -1  ==  -1  ) : id_4] id_6;
endmodule
