read -sv run_verilog_mid/adder_32b_24_59_64a22d8a52b8bde7c58942c486a1daf5.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_24_59_64a22d8a52b8bde7c58942c486a1daf5_yosys.v
