INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZM/Desktop/ManchestCoding/ManchestCoding.srcs/sources_1/new/manchest_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchest_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZM/Desktop/ManchestCoding/ManchestCoding.srcs/sources_1/new/manchest_incode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manchest_incode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZM/Desktop/ManchestCoding/ManchestCoding.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZM/Desktop/ManchestCoding/ManchestCoding.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
