{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634825375015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634825375021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 21 22:09:34 2021 " "Processing started: Thu Oct 21 22:09:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634825375021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634825375021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634825375021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634825375537 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634825375537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench_adder.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/testbench_adder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634825382677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634825382677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "ripple_adder.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634825382681 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "ripple_adder.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/ripple_adder.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634825382681 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder4 " "Found entity 3: adder4" {  } { { "ripple_adder.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/ripple_adder.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634825382681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634825382681 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "lab4_adders_toplevel.sv(14) " "Verilog HDL syntax warning at lab4_adders_toplevel.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/lab4_adders_toplevel.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1634825382684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_adders_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_adders_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_adders_toplevel " "Found entity 1: lab4_adders_toplevel" {  } { { "lab4_adders_toplevel.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/lab4_adders_toplevel.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634825382686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634825382686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634825382689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634825382689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder.sv 4 4 " "Found 4 design units, including 4 entities, in source file carry_select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder " "Found entity 1: carry_select_adder" {  } { { "carry_select_adder.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/carry_select_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634825382694 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX2 " "Found entity 2: MUX2" {  } { { "carry_select_adder.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/carry_select_adder.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634825382694 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX_4 " "Found entity 3: MUX_4" {  } { { "carry_select_adder.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/carry_select_adder.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634825382694 ""} { "Info" "ISGN_ENTITY_NAME" "4 csa4 " "Found entity 4: csa4" {  } { { "carry_select_adder.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/carry_select_adder.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634825382694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634825382694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file carry_lookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder " "Found entity 1: carry_lookahead_adder" {  } { { "carry_lookahead_adder.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/carry_lookahead_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634825382699 ""} { "Info" "ISGN_ENTITY_NAME" "2 unit_adder " "Found entity 2: unit_adder" {  } { { "carry_lookahead_adder.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/carry_lookahead_adder.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634825382699 ""} { "Info" "ISGN_ENTITY_NAME" "3 unit_adder4 " "Found entity 3: unit_adder4" {  } { { "carry_lookahead_adder.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/carry_lookahead_adder.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634825382699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634825382699 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_adders_toplevel " "Elaborating entity \"lab4_adders_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634825382733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_lookahead_adder carry_lookahead_adder:carry_lookahead_adder_inst " "Elaborating entity \"carry_lookahead_adder\" for hierarchy \"carry_lookahead_adder:carry_lookahead_adder_inst\"" {  } { { "lab4_adders_toplevel.sv" "carry_lookahead_adder_inst" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/lab4_adders_toplevel.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634825382748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 carry_lookahead_adder.sv(19) " "Verilog HDL assignment warning at carry_lookahead_adder.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "carry_lookahead_adder.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/carry_lookahead_adder.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634825382749 "|lab4_adders_toplevel|carry_lookahead_adder:carry_lookahead_adder_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 carry_lookahead_adder.sv(23) " "Verilog HDL assignment warning at carry_lookahead_adder.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "carry_lookahead_adder.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/carry_lookahead_adder.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634825382749 "|lab4_adders_toplevel|carry_lookahead_adder:carry_lookahead_adder_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 carry_lookahead_adder.sv(27) " "Verilog HDL assignment warning at carry_lookahead_adder.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "carry_lookahead_adder.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/carry_lookahead_adder.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634825382749 "|lab4_adders_toplevel|carry_lookahead_adder:carry_lookahead_adder_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 carry_lookahead_adder.sv(31) " "Verilog HDL assignment warning at carry_lookahead_adder.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "carry_lookahead_adder.sv" "" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/carry_lookahead_adder.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634825382749 "|lab4_adders_toplevel|carry_lookahead_adder:carry_lookahead_adder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_adder4 carry_lookahead_adder:carry_lookahead_adder_inst\|unit_adder4:UA0 " "Elaborating entity \"unit_adder4\" for hierarchy \"carry_lookahead_adder:carry_lookahead_adder_inst\|unit_adder4:UA0\"" {  } { { "carry_lookahead_adder.sv" "UA0" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/carry_lookahead_adder.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634825382750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_adder carry_lookahead_adder:carry_lookahead_adder_inst\|unit_adder4:UA0\|unit_adder:UA0 " "Elaborating entity \"unit_adder\" for hierarchy \"carry_lookahead_adder:carry_lookahead_adder_inst\|unit_adder4:UA0\|unit_adder:UA0\"" {  } { { "carry_lookahead_adder.sv" "UA0" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/carry_lookahead_adder.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634825382752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:Ahex0_inst " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:Ahex0_inst\"" {  } { { "lab4_adders_toplevel.sv" "Ahex0_inst" { Text "C:/Users/Howar/Desktop/ECE 385/LAB4/LAB4 Ge Yuhao_Lou Haina/LAB4_final/lab4_adders_toplevel.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634825382765 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1634825383191 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634825383299 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634825383752 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634825383752 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634825383786 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634825383786 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634825383786 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634825383786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634825383796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 21 22:09:43 2021 " "Processing ended: Thu Oct 21 22:09:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634825383796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634825383796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634825383796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634825383796 ""}
