0.7
2020.1
May 27 2020
20:09:33
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.sim/sim_1/behav/xsim/glbl.v,1744138311,verilog,,,,glbl,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sim_1/new/cla_TB.v,1744818406,verilog,,,,mp_adder_TB,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/carry_lookahead_adder.v,1744138311,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/improved_giulio_fast_adder.v,,carry_lookahead_adder,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/partial_full_adder.v,1744138311,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sim_1/new/cla_TB.v,,partial_full_adder,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/bka_black_cell.v,1744810771,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/bka_gray_cell.v,,bka_black_cell,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/bka_gray_cell.v,1744807898,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/bka_propagate_generate.v,,bka_gray_cell,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/bka_propagate_generate.v,1744806410,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/bka_tree.v,,bka_propagate_generate,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/bka_tree.v,1744822493,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/mp_adder.v,,bka_tree,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/blocked_carry_lookahead_adder.v,1744880474,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/carry_lookahead_adder.v,,blocked_carry_lookahead_adder,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/csela_block.v,1744880708,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/improved_giulio_fast_adder.v,,csela_block,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/improved_giulio_fast_adder.v,1744892128,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/mp_adder.v,,improved_giulio_fast_adder,,,,,,,,
C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/mp_adder.v,1744881105,verilog,,C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/partial_full_adder.v,,mp_adder,,,,,,,,
