 + This project designed a FIFO and built a UVM testbench with functional coverage to track verification quality.
 + Created a Makefile to automate compilation, simulation, and generate an index.html for easy coverage visualization.
 + Tools: QuestaSim.
 + Languages: Verilog, SystemVerilog
