m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11f vlog 2021.1 2021.01, Jan 19 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dE:/Projects/Verilog/Projects/SPI_SPR_Async/Questa-sim_simulation
T_opt
!s110 1757262690
VEo1DTi?n;benSfKc1B1[22
04 11 4 work APB_UART_tb fast 0
=1-ac91a11d2b35-68bdb361-388-6208
Z2 !s124 OEM100
Z3 o-quiet -auto_acc_if_foreign -work work +acc
Z4 tCvgOpt 0
n@_opt
Z5 OL;O;2021.1;73
R1
T_opt1
!s110 1757440870
Vn6<Xe=zGS7olME=`9lUMg2
04 7 4 work UART_tb fast 0
=1-ac91a11d2b35-68c06b66-232-671c
R2
R3
R4
n@_opt1
R5
R1
T_opt2
!s110 1757510943
V5>G]LJ1Xzob`FKLC1P?A<3
04 11 4 work UART_APB_tb fast 0
=1-ac91a11d2b35-68c17d1f-283-13c8
R2
R3
R4
n@_opt2
R5
vAPB_SLAVE
Z6 !s110 1757510937
!i10b 1
!s100 EDNzUe^59Z>bbagGF>3U03
IGYkdfQP]R`big7W7j5XFa3
Z7 dE:/Projects/Verilog/Projects/APB_UART/QUESTA_SIM
w1757510626
8E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v
FE:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v
!i122 2002
L0 1 159
Z8 VDg1SIo80bB@j0V0VzS_@n1
Z9 OL;L;2021.1;73
r1
!s85 0
31
Z10 !s108 1757510937.000000
!s107 E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v|
!i113 0
Z11 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R4
n@a@p@b_@s@l@a@v@e
vbaudrate
R6
!i10b 1
!s100 j28dCE7QA^RYZECC643gA2
IC9`Taj0d^0Fc@i6AF6`>m2
R7
w1757510762
8E:/Projects/Verilog/Projects/APB_UART/baudrate.v
FE:/Projects/Verilog/Projects/APB_UART/baudrate.v
!i122 2006
L0 1 26
R8
R9
r1
!s85 0
31
R10
!s107 E:/Projects/Verilog/Projects/APB_UART/baudrate.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Projects/Verilog/Projects/APB_UART/baudrate.v|
!i113 0
R11
R4
vFULL_UART
R6
!i10b 1
!s100 V10nD;z[o`eFTHMf`jobc2
IW@Q2Q5l_g=K>hRIM61o1]2
R7
w1757509636
8E:/Projects/Verilog/Projects/APB_UART/FULL_UART.v
FE:/Projects/Verilog/Projects/APB_UART/FULL_UART.v
!i122 2007
L0 5 52
R8
R9
r1
!s85 0
31
R10
!s107 E:/Projects/Verilog/Projects/APB_UART/FULL_UART.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Projects/Verilog/Projects/APB_UART/FULL_UART.v|
!i113 0
R11
R4
n@f@u@l@l_@u@a@r@t
vRECIVER
!s110 1757367122
!i10b 1
!s100 DN>m8=9Wc8CCfKe`gO3?j0
IiWBX<THoCNi_HUIJXNV<U0
R7
w1757367118
8E:/Projects/Verilog/Projects/APB_UART/RECIVER.v
FE:/Projects/Verilog/Projects/APB_UART/RECIVER.v
!i122 1573
Z12 L0 1 87
R8
R9
r1
!s85 0
31
!s108 1757367122.000000
!s107 E:/Projects/Verilog/Projects/APB_UART/RECIVER.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Projects/Verilog/Projects/APB_UART/RECIVER.v|
!i113 0
R11
R4
n@r@e@c@i@v@e@r
vUART_APB_tb
R6
!i10b 1
!s100 4im?^zW?0mz@Y>[=a=_1d3
IVOce;Q`kKFnJ>SLP4_kXF3
R7
w1757510935
8E:/Projects/Verilog/Projects/APB_UART/APB_UART_tb.V
FE:/Projects/Verilog/Projects/APB_UART/APB_UART_tb.V
!i122 2008
L0 1 161
R8
R9
r1
!s85 0
31
R10
!s107 E:/Projects/Verilog/Projects/APB_UART/APB_UART_tb.V|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Projects/Verilog/Projects/APB_UART/APB_UART_tb.V|
!i113 0
R11
R4
n@u@a@r@t_@a@p@b_tb
vUART_APB_TOP
R6
!i10b 1
!s100 ]h]L;bdBzYj3F^V^6TH^F2
Iif^VT2=XJjjz5U`aUN<U40
R7
w1757510771
Z13 8E:/Projects/Verilog/Projects/APB_UART/UART_APB.v
Z14 FE:/Projects/Verilog/Projects/APB_UART/UART_APB.v
!i122 2003
L0 1 98
R8
R9
r1
!s85 0
31
R10
Z15 !s107 E:/Projects/Verilog/Projects/APB_UART/UART_APB.v|
Z16 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Projects/Verilog/Projects/APB_UART/UART_APB.v|
!i113 0
R11
R4
n@u@a@r@t_@a@p@b_@t@o@p
vUART_RECIVER
R6
!i10b 1
!s100 kIEfe^aln_aH`lZc7foCL3
ILLl]7dVKMGlPkDRO3jMLz3
R7
w1757509409
Z17 8E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v
Z18 FE:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v
!i122 2004
L0 1 151
R8
R9
r1
!s85 0
31
R10
Z19 !s107 E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v|
Z20 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v|
!i113 0
R11
R4
n@u@a@r@t_@r@e@c@i@v@e@r
vUART_RECIVERt
!s110 1757439785
!i10b 1
!s100 HbiXTJVDXR7h]aQ0UI>a62
IjB;]:;XimhR5SlKICJLC52
R7
w1757438475
R17
R18
!i122 1616
L0 1 143
R8
R9
r1
!s85 0
31
!s108 1757439785.000000
R19
R20
!i113 0
R11
R4
n@u@a@r@t_@r@e@c@i@v@e@rt
vUART_tb
!s110 1757441542
!i10b 1
!s100 UmNGaFHiH5UZ0k7<c=e`N1
IE[W?ZFM>MIS`;LjE[RhbG3
R7
w1757438621
8E:/Projects/Verilog/Projects/APB_UART/UART_APB_tb.v
FE:/Projects/Verilog/Projects/APB_UART/UART_APB_tb.v
!i122 1688
L0 1 82
R8
R9
r1
!s85 0
31
!s108 1757441542.000000
!s107 E:/Projects/Verilog/Projects/APB_UART/UART_APB_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Projects/Verilog/Projects/APB_UART/UART_APB_tb.v|
!i113 0
R11
R4
n@u@a@r@t_tb
vUART_TOP
!s110 1757204290
!i10b 1
!s100 oHjb7;mJbAV7lJXnOF;_V3
IfdBUXN0>U^]OQQa3ZGd]D2
R7
w1757204130
R13
R14
!i122 78
R12
R8
R9
r1
!s85 0
31
!s108 1757204290.000000
R15
R16
!i113 0
R11
R4
n@u@a@r@t_@t@o@p
vUART_TRANSMITTER
R6
!i10b 1
!s100 ilLPYnc=F6nV2Q3nBi9S10
I3NSg:?hNXHFnTG@<higHL2
R7
w1757438551
8E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v
FE:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v
!i122 2005
L0 1 128
R8
R9
r1
!s85 0
31
R10
!s107 E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v|
!i113 0
R11
R4
n@u@a@r@t_@t@r@a@n@s@m@i@t@t@e@r
