"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/pc_cfr_v6_0_7
"C:\Program Files\ModelSim\win64/vmap" pc_cfr_v6_0_7 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/pc_cfr_v6_0_7
"C:\Program Files\ModelSim\win64/vcom"  -64 -93 -work pc_cfr_v6_0_7 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/pc_cfr_v6_0_7/.cxl.vhdl.pc_cfr_v6_0_7.pc_cfr_v6_0_7.nt64.cmf
