{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1765642849996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765642849997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 13 21:50:49 2025 " "Processing started: Sat Dec 13 21:50:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1765642849997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1765642849997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MPSoC_1 -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off MPSoC_1 -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1765642849997 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1765642850626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/mpsoc.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/mpsoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC " "Found entity 1: MPSoC" {  } { { "MPSoC/synthesis/MPSoC.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/MPSoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "MPSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_irq_mapper_001 " "Found entity 1: MPSoC_irq_mapper_001" {  } { { "MPSoC/synthesis/submodules/MPSoC_irq_mapper_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_irq_mapper " "Found entity 1: MPSoC_irq_mapper" {  } { { "MPSoC/synthesis/submodules/MPSoC_irq_mapper.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_1 " "Found entity 1: MPSoC_mm_interconnect_1" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850779 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_1_rsp_xbar_mux_001 " "Found entity 1: MPSoC_mm_interconnect_1_rsp_xbar_mux_001" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_rsp_xbar_mux_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_1_rsp_xbar_mux " "Found entity 1: MPSoC_mm_interconnect_1_rsp_xbar_mux" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_rsp_xbar_mux.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_1_rsp_xbar_demux_001 " "Found entity 1: MPSoC_mm_interconnect_1_rsp_xbar_demux_001" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_rsp_xbar_demux_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_1_rsp_xbar_demux " "Found entity 1: MPSoC_mm_interconnect_1_rsp_xbar_demux" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_rsp_xbar_demux.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_1_cmd_xbar_mux_001 " "Found entity 1: MPSoC_mm_interconnect_1_cmd_xbar_mux_001" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_cmd_xbar_mux_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_1_cmd_xbar_mux " "Found entity 1: MPSoC_mm_interconnect_1_cmd_xbar_mux" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_cmd_xbar_mux.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_1_cmd_xbar_demux_001 " "Found entity 1: MPSoC_mm_interconnect_1_cmd_xbar_demux_001" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_cmd_xbar_demux_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_1_cmd_xbar_demux " "Found entity 1: MPSoC_mm_interconnect_1_cmd_xbar_demux" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_cmd_xbar_demux.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "MPSoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "MPSoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850876 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "MPSoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "MPSoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "MPSoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MPSoC_mm_interconnect_1_id_router_002.sv(48) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_1_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router_002.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765642850886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MPSoC_mm_interconnect_1_id_router_002.sv(49) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_1_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router_002.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765642850886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_1_id_router_002_default_decode " "Found entity 1: MPSoC_mm_interconnect_1_id_router_002_default_decode" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router_002.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850887 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_mm_interconnect_1_id_router_002 " "Found entity 2: MPSoC_mm_interconnect_1_id_router_002" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router_002.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MPSoC_mm_interconnect_1_id_router_001.sv(48) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_1_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765642850889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MPSoC_mm_interconnect_1_id_router_001.sv(49) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_1_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765642850889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_1_id_router_001_default_decode " "Found entity 1: MPSoC_mm_interconnect_1_id_router_001_default_decode" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850890 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_mm_interconnect_1_id_router_001 " "Found entity 2: MPSoC_mm_interconnect_1_id_router_001" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MPSoC_mm_interconnect_1_id_router.sv(48) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765642850892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MPSoC_mm_interconnect_1_id_router.sv(49) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765642850893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_1_id_router_default_decode " "Found entity 1: MPSoC_mm_interconnect_1_id_router_default_decode" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850893 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_mm_interconnect_1_id_router " "Found entity 2: MPSoC_mm_interconnect_1_id_router" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MPSoC_mm_interconnect_1_addr_router_001.sv(48) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_1_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_addr_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765642850908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MPSoC_mm_interconnect_1_addr_router_001.sv(49) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_1_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_addr_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765642850909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_1_addr_router_001_default_decode " "Found entity 1: MPSoC_mm_interconnect_1_addr_router_001_default_decode" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_addr_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850909 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_mm_interconnect_1_addr_router_001 " "Found entity 2: MPSoC_mm_interconnect_1_addr_router_001" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_addr_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MPSoC_mm_interconnect_1_addr_router.sv(48) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_addr_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765642850912 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MPSoC_mm_interconnect_1_addr_router.sv(49) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_addr_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765642850912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_1_addr_router_default_decode " "Found entity 1: MPSoC_mm_interconnect_1_addr_router_default_decode" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_addr_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850913 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_mm_interconnect_1_addr_router " "Found entity 2: MPSoC_mm_interconnect_1_addr_router" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_addr_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "MPSoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "MPSoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "MPSoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "MPSoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "MPSoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0 " "Found entity 1: MPSoC_mm_interconnect_0" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642850999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642850999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: MPSoC_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: MPSoC_mm_interconnect_0_rsp_xbar_mux" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_rsp_xbar_demux_001 " "Found entity 1: MPSoC_mm_interconnect_0_rsp_xbar_demux_001" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_demux_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: MPSoC_mm_interconnect_0_rsp_xbar_demux" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_cmd_xbar_mux_001 " "Found entity 1: MPSoC_mm_interconnect_0_cmd_xbar_mux_001" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_cmd_xbar_mux_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: MPSoC_mm_interconnect_0_cmd_xbar_mux" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: MPSoC_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: MPSoC_mm_interconnect_0_cmd_xbar_demux" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MPSoC_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765642851065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MPSoC_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765642851065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: MPSoC_mm_interconnect_0_id_router_002_default_decode" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851066 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_mm_interconnect_0_id_router_002 " "Found entity 2: MPSoC_mm_interconnect_0_id_router_002" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MPSoC_mm_interconnect_0_id_router_001.sv(48) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765642851069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MPSoC_mm_interconnect_0_id_router_001.sv(49) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765642851069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_id_router_001_default_decode " "Found entity 1: MPSoC_mm_interconnect_0_id_router_001_default_decode" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851069 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_mm_interconnect_0_id_router_001 " "Found entity 2: MPSoC_mm_interconnect_0_id_router_001" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MPSoC_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765642851072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MPSoC_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765642851072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_id_router_default_decode " "Found entity 1: MPSoC_mm_interconnect_0_id_router_default_decode" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851073 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_mm_interconnect_0_id_router " "Found entity 2: MPSoC_mm_interconnect_0_id_router" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MPSoC_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765642851089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MPSoC_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765642851089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: MPSoC_mm_interconnect_0_addr_router_001_default_decode" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851089 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_mm_interconnect_0_addr_router_001 " "Found entity 2: MPSoC_mm_interconnect_0_addr_router_001" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MPSoC_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765642851092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MPSoC_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at MPSoC_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1765642851092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mpsoc/synthesis/submodules/mpsoc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_mm_interconnect_0_addr_router_default_decode " "Found entity 1: MPSoC_mm_interconnect_0_addr_router_default_decode" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851093 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_mm_interconnect_0_addr_router " "Found entity 2: MPSoC_mm_interconnect_0_addr_router" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_shared_fifo.v 3 3 " "Found 3 design units, including 3 entities, in source file mpsoc/synthesis/submodules/mpsoc_shared_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_shared_fifo_single_clock_fifo " "Found entity 1: MPSoC_shared_fifo_single_clock_fifo" {  } { { "MPSoC/synthesis/submodules/MPSoC_shared_fifo.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_shared_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851096 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_shared_fifo_scfifo_with_controls " "Found entity 2: MPSoC_shared_fifo_scfifo_with_controls" {  } { { "MPSoC/synthesis/submodules/MPSoC_shared_fifo.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_shared_fifo.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851096 ""} { "Info" "ISGN_ENTITY_NAME" "3 MPSoC_shared_fifo " "Found entity 3: MPSoC_shared_fifo" {  } { { "MPSoC/synthesis/submodules/MPSoC_shared_fifo.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_shared_fifo.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_1.v 23 23 " "Found 23 design units, including 23 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_1_ic_data_module " "Found entity 1: MPSoC_cpu_1_ic_data_module" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_cpu_1_ic_tag_module " "Found entity 2: MPSoC_cpu_1_ic_tag_module" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "3 MPSoC_cpu_1_register_bank_a_module " "Found entity 3: MPSoC_cpu_1_register_bank_a_module" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "4 MPSoC_cpu_1_register_bank_b_module " "Found entity 4: MPSoC_cpu_1_register_bank_b_module" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "5 MPSoC_cpu_1_nios2_oci_debug " "Found entity 5: MPSoC_cpu_1_nios2_oci_debug" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "6 MPSoC_cpu_1_ociram_sp_ram_module " "Found entity 6: MPSoC_cpu_1_ociram_sp_ram_module" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "7 MPSoC_cpu_1_nios2_ocimem " "Found entity 7: MPSoC_cpu_1_nios2_ocimem" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "8 MPSoC_cpu_1_nios2_avalon_reg " "Found entity 8: MPSoC_cpu_1_nios2_avalon_reg" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "9 MPSoC_cpu_1_nios2_oci_break " "Found entity 9: MPSoC_cpu_1_nios2_oci_break" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "10 MPSoC_cpu_1_nios2_oci_xbrk " "Found entity 10: MPSoC_cpu_1_nios2_oci_xbrk" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 1063 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "11 MPSoC_cpu_1_nios2_oci_dbrk " "Found entity 11: MPSoC_cpu_1_nios2_oci_dbrk" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 1271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "12 MPSoC_cpu_1_nios2_oci_itrace " "Found entity 12: MPSoC_cpu_1_nios2_oci_itrace" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "13 MPSoC_cpu_1_nios2_oci_td_mode " "Found entity 13: MPSoC_cpu_1_nios2_oci_td_mode" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 1830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "14 MPSoC_cpu_1_nios2_oci_dtrace " "Found entity 14: MPSoC_cpu_1_nios2_oci_dtrace" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 1897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "15 MPSoC_cpu_1_nios2_oci_compute_input_tm_cnt " "Found entity 15: MPSoC_cpu_1_nios2_oci_compute_input_tm_cnt" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 1991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "16 MPSoC_cpu_1_nios2_oci_fifo_wrptr_inc " "Found entity 16: MPSoC_cpu_1_nios2_oci_fifo_wrptr_inc" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "17 MPSoC_cpu_1_nios2_oci_fifo_cnt_inc " "Found entity 17: MPSoC_cpu_1_nios2_oci_fifo_cnt_inc" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "18 MPSoC_cpu_1_nios2_oci_fifo " "Found entity 18: MPSoC_cpu_1_nios2_oci_fifo" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "19 MPSoC_cpu_1_nios2_oci_pib " "Found entity 19: MPSoC_cpu_1_nios2_oci_pib" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "20 MPSoC_cpu_1_nios2_oci_im " "Found entity 20: MPSoC_cpu_1_nios2_oci_im" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "21 MPSoC_cpu_1_nios2_performance_monitors " "Found entity 21: MPSoC_cpu_1_nios2_performance_monitors" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "22 MPSoC_cpu_1_nios2_oci " "Found entity 22: MPSoC_cpu_1_nios2_oci" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""} { "Info" "ISGN_ENTITY_NAME" "23 MPSoC_cpu_1 " "Found entity 23: MPSoC_cpu_1" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_1_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_1_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_1_jtag_debug_module_sysclk " "Found entity 1: MPSoC_cpu_1_jtag_debug_module_sysclk" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1_jtag_debug_module_sysclk.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_1_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_1_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_1_jtag_debug_module_tck " "Found entity 1: MPSoC_cpu_1_jtag_debug_module_tck" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1_jtag_debug_module_tck.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_1_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_1_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_1_jtag_debug_module_wrapper " "Found entity 1: MPSoC_cpu_1_jtag_debug_module_wrapper" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1_jtag_debug_module_wrapper.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_1_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_1_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_1_oci_test_bench " "Found entity 1: MPSoC_cpu_1_oci_test_bench" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1_oci_test_bench.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_1_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_1_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_1_test_bench " "Found entity 1: MPSoC_cpu_1_test_bench" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1_test_bench.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_memory_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_memory_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_memory_1 " "Found entity 1: MPSoC_memory_1" {  } { { "MPSoC/synthesis/submodules/MPSoC_memory_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_memory_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_sysid_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_sysid_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_sysid_0 " "Found entity 1: MPSoC_sysid_0" {  } { { "MPSoC/synthesis/submodules/MPSoC_sysid_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_sysid_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_timer_0 " "Found entity 1: MPSoC_timer_0" {  } { { "MPSoC/synthesis/submodules/MPSoC_timer_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file mpsoc/synthesis/submodules/mpsoc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_jtag_uart_0_sim_scfifo_w " "Found entity 1: MPSoC_jtag_uart_0_sim_scfifo_w" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851546 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_jtag_uart_0_scfifo_w " "Found entity 2: MPSoC_jtag_uart_0_scfifo_w" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851546 ""} { "Info" "ISGN_ENTITY_NAME" "3 MPSoC_jtag_uart_0_sim_scfifo_r " "Found entity 3: MPSoC_jtag_uart_0_sim_scfifo_r" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851546 ""} { "Info" "ISGN_ENTITY_NAME" "4 MPSoC_jtag_uart_0_scfifo_r " "Found entity 4: MPSoC_jtag_uart_0_scfifo_r" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851546 ""} { "Info" "ISGN_ENTITY_NAME" "5 MPSoC_jtag_uart_0 " "Found entity 5: MPSoC_jtag_uart_0" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_0.v 23 23 " "Found 23 design units, including 23 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_0_ic_data_module " "Found entity 1: MPSoC_cpu_0_ic_data_module" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "2 MPSoC_cpu_0_ic_tag_module " "Found entity 2: MPSoC_cpu_0_ic_tag_module" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "3 MPSoC_cpu_0_register_bank_a_module " "Found entity 3: MPSoC_cpu_0_register_bank_a_module" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "4 MPSoC_cpu_0_register_bank_b_module " "Found entity 4: MPSoC_cpu_0_register_bank_b_module" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "5 MPSoC_cpu_0_nios2_oci_debug " "Found entity 5: MPSoC_cpu_0_nios2_oci_debug" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "6 MPSoC_cpu_0_ociram_sp_ram_module " "Found entity 6: MPSoC_cpu_0_ociram_sp_ram_module" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "7 MPSoC_cpu_0_nios2_ocimem " "Found entity 7: MPSoC_cpu_0_nios2_ocimem" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "8 MPSoC_cpu_0_nios2_avalon_reg " "Found entity 8: MPSoC_cpu_0_nios2_avalon_reg" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "9 MPSoC_cpu_0_nios2_oci_break " "Found entity 9: MPSoC_cpu_0_nios2_oci_break" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "10 MPSoC_cpu_0_nios2_oci_xbrk " "Found entity 10: MPSoC_cpu_0_nios2_oci_xbrk" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 1063 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "11 MPSoC_cpu_0_nios2_oci_dbrk " "Found entity 11: MPSoC_cpu_0_nios2_oci_dbrk" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 1271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "12 MPSoC_cpu_0_nios2_oci_itrace " "Found entity 12: MPSoC_cpu_0_nios2_oci_itrace" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "13 MPSoC_cpu_0_nios2_oci_td_mode " "Found entity 13: MPSoC_cpu_0_nios2_oci_td_mode" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 1830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "14 MPSoC_cpu_0_nios2_oci_dtrace " "Found entity 14: MPSoC_cpu_0_nios2_oci_dtrace" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 1897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "15 MPSoC_cpu_0_nios2_oci_compute_input_tm_cnt " "Found entity 15: MPSoC_cpu_0_nios2_oci_compute_input_tm_cnt" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 1991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "16 MPSoC_cpu_0_nios2_oci_fifo_wrptr_inc " "Found entity 16: MPSoC_cpu_0_nios2_oci_fifo_wrptr_inc" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "17 MPSoC_cpu_0_nios2_oci_fifo_cnt_inc " "Found entity 17: MPSoC_cpu_0_nios2_oci_fifo_cnt_inc" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "18 MPSoC_cpu_0_nios2_oci_fifo " "Found entity 18: MPSoC_cpu_0_nios2_oci_fifo" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "19 MPSoC_cpu_0_nios2_oci_pib " "Found entity 19: MPSoC_cpu_0_nios2_oci_pib" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "20 MPSoC_cpu_0_nios2_oci_im " "Found entity 20: MPSoC_cpu_0_nios2_oci_im" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "21 MPSoC_cpu_0_nios2_performance_monitors " "Found entity 21: MPSoC_cpu_0_nios2_performance_monitors" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "22 MPSoC_cpu_0_nios2_oci " "Found entity 22: MPSoC_cpu_0_nios2_oci" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""} { "Info" "ISGN_ENTITY_NAME" "23 MPSoC_cpu_0 " "Found entity 23: MPSoC_cpu_0" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_0_jtag_debug_module_sysclk " "Found entity 1: MPSoC_cpu_0_jtag_debug_module_sysclk" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_sysclk.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_0_jtag_debug_module_tck " "Found entity 1: MPSoC_cpu_0_jtag_debug_module_tck" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_tck.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_0_jtag_debug_module_wrapper " "Found entity 1: MPSoC_cpu_0_jtag_debug_module_wrapper" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_wrapper.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_0_oci_test_bench " "Found entity 1: MPSoC_cpu_0_oci_test_bench" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0_oci_test_bench.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_cpu_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_cpu_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_cpu_0_test_bench " "Found entity 1: MPSoC_cpu_0_test_bench" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0_test_bench.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpsoc/synthesis/submodules/mpsoc_memory_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mpsoc/synthesis/submodules/mpsoc_memory_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPSoC_memory_0 " "Found entity 1: MPSoC_memory_0" {  } { { "MPSoC/synthesis/submodules/MPSoC_memory_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_memory_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642851985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642851985 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu_0.v(1798) " "Verilog HDL or VHDL warning at MPSoC_cpu_0.v(1798): conditional expression evaluates to a constant" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 1798 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1765642852000 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu_0.v(1800) " "Verilog HDL or VHDL warning at MPSoC_cpu_0.v(1800): conditional expression evaluates to a constant" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1765642852000 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu_0.v(1956) " "Verilog HDL or VHDL warning at MPSoC_cpu_0.v(1956): conditional expression evaluates to a constant" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 1956 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1765642852000 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu_0.v(2780) " "Verilog HDL or VHDL warning at MPSoC_cpu_0.v(2780): conditional expression evaluates to a constant" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2780 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1765642852003 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu_1.v(1798) " "Verilog HDL or VHDL warning at MPSoC_cpu_1.v(1798): conditional expression evaluates to a constant" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 1798 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1765642852021 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu_1.v(1800) " "Verilog HDL or VHDL warning at MPSoC_cpu_1.v(1800): conditional expression evaluates to a constant" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1765642852021 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu_1.v(1956) " "Verilog HDL or VHDL warning at MPSoC_cpu_1.v(1956): conditional expression evaluates to a constant" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 1956 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1765642852022 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MPSoC_cpu_1.v(2780) " "Verilog HDL or VHDL warning at MPSoC_cpu_1.v(2780): conditional expression evaluates to a constant" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2780 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1765642852025 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1765642852157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC MPSoC:inst " "Elaborating entity \"MPSoC\" for hierarchy \"MPSoC:inst\"" {  } { { "TopLevel.bdf" "inst" { Schematic "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/TopLevel.bdf" { { 408 944 1168 552 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642852173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_memory_0 MPSoC:inst\|MPSoC_memory_0:memory_0 " "Elaborating entity \"MPSoC_memory_0\" for hierarchy \"MPSoC:inst\|MPSoC_memory_0:memory_0\"" {  } { { "MPSoC/synthesis/MPSoC.v" "memory_0" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/MPSoC.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642852226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_memory_0.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_memory_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642852479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_memory_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_memory_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765642852491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642852492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MPSoC_memory_0.hex " "Parameter \"init_file\" = \"MPSoC_memory_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642852492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642852492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642852492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642852492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642852492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642852492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642852492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642852492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642852492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642852492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642852492 ""}  } { { "MPSoC/synthesis/submodules/MPSoC_memory_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_memory_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765642852492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v3c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v3c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v3c1 " "Found entity 1: altsyncram_v3c1" {  } { { "db/altsyncram_v3c1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/altsyncram_v3c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642852577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642852577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v3c1 MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated " "Elaborating entity \"altsyncram_v3c1\" for hierarchy \"MPSoC:inst\|MPSoC_memory_0:memory_0\|altsyncram:the_altsyncram\|altsyncram_v3c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642852579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0 MPSoC:inst\|MPSoC_cpu_0:cpu_0 " "Elaborating entity \"MPSoC_cpu_0\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\"" {  } { { "MPSoC/synthesis/MPSoC.v" "cpu_0" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/MPSoC.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642852760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_test_bench MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_test_bench:the_MPSoC_cpu_0_test_bench " "Elaborating entity \"MPSoC_cpu_0_test_bench\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_test_bench:the_MPSoC_cpu_0_test_bench\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_test_bench" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 4857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642852924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_ic_data_module MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_data_module:MPSoC_cpu_0_ic_data " "Elaborating entity \"MPSoC_cpu_0_ic_data_module\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_data_module:MPSoC_cpu_0_ic_data\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "MPSoC_cpu_0_ic_data" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 5715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642852937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_data_module:MPSoC_cpu_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_data_module:MPSoC_cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642852959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642853031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642853031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_data_module:MPSoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_data_module:MPSoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_ic_tag_module MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_tag_module:MPSoC_cpu_0_ic_tag " "Elaborating entity \"MPSoC_cpu_0_ic_tag_module\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_tag_module:MPSoC_cpu_0_ic_tag\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "MPSoC_cpu_0_ic_tag" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 5781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_tag_module:MPSoC_cpu_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_tag_module:MPSoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ug1 " "Found entity 1: altsyncram_8ug1" {  } { { "db/altsyncram_8ug1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/altsyncram_8ug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642853154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642853154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ug1 MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_tag_module:MPSoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_8ug1:auto_generated " "Elaborating entity \"altsyncram_8ug1\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_ic_tag_module:MPSoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_8ug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_register_bank_a_module MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_a_module:MPSoC_cpu_0_register_bank_a " "Elaborating entity \"MPSoC_cpu_0_register_bank_a_module\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_a_module:MPSoC_cpu_0_register_bank_a\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "MPSoC_cpu_0_register_bank_a" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 6324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_a_module:MPSoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_a_module:MPSoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5kg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5kg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5kg1 " "Found entity 1: altsyncram_5kg1" {  } { { "db/altsyncram_5kg1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/altsyncram_5kg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642853322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642853322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5kg1 MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_a_module:MPSoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5kg1:auto_generated " "Elaborating entity \"altsyncram_5kg1\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_a_module:MPSoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5kg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_register_bank_b_module MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_b_module:MPSoC_cpu_0_register_bank_b " "Elaborating entity \"MPSoC_cpu_0_register_bank_b_module\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_b_module:MPSoC_cpu_0_register_bank_b\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "MPSoC_cpu_0_register_bank_b" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 6346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_b_module:MPSoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_b_module:MPSoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6kg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6kg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6kg1 " "Found entity 1: altsyncram_6kg1" {  } { { "db/altsyncram_6kg1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/altsyncram_6kg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642853547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642853547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6kg1 MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_b_module:MPSoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_6kg1:auto_generated " "Elaborating entity \"altsyncram_6kg1\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_register_bank_b_module:MPSoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_6kg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci " "Elaborating entity \"MPSoC_cpu_0_nios2_oci\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 6904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_debug MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_debug:the_MPSoC_cpu_0_nios2_oci_debug " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_debug\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_debug:the_MPSoC_cpu_0_nios2_oci_debug\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_debug" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_debug:the_MPSoC_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_debug:the_MPSoC_cpu_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_altera_std_synchronizer" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_ocimem MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem " "Elaborating entity \"MPSoC_cpu_0_nios2_ocimem\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_ocimem" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_ociram_sp_ram_module MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem\|MPSoC_cpu_0_ociram_sp_ram_module:MPSoC_cpu_0_ociram_sp_ram " "Elaborating entity \"MPSoC_cpu_0_ociram_sp_ram_module\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem\|MPSoC_cpu_0_ociram_sp_ram_module:MPSoC_cpu_0_ociram_sp_ram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "MPSoC_cpu_0_ociram_sp_ram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem\|MPSoC_cpu_0_ociram_sp_ram_module:MPSoC_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem\|MPSoC_cpu_0_ociram_sp_ram_module:MPSoC_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5a81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5a81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5a81 " "Found entity 1: altsyncram_5a81" {  } { { "db/altsyncram_5a81.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/altsyncram_5a81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642853832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642853832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5a81 MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem\|MPSoC_cpu_0_ociram_sp_ram_module:MPSoC_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_5a81:auto_generated " "Elaborating entity \"altsyncram_5a81\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_ocimem:the_MPSoC_cpu_0_nios2_ocimem\|MPSoC_cpu_0_ociram_sp_ram_module:MPSoC_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_5a81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_avalon_reg MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_avalon_reg:the_MPSoC_cpu_0_nios2_avalon_reg " "Elaborating entity \"MPSoC_cpu_0_nios2_avalon_reg\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_avalon_reg:the_MPSoC_cpu_0_nios2_avalon_reg\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_avalon_reg" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_break MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_break:the_MPSoC_cpu_0_nios2_oci_break " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_break\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_break:the_MPSoC_cpu_0_nios2_oci_break\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_break" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_xbrk MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_xbrk:the_MPSoC_cpu_0_nios2_oci_xbrk " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_xbrk\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_xbrk:the_MPSoC_cpu_0_nios2_oci_xbrk\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_xbrk" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_dbrk MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_dbrk:the_MPSoC_cpu_0_nios2_oci_dbrk " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_dbrk\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_dbrk:the_MPSoC_cpu_0_nios2_oci_dbrk\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_dbrk" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_itrace MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_itrace:the_MPSoC_cpu_0_nios2_oci_itrace " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_itrace\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_itrace:the_MPSoC_cpu_0_nios2_oci_itrace\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_itrace" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642853994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_dtrace MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_dtrace:the_MPSoC_cpu_0_nios2_oci_dtrace " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_dtrace\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_dtrace:the_MPSoC_cpu_0_nios2_oci_dtrace\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_dtrace" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_td_mode MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_dtrace:the_MPSoC_cpu_0_nios2_oci_dtrace\|MPSoC_cpu_0_nios2_oci_td_mode:MPSoC_cpu_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_td_mode\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_dtrace:the_MPSoC_cpu_0_nios2_oci_dtrace\|MPSoC_cpu_0_nios2_oci_td_mode:MPSoC_cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "MPSoC_cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_fifo MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_fifo:the_MPSoC_cpu_0_nios2_oci_fifo " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_fifo\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_fifo:the_MPSoC_cpu_0_nios2_oci_fifo\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_fifo" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_compute_input_tm_cnt MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_fifo:the_MPSoC_cpu_0_nios2_oci_fifo\|MPSoC_cpu_0_nios2_oci_compute_input_tm_cnt:the_MPSoC_cpu_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_fifo:the_MPSoC_cpu_0_nios2_oci_fifo\|MPSoC_cpu_0_nios2_oci_compute_input_tm_cnt:the_MPSoC_cpu_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_compute_input_tm_cnt" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_fifo_wrptr_inc MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_fifo:the_MPSoC_cpu_0_nios2_oci_fifo\|MPSoC_cpu_0_nios2_oci_fifo_wrptr_inc:the_MPSoC_cpu_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_fifo:the_MPSoC_cpu_0_nios2_oci_fifo\|MPSoC_cpu_0_nios2_oci_fifo_wrptr_inc:the_MPSoC_cpu_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_fifo_wrptr_inc" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_fifo_cnt_inc MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_fifo:the_MPSoC_cpu_0_nios2_oci_fifo\|MPSoC_cpu_0_nios2_oci_fifo_cnt_inc:the_MPSoC_cpu_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_fifo:the_MPSoC_cpu_0_nios2_oci_fifo\|MPSoC_cpu_0_nios2_oci_fifo_cnt_inc:the_MPSoC_cpu_0_nios2_oci_fifo_cnt_inc\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_fifo_cnt_inc" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_oci_test_bench MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_fifo:the_MPSoC_cpu_0_nios2_oci_fifo\|MPSoC_cpu_0_oci_test_bench:the_MPSoC_cpu_0_oci_test_bench " "Elaborating entity \"MPSoC_cpu_0_oci_test_bench\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_fifo:the_MPSoC_cpu_0_nios2_oci_fifo\|MPSoC_cpu_0_oci_test_bench:the_MPSoC_cpu_0_oci_test_bench\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_oci_test_bench" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854074 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "MPSoC_cpu_0_oci_test_bench " "Entity \"MPSoC_cpu_0_oci_test_bench\" contains only dangling pins" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_oci_test_bench" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 2302 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1765642854075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_pib MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_pib:the_MPSoC_cpu_0_nios2_oci_pib " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_pib\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_pib:the_MPSoC_cpu_0_nios2_oci_pib\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_pib" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_nios2_oci_im MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_im:the_MPSoC_cpu_0_nios2_oci_im " "Elaborating entity \"MPSoC_cpu_0_nios2_oci_im\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_nios2_oci_im:the_MPSoC_cpu_0_nios2_oci_im\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_im" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_jtag_debug_module_wrapper MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper " "Elaborating entity \"MPSoC_cpu_0_jtag_debug_module_wrapper\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_jtag_debug_module_wrapper" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_jtag_debug_module_tck MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper\|MPSoC_cpu_0_jtag_debug_module_tck:the_MPSoC_cpu_0_jtag_debug_module_tck " "Elaborating entity \"MPSoC_cpu_0_jtag_debug_module_tck\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper\|MPSoC_cpu_0_jtag_debug_module_tck:the_MPSoC_cpu_0_jtag_debug_module_tck\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_wrapper.v" "the_MPSoC_cpu_0_jtag_debug_module_tck" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_0_jtag_debug_module_sysclk MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper\|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk " "Elaborating entity \"MPSoC_cpu_0_jtag_debug_module_sysclk\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper\|MPSoC_cpu_0_jtag_debug_module_sysclk:the_MPSoC_cpu_0_jtag_debug_module_sysclk\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_wrapper.v" "the_MPSoC_cpu_0_jtag_debug_module_sysclk" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MPSoC_cpu_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MPSoC_cpu_0_jtag_debug_module_phy\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_wrapper.v" "MPSoC_cpu_0_jtag_debug_module_phy" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MPSoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci\|MPSoC_cpu_0_jtag_debug_module_wrapper:the_MPSoC_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MPSoC_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_jtag_uart_0 MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"MPSoC_jtag_uart_0\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\"" {  } { { "MPSoC/synthesis/MPSoC.v" "jtag_uart_0" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/MPSoC.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_jtag_uart_0_scfifo_w MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w " "Elaborating entity \"MPSoC_jtag_uart_0_scfifo_w\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "the_MPSoC_jtag_uart_0_scfifo_w" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "wfifo" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765642854343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854343 ""}  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765642854343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642854410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642854410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642854435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642854435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642854461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642854461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642854543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642854543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642854628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642854628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642854699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642854699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642854777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642854777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_w:the_MPSoC_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_jtag_uart_0_scfifo_r MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r " "Elaborating entity \"MPSoC_jtag_uart_0_scfifo_r\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|MPSoC_jtag_uart_0_scfifo_r:the_MPSoC_jtag_uart_0_scfifo_r\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "the_MPSoC_jtag_uart_0_scfifo_r" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "MPSoC_jtag_uart_0_alt_jtag_atlantic" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765642854909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"MPSoC:inst\|MPSoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MPSoC_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854909 ""}  } { { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765642854909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_timer_0 MPSoC:inst\|MPSoC_timer_0:timer_0 " "Elaborating entity \"MPSoC_timer_0\" for hierarchy \"MPSoC:inst\|MPSoC_timer_0:timer_0\"" {  } { { "MPSoC/synthesis/MPSoC.v" "timer_0" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/MPSoC.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_sysid_0 MPSoC:inst\|MPSoC_sysid_0:sysid_0 " "Elaborating entity \"MPSoC_sysid_0\" for hierarchy \"MPSoC:inst\|MPSoC_sysid_0:sysid_0\"" {  } { { "MPSoC/synthesis/MPSoC.v" "sysid_0" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/MPSoC.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_memory_1 MPSoC:inst\|MPSoC_memory_1:memory_1 " "Elaborating entity \"MPSoC_memory_1\" for hierarchy \"MPSoC:inst\|MPSoC_memory_1:memory_1\"" {  } { { "MPSoC/synthesis/MPSoC.v" "memory_1" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/MPSoC.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_memory_1.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_memory_1.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_memory_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_memory_1.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765642854971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MPSoC_memory_1.hex " "Parameter \"init_file\" = \"MPSoC_memory_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642854972 ""}  } { { "MPSoC/synthesis/submodules/MPSoC_memory_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_memory_1.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765642854972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_04c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_04c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_04c1 " "Found entity 1: altsyncram_04c1" {  } { { "db/altsyncram_04c1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/altsyncram_04c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642855032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642855032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_04c1 MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated " "Elaborating entity \"altsyncram_04c1\" for hierarchy \"MPSoC:inst\|MPSoC_memory_1:memory_1\|altsyncram:the_altsyncram\|altsyncram_04c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642855033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1 MPSoC:inst\|MPSoC_cpu_1:cpu_1 " "Elaborating entity \"MPSoC_cpu_1\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\"" {  } { { "MPSoC/synthesis/MPSoC.v" "cpu_1" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/MPSoC.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642855207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_test_bench MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_test_bench:the_MPSoC_cpu_1_test_bench " "Elaborating entity \"MPSoC_cpu_1_test_bench\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_test_bench:the_MPSoC_cpu_1_test_bench\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_test_bench" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 4850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642855370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_ic_data_module MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_ic_data_module:MPSoC_cpu_1_ic_data " "Elaborating entity \"MPSoC_cpu_1_ic_data_module\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_ic_data_module:MPSoC_cpu_1_ic_data\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "MPSoC_cpu_1_ic_data" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 5708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642855384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_ic_tag_module MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_ic_tag_module:MPSoC_cpu_1_ic_tag " "Elaborating entity \"MPSoC_cpu_1_ic_tag_module\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_ic_tag_module:MPSoC_cpu_1_ic_tag\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "MPSoC_cpu_1_ic_tag" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 5774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642855398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_ic_tag_module:MPSoC_cpu_1_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_ic_tag_module:MPSoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642855419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ug1 " "Found entity 1: altsyncram_9ug1" {  } { { "db/altsyncram_9ug1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/altsyncram_9ug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642855488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642855488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ug1 MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_ic_tag_module:MPSoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ug1:auto_generated " "Elaborating entity \"altsyncram_9ug1\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_ic_tag_module:MPSoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642855489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_register_bank_a_module MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_a_module:MPSoC_cpu_1_register_bank_a " "Elaborating entity \"MPSoC_cpu_1_register_bank_a_module\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_a_module:MPSoC_cpu_1_register_bank_a\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "MPSoC_cpu_1_register_bank_a" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 6317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642855553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_a_module:MPSoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_a_module:MPSoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642855576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7kg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7kg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7kg1 " "Found entity 1: altsyncram_7kg1" {  } { { "db/altsyncram_7kg1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/altsyncram_7kg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642855648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642855648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7kg1 MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_a_module:MPSoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7kg1:auto_generated " "Elaborating entity \"altsyncram_7kg1\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_a_module:MPSoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7kg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642855649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_register_bank_b_module MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_b_module:MPSoC_cpu_1_register_bank_b " "Elaborating entity \"MPSoC_cpu_1_register_bank_b_module\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_b_module:MPSoC_cpu_1_register_bank_b\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "MPSoC_cpu_1_register_bank_b" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 6339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642855764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_b_module:MPSoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_b_module:MPSoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642855787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8kg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8kg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8kg1 " "Found entity 1: altsyncram_8kg1" {  } { { "db/altsyncram_8kg1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/altsyncram_8kg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642855858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642855858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8kg1 MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_b_module:MPSoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8kg1:auto_generated " "Elaborating entity \"altsyncram_8kg1\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_register_bank_b_module:MPSoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8kg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642855859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci " "Elaborating entity \"MPSoC_cpu_1_nios2_oci\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 6871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642855979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_debug MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_debug\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_debug:the_MPSoC_cpu_1_nios2_oci_debug\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_debug" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_ocimem MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem " "Elaborating entity \"MPSoC_cpu_1_nios2_ocimem\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_ocimem" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_ociram_sp_ram_module MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem\|MPSoC_cpu_1_ociram_sp_ram_module:MPSoC_cpu_1_ociram_sp_ram " "Elaborating entity \"MPSoC_cpu_1_ociram_sp_ram_module\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem\|MPSoC_cpu_1_ociram_sp_ram_module:MPSoC_cpu_1_ociram_sp_ram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "MPSoC_cpu_1_ociram_sp_ram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem\|MPSoC_cpu_1_ociram_sp_ram_module:MPSoC_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem\|MPSoC_cpu_1_ociram_sp_ram_module:MPSoC_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_altsyncram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6a81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6a81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6a81 " "Found entity 1: altsyncram_6a81" {  } { { "db/altsyncram_6a81.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/altsyncram_6a81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642856128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642856128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6a81 MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem\|MPSoC_cpu_1_ociram_sp_ram_module:MPSoC_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_6a81:auto_generated " "Elaborating entity \"altsyncram_6a81\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_ocimem:the_MPSoC_cpu_1_nios2_ocimem\|MPSoC_cpu_1_ociram_sp_ram_module:MPSoC_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_6a81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_avalon_reg MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_avalon_reg:the_MPSoC_cpu_1_nios2_avalon_reg " "Elaborating entity \"MPSoC_cpu_1_nios2_avalon_reg\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_avalon_reg:the_MPSoC_cpu_1_nios2_avalon_reg\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_avalon_reg" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_break MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_break:the_MPSoC_cpu_1_nios2_oci_break " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_break\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_break:the_MPSoC_cpu_1_nios2_oci_break\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_break" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_xbrk MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_xbrk:the_MPSoC_cpu_1_nios2_oci_xbrk " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_xbrk\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_xbrk:the_MPSoC_cpu_1_nios2_oci_xbrk\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_xbrk" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_dbrk MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_dbrk:the_MPSoC_cpu_1_nios2_oci_dbrk " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_dbrk\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_dbrk:the_MPSoC_cpu_1_nios2_oci_dbrk\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_dbrk" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_itrace MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_itrace:the_MPSoC_cpu_1_nios2_oci_itrace " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_itrace\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_itrace:the_MPSoC_cpu_1_nios2_oci_itrace\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_itrace" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_dtrace MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_dtrace:the_MPSoC_cpu_1_nios2_oci_dtrace " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_dtrace\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_dtrace:the_MPSoC_cpu_1_nios2_oci_dtrace\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_dtrace" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_td_mode MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_dtrace:the_MPSoC_cpu_1_nios2_oci_dtrace\|MPSoC_cpu_1_nios2_oci_td_mode:MPSoC_cpu_1_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_td_mode\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_dtrace:the_MPSoC_cpu_1_nios2_oci_dtrace\|MPSoC_cpu_1_nios2_oci_td_mode:MPSoC_cpu_1_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "MPSoC_cpu_1_nios2_oci_trc_ctrl_td_mode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_fifo MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_fifo:the_MPSoC_cpu_1_nios2_oci_fifo " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_fifo\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_fifo:the_MPSoC_cpu_1_nios2_oci_fifo\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_fifo" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_compute_input_tm_cnt MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_fifo:the_MPSoC_cpu_1_nios2_oci_fifo\|MPSoC_cpu_1_nios2_oci_compute_input_tm_cnt:the_MPSoC_cpu_1_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_fifo:the_MPSoC_cpu_1_nios2_oci_fifo\|MPSoC_cpu_1_nios2_oci_compute_input_tm_cnt:the_MPSoC_cpu_1_nios2_oci_compute_input_tm_cnt\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_compute_input_tm_cnt" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_fifo_wrptr_inc MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_fifo:the_MPSoC_cpu_1_nios2_oci_fifo\|MPSoC_cpu_1_nios2_oci_fifo_wrptr_inc:the_MPSoC_cpu_1_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_fifo:the_MPSoC_cpu_1_nios2_oci_fifo\|MPSoC_cpu_1_nios2_oci_fifo_wrptr_inc:the_MPSoC_cpu_1_nios2_oci_fifo_wrptr_inc\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_fifo_wrptr_inc" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_fifo_cnt_inc MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_fifo:the_MPSoC_cpu_1_nios2_oci_fifo\|MPSoC_cpu_1_nios2_oci_fifo_cnt_inc:the_MPSoC_cpu_1_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_fifo_cnt_inc\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_fifo:the_MPSoC_cpu_1_nios2_oci_fifo\|MPSoC_cpu_1_nios2_oci_fifo_cnt_inc:the_MPSoC_cpu_1_nios2_oci_fifo_cnt_inc\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_fifo_cnt_inc" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_oci_test_bench MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_fifo:the_MPSoC_cpu_1_nios2_oci_fifo\|MPSoC_cpu_1_oci_test_bench:the_MPSoC_cpu_1_oci_test_bench " "Elaborating entity \"MPSoC_cpu_1_oci_test_bench\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_fifo:the_MPSoC_cpu_1_nios2_oci_fifo\|MPSoC_cpu_1_oci_test_bench:the_MPSoC_cpu_1_oci_test_bench\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_oci_test_bench" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856368 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "MPSoC_cpu_1_oci_test_bench " "Entity \"MPSoC_cpu_1_oci_test_bench\" contains only dangling pins" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_oci_test_bench" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 2302 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1765642856369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_pib MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_pib:the_MPSoC_cpu_1_nios2_oci_pib " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_pib\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_pib:the_MPSoC_cpu_1_nios2_oci_pib\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_pib" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_nios2_oci_im MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_im:the_MPSoC_cpu_1_nios2_oci_im " "Elaborating entity \"MPSoC_cpu_1_nios2_oci_im\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_nios2_oci_im:the_MPSoC_cpu_1_nios2_oci_im\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_im" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_jtag_debug_module_wrapper MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper " "Elaborating entity \"MPSoC_cpu_1_jtag_debug_module_wrapper\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_jtag_debug_module_wrapper" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_jtag_debug_module_tck MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper\|MPSoC_cpu_1_jtag_debug_module_tck:the_MPSoC_cpu_1_jtag_debug_module_tck " "Elaborating entity \"MPSoC_cpu_1_jtag_debug_module_tck\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper\|MPSoC_cpu_1_jtag_debug_module_tck:the_MPSoC_cpu_1_jtag_debug_module_tck\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1_jtag_debug_module_wrapper.v" "the_MPSoC_cpu_1_jtag_debug_module_tck" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_cpu_1_jtag_debug_module_sysclk MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper\|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk " "Elaborating entity \"MPSoC_cpu_1_jtag_debug_module_sysclk\" for hierarchy \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci\|MPSoC_cpu_1_jtag_debug_module_wrapper:the_MPSoC_cpu_1_jtag_debug_module_wrapper\|MPSoC_cpu_1_jtag_debug_module_sysclk:the_MPSoC_cpu_1_jtag_debug_module_sysclk\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1_jtag_debug_module_wrapper.v" "the_MPSoC_cpu_1_jtag_debug_module_sysclk" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_shared_fifo MPSoC:inst\|MPSoC_shared_fifo:shared_fifo " "Elaborating entity \"MPSoC_shared_fifo\" for hierarchy \"MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\"" {  } { { "MPSoC/synthesis/MPSoC.v" "shared_fifo" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/MPSoC.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_shared_fifo_scfifo_with_controls MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"MPSoC_shared_fifo_scfifo_with_controls\" for hierarchy \"MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_shared_fifo.v" "the_scfifo_with_controls" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_shared_fifo.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_shared_fifo_single_clock_fifo MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo " "Elaborating entity \"MPSoC_shared_fifo_single_clock_fifo\" for hierarchy \"MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_shared_fifo.v" "the_scfifo" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_shared_fifo.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_shared_fifo.v" "single_clock_fifo" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_shared_fifo.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_shared_fifo.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_shared_fifo.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765642856655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856656 ""}  } { { "MPSoC/synthesis/submodules/MPSoC_shared_fifo.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_shared_fifo.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765642856656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2241 " "Found entity 1: scfifo_2241" {  } { { "db/scfifo_2241.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/scfifo_2241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642856712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642856712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2241 MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated " "Elaborating entity \"scfifo_2241\" for hierarchy \"MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9841 " "Found entity 1: a_dpfifo_9841" {  } { { "db/a_dpfifo_9841.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/a_dpfifo_9841.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642856728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642856728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9841 MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo " "Elaborating entity \"a_dpfifo_9841\" for hierarchy \"MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\"" {  } { { "db/scfifo_2241.tdf" "dpfifo" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/scfifo_2241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66f " "Found entity 1: a_fefifo_66f" {  } { { "db/a_fefifo_66f.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/a_fefifo_66f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642856744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642856744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66f MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state " "Elaborating entity \"a_fefifo_66f\" for hierarchy \"MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state\"" {  } { { "db/a_dpfifo_9841.tdf" "fifo_state" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/a_dpfifo_9841.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642856804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642856804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw " "Elaborating entity \"cntr_bo7\" for hierarchy \"MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw\"" {  } { { "db/a_fefifo_66f.tdf" "count_usedw" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/a_fefifo_66f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_d611.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_d611.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_d611 " "Found entity 1: dpram_d611" {  } { { "db/dpram_d611.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/dpram_d611.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642856866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642856866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_d611 MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram " "Elaborating entity \"dpram_d611\" for hierarchy \"MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram\"" {  } { { "db/a_dpfifo_9841.tdf" "FIFOram" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/a_dpfifo_9841.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i3k1 " "Found entity 1: altsyncram_i3k1" {  } { { "db/altsyncram_i3k1.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/altsyncram_i3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642856931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642856931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i3k1 MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram\|altsyncram_i3k1:altsyncram1 " "Elaborating entity \"altsyncram_i3k1\" for hierarchy \"MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|dpram_d611:FIFOram\|altsyncram_i3k1:altsyncram1\"" {  } { { "db/dpram_d611.tdf" "altsyncram1" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/dpram_d611.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642856933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642857018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642857018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|cntr_vnb:rd_ptr_count " "Elaborating entity \"cntr_vnb\" for hierarchy \"MPSoC:inst\|MPSoC_shared_fifo:shared_fifo\|MPSoC_shared_fifo_scfifo_with_controls:the_scfifo_with_controls\|MPSoC_shared_fifo_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_2241:auto_generated\|a_dpfifo_9841:dpfifo\|cntr_vnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_9841.tdf" "rd_ptr_count" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/a_dpfifo_9841.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"MPSoC_mm_interconnect_0\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "MPSoC/synthesis/MPSoC.v" "mm_interconnect_0" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/MPSoC.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_instruction_master_translator\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cpu_0_instruction_master_translator" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_0_data_master_translator\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cpu_0_data_master_translator" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cpu_0_jtag_debug_module_translator" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memory_0_s1_translator\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "memory_0_s1_translator" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_0_control_slave_translator\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "sysid_0_control_slave_translator" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_fifo_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_fifo_in_translator\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "shared_fifo_in_translator" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 1036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_fifo_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:shared_fifo_in_csr_translator\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "shared_fifo_in_csr_translator" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cpu_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cpu_0_data_master_translator_avalon_universal_master_0_agent" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 1349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MPSoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_addr_router MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"MPSoC_mm_interconnect_0_addr_router\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router:addr_router\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "addr_router" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 2150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_addr_router_default_decode MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router:addr_router\|MPSoC_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"MPSoC_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router:addr_router\|MPSoC_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_addr_router_001 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"MPSoC_mm_interconnect_0_addr_router_001\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "addr_router_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 2166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_addr_router_001_default_decode MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router_001:addr_router_001\|MPSoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"MPSoC_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_addr_router_001:addr_router_001\|MPSoC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_addr_router_001.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_id_router MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router:id_router " "Elaborating entity \"MPSoC_mm_interconnect_0_id_router\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router:id_router\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "id_router" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 2182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_id_router_default_decode MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router:id_router\|MPSoC_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"MPSoC_mm_interconnect_0_id_router_default_decode\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router:id_router\|MPSoC_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_id_router_001 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_001:id_router_001 " "Elaborating entity \"MPSoC_mm_interconnect_0_id_router_001\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_001:id_router_001\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "id_router_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 2198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_id_router_001_default_decode MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_001:id_router_001\|MPSoC_mm_interconnect_0_id_router_001_default_decode:the_default_decode " "Elaborating entity \"MPSoC_mm_interconnect_0_id_router_001_default_decode\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_001:id_router_001\|MPSoC_mm_interconnect_0_id_router_001_default_decode:the_default_decode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_001.sv" "the_default_decode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_id_router_002 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"MPSoC_mm_interconnect_0_id_router_002\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "id_router_002" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 2214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_id_router_002_default_decode MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_002:id_router_002\|MPSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"MPSoC_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_id_router_002:id_router_002\|MPSoC_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "limiter" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_cmd_xbar_demux MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"MPSoC_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cmd_xbar_demux" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 2349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_cmd_xbar_demux_001 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"MPSoC_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 2396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_cmd_xbar_mux MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"MPSoC_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cmd_xbar_mux" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 2419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_cmd_xbar_mux_001 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Elaborating entity \"MPSoC_mm_interconnect_0_cmd_xbar_mux_001\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "cmd_xbar_mux_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 2436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_rsp_xbar_demux MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"MPSoC_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "rsp_xbar_demux" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 2544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_rsp_xbar_demux_001 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"MPSoC_mm_interconnect_0_rsp_xbar_demux_001\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "rsp_xbar_demux_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_rsp_xbar_mux MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"MPSoC_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "rsp_xbar_mux" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 2669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_0_rsp_xbar_mux_001 MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"MPSoC_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0.v" 2716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_0_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_0:mm_interconnect_0\|MPSoC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_1 MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"MPSoC_mm_interconnect_1\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\"" {  } { { "MPSoC/synthesis/MPSoC.v" "mm_interconnect_1" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/MPSoC.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:shared_fifo_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:shared_fifo_out_translator\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" "shared_fifo_out_translator" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642857995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" "cpu_1_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" "cpu_1_data_master_translator_avalon_universal_master_0_agent" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" 1143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" "cpu_1_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_1_addr_router MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_addr_router:addr_router " "Elaborating entity \"MPSoC_mm_interconnect_1_addr_router\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_addr_router:addr_router\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" "addr_router" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" 1903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_1_addr_router_default_decode MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_addr_router:addr_router\|MPSoC_mm_interconnect_1_addr_router_default_decode:the_default_decode " "Elaborating entity \"MPSoC_mm_interconnect_1_addr_router_default_decode\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_addr_router:addr_router\|MPSoC_mm_interconnect_1_addr_router_default_decode:the_default_decode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_addr_router.sv" "the_default_decode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_1_addr_router_001 MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_addr_router_001:addr_router_001 " "Elaborating entity \"MPSoC_mm_interconnect_1_addr_router_001\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_addr_router_001:addr_router_001\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" "addr_router_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_1_addr_router_001_default_decode MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_addr_router_001:addr_router_001\|MPSoC_mm_interconnect_1_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"MPSoC_mm_interconnect_1_addr_router_001_default_decode\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_addr_router_001:addr_router_001\|MPSoC_mm_interconnect_1_addr_router_001_default_decode:the_default_decode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_addr_router_001.sv" "the_default_decode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_addr_router_001.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_1_id_router MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_id_router:id_router " "Elaborating entity \"MPSoC_mm_interconnect_1_id_router\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_id_router:id_router\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" "id_router" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_1_id_router_default_decode MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_id_router:id_router\|MPSoC_mm_interconnect_1_id_router_default_decode:the_default_decode " "Elaborating entity \"MPSoC_mm_interconnect_1_id_router_default_decode\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_id_router:id_router\|MPSoC_mm_interconnect_1_id_router_default_decode:the_default_decode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router.sv" "the_default_decode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_1_id_router_001 MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_id_router_001:id_router_001 " "Elaborating entity \"MPSoC_mm_interconnect_1_id_router_001\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_id_router_001:id_router_001\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" "id_router_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_1_id_router_001_default_decode MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_id_router_001:id_router_001\|MPSoC_mm_interconnect_1_id_router_001_default_decode:the_default_decode " "Elaborating entity \"MPSoC_mm_interconnect_1_id_router_001_default_decode\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_id_router_001:id_router_001\|MPSoC_mm_interconnect_1_id_router_001_default_decode:the_default_decode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router_001.sv" "the_default_decode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_1_id_router_002 MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_id_router_002:id_router_002 " "Elaborating entity \"MPSoC_mm_interconnect_1_id_router_002\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_id_router_002:id_router_002\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" "id_router_002" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" 1967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_1_id_router_002_default_decode MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_id_router_002:id_router_002\|MPSoC_mm_interconnect_1_id_router_002_default_decode:the_default_decode " "Elaborating entity \"MPSoC_mm_interconnect_1_id_router_002_default_decode\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_id_router_002:id_router_002\|MPSoC_mm_interconnect_1_id_router_002_default_decode:the_default_decode\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router_002.sv" "the_default_decode" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" "limiter" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" 2063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_1_cmd_xbar_demux MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"MPSoC_mm_interconnect_1_cmd_xbar_demux\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" "cmd_xbar_demux" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" 2086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_1_cmd_xbar_demux_001 MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"MPSoC_mm_interconnect_1_cmd_xbar_demux_001\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" "cmd_xbar_demux_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_1_cmd_xbar_mux MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"MPSoC_mm_interconnect_1_cmd_xbar_mux\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" "cmd_xbar_mux" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" 2150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_1_cmd_xbar_mux_001 MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Elaborating entity \"MPSoC_mm_interconnect_1_cmd_xbar_mux_001\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" "cmd_xbar_mux_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" 2167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_1_rsp_xbar_demux MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"MPSoC_mm_interconnect_1_rsp_xbar_demux\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" "rsp_xbar_demux" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" 2258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_1_rsp_xbar_demux_001 MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"MPSoC_mm_interconnect_1_rsp_xbar_demux_001\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" "rsp_xbar_demux_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" 2275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_1_rsp_xbar_mux MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"MPSoC_mm_interconnect_1_rsp_xbar_mux\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" "rsp_xbar_mux" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" 2366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_mm_interconnect_1_rsp_xbar_mux_001 MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"MPSoC_mm_interconnect_1_rsp_xbar_mux_001\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" "rsp_xbar_mux_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1.v" 2407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_rsp_xbar_mux_001.sv" "arb" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_mm_interconnect_1_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MPSoC:inst\|MPSoC_mm_interconnect_1:mm_interconnect_1\|MPSoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_irq_mapper MPSoC:inst\|MPSoC_irq_mapper:irq_mapper " "Elaborating entity \"MPSoC_irq_mapper\" for hierarchy \"MPSoC:inst\|MPSoC_irq_mapper:irq_mapper\"" {  } { { "MPSoC/synthesis/MPSoC.v" "irq_mapper" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/MPSoC.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPSoC_irq_mapper_001 MPSoC:inst\|MPSoC_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"MPSoC_irq_mapper_001\" for hierarchy \"MPSoC:inst\|MPSoC_irq_mapper_001:irq_mapper_001\"" {  } { { "MPSoC/synthesis/MPSoC.v" "irq_mapper_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/MPSoC.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MPSoC:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MPSoC:inst\|altera_reset_controller:rst_controller\"" {  } { { "MPSoC/synthesis/MPSoC.v" "rst_controller" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/MPSoC.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MPSoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MPSoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MPSoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MPSoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "MPSoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MPSoC:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MPSoC:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "MPSoC/synthesis/MPSoC.v" "rst_controller_001" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/MPSoC.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MPSoC:inst\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MPSoC:inst\|altera_reset_controller:rst_controller_003\"" {  } { { "MPSoC/synthesis/MPSoC.v" "rst_controller_003" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/MPSoC.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642858360 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_MPSoC_cpu_1_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_MPSoC_cpu_1_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "the_MPSoC_cpu_1_nios2_oci_itrace" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 3228 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1765642859863 "|TopLevel|MPSoC:inst|MPSoC_cpu_1:cpu_1|MPSoC_cpu_1_nios2_oci:the_MPSoC_cpu_1_nios2_oci|MPSoC_cpu_1_nios2_oci_itrace:the_MPSoC_cpu_1_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_MPSoC_cpu_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_MPSoC_cpu_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "the_MPSoC_cpu_0_nios2_oci_itrace" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 3228 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1765642859888 "|TopLevel|MPSoC:inst|MPSoC_cpu_0:cpu_0|MPSoC_cpu_0_nios2_oci:the_MPSoC_cpu_0_nios2_oci|MPSoC_cpu_0_nios2_oci_itrace:the_MPSoC_cpu_0_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "MPSoC:inst\|MPSoC_cpu_0:cpu_0\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|Add8\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "Add8" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 6472 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765642865136 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "MPSoC:inst\|MPSoC_cpu_1:cpu_1\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"MPSoC:inst\|MPSoC_cpu_1:cpu_1\|Add8\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "Add8" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 6465 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765642865136 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1765642865136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MPSoC:inst\|MPSoC_cpu_0:cpu_0\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|lpm_add_sub:Add8\"" {  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 6472 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765642865212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MPSoC:inst\|MPSoC_cpu_0:cpu_0\|lpm_add_sub:Add8 " "Instantiated megafunction \"MPSoC:inst\|MPSoC_cpu_0:cpu_0\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642865212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642865212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642865212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765642865212 ""}  } { { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 6472 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1765642865212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765642865280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765642865280 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1765642866085 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1765642866085 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1765642866221 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1765642866221 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1765642866221 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1765642866221 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1765642866221 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1765642866221 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1765642866238 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 4771 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 393 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 4764 -1 0 } } { "MPSoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_merlin_master_agent.sv" 279 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_jtag_uart_0.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "MPSoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 4484 -1 0 } } { "MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "MPSoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 4477 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 4511 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 4504 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 752 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 752 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 4803 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_shared_fifo.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_shared_fifo.v" 270 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_shared_fifo.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_shared_fifo.v" 261 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_1.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_1.v" 4796 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_cpu_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_cpu_0.v" 4762 -1 0 } } { "MPSoC/synthesis/submodules/MPSoC_timer_0.v" "" { Text "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/MPSoC/synthesis/submodules/MPSoC_timer_0.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1765642866400 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1765642866400 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765642868979 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "91 " "91 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1765642871226 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765642871547 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1765642871670 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1765642871670 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1765642871775 "|TopLevel|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1765642871775 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765642871880 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/output_files/TopLevel.map.smsg " "Generated suppressed messages file D:/UOP/Academics/7th Semester/CO503 - Advanced Embedded Systems/Labs/Lab 03/SoC_1/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1765642872412 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1765642873697 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765642873697 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5725 " "Implemented 5725 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1765642874653 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1765642874653 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5302 " "Implemented 5302 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1765642874653 ""} { "Info" "ICUT_CUT_TM_RAMS" "416 " "Implemented 416 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1765642874653 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1765642874653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765642874727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 13 21:51:14 2025 " "Processing ended: Sat Dec 13 21:51:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765642874727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765642874727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765642874727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1765642874727 ""}
