

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 09:24:23 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.031 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.03>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_4_V), !map !133"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_3_V), !map !139"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_2_V), !map !145"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_1_V), !map !151"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %y_0_V), !map !157"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %x_V), !map !163"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %y_0_V, i8* %y_1_V, i8* %y_2_V, i8* %y_3_V, i8* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 11 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_V_read = call i128 @_ssdm_op_Read.ap_vld.i128P(i128* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 12 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 120, i32 127)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 16, i32 23)" [firmware/myproject.cpp:50]   --->   Operation 14 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 112, i32 119)" [firmware/myproject.cpp:50]   --->   Operation 15 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i8 %tmp to i12" [firmware/myproject.cpp:51]   --->   Operation 16 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i8 %tmp_1 to i12" [firmware/myproject.cpp:50]   --->   Operation 17 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.55ns)   --->   "%mul_ln1192 = mul i12 %sext_ln1192, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 18 'mul' 'mul_ln1192' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %mul_ln1192, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rhs_V = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 20 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i13 %rhs_V to i14" [firmware/myproject.cpp:50]   --->   Operation 21 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.76ns)   --->   "%sub_ln1192 = sub i14 %sext_ln1192_2, %shl_ln" [firmware/myproject.cpp:50]   --->   Operation 22 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_1, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 23 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i13 %rhs_V_1 to i14" [firmware/myproject.cpp:50]   --->   Operation 24 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_1 = sub i14 %sub_ln1192, %sext_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 25 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V = add i14 %sub_ln1192_1, -192" [firmware/myproject.cpp:50]   --->   Operation 26 'add' 'ret_V' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %ret_V, i32 6, i32 13)" [firmware/myproject.cpp:50]   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_0_V, i8 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 28 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i8 %p_Val2_2 to i12" [firmware/myproject.cpp:51]   --->   Operation 29 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.55ns)   --->   "%mul_ln1192_1 = mul i12 %sext_ln1192, %sext_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 30 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln1192_1 = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %mul_ln1192_1, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 31 'bitconcatenate' 'shl_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_2, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 32 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i14 %rhs_V_2 to i16" [firmware/myproject.cpp:51]   --->   Operation 33 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_2 = sub i16 %shl_ln1192_1, %sext_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 34 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i16 %sub_ln1192_2, -1024" [firmware/myproject.cpp:51]   --->   Operation 35 'add' 'ret_V_1' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %ret_V_1, i32 8, i32 15)" [firmware/myproject.cpp:51]   --->   Operation 36 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_1_V, i8 %trunc_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 37 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %x_V_read, i32 24, i32 31)" [firmware/myproject.cpp:52]   --->   Operation 38 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_3 = sub i14 0, %rhs_V_2" [firmware/myproject.cpp:52]   --->   Operation 39 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i8 %tmp_3 to i10" [firmware/myproject.cpp:52]   --->   Operation 40 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i8 %tmp_3 to i12" [firmware/myproject.cpp:52]   --->   Operation 41 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.55ns)   --->   "%mul_ln1192_2 = mul i12 %sext_ln1192_7, %sext_ln1192_7" [firmware/myproject.cpp:52]   --->   Operation 42 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln1192_2 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %mul_ln1192_2, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 43 'bitconcatenate' 'shl_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%sub_ln1192_4 = sub i14 %sub_ln1192_3, %shl_ln1192_2" [firmware/myproject.cpp:52]   --->   Operation 44 'sub' 'sub_ln1192_4' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_PartSelect.i7.i128.i32.i32(i128 %x_V_read, i32 24, i32 30)" [firmware/myproject.cpp:52]   --->   Operation 45 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln1192_3 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_6, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 46 'bitconcatenate' 'shl_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.72ns)   --->   "%sub_ln1192_5 = sub i10 %shl_ln1192_3, %sext_ln1192_6" [firmware/myproject.cpp:52]   --->   Operation 47 'sub' 'sub_ln1192_5' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln1192_4 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %sub_ln1192_5, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 48 'bitconcatenate' 'shl_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192 = add i14 %shl_ln1192_4, %sub_ln1192_4" [firmware/myproject.cpp:52]   --->   Operation 49 'add' 'add_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_2 = add i14 %add_ln1192, -128" [firmware/myproject.cpp:52]   --->   Operation 50 'add' 'ret_V_2' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %ret_V_2, i32 6, i32 13)" [firmware/myproject.cpp:52]   --->   Operation 51 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_2_V, i8 %trunc_ln708_2)" [firmware/myproject.cpp:52]   --->   Operation 52 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.55ns)   --->   "%mul_ln1192_3 = mul i12 %sext_ln1192_4, %sext_ln1192_4" [firmware/myproject.cpp:53]   --->   Operation 53 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln1192_5 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %mul_ln1192_3, i2 0)" [firmware/myproject.cpp:53]   --->   Operation 54 'bitconcatenate' 'shl_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_6 = sub i14 0, %shl_ln1192_5" [firmware/myproject.cpp:53]   --->   Operation 55 'sub' 'sub_ln1192_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 56 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i12 %rhs_V_3 to i14" [firmware/myproject.cpp:53]   --->   Operation 57 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%sub_ln1192_7 = sub i14 %sub_ln1192_6, %sext_ln1192_8" [firmware/myproject.cpp:53]   --->   Operation 58 'sub' 'sub_ln1192_7' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_3, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 59 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i12 %rhs_V_4 to i14" [firmware/myproject.cpp:53]   --->   Operation 60 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_8 = sub i14 %sub_ln1192_7, %sext_ln1192_9" [firmware/myproject.cpp:53]   --->   Operation 61 'sub' 'sub_ln1192_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 62 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_3 = add i14 %sub_ln1192_8, -128" [firmware/myproject.cpp:53]   --->   Operation 62 'add' 'ret_V_3' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %ret_V_3, i32 6, i32 13)" [firmware/myproject.cpp:53]   --->   Operation 63 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_3_V, i8 %trunc_ln708_3)" [firmware/myproject.cpp:53]   --->   Operation 64 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i8P(i8* %y_4_V, i8 -2)" [firmware/myproject.cpp:54]   --->   Operation 65 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 66 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.03ns
The critical path consists of the following:
	wire read on port 'x_V' (firmware/myproject.cpp:50) [17]  (0 ns)
	'mul' operation ('mul_ln1192', firmware/myproject.cpp:50) [23]  (1.55 ns)
	'sub' operation ('sub_ln1192', firmware/myproject.cpp:50) [27]  (0.765 ns)
	'sub' operation ('sub_ln1192_1', firmware/myproject.cpp:50) [30]  (0 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:50) [31]  (0.716 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
