{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573470128068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573470128070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 08:02:07 2019 " "Processing started: Mon Nov 11 08:02:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573470128070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573470128070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maquinaDeDoces -c maquinaDeDoces " "Command: quartus_map --read_settings_files=on --write_settings_files=off maquinaDeDoces -c maquinaDeDoces" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573470128070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1573470128306 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"thenLIBRARY\";  expecting \"then\" maquinaDeDoces.vhd(88) " "VHDL syntax error at maquinaDeDoces.vhd(88) near text \"thenLIBRARY\";  expecting \"then\"" {  } { { "maquinaDeDoces.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/MaquinaDoce11-11/maquinaDeDoces.vhd" 88 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573470128756 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ENTITY\";  expecting \"end\", or \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement maquinaDeDoces.vhd(91) " "VHDL syntax error at maquinaDeDoces.vhd(91) near text \"ENTITY\";  expecting \"end\", or \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement" {  } { { "maquinaDeDoces.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/MaquinaDoce11-11/maquinaDeDoces.vhd" 91 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573470128756 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \")\", or \",\" maquinaDeDoces.vhd(93) " "VHDL syntax error at maquinaDeDoces.vhd(93) near text \":\";  expecting \")\", or \",\"" {  } { { "maquinaDeDoces.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/MaquinaDoce11-11/maquinaDeDoces.vhd" 93 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573470128756 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \")\", or \",\" maquinaDeDoces.vhd(94) " "VHDL syntax error at maquinaDeDoces.vhd(94) near text \":\";  expecting \")\", or \",\"" {  } { { "maquinaDeDoces.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/MaquinaDoce11-11/maquinaDeDoces.vhd" 94 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573470128756 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \")\", or \",\" maquinaDeDoces.vhd(95) " "VHDL syntax error at maquinaDeDoces.vhd(95) near text \":\";  expecting \")\", or \",\"" {  } { { "maquinaDeDoces.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/MaquinaDoce11-11/maquinaDeDoces.vhd" 95 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573470128756 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" maquinaDeDoces.vhd(99) " "VHDL syntax error at maquinaDeDoces.vhd(99) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "maquinaDeDoces.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/MaquinaDoce11-11/maquinaDeDoces.vhd" 99 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573470128756 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ATTRIBUTE\";  expecting \"end\", or \"(\", or an identifier (\"attribute\" is a reserved keyword), or a sequential statement maquinaDeDoces.vhd(101) " "VHDL syntax error at maquinaDeDoces.vhd(101) near text \"ATTRIBUTE\";  expecting \"end\", or \"(\", or an identifier (\"attribute\" is a reserved keyword), or a sequential statement" {  } { { "maquinaDeDoces.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/MaquinaDoce11-11/maquinaDeDoces.vhd" 101 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573470128756 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ATTRIBUTE\";  expecting \"end\", or \"(\", or an identifier (\"attribute\" is a reserved keyword), or a sequential statement maquinaDeDoces.vhd(103) " "VHDL syntax error at maquinaDeDoces.vhd(103) near text \"ATTRIBUTE\";  expecting \"end\", or \"(\", or an identifier (\"attribute\" is a reserved keyword), or a sequential statement" {  } { { "maquinaDeDoces.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/MaquinaDoce11-11/maquinaDeDoces.vhd" 103 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573470128756 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \":=\", or \"<=\" maquinaDeDoces.vhd(110) " "VHDL syntax error at maquinaDeDoces.vhd(110) near text \"BEGIN\";  expecting \":=\", or \"<=\"" {  } { { "maquinaDeDoces.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/MaquinaDoce11-11/maquinaDeDoces.vhd" 110 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573470128756 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" maquinaDeDoces.vhd(116) " "VHDL syntax error at maquinaDeDoces.vhd(116) near text \"PROCESS\";  expecting \"if\"" {  } { { "maquinaDeDoces.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/MaquinaDoce11-11/maquinaDeDoces.vhd" 116 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573470128756 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \":=\", or \"<=\" maquinaDeDoces.vhd(124) " "VHDL syntax error at maquinaDeDoces.vhd(124) near text \"BEGIN\";  expecting \":=\", or \"<=\"" {  } { { "maquinaDeDoces.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/MaquinaDoce11-11/maquinaDeDoces.vhd" 124 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573470128756 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" maquinaDeDoces.vhd(239) " "VHDL syntax error at maquinaDeDoces.vhd(239) near text \"PROCESS\";  expecting \"if\"" {  } { { "maquinaDeDoces.vhd" "" { Text "/home/aluno/DLP/maquinaDeEstados/MaquinaDoce11-11/maquinaDeDoces.vhd" 239 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573470128756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinaDeDoces.vhd 0 0 " "Found 0 design units, including 0 entities, in source file maquinaDeDoces.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573470128758 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 12 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573470128855 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 11 08:02:08 2019 " "Processing ended: Mon Nov 11 08:02:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573470128855 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573470128855 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573470128855 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573470128855 ""}
