Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 15:01:47 2025
| Host         : Quillo-Thinkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bancoderegistros_timing_summary_routed.rpt -pb bancoderegistros_timing_summary_routed.pb -rpx bancoderegistros_timing_summary_routed.rpx -warn_on_violation
| Design       : bancoderegistros
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  128         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (128)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (384)
5. checking no_input_delay (22)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (128)
--------------------------
 There are 128 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (384)
--------------------------------------------------
 There are 384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  400          inf        0.000                      0                  400           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           400 Endpoints
Min Delay           400 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.879ns  (logic 3.448ns (43.759%)  route 4.431ns (56.241%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  SEL_IBUF[1]_inst/O
                         net (fo=44, routed)          2.420     3.284    regs/RBL/SEL_IBUF[1]
    SLICE_X0Y103         LUT6 (Prop_lut6_I2_O)        0.105     3.389 r  regs/RBL/DATA_IOBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.521     3.910    regs/RDI/Q_reg[1]_0
    SLICE_X0Y103         LUT4 (Prop_lut4_I3_O)        0.105     4.015 r  regs/RDI/DATA_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.491     5.506    DATA_IOBUF[1]_inst/I
    R23                  OBUFT (Prop_obuft_I_O)       2.374     7.879 r  DATA_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.879    DATA[1]
    R23                                                               r  DATA[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[0]
                            (input port)
  Destination:            DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.650ns  (logic 3.435ns (44.907%)  route 4.215ns (55.093%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P23                                               0.000     0.000 r  SEL[0] (IN)
                         net (fo=0)                   0.000     0.000    SEL[0]
    P23                  IBUF (Prop_ibuf_I_O)         0.896     0.896 r  SEL_IBUF[0]_inst/O
                         net (fo=44, routed)          2.047     2.942    regs/RDI/SEL_IBUF[0]
    SLICE_X2Y103         LUT6 (Prop_lut6_I4_O)        0.105     3.047 r  regs/RDI/DATA_IOBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.652     3.699    regs/RDI/DATA_IOBUF[0]_inst_i_2_n_0
    SLICE_X1Y103         LUT4 (Prop_lut4_I0_O)        0.105     3.804 r  regs/RDI/DATA_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.516     5.320    DATA_IOBUF[0]_inst/I
    R18                  OBUFT (Prop_obuft_I_O)       2.330     7.650 r  DATA_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.650    DATA[0]
    R18                                                               r  DATA[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.608ns  (logic 3.460ns (45.471%)  route 4.149ns (54.529%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  SEL_IBUF[1]_inst/O
                         net (fo=44, routed)          2.165     3.029    regs/RDI/SEL_IBUF[1]
    SLICE_X2Y103         LUT6 (Prop_lut6_I2_O)        0.105     3.134 r  regs/RDI/DATA_IOBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.507     3.641    regs/RDI/DATA_IOBUF[2]_inst_i_2_n_0
    SLICE_X0Y103         LUT4 (Prop_lut4_I0_O)        0.105     3.746 r  regs/RDI/DATA_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.477     5.223    DATA_IOBUF[2]_inst/I
    T23                  OBUFT (Prop_obuft_I_O)       2.385     7.608 r  DATA_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.608    DATA[2]
    T23                                                               r  DATA[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[0]
                            (input port)
  Destination:            DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.589ns  (logic 3.481ns (45.862%)  route 4.109ns (54.138%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P23                                               0.000     0.000 r  SEL[0] (IN)
                         net (fo=0)                   0.000     0.000    SEL[0]
    P23                  IBUF (Prop_ibuf_I_O)         0.896     0.896 r  SEL_IBUF[0]_inst/O
                         net (fo=44, routed)          2.057     2.952    regs/RDI/SEL_IBUF[0]
    SLICE_X2Y105         LUT6 (Prop_lut6_I4_O)        0.105     3.057 r  regs/RDI/DATA_IOBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.657     3.715    regs/RDI/DATA_IOBUF[4]_inst_i_2_n_0
    SLICE_X0Y105         LUT4 (Prop_lut4_I0_O)        0.105     3.820 r  regs/RDI/DATA_IOBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.395     5.214    DATA_IOBUF[4]_inst/I
    T22                  OBUFT (Prop_obuft_I_O)       2.375     7.589 r  DATA_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.589    DATA[4]
    T22                                                               r  DATA[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.502ns  (logic 3.450ns (45.979%)  route 4.053ns (54.021%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  SEL_IBUF[1]_inst/O
                         net (fo=44, routed)          2.260     3.124    regs/RBL/SEL_IBUF[1]
    SLICE_X1Y104         LUT6 (Prop_lut6_I2_O)        0.105     3.229 r  regs/RBL/DATA_IOBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.398     3.627    regs/RDI/Q_reg[3]_0
    SLICE_X0Y104         LUT4 (Prop_lut4_I3_O)        0.105     3.732 r  regs/RDI/DATA_IOBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.395     5.127    DATA_IOBUF[3]_inst/I
    R22                  OBUFT (Prop_obuft_I_O)       2.375     7.502 r  DATA_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.502    DATA[3]
    R22                                                               r  DATA[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.396ns  (logic 3.466ns (46.857%)  route 3.931ns (53.143%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  SEL_IBUF[1]_inst/O
                         net (fo=44, routed)          1.905     2.770    regs/RBL/SEL_IBUF[1]
    SLICE_X0Y106         LUT6 (Prop_lut6_I2_O)        0.105     2.875 r  regs/RBL/DATA_IOBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.540     3.414    regs/RDI/Q_reg[5]_0
    SLICE_X1Y106         LUT4 (Prop_lut4_I3_O)        0.105     3.519 r  regs/RDI/DATA_IOBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.486     5.005    DATA_IOBUF[5]_inst/I
    P26                  OBUFT (Prop_obuft_I_O)       2.391     7.396 r  DATA_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.396    DATA[5]
    P26                                                               r  DATA[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            DATA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.296ns  (logic 3.461ns (47.432%)  route 3.835ns (52.568%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  SEL_IBUF[1]_inst/O
                         net (fo=44, routed)          1.940     2.804    regs/RDI/SEL_IBUF[1]
    SLICE_X2Y106         LUT6 (Prop_lut6_I2_O)        0.105     2.909 r  regs/RDI/DATA_IOBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.524     3.433    regs/RDI/DATA_IOBUF[7]_inst_i_2_n_0
    SLICE_X0Y107         LUT4 (Prop_lut4_I0_O)        0.105     3.538 r  regs/RDI/DATA_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.372     4.910    DATA_IOBUF[7]_inst/I
    T25                  OBUFT (Prop_obuft_I_O)       2.386     7.296 r  DATA_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.296    DATA[7]
    T25                                                               r  DATA[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.280ns  (logic 3.478ns (47.780%)  route 3.802ns (52.220%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    N19                  IBUF (Prop_ibuf_I_O)         0.864     0.864 r  SEL_IBUF[1]_inst/O
                         net (fo=44, routed)          1.926     2.790    regs/RDI/SEL_IBUF[1]
    SLICE_X2Y106         LUT6 (Prop_lut6_I2_O)        0.105     2.895 r  regs/RDI/DATA_IOBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.507     3.403    regs/RDI/DATA_IOBUF[6]_inst_i_2_n_0
    SLICE_X0Y106         LUT4 (Prop_lut4_I0_O)        0.105     3.508 r  regs/RDI/DATA_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.368     4.876    DATA_IOBUF[6]_inst/I
    R26                  OBUFT (Prop_obuft_I_O)       2.404     7.280 r  DATA_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.280    DATA[6]
    R26                                                               r  DATA[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[0]
                            (input port)
  Destination:            DATA[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.255ns  (logic 3.459ns (47.675%)  route 3.796ns (52.325%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P23                                               0.000     0.000 r  SEL[0] (IN)
                         net (fo=0)                   0.000     0.000    SEL[0]
    P23                  IBUF (Prop_ibuf_I_O)         0.896     0.896 r  SEL_IBUF[0]_inst/O
                         net (fo=44, routed)          1.665     2.561    regs/RDI/SEL_IBUF[0]
    SLICE_X1Y111         LUT6 (Prop_lut6_I4_O)        0.105     2.666 r  regs/RDI/DATA_IOBUF[14]_inst_i_2/O
                         net (fo=1, routed)           0.630     3.296    regs/RDI/DATA_IOBUF[14]_inst_i_2_n_0
    SLICE_X0Y112         LUT4 (Prop_lut4_I0_O)        0.105     3.401 r  regs/RDI/DATA_IOBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.501     4.902    DATA_IOBUF[14]_inst/I
    R20                  OBUFT (Prop_obuft_I_O)       2.353     7.255 r  DATA_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.255    DATA[14]
    R20                                                               r  DATA[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEL[0]
                            (input port)
  Destination:            DATA[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.950ns  (logic 3.503ns (50.408%)  route 3.447ns (49.592%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P23                                               0.000     0.000 r  SEL[0] (IN)
                         net (fo=0)                   0.000     0.000    SEL[0]
    P23                  IBUF (Prop_ibuf_I_O)         0.896     0.896 r  SEL_IBUF[0]_inst/O
                         net (fo=44, routed)          1.561     2.457    regs/RBH/SEL_IBUF[0]
    SLICE_X1Y110         LUT6 (Prop_lut6_I4_O)        0.105     2.562 r  regs/RBH/DATA_IOBUF[10]_inst_i_3/O
                         net (fo=1, routed)           0.517     3.079    regs/RDI/Q_reg[10]_0
    SLICE_X1Y110         LUT4 (Prop_lut4_I2_O)        0.105     3.184 r  regs/RDI/DATA_IOBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.368     4.552    DATA_IOBUF[10]_inst/I
    N26                  OBUFT (Prop_obuft_I_O)       2.398     6.950 r  DATA_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.950    DATA[10]
    N26                                                               r  DATA[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DATA[0]
                            (input port)
  Destination:            regs/RSP/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.150ns (29.110%)  route 0.364ns (70.890%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  DATA[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DATA_IOBUF[0]_inst/IO
    R18                  IBUF (Prop_ibuf_I_O)         0.150     0.150 r  DATA_IOBUF[0]_inst/IBUF/O
                         net (fo=8, routed)           0.364     0.514    regs/RSP/D[0]
    SLICE_X1Y102         FDCE                                         r  regs/RSP/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA[13]
                            (input port)
  Destination:            regs/RAH/Q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.177ns (33.915%)  route 0.345ns (66.085%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  DATA[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DATA_IOBUF[13]_inst/IO
    R21                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  DATA_IOBUF[13]_inst/IBUF/O
                         net (fo=8, routed)           0.345     0.521    regs/RAH/D[5]
    SLICE_X0Y113         FDCE                                         r  regs/RAH/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA[11]
                            (input port)
  Destination:            regs/RDI/Q_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.203ns (37.604%)  route 0.337ns (62.396%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 r  DATA[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DATA_IOBUF[11]_inst/IO
    P25                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  DATA_IOBUF[11]_inst/IBUF/O
                         net (fo=8, routed)           0.337     0.540    regs/RDI/D[11]
    SLICE_X1Y111         FDCE                                         r  regs/RDI/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA[11]
                            (input port)
  Destination:            regs/RBP/Q_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.203ns (36.854%)  route 0.348ns (63.146%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P25                                               0.000     0.000 r  DATA[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DATA_IOBUF[11]_inst/IO
    P25                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  DATA_IOBUF[11]_inst/IBUF/O
                         net (fo=8, routed)           0.348     0.551    regs/RBP/D[11]
    SLICE_X0Y111         FDCE                                         r  regs/RBP/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA[13]
                            (input port)
  Destination:            regs/RCH/Q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.177ns (32.070%)  route 0.375ns (67.930%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R21                                               0.000     0.000 r  DATA[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DATA_IOBUF[13]_inst/IO
    R21                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  DATA_IOBUF[13]_inst/IBUF/O
                         net (fo=8, routed)           0.375     0.551    regs/RCH/D[5]
    SLICE_X1Y112         FDCE                                         r  regs/RCH/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA[7]
                            (input port)
  Destination:            regs/RDL/Q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.206ns (37.217%)  route 0.347ns (62.783%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  DATA[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DATA_IOBUF[7]_inst/IO
    T25                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  DATA_IOBUF[7]_inst/IBUF/O
                         net (fo=8, routed)           0.347     0.553    regs/RDL/D[7]
    SLICE_X0Y105         FDCE                                         r  regs/RDL/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA[7]
                            (input port)
  Destination:            regs/RCL/Q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.206ns (37.129%)  route 0.348ns (62.871%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  DATA[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DATA_IOBUF[7]_inst/IO
    T25                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  DATA_IOBUF[7]_inst/IBUF/O
                         net (fo=8, routed)           0.348     0.554    regs/RCL/D[7]
    SLICE_X0Y107         FDCE                                         r  regs/RCL/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA[14]
                            (input port)
  Destination:            regs/RDH/Q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.173ns (31.046%)  route 0.385ns (68.954%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  DATA[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DATA_IOBUF[14]_inst/IO
    R20                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  DATA_IOBUF[14]_inst/IBUF/O
                         net (fo=8, routed)           0.385     0.558    regs/RDH/D[6]
    SLICE_X1Y113         FDCE                                         r  regs/RDH/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA[8]
                            (input port)
  Destination:            regs/RBP/Q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.203ns (36.381%)  route 0.355ns (63.619%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  DATA[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DATA_IOBUF[8]_inst/IO
    T24                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  DATA_IOBUF[8]_inst/IBUF/O
                         net (fo=8, routed)           0.355     0.558    regs/RBP/D[8]
    SLICE_X2Y108         FDCE                                         r  regs/RBP/Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA[5]
                            (input port)
  Destination:            regs/RAL/Q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.211ns (37.641%)  route 0.349ns (62.359%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P26                                               0.000     0.000 r  DATA[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DATA_IOBUF[5]_inst/IO
    P26                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  DATA_IOBUF[5]_inst/IBUF/O
                         net (fo=8, routed)           0.349     0.560    regs/RAL/D[5]
    SLICE_X0Y106         FDCE                                         r  regs/RAL/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------





