
                                   VC Static 

                 Version T-2022.06 for linux64 - May 30, 2022 

                    Copyright (c) 2010 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
restore_session -level default
















MasterSourceFile top_lint.tcl
#Liberty files are needed for logical and physical netlist designs
set search_path "./"
set link_library " "
set_app_var enable_lint true
configure_lint_setup -goal lint_rtl
analyze -verbose -format verilog "../src/apb_io.sv ../src/apb_if.sv ../src/apb_top.sv ../src/register.sv ../src/aux_if.sv"
[Info] DB_COPT044: Calling VCS: '$VCS_HOME/bin/vlogan  -kdb=common_elab /home1/WBRN18/YashasH/apb_gpio/script/vcst_rtdb/.internal/design/undef_vcs.v -Xvd_opts=-silent,+disable_message+C00373,-ssy,-ssv,-ssz -file /home1/WBRN18/YashasH/apb_gpio/script/vcst_rtdb/.internal/design/analyzeCmd1 -Xufe=parallel:incrdump  -full64 '.
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Wed May  7 12:15:52 2025

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file '/home1/WBRN18/YashasH/apb_gpio/script/vcst_rtdb/.internal/design/undef_vcs.v'
Parsing design file './../src/apb_io.sv'
Parsing design file './../src/apb_if.sv'
Parsing design file './../src/apb_top.sv'
Parsing design file './../src/register.sv'
Parsing design file './../src/aux_if.sv'
CPU time: .112 seconds to compile
elaborate apb_top
Doing common elaboration 
Final timescale is '1ps/1ps'
Notice: Ports were coerced to input/inout/output, please use '-vcs -notice' for details
Info: Invoking Simon...
Importing Symbol Libraries...
Info: Simon VCS Start

Warning-[SM_URMI] Unresolved module instance in design.
./../src/apb_if.sv, 22
  Module definition 'apb_fsm' of instance 'fs1' is not found in the design


Warning-[SM_URMI] Unresolved module instance in design.
./../src/aux_if.sv, 8
  Module definition 'aux_reg' of instance 'i1' is not found in the design

=======================================================
VCS CPU Time(s)     :0.10
SIMON CPU Time(s)   :0.11
SIMON Total Time(s) :0.06
Peak Memory(MB)     :389
=======================================================
Info: Simon VCS Finished
Info: Simon call complete 
Info: Exiting after Simon Analysis 
[Info] Loading Lint Language Checker starting

Warning-[DB_CANT_LOAD] Invalid library file specified.
  Invalid link library file specified. Cannot load link library './/'

[Info] Loading Lint Language Checker Finished 
  Failed to import the "default_u" library because the library files cannot be found in the library paths.
---Any error or warning message, please refer to /home1/WBRN18/YashasH/apb_gpio/script/vcst_rtdb/verdi/elabcomLog/libCompiler.log---

Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
# Gate Counts 
Number of Flat Instances = 1078
Number of Operator = 1076
Number of Libcells = 0
Number of Black-Box Instances = 2

check_lint
[Info] Running goal lint_rtl
Inferring all potential clocks
Inferring all potential resets
eval {;}
waive_lint -tag "STARC05-2.5.1.2" -add apb_top1
report_lint -verbose -file ./report/apb_top_lint_register.txt

exit
=======================================================
Total Time(S)  :23.57
CPU Time(S)    :15.01
Peak Memory(MB):2640
=======================================================
