$date
	Wed Jun  8 20:10:34 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Enabler_tb $end
$scope module dut $end
$var wire 1 ! enable $end
$var wire 8 " in [7:0] $end
$var wire 8 # out [7:0] $end
$scope begin AndGates[0] $end
$upscope $end
$scope begin AndGates[1] $end
$upscope $end
$scope begin AndGates[2] $end
$upscope $end
$scope begin AndGates[3] $end
$upscope $end
$scope begin AndGates[4] $end
$upscope $end
$scope begin AndGates[5] $end
$upscope $end
$scope begin AndGates[6] $end
$upscope $end
$scope begin AndGates[7] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx0x0x0xx #
b10101011 "
x!
$end
#10
b0 #
0!
#90
b10101011 #
1!
#170
