=====
SETUP
10.064
11.640
21.704
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s4
5.924
6.388
uart_rx_inst/n892_s10
7.733
8.547
uart_rx_inst/state_1_s5
8.556
9.320
uart_rx_inst/state_2_s5
10.327
11.113
uart_rx_inst/state_0_s1
11.640
=====
SETUP
10.064
11.640
21.704
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s4
5.924
6.388
uart_rx_inst/n892_s10
7.733
8.547
uart_rx_inst/state_1_s5
8.556
9.320
uart_rx_inst/state_2_s5
10.327
11.113
uart_rx_inst/state_2_s1
11.640
=====
SETUP
10.317
11.123
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s4
5.924
6.388
uart_rx_inst/n892_s10
7.733
8.547
uart_rx_inst/state_1_s5
8.556
9.320
uart_rx_inst/n890_s9
10.308
11.123
uart_rx_inst/i_21_s0
11.123
=====
SETUP
10.322
11.117
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s4
5.924
6.388
uart_rx_inst/state_1_s9
7.733
8.547
uart_rx_inst/n895_s10
9.148
9.912
uart_rx_inst/n895_s9
10.508
11.117
uart_rx_inst/i_16_s0
11.117
=====
SETUP
10.372
11.068
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s4
5.924
6.388
uart_rx_inst/n892_s10
7.733
8.547
uart_rx_inst/state_1_s5
8.556
9.320
uart_rx_inst/n880_s9
10.303
11.068
uart_rx_inst/i_31_s0
11.068
=====
SETUP
10.378
11.326
21.704
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s4
5.924
6.388
uart_rx_inst/n892_s10
7.733
8.547
uart_rx_inst/state_1_s5
8.556
9.320
uart_rx_inst/state_1_s4
10.317
11.077
uart_rx_inst/state_1_s1
11.326
=====
SETUP
10.396
11.044
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s4
5.924
6.388
uart_rx_inst/n892_s10
7.733
8.547
uart_rx_inst/state_1_s5
8.556
9.320
uart_rx_inst/n908_s9
10.435
11.044
uart_rx_inst/i_3_s0
11.044
=====
SETUP
10.622
10.818
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/i_0_s4
1.736
2.076
uart_rx_inst/n907_s11
2.948
3.762
uart_rx_inst/n892_s12
4.750
5.564
uart_rx_inst/state_1_s16
6.172
6.987
uart_rx_inst/state_1_s12
7.587
8.351
uart_rx_inst/state_1_s6
8.356
9.120
uart_rx_inst/n886_s9
10.004
10.818
uart_rx_inst/i_25_s0
10.818
=====
SETUP
10.652
10.788
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s4
5.924
6.388
uart_rx_inst/n892_s10
7.733
8.547
uart_rx_inst/state_1_s5
8.556
9.320
uart_rx_inst/n907_s9
10.324
10.788
uart_rx_inst/i_4_s0
10.788
=====
SETUP
10.672
10.768
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/i_0_s4
1.736
2.076
uart_rx_inst/n907_s11
2.948
3.762
uart_rx_inst/n892_s12
4.750
5.564
uart_rx_inst/state_1_s16
6.172
6.987
uart_rx_inst/state_1_s12
7.587
8.351
uart_rx_inst/state_1_s6
8.356
9.120
uart_rx_inst/n897_s9
10.004
10.768
uart_rx_inst/i_14_s0
10.768
=====
SETUP
10.672
10.768
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/i_0_s4
1.736
2.076
uart_rx_inst/n907_s11
2.948
3.762
uart_rx_inst/n892_s12
4.750
5.564
uart_rx_inst/state_1_s16
6.172
6.987
uart_rx_inst/state_1_s12
7.587
8.351
uart_rx_inst/state_1_s6
8.356
9.120
uart_rx_inst/n883_s9
10.004
10.768
uart_rx_inst/i_28_s0
10.768
=====
SETUP
10.678
10.762
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s4
5.924
6.388
uart_rx_inst/n892_s10
7.733
8.547
uart_rx_inst/state_1_s5
8.556
9.320
uart_rx_inst/n900_s9
9.948
10.762
uart_rx_inst/i_11_s0
10.762
=====
SETUP
10.678
10.762
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s4
5.924
6.388
uart_rx_inst/n892_s10
7.733
8.547
uart_rx_inst/state_1_s5
8.556
9.320
uart_rx_inst/n899_s9
9.948
10.762
uart_rx_inst/i_12_s0
10.762
=====
SETUP
10.678
10.762
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s4
5.924
6.388
uart_rx_inst/n892_s10
7.733
8.547
uart_rx_inst/state_1_s5
8.556
9.320
uart_rx_inst/n893_s9
9.948
10.762
uart_rx_inst/i_18_s0
10.762
=====
SETUP
10.685
10.755
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s4
5.924
6.388
uart_rx_inst/n892_s10
7.733
8.547
uart_rx_inst/state_1_s5
8.556
9.320
uart_rx_inst/n904_s9
9.941
10.755
uart_rx_inst/i_7_s0
10.755
=====
SETUP
10.703
10.737
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s5
5.686
6.295
uart_rx_inst/n849_s16
7.287
8.101
uart_rx_inst/n849_s15
8.105
8.919
uart_rx_inst/n849_s13
9.922
10.737
uart_rx_inst/count_25_s1
10.737
=====
SETUP
10.703
10.737
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s5
5.686
6.295
uart_rx_inst/n849_s16
7.287
8.101
uart_rx_inst/n849_s15
8.105
8.919
uart_rx_inst/n852_s13
9.922
10.737
uart_rx_inst/count_22_s1
10.737
=====
SETUP
10.703
10.737
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s5
5.686
6.295
uart_rx_inst/n849_s16
7.287
8.101
uart_rx_inst/n849_s15
8.105
8.919
uart_rx_inst/n851_s15
9.922
10.737
uart_rx_inst/count_23_s1
10.737
=====
SETUP
10.704
10.736
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s5
5.686
6.295
uart_rx_inst/n849_s16
7.287
8.101
uart_rx_inst/n849_s15
8.105
8.919
uart_rx_inst/n855_s13
9.922
10.736
uart_rx_inst/count_19_s1
10.736
=====
SETUP
10.707
10.733
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s4
5.924
6.388
uart_rx_inst/n892_s10
7.733
8.547
uart_rx_inst/state_1_s5
8.556
9.320
uart_rx_inst/n891_s9
9.968
10.733
uart_rx_inst/i_20_s0
10.733
=====
SETUP
10.707
10.733
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s4
5.924
6.388
uart_rx_inst/n892_s10
7.733
8.547
uart_rx_inst/state_1_s5
8.556
9.320
uart_rx_inst/n889_s9
9.968
10.733
uart_rx_inst/i_22_s0
10.733
=====
SETUP
10.707
10.733
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s4
5.924
6.388
uart_rx_inst/n892_s10
7.733
8.547
uart_rx_inst/state_1_s5
8.556
9.320
uart_rx_inst/n888_s9
9.968
10.733
uart_rx_inst/i_23_s0
10.733
=====
SETUP
10.710
10.730
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s5
5.686
6.295
uart_rx_inst/n849_s16
7.287
8.101
uart_rx_inst/n849_s15
8.105
8.919
uart_rx_inst/n861_s13
9.916
10.730
uart_rx_inst/count_13_s1
10.730
=====
SETUP
10.711
10.729
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s5
5.686
6.295
uart_rx_inst/n849_s16
7.287
8.101
uart_rx_inst/n849_s15
8.105
8.919
uart_rx_inst/n859_s13
9.915
10.729
uart_rx_inst/count_15_s1
10.729
=====
SETUP
10.726
10.714
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_24_s1
1.736
2.076
uart_rx_inst/prev_recieved_signal_s14
2.677
3.286
uart_rx_inst/prev_recieved_signal_s6
3.902
4.716
uart_rx_inst/i_31_s4
5.924
6.388
uart_rx_inst/n892_s10
7.733
8.547
uart_rx_inst/state_1_s5
8.556
9.320
uart_rx_inst/n881_s9
9.949
10.714
uart_rx_inst/i_30_s0
10.714
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
uart_rx_inst/count_18_s1
1.342
1.589
uart_rx_inst/n856_s13
1.591
1.866
uart_rx_inst/count_18_s1
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_25_s1
1.342
1.589
uart_tx_inst/n54_s6
1.591
1.866
uart_tx_inst/count_25_s1
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_2_s0
1.342
1.589
uart_tx_inst/n77_s3
1.591
1.866
uart_tx_inst/count_2_s0
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_19_s0
1.342
1.589
uart_tx_inst/n60_s4
1.591
1.866
uart_tx_inst/count_19_s0
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button2_counter_1_s0
1.342
1.589
data_reader_inst/n136_s3
1.591
1.866
data_reader_inst/button2_counter_1_s0
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button2_counter_18_s0
1.342
1.589
data_reader_inst/n119_s2
1.591
1.866
data_reader_inst/button2_counter_18_s0
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button1_counter_1_s0
1.342
1.589
data_reader_inst/n25_s3
1.591
1.866
data_reader_inst/button1_counter_1_s0
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button1_counter_11_s0
1.342
1.589
data_reader_inst/n15_s3
1.591
1.866
data_reader_inst/button1_counter_11_s0
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button1_counter_12_s0
1.342
1.589
data_reader_inst/n14_s3
1.591
1.866
data_reader_inst/button1_counter_12_s0
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button1_counter_13_s0
1.342
1.589
data_reader_inst/n13_s3
1.591
1.866
data_reader_inst/button1_counter_13_s0
1.866
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
led_inst/flash_counter_6_s0
1.342
1.589
led_inst/n26_s3
1.591
1.867
led_inst/flash_counter_6_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_rx_inst/count_2_s1
1.342
1.589
uart_rx_inst/n872_s15
1.591
1.867
uart_rx_inst/count_2_s1
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_rx_inst/count_7_s1
1.342
1.589
uart_rx_inst/n867_s13
1.591
1.867
uart_rx_inst/count_7_s1
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_rx_inst/count_13_s1
1.342
1.589
uart_rx_inst/n861_s13
1.591
1.867
uart_rx_inst/count_13_s1
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_rx_inst/count_21_s1
1.342
1.589
uart_rx_inst/n853_s13
1.591
1.867
uart_rx_inst/count_21_s1
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_rx_inst/count_22_s1
1.342
1.589
uart_rx_inst/n852_s13
1.591
1.867
uart_rx_inst/count_22_s1
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_11_s0
1.342
1.589
uart_tx_inst/n68_s4
1.591
1.867
uart_tx_inst/count_11_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_23_s0
1.342
1.589
uart_tx_inst/n56_s5
1.591
1.867
uart_tx_inst/count_23_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button2_counter_10_s0
1.342
1.589
data_reader_inst/n127_s3
1.591
1.867
data_reader_inst/button2_counter_10_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
data_reader_inst/number_of_press_0_s0
1.342
1.589
data_reader_inst/n86_s5
1.591
1.867
data_reader_inst/number_of_press_0_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
data_reader_inst/number_of_press_4_s0
1.342
1.589
data_reader_inst/n82_s3
1.591
1.867
data_reader_inst/number_of_press_4_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
data_reader_inst/number_of_press_6_s0
1.342
1.589
data_reader_inst/n80_s3
1.591
1.867
data_reader_inst/number_of_press_6_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button1_counter_2_s0
1.342
1.589
data_reader_inst/n24_s3
1.591
1.867
data_reader_inst/button1_counter_2_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button1_counter_9_s0
1.342
1.589
data_reader_inst/n17_s6
1.591
1.867
data_reader_inst/button1_counter_9_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button1_counter_16_s0
1.342
1.589
data_reader_inst/n10_s5
1.591
1.867
data_reader_inst/button1_counter_16_s0
1.867
