{"metadata":{"externalID":"s:11VHDLParsing13CastOperationO9bitVectoryAcA10ExpressionO_tcACmF","modules":[{"name":"VHDLParsing"}],"role":"symbol","title":"CastOperation.bitVector(expression:)","roleHeading":"Case","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"bitVector"},{"kind":"text","text":"("},{"kind":"externalParam","text":"expression"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing10ExpressionO","kind":"typeIdentifier","text":"Expression"},{"kind":"text","text":")"}],"symbolKind":"case"},"kind":"symbol","variants":[{"paths":["\/documentation\/vhdlparsing\/castoperation\/bitvector(expression:)"],"traits":[{"interfaceLanguage":"swift"}]}],"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"tokens":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"bitVector","kind":"identifier"},{"text":"(","kind":"text"},{"text":"expression","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10ExpressionO","text":"Expression","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Expression","kind":"typeIdentifier"},{"text":")","kind":"text"}],"languages":["swift"]}]}],"schemaVersion":{"major":0,"minor":3,"patch":0},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/CastOperation"]]},"abstract":[{"text":"Convert to a ","type":"text"},{"code":"bit_vector","type":"codeVoice"},{"text":".","type":"text"}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/CastOperation\/bitVector(expression:)","interfaceLanguage":"swift"},"sections":[],"references":{"doc://VHDLParsing/documentation/VHDLParsing/CastOperation":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/castoperation","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/CastOperation","abstract":[{"text":"A cast operation converting an expression to a specific ","type":"text"},{"isActive":true,"type":"reference","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType"},{"text":".","type":"text"}],"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"CastOperation"}],"type":"topic","title":"CastOperation","navigatorTitle":[{"kind":"identifier","text":"CastOperation"}]},"doc://VHDLParsing/documentation/VHDLParsing/Expression":{"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"Expression"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Expression"}],"type":"topic","title":"Expression","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Expression","abstract":[{"text":"An ","type":"text"},{"code":"Expression","type":"codeVoice"},{"text":" represents a stand-alone statement that resolves to some value in ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":".","type":"text"}],"url":"\/documentation\/vhdlparsing\/expression"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/CastOperation/bitVector(expression:)":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/CastOperation\/bitVector(expression:)","url":"\/documentation\/vhdlparsing\/castoperation\/bitvector(expression:)","title":"CastOperation.bitVector(expression:)","abstract":[{"text":"Convert to a ","type":"text"},{"type":"codeVoice","code":"bit_vector"},{"text":".","type":"text"}],"role":"symbol","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"bitVector"},{"kind":"text","text":"("},{"kind":"externalParam","text":"expression"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Expression","preciseIdentifier":"s:11VHDLParsing10ExpressionO"},{"kind":"text","text":")"}],"kind":"symbol","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/SignalType":{"fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"SignalType","kind":"identifier"}],"title":"SignalType","kind":"symbol","navigatorTitle":[{"text":"SignalType","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType","role":"symbol","type":"topic","abstract":[{"text":"Valid VHDL Signal types.","type":"text"}],"url":"\/documentation\/vhdlparsing\/signaltype"}}}