`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLABé”›åœ—mbeded System Labé”??
// Engineer: Haojun Xia & Xuan Wang
// Create Date: 2019/02/08
// Design Name: RISCV-Pipline CPU
// Module Name: WBSegReg
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: Write Back Segment Register
//////////////////////////////////////////////////////////////////////////////////
module WBSegReg(
    input wire clk,
    input wire en,
    input wire clear,
    //Data Memory Access
    input wire [31:0] A,
    input wire [31:0] WD,
    input wire [3:0] WE,
    output wire [31:0] RD,
    output reg [1:0] LoadedBytesSelect,
    //Data Memory Debug
    input wire [31:0] A2,
    input wire [31:0] WD2,
    input wire [3:0] WE2,
    output wire [31:0] RD2,
    //input control signals
    input wire [31:0] ResultM,
    output reg [31:0] ResultW,
    input wire [4:0] RdM,
    output reg [4:0] RdW,
    //output constrol signals
    input wire [2:0] RegWriteM,
    output reg [2:0] RegWriteW,
    input wire MemToRegM,
    output reg MemToRegW
    );

    //
    initial begin
        LoadedBytesSelect = 0;
        RegWriteW         = 0;
        MemToRegW         = 0;
        ResultW           = 0;
        RdW               = 0;
    end
    //
    always@(posedge clk)
        if(en) begin
            LoadedBytesSelect <= clear ? 2'b00 : A[1:0];
            RegWriteW         <= clear ?  1'b0 : RegWriteM;
            MemToRegW         <= clear ?  1'b0 : MemToRegM;
            ResultW           <= clear ?     0 : ResultM;
            RdW               <= clear ?  5'b0 : RdM;
        end

    wire [31:0] RD_raw;
    DataRam DataRamInst (
        .clk    ( !clk ),                      //ç’‡ç–¯Ë‰é??
        .wea    ( WE ),                      //ç’‡ç–¯Ë‰é??
        .addra  ( A[31:2] ),                      //ç’‡ç–¯Ë‰é??
        .dina   ( WD ),                      //ç’‡ç–¯Ë‰é??
        .douta  ( RD_raw         ),
        .web    ( WE2            ),
        .addrb  ( A2[31:2]       ),
        .dinb   ( WD2            ),
        .doutb  ( RD2            )
    );
    // Add clear and stall support
    // if chip not enabled, output output last read result
    // else if chip clear, output 0
    // else output values from bram
    reg stall_ff= 1'b0;
    reg clear_ff= 1'b0;
    reg [31:0] RD_old=32'b0;
    always @ (posedge clk)
    begin
        stall_ff<=~en;
        clear_ff<=clear;
        RD_old<=RD_raw;
    end
    assign RD = stall_ff ? RD_old : (clear_ff ? 32'b0 : RD_raw );

endmodule

//é”ç†»å…˜ç’‡å­˜æ§‘
    //WBSegRegé„ç–»rite Backå¨ˆé›ç˜Žç?›æ¨ºæ«’é”›?
    //ç»«è®³æŠ?æµœå¶ªDSegReg.Væ¶“î…žî‡®Bramé¨å‹®çšŸé¢ã„¥æ‹°éŽ·æ’³çé”›å±½ç• éšå±¾æ¤‚é–å‘­æƒˆæµœå—•ç«´æ¶“î„æ‚“å§ãƒ¨î‡°éæ¬‘æ®‘Bram
    //é”›å Ÿî„æ¾¶å‹ªç¶˜é™îˆ™äº’ç’‹å†ªæ•¤éŽ´æˆœæ»‘éŽ»æ„ªç·µé¨å‡¦nstructionRamé”›å±½ç• çå—•ç´°é‘·î„å§©ç¼ç…Žæ‚Žæ¶“ç¯µlock memoryé”›å±¼ç¶˜æ¶”ç†·å½²æµ ãƒ¦æµ›æµ ï½??Ñ…æ®‘ç’‹å†ªæ•¤xilinxé¨åˆ¡ram ipéé©ç´šéŠ†?
    //éšå±¾î„žç’‡ç±±emory é©ç¨¿ç¶‹æµœ? å¯®å‚›î„žç’‡ç±±emory é¨å‹®ç·­é‘å“„î˜»éŽºî™Šç‘™ï¹€å½‚é£îŸ’ç´é—??ç‘•ä½¹æ¤‚é–½ç†¶ç¬‚é—å›¨éƒ¨éŽµå¶ˆå…˜ç’‡è¯²å½‡éç‰ˆåµéŠ??
    //å§ã‚†æ¤‚æ¿¡å‚›ç‰éå¶‰?æ°³ç¹ƒå¨ˆé›ç˜Žç?›æ¨ºæ«’ç¼‚æ’³ç“¨é”›å²„å…æ¶”å ¥æ¸¶ç‘•ä½·è¢±æ¶“î…æ¤‚é–½ç†¶ç¬‚é—å›¨éƒ¨éŽµå¶ˆå…˜çå—˜æšŸéŽ¹î†»ç´¶é–«æŽ‘åŸŒExå¨??
    //é¥çŠ³î„é¦ã„¦î†Œç€µå‹«ç“¨é£ã„¦Äé§æ¤¾è…‘ç’‹å†ªæ•¤ç’‡ãƒ¥æ‚“å§î™³emoryé”›å²€æ´¿éŽºãƒ¥çš¢æˆæ’³åš­æµ¼çŠ??æŽ‘åŸŒWBå¨ˆç”µç²éšå ??æ˜ç·«
    //ç’‹å†ªæ•¤memå¦¯â?³æ½¡éšåº¤ç·­é‘è½°è´ŸRD_rawé”›å²„?æ°³ç¹ƒassign RD = stall_ff ? RD_old : (clear_ff ? 32'b0 : RD_raw );
    //æµ åº¤?å±½ç–„éœç™›Då¨ˆé›ç˜Žç?›æ¨ºæ«’stalléœå®‘learé”ç†»å…?
//ç€¹ç‚ºç™ç‘•ä½¹çœ°
    //æµ£çŠ»æ¸¶ç‘•ä½½Ë‰éã„¤ç¬‚é‚é?›å”¬é®ä¾Šç´é—‡?ç›ãƒ¥åé¨å‹­å¢–å¨ˆåž«åŸ…é™æ §î›§æ¶??
    //DataRam DataRamInst (
    //    .clk    (???),                      //ç’‡ç–¯Ë‰é??
    //    .wea    (???),                      //ç’‡ç–¯Ë‰é??
    //    .addra  (???),                      //ç’‡ç–¯Ë‰é??
    //    .dina   (???),                      //ç’‡ç–¯Ë‰é??
    //    .douta  ( RD_raw         ),
    //    .web    ( WE2            ),
    //    .addrb  ( A2[31:2]       ),
    //    .dinb   ( WD2            ),
    //    .doutb  ( RD2            )
    //);
//å¨‰ã„¦å‰°æµœå¬®ã??
    //æˆæ’³å†é’ç™‰ataRamé¨åˆŸddraé„îˆšç“§é¦æ¿æ½ƒé”›å±¼ç«´æ¶“î„ç“§32bit
    //ç’‡çƒ½åŽ¤éšåœ–ataExtå¦¯â?³æ½¡ç€¹ç‚µå¹‡é—ˆç‚²ç“§ç€µå½’ç¶ˆç?›æ¥„å¦­load
    //ç’‡çƒ½?æ°³ç¹ƒç›ãƒ¥åæµ ï½‡çˆœç€¹ç‚µå¹‡é—ˆç‚²ç“§ç€µå½’ç¶ˆstore
