// Node Statistic Information File
// Tool:  ispLEVER Classic 2.1.00.02.49.20
// Design 'top' created   Fri Jun 09 10:40:28 2023

// Fmax Logic Level: 5.

// Path: A0_int_DataDFFCRH_1_reg.Q
//    -> A0_led_int_Data133
//    -> A0_un1_led_int_Data138_1_i
//    -> A0_un1_led_int_data138_3_1__n.X1
//    -> A0_N_355_0
//    -> A0_led_int_Data0DFFRH_3_reg.D.X1

// Signal Name: result_0_.D
// Type: Output_reg
BEGIN result_0_.D
Fanin Number		9
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_int_DataDFFCRH_0_reg.Q	2
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
Fanin Node      	H0_inst_question_num.Q	1
END

// Signal Name: result_0_.C
// Type: Output_reg
BEGIN result_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: result_0_.CE
// Type: Output_reg
BEGIN result_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_flag_OverDFFRHreg.Q	2
END

// Signal Name: result_0_.AP
// Type: Output_reg
BEGIN result_0_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: result_1_.D
// Type: Output_reg
BEGIN result_1_.D
Fanin Number		9
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_int_DataDFFCRH_0_reg.Q	2
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
Fanin Node      	H0_inst_question_num.Q	1
END

// Signal Name: result_1_.C
// Type: Output_reg
BEGIN result_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: result_1_.CE
// Type: Output_reg
BEGIN result_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_flag_OverDFFRHreg.Q	2
END

// Signal Name: result_1_.AP
// Type: Output_reg
BEGIN result_1_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: result_2_.D
// Type: Output_reg
BEGIN result_2_.D
Fanin Number		9
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_int_DataDFFCRH_0_reg.Q	2
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
Fanin Node      	H0_inst_question_num.Q	1
END

// Signal Name: result_2_.C
// Type: Output_reg
BEGIN result_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: result_2_.CE
// Type: Output_reg
BEGIN result_2_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_flag_OverDFFRHreg.Q	2
END

// Signal Name: result_2_.AP
// Type: Output_reg
BEGIN result_2_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: result_4_.D
// Type: Output_reg
BEGIN result_4_.D
Fanin Number		9
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_int_DataDFFCRH_0_reg.Q	2
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
Fanin Node      	H0_inst_question_num.Q	1
END

// Signal Name: result_4_.C
// Type: Output_reg
BEGIN result_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: result_4_.CE
// Type: Output_reg
BEGIN result_4_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_flag_OverDFFRHreg.Q	2
END

// Signal Name: result_4_.AP
// Type: Output_reg
BEGIN result_4_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: result_5_.D
// Type: Output_reg
BEGIN result_5_.D
Fanin Number		9
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_int_DataDFFCRH_0_reg.Q	2
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
Fanin Node      	H0_inst_question_num.Q	1
END

// Signal Name: result_5_.C
// Type: Output_reg
BEGIN result_5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: result_5_.CE
// Type: Output_reg
BEGIN result_5_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_flag_OverDFFRHreg.Q	2
END

// Signal Name: result_5_.AP
// Type: Output_reg
BEGIN result_5_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: result_6_.D
// Type: Output_reg
BEGIN result_6_.D
Fanin Number		9
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_int_DataDFFCRH_0_reg.Q	2
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
Fanin Node      	H0_inst_question_num.Q	1
END

// Signal Name: result_6_.C
// Type: Output_reg
BEGIN result_6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: result_6_.CE
// Type: Output_reg
BEGIN result_6_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_flag_OverDFFRHreg.Q	2
END

// Signal Name: result_6_.AP
// Type: Output_reg
BEGIN result_6_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: led_col_0_
// Type: Output
BEGIN led_col_0_
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: led_col_1_
// Type: Output
BEGIN led_col_1_
Fanin Number		15
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	led_row_0_.Q        	1
Fanin Output    	led_row_1_.Q        	1
Fanin Output    	led_row_2_.Q        	1
Fanin Output    	led_row_3_.Q        	1
Fanin Output    	led_row_4_.Q        	1
Fanin Output    	led_row_5_.Q        	1
Fanin Output    	led_row_6_.Q        	1
Fanin Output    	led_row_7_.Q        	1
Fanin Node      	G0_scan_data_5_.Q   	1
Fanin Node      	G0_scan_data_3_.Q   	1
Fanin Node      	G0_scan_data_4_.Q   	1
Fanin Node      	G0_scan_data_6_.Q   	1
Fanin Node      	G0_scan_data_0_.Q   	4
Fanin Node      	G0_scan_data_1_.Q   	5
Fanin Node      	G0_scan_data_2_.Q   	2
END

// Signal Name: led_col_2_
// Type: Output
BEGIN led_col_2_
Fanin Number		15
Pterm Number		9
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	led_row_0_.Q        	1
Fanin Output    	led_row_1_.Q        	1
Fanin Output    	led_row_2_.Q        	1
Fanin Output    	led_row_3_.Q        	1
Fanin Output    	led_row_4_.Q        	1
Fanin Output    	led_row_5_.Q        	1
Fanin Output    	led_row_6_.Q        	1
Fanin Output    	led_row_7_.Q        	1
Fanin Node      	G0_scan_data_5_.Q   	1
Fanin Node      	G0_scan_data_3_.Q   	1
Fanin Node      	G0_scan_data_4_.Q   	1
Fanin Node      	G0_scan_data_6_.Q   	1
Fanin Node      	G0_scan_data_0_.Q   	4
Fanin Node      	G0_scan_data_1_.Q   	5
Fanin Node      	G0_scan_data_2_.Q   	2
END

// Signal Name: led_col_3_
// Type: Output
BEGIN led_col_3_
Fanin Number		15
Pterm Number		9
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	led_row_0_.Q        	1
Fanin Output    	led_row_1_.Q        	1
Fanin Output    	led_row_2_.Q        	1
Fanin Output    	led_row_3_.Q        	1
Fanin Output    	led_row_4_.Q        	1
Fanin Output    	led_row_5_.Q        	1
Fanin Output    	led_row_6_.Q        	1
Fanin Output    	led_row_7_.Q        	1
Fanin Node      	G0_scan_data_5_.Q   	1
Fanin Node      	G0_scan_data_3_.Q   	1
Fanin Node      	G0_scan_data_4_.Q   	1
Fanin Node      	G0_scan_data_6_.Q   	1
Fanin Node      	G0_scan_data_0_.Q   	4
Fanin Node      	G0_scan_data_1_.Q   	5
Fanin Node      	G0_scan_data_2_.Q   	2
END

// Signal Name: led_col_4_
// Type: Output
BEGIN led_col_4_
Fanin Number		15
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	led_row_0_.Q        	1
Fanin Output    	led_row_1_.Q        	1
Fanin Output    	led_row_2_.Q        	1
Fanin Output    	led_row_3_.Q        	1
Fanin Output    	led_row_4_.Q        	1
Fanin Output    	led_row_5_.Q        	1
Fanin Output    	led_row_6_.Q        	1
Fanin Output    	led_row_7_.Q        	1
Fanin Node      	G0_scan_data_5_.Q   	1
Fanin Node      	G0_scan_data_3_.Q   	1
Fanin Node      	G0_scan_data_4_.Q   	1
Fanin Node      	G0_scan_data_6_.Q   	1
Fanin Node      	G0_scan_data_0_.Q   	4
Fanin Node      	G0_scan_data_1_.Q   	5
Fanin Node      	G0_scan_data_2_.Q   	2
END

// Signal Name: led_col_5_
// Type: Output
BEGIN led_col_5_
Fanin Number		16
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	led_row_0_.Q        	1
Fanin Output    	led_row_1_.Q        	1
Fanin Output    	led_row_2_.Q        	1
Fanin Output    	led_row_3_.Q        	1
Fanin Output    	led_row_4_.Q        	1
Fanin Output    	led_row_5_.Q        	1
Fanin Output    	led_row_6_.Q        	1
Fanin Output    	led_row_7_.Q        	1
Fanin Node      	G0_inst_question_num.Q	1
Fanin Node      	G0_scan_data_5_.Q   	1
Fanin Node      	G0_scan_data_3_.Q   	1
Fanin Node      	G0_scan_data_4_.Q   	1
Fanin Node      	G0_scan_data_6_.Q   	1
Fanin Node      	G0_scan_data_0_.Q   	4
Fanin Node      	G0_scan_data_1_.Q   	5
Fanin Node      	G0_scan_data_2_.Q   	2
END

// Signal Name: led_col_6_
// Type: Output
BEGIN led_col_6_
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: led_col_7_
// Type: Output
BEGIN led_col_7_
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: LED_VCC1
// Type: Output
BEGIN LED_VCC1
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: LED_VCC2
// Type: Output
BEGIN LED_VCC2
Fanin Number		0
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: LED_VCC3.D
// Type: Output_reg
BEGIN LED_VCC3.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	B0_scancnt_1_.Q     	4
Fanin Node      	B0_scancnt_0_.Q     	3
END

// Signal Name: LED_VCC3.C
// Type: Output_reg
BEGIN LED_VCC3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: LED_VCC3.AP
// Type: Output_reg
BEGIN LED_VCC3.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: LED_VCC4.D
// Type: Output_reg
BEGIN LED_VCC4.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	B0_scancnt_1_.Q     	4
Fanin Node      	B0_scancnt_0_.Q     	3
END

// Signal Name: LED_VCC4.C
// Type: Output_reg
BEGIN LED_VCC4.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: LED_VCC4.AP
// Type: Output_reg
BEGIN LED_VCC4.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: result_3_.D
// Type: Output_reg
BEGIN result_3_.D
Fanin Number		9
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_int_DataDFFCRH_0_reg.Q	2
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
Fanin Node      	H0_inst_question_num.Q	1
END

// Signal Name: result_3_.C
// Type: Output_reg
BEGIN result_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: result_3_.CE
// Type: Output_reg
BEGIN result_3_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_flag_OverDFFRHreg.Q	2
END

// Signal Name: result_3_.AP
// Type: Output_reg
BEGIN result_3_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: result_7_.D
// Type: Output_reg
BEGIN result_7_.D
Fanin Number		9
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_int_DataDFFCRH_0_reg.Q	2
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
Fanin Node      	H0_inst_question_num.Q	1
END

// Signal Name: result_7_.C
// Type: Output_reg
BEGIN result_7_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: result_7_.CE
// Type: Output_reg
BEGIN result_7_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_flag_OverDFFRHreg.Q	2
END

// Signal Name: result_7_.AP
// Type: Output_reg
BEGIN result_7_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: led_row_0_.D
// Type: Output_reg
BEGIN led_row_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	led_row_7_.Q        	1
END

// Signal Name: led_row_0_.C
// Type: Output_reg
BEGIN led_row_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: led_row_0_.CE
// Type: Output_reg
BEGIN led_row_0_.CE
Fanin Number		9
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_cnt_scan_8_.Q    	2
Fanin Node      	G0_cnt_scan_9_.Q    	3
Fanin Node      	G0_cnt_scan_10_.Q   	4
Fanin Node      	G0_cnt_scan_11_.Q   	1
Fanin Node      	G0_cnt_scan_12_.Q   	1
Fanin Node      	G0_cnt_scan_13_.Q   	1
Fanin Node      	G0_cnt_scan_14_.Q   	1
Fanin Node      	G0_cnt_scan_15_.Q   	1
Fanin Node      	G0_un1_cnt_scan_13.BLIF	1
END

// Signal Name: led_row_0_.AR
// Type: Output_reg
BEGIN led_row_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: led_row_1_.D
// Type: Output_reg
BEGIN led_row_1_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	led_row_0_.Q        	1
END

// Signal Name: led_row_1_.C
// Type: Output_reg
BEGIN led_row_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: led_row_1_.CE
// Type: Output_reg
BEGIN led_row_1_.CE
Fanin Number		9
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_cnt_scan_8_.Q    	2
Fanin Node      	G0_cnt_scan_9_.Q    	3
Fanin Node      	G0_cnt_scan_10_.Q   	4
Fanin Node      	G0_cnt_scan_11_.Q   	1
Fanin Node      	G0_cnt_scan_12_.Q   	1
Fanin Node      	G0_cnt_scan_13_.Q   	1
Fanin Node      	G0_cnt_scan_14_.Q   	1
Fanin Node      	G0_cnt_scan_15_.Q   	1
Fanin Node      	G0_un1_cnt_scan_13.BLIF	1
END

// Signal Name: led_row_1_.AR
// Type: Output_reg
BEGIN led_row_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: led_row_2_.D
// Type: Output_reg
BEGIN led_row_2_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	led_row_1_.Q        	1
END

// Signal Name: led_row_2_.C
// Type: Output_reg
BEGIN led_row_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: led_row_2_.CE
// Type: Output_reg
BEGIN led_row_2_.CE
Fanin Number		9
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_cnt_scan_8_.Q    	2
Fanin Node      	G0_cnt_scan_9_.Q    	3
Fanin Node      	G0_cnt_scan_10_.Q   	4
Fanin Node      	G0_cnt_scan_11_.Q   	1
Fanin Node      	G0_cnt_scan_12_.Q   	1
Fanin Node      	G0_cnt_scan_13_.Q   	1
Fanin Node      	G0_cnt_scan_14_.Q   	1
Fanin Node      	G0_cnt_scan_15_.Q   	1
Fanin Node      	G0_un1_cnt_scan_13.BLIF	1
END

// Signal Name: led_row_2_.AR
// Type: Output_reg
BEGIN led_row_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: led_row_3_.D
// Type: Output_reg
BEGIN led_row_3_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	led_row_2_.Q        	1
END

// Signal Name: led_row_3_.C
// Type: Output_reg
BEGIN led_row_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: led_row_3_.CE
// Type: Output_reg
BEGIN led_row_3_.CE
Fanin Number		9
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_cnt_scan_8_.Q    	2
Fanin Node      	G0_cnt_scan_9_.Q    	3
Fanin Node      	G0_cnt_scan_10_.Q   	4
Fanin Node      	G0_cnt_scan_11_.Q   	1
Fanin Node      	G0_cnt_scan_12_.Q   	1
Fanin Node      	G0_cnt_scan_13_.Q   	1
Fanin Node      	G0_cnt_scan_14_.Q   	1
Fanin Node      	G0_cnt_scan_15_.Q   	1
Fanin Node      	G0_un1_cnt_scan_13.BLIF	1
END

// Signal Name: led_row_3_.AR
// Type: Output_reg
BEGIN led_row_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: led_row_4_.D
// Type: Output_reg
BEGIN led_row_4_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	led_row_3_.Q        	1
END

// Signal Name: led_row_4_.C
// Type: Output_reg
BEGIN led_row_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: led_row_4_.CE
// Type: Output_reg
BEGIN led_row_4_.CE
Fanin Number		9
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_cnt_scan_8_.Q    	2
Fanin Node      	G0_cnt_scan_9_.Q    	3
Fanin Node      	G0_cnt_scan_10_.Q   	4
Fanin Node      	G0_cnt_scan_11_.Q   	1
Fanin Node      	G0_cnt_scan_12_.Q   	1
Fanin Node      	G0_cnt_scan_13_.Q   	1
Fanin Node      	G0_cnt_scan_14_.Q   	1
Fanin Node      	G0_cnt_scan_15_.Q   	1
Fanin Node      	G0_un1_cnt_scan_13.BLIF	1
END

// Signal Name: led_row_4_.AR
// Type: Output_reg
BEGIN led_row_4_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: led_row_5_.D
// Type: Output_reg
BEGIN led_row_5_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	led_row_4_.Q        	1
END

// Signal Name: led_row_5_.C
// Type: Output_reg
BEGIN led_row_5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: led_row_5_.CE
// Type: Output_reg
BEGIN led_row_5_.CE
Fanin Number		9
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_cnt_scan_8_.Q    	2
Fanin Node      	G0_cnt_scan_9_.Q    	3
Fanin Node      	G0_cnt_scan_10_.Q   	4
Fanin Node      	G0_cnt_scan_11_.Q   	1
Fanin Node      	G0_cnt_scan_12_.Q   	1
Fanin Node      	G0_cnt_scan_13_.Q   	1
Fanin Node      	G0_cnt_scan_14_.Q   	1
Fanin Node      	G0_cnt_scan_15_.Q   	1
Fanin Node      	G0_un1_cnt_scan_13.BLIF	1
END

// Signal Name: led_row_5_.AR
// Type: Output_reg
BEGIN led_row_5_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: led_row_6_.D
// Type: Output_reg
BEGIN led_row_6_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	led_row_5_.Q        	1
END

// Signal Name: led_row_6_.C
// Type: Output_reg
BEGIN led_row_6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: led_row_6_.CE
// Type: Output_reg
BEGIN led_row_6_.CE
Fanin Number		9
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_cnt_scan_8_.Q    	2
Fanin Node      	G0_cnt_scan_9_.Q    	3
Fanin Node      	G0_cnt_scan_10_.Q   	4
Fanin Node      	G0_cnt_scan_11_.Q   	1
Fanin Node      	G0_cnt_scan_12_.Q   	1
Fanin Node      	G0_cnt_scan_13_.Q   	1
Fanin Node      	G0_cnt_scan_14_.Q   	1
Fanin Node      	G0_cnt_scan_15_.Q   	1
Fanin Node      	G0_un1_cnt_scan_13.BLIF	1
END

// Signal Name: led_row_6_.AR
// Type: Output_reg
BEGIN led_row_6_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: led_row_7_.D
// Type: Output_reg
BEGIN led_row_7_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	led_row_6_.Q        	1
END

// Signal Name: led_row_7_.C
// Type: Output_reg
BEGIN led_row_7_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: led_row_7_.CE
// Type: Output_reg
BEGIN led_row_7_.CE
Fanin Number		9
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_cnt_scan_8_.Q    	2
Fanin Node      	G0_cnt_scan_9_.Q    	3
Fanin Node      	G0_cnt_scan_10_.Q   	4
Fanin Node      	G0_cnt_scan_11_.Q   	1
Fanin Node      	G0_cnt_scan_12_.Q   	1
Fanin Node      	G0_cnt_scan_13_.Q   	1
Fanin Node      	G0_cnt_scan_14_.Q   	1
Fanin Node      	G0_cnt_scan_15_.Q   	1
Fanin Node      	G0_un1_cnt_scan_13.BLIF	1
END

// Signal Name: led_row_7_.AP
// Type: Output_reg
BEGIN led_row_7_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: key_out_0_.D
// Type: Output_reg
BEGIN key_out_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_scanvalue_4_.Q   	1
END

// Signal Name: key_out_0_.C
// Type: Output_reg
BEGIN key_out_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: key_out_0_.CE
// Type: Output_reg
BEGIN key_out_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: key_out_1_.D
// Type: Output_reg
BEGIN key_out_1_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_scanvalue_0_.Q   	0
Fanin Node      	A0_scanvalue_3_.Q   	1
END

// Signal Name: key_out_1_.C
// Type: Output_reg
BEGIN key_out_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: key_out_1_.CE
// Type: Output_reg
BEGIN key_out_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: key_out_2_.D
// Type: Output_reg
BEGIN key_out_2_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_scanvalue_0_.Q   	0
Fanin Node      	A0_scanvalue_2_.Q   	1
END

// Signal Name: key_out_2_.C
// Type: Output_reg
BEGIN key_out_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: key_out_2_.CE
// Type: Output_reg
BEGIN key_out_2_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: key_out_3_.D
// Type: Output_reg
BEGIN key_out_3_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_scanvalue_0_.Q   	0
Fanin Node      	A0_scanvalue_1_.Q   	1
END

// Signal Name: key_out_3_.C
// Type: Output_reg
BEGIN key_out_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: key_out_3_.CE
// Type: Output_reg
BEGIN key_out_3_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: g.D
// Type: Output_reg
BEGIN g.D
Fanin Number		12
Pterm Number		9
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_led_int_Data0DFFRH_0_reg.Q	1
Fanin Node      	A0_led_int_Data0DFFRH_1_reg.Q	3
Fanin Node      	A0_led_int_Data0DFFRH_2_reg.Q	3
Fanin Node      	A0_led_int_Data0DFFRH_3_reg.Q	5
Fanin Node      	A0_led_int_Data1DFFRH_0_reg.Q	13
Fanin Node      	A0_led_int_Data1DFFRH_1_reg.Q	9
Fanin Node      	A0_led_int_Data1DFFRH_2_reg.Q	3
Fanin Node      	A0_led_int_Data1DFFRH_3_reg.Q	10
Fanin Node      	A0_led_int_Data2DFFSH_3_reg.Q	1
Fanin Node      	A0_led_int_Data2DFFRH_0_reg.Q	1
Fanin Node      	B0_scancnt_1_.Q     	4
Fanin Node      	B0_scancnt_0_.Q     	3
END

// Signal Name: g.C
// Type: Output_reg
BEGIN g.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: g.AP
// Type: Output_reg
BEGIN g.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: f.D
// Type: Output_reg
BEGIN f.D
Fanin Number		11
Pterm Number		7
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_led_int_Data0DFFRH_0_reg.Q	1
Fanin Node      	A0_led_int_Data0DFFRH_1_reg.Q	3
Fanin Node      	A0_led_int_Data0DFFRH_2_reg.Q	3
Fanin Node      	A0_led_int_Data0DFFRH_3_reg.Q	5
Fanin Node      	A0_led_int_Data1DFFRH_0_reg.Q	13
Fanin Node      	A0_led_int_Data1DFFRH_1_reg.Q	9
Fanin Node      	A0_led_int_Data1DFFRH_2_reg.Q	3
Fanin Node      	A0_led_int_Data1DFFRH_3_reg.Q	10
Fanin Node      	A0_led_int_Data2DFFSH_3_reg.Q	1
Fanin Node      	B0_scancnt_1_.Q     	4
Fanin Node      	B0_scancnt_0_.Q     	3
END

// Signal Name: f.C
// Type: Output_reg
BEGIN f.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: f.AP
// Type: Output_reg
BEGIN f.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: e.D
// Type: Output_reg
BEGIN e.D
Fanin Number		12
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_led_int_Data0DFFRH_0_reg.Q	1
Fanin Node      	A0_led_int_Data0DFFRH_1_reg.Q	3
Fanin Node      	A0_led_int_Data0DFFRH_2_reg.Q	3
Fanin Node      	A0_led_int_Data0DFFRH_3_reg.Q	5
Fanin Node      	A0_led_int_Data1DFFRH_0_reg.Q	13
Fanin Node      	A0_led_int_Data1DFFRH_1_reg.Q	9
Fanin Node      	A0_led_int_Data1DFFRH_2_reg.Q	3
Fanin Node      	A0_led_int_Data1DFFRH_3_reg.Q	10
Fanin Node      	A0_led_int_Data2DFFSH_3_reg.Q	1
Fanin Node      	A0_led_int_Data2DFFRH_0_reg.Q	1
Fanin Node      	B0_scancnt_1_.Q     	4
Fanin Node      	B0_scancnt_0_.Q     	3
END

// Signal Name: e.C
// Type: Output_reg
BEGIN e.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: e.AP
// Type: Output_reg
BEGIN e.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: d.D
// Type: Output_reg
BEGIN d.D
Fanin Number		11
Pterm Number		9
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_led_int_Data0DFFRH_0_reg.Q	1
Fanin Node      	A0_led_int_Data0DFFRH_1_reg.Q	3
Fanin Node      	A0_led_int_Data0DFFRH_2_reg.Q	3
Fanin Node      	A0_led_int_Data0DFFRH_3_reg.Q	5
Fanin Node      	A0_led_int_Data1DFFRH_0_reg.Q	13
Fanin Node      	A0_led_int_Data1DFFRH_1_reg.Q	9
Fanin Node      	A0_led_int_Data1DFFRH_2_reg.Q	3
Fanin Node      	A0_led_int_Data1DFFRH_3_reg.Q	10
Fanin Node      	A0_led_int_Data2DFFSH_3_reg.Q	1
Fanin Node      	B0_scancnt_1_.Q     	4
Fanin Node      	B0_scancnt_0_.Q     	3
END

// Signal Name: d.C
// Type: Output_reg
BEGIN d.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: d.AP
// Type: Output_reg
BEGIN d.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: c.D
// Type: Output_reg
BEGIN c.D
Fanin Number		9
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_led_int_Data0DFFRH_0_reg.Q	1
Fanin Node      	A0_led_int_Data0DFFRH_1_reg.Q	3
Fanin Node      	A0_led_int_Data0DFFRH_2_reg.Q	3
Fanin Node      	A0_led_int_Data1DFFRH_0_reg.Q	13
Fanin Node      	A0_led_int_Data1DFFRH_1_reg.Q	9
Fanin Node      	A0_led_int_Data1DFFRH_2_reg.Q	3
Fanin Node      	A0_led_int_Data2DFFSH_3_reg.Q	1
Fanin Node      	B0_scancnt_1_.Q     	4
Fanin Node      	B0_scancnt_0_.Q     	3
END

// Signal Name: c.C
// Type: Output_reg
BEGIN c.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: c.AP
// Type: Output_reg
BEGIN c.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: b.D
// Type: Output_reg
BEGIN b.D
Fanin Number		12
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_led_int_Data0DFFRH_0_reg.Q	1
Fanin Node      	A0_led_int_Data0DFFRH_1_reg.Q	3
Fanin Node      	A0_led_int_Data0DFFRH_2_reg.Q	3
Fanin Node      	A0_led_int_Data0DFFRH_3_reg.Q	5
Fanin Node      	A0_led_int_Data1DFFRH_0_reg.Q	13
Fanin Node      	A0_led_int_Data1DFFRH_1_reg.Q	9
Fanin Node      	A0_led_int_Data1DFFRH_2_reg.Q	3
Fanin Node      	A0_led_int_Data1DFFRH_3_reg.Q	10
Fanin Node      	A0_led_int_Data2DFFSH_3_reg.Q	1
Fanin Node      	A0_led_int_Data2DFFRH_0_reg.Q	1
Fanin Node      	B0_scancnt_1_.Q     	4
Fanin Node      	B0_scancnt_0_.Q     	3
END

// Signal Name: b.C
// Type: Output_reg
BEGIN b.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: b.AP
// Type: Output_reg
BEGIN b.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: a.D
// Type: Output_reg
BEGIN a.D
Fanin Number		11
Pterm Number		7
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_led_int_Data0DFFRH_0_reg.Q	1
Fanin Node      	A0_led_int_Data0DFFRH_1_reg.Q	3
Fanin Node      	A0_led_int_Data0DFFRH_2_reg.Q	3
Fanin Node      	A0_led_int_Data0DFFRH_3_reg.Q	5
Fanin Node      	A0_led_int_Data1DFFRH_0_reg.Q	13
Fanin Node      	A0_led_int_Data1DFFRH_1_reg.Q	9
Fanin Node      	A0_led_int_Data1DFFRH_2_reg.Q	3
Fanin Node      	A0_led_int_Data1DFFRH_3_reg.Q	10
Fanin Node      	A0_led_int_Data2DFFSH_3_reg.Q	1
Fanin Node      	B0_scancnt_1_.Q     	4
Fanin Node      	B0_scancnt_0_.Q     	3
END

// Signal Name: a.C
// Type: Output_reg
BEGIN a.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: a.AP
// Type: Output_reg
BEGIN a.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_int_Data0_0_.D
// Type: Node_reg
BEGIN A0_int_Data0_0_.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	key_in_1_.BLIF      	0
Fanin Output    	key_out_0_.Q        	1
Fanin Output    	key_out_2_.Q        	1
END

// Signal Name: A0_int_Data0_0_.C
// Type: Node_reg
BEGIN A0_int_Data0_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_int_Data0_0_.CE
// Type: Node_reg
BEGIN A0_int_Data0_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_led_int_Data2_0_sqmuxa.BLIF	10
END

// Signal Name: A0_int_Data0_0_.AR
// Type: Node_reg
BEGIN A0_int_Data0_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_int_Data0_1_.D
// Type: Node_reg
BEGIN A0_int_Data0_1_.D
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	key_in_0_.BLIF      	0
Fanin Input     	key_in_2_.BLIF      	0
Fanin Output    	key_out_0_.Q        	1
Fanin Output    	key_out_2_.Q        	1
END

// Signal Name: A0_int_Data0_1_.C
// Type: Node_reg
BEGIN A0_int_Data0_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_int_Data0_1_.CE
// Type: Node_reg
BEGIN A0_int_Data0_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_led_int_Data2_0_sqmuxa.BLIF	10
END

// Signal Name: A0_int_Data0_1_.AR
// Type: Node_reg
BEGIN A0_int_Data0_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_un1_led_int_data138_3_2__n.X1
// Type: Node
BEGIN A0_un1_led_int_data138_3_2__n.X1
Fanin Number		10
Pterm Number		7
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
Fanin Node      	A0_un1_led_int_Data138_1_i.BLIF	13
Fanin Node      	A0_led_int_Data133.BLIF	2
Fanin Node      	A0_led_int_Data131_3.BLIF	4
END

// Signal Name: A0_un1_led_int_data138_3_2__n.X2
// Type: Node
BEGIN A0_un1_led_int_data138_3_2__n.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_un1_led_int_Data138_1_i.BLIF	13
Fanin Node      	A0_led_int_Data133.BLIF	2
END

// Signal Name: A0_N_976_0_5
// Type: Node
BEGIN A0_N_976_0_5
Fanin Number		9
Pterm Number		12
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	key_in_0_.BLIF      	0
Fanin Input     	key_in_1_.BLIF      	0
Fanin Node      	A0_int_Data0_0_.Q   	3
Fanin Node      	A0_int_Data0_1_.Q   	3
Fanin Node      	A0_int_Data0_2_.Q   	2
Fanin Node      	A0_int_Data0_3_.Q   	1
Fanin Node      	A0_flag_Data_1_.Q   	10
Fanin Output    	key_out_1_.Q        	1
Fanin Output    	key_out_2_.Q        	1
END

// Signal Name: A0_timecnt_12_.D.X1
// Type: Node_reg
BEGIN A0_timecnt_12_.D.X1
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_timecnt_12_.Q    	1
END

// Signal Name: A0_timecnt_12_.D.X2
// Type: Node_reg
BEGIN A0_timecnt_12_.D.X2
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_timecnt_9_.Q     	2
Fanin Node      	A0_timecnt_10_.Q    	3
Fanin Node      	A0_timecnt_11_.Q    	4
Fanin Node      	A0_N_378.BLIF       	1
END

// Signal Name: A0_timecnt_12_.C
// Type: Node_reg
BEGIN A0_timecnt_12_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_timecnt_12_.AR
// Type: Node_reg
BEGIN A0_timecnt_12_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_timecnt_14_.T
// Type: Node_reg
BEGIN A0_timecnt_14_.T
Fanin Number		6
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_timecnt_12_.Q    	1
Fanin Node      	A0_timecnt_9_.Q     	2
Fanin Node      	A0_timecnt_10_.Q    	3
Fanin Node      	A0_timecnt_11_.Q    	4
Fanin Node      	A0_timecnt_13_.Q    	2
Fanin Node      	A0_N_378.BLIF       	1
END

// Signal Name: A0_timecnt_14_.C
// Type: Node_reg
BEGIN A0_timecnt_14_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_timecnt_14_.AR
// Type: Node_reg
BEGIN A0_timecnt_14_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_timecnt_5_.T
// Type: Node_reg
BEGIN A0_timecnt_5_.T
Fanin Number		7
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_timecnt_5_.Q     	2
Fanin Node      	A0_timecnt_0_.Q     	1
Fanin Node      	A0_timecnt_1_.Q     	2
Fanin Node      	A0_timecnt_2_.Q     	3
Fanin Node      	A0_timecnt_3_.Q     	4
Fanin Node      	A0_timecnt_4_.Q     	1
Fanin Node      	A0_time10ms3.BLIF   	1
END

// Signal Name: A0_timecnt_5_.C
// Type: Node_reg
BEGIN A0_timecnt_5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_timecnt_5_.AR
// Type: Node_reg
BEGIN A0_timecnt_5_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_timecnt_7_.T
// Type: Node_reg
BEGIN A0_timecnt_7_.T
Fanin Number		7
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_timecnt_5_.Q     	2
Fanin Node      	A0_timecnt_6_.Q     	1
Fanin Node      	A0_timecnt_0_.Q     	1
Fanin Node      	A0_timecnt_1_.Q     	2
Fanin Node      	A0_timecnt_2_.Q     	3
Fanin Node      	A0_timecnt_3_.Q     	4
Fanin Node      	A0_timecnt_4_.Q     	1
END

// Signal Name: A0_timecnt_7_.C
// Type: Node_reg
BEGIN A0_timecnt_7_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_timecnt_7_.AR
// Type: Node_reg
BEGIN A0_timecnt_7_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_timecnt_9_.D
// Type: Node_reg
BEGIN A0_timecnt_9_.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_timecnt_9_.Q     	2
Fanin Node      	A0_N_378.BLIF       	1
END

// Signal Name: A0_timecnt_9_.C
// Type: Node_reg
BEGIN A0_timecnt_9_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_timecnt_9_.AR
// Type: Node_reg
BEGIN A0_timecnt_9_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_timecnt_6_.T
// Type: Node_reg
BEGIN A0_timecnt_6_.T
Fanin Number		6
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_timecnt_5_.Q     	2
Fanin Node      	A0_timecnt_0_.Q     	1
Fanin Node      	A0_timecnt_1_.Q     	2
Fanin Node      	A0_timecnt_2_.Q     	3
Fanin Node      	A0_timecnt_3_.Q     	4
Fanin Node      	A0_timecnt_4_.Q     	1
END

// Signal Name: A0_timecnt_6_.C
// Type: Node_reg
BEGIN A0_timecnt_6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_timecnt_6_.AR
// Type: Node_reg
BEGIN A0_timecnt_6_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_timecnt_10_.D
// Type: Node_reg
BEGIN A0_timecnt_10_.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_timecnt_9_.Q     	2
Fanin Node      	A0_timecnt_10_.Q    	3
Fanin Node      	A0_N_378.BLIF       	1
END

// Signal Name: A0_timecnt_10_.C
// Type: Node_reg
BEGIN A0_timecnt_10_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_timecnt_10_.AR
// Type: Node_reg
BEGIN A0_timecnt_10_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_timecnt_11_.D
// Type: Node_reg
BEGIN A0_timecnt_11_.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_timecnt_9_.Q     	2
Fanin Node      	A0_timecnt_10_.Q    	3
Fanin Node      	A0_timecnt_11_.Q    	4
Fanin Node      	A0_N_378.BLIF       	1
END

// Signal Name: A0_timecnt_11_.C
// Type: Node_reg
BEGIN A0_timecnt_11_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_timecnt_11_.AR
// Type: Node_reg
BEGIN A0_timecnt_11_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_inst_time10ms.D
// Type: Node_reg
BEGIN A0_inst_time10ms.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	reset.BLIF          	0
Fanin Node      	A0_inst_time10ms.Q  	3
Fanin Node      	A0_time10ms3.BLIF   	1
END

// Signal Name: A0_inst_time10ms.C
// Type: Node_reg
BEGIN A0_inst_time10ms.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_scanvalue_4_.D
// Type: Node_reg
BEGIN A0_scanvalue_4_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_scanvalue_0_.Q   	0
Fanin Node      	A0_scanvalue_1_.Q   	1
END

// Signal Name: A0_scanvalue_4_.C
// Type: Node_reg
BEGIN A0_scanvalue_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_scanvalue_4_.AR
// Type: Node_reg
BEGIN A0_scanvalue_4_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_timecnt_0_.D
// Type: Node_reg
BEGIN A0_timecnt_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_timecnt_0_.Q     	1
END

// Signal Name: A0_timecnt_0_.C
// Type: Node_reg
BEGIN A0_timecnt_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_timecnt_0_.AR
// Type: Node_reg
BEGIN A0_timecnt_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_timecnt_1_.D
// Type: Node_reg
BEGIN A0_timecnt_1_.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_timecnt_0_.Q     	1
Fanin Node      	A0_timecnt_1_.Q     	2
END

// Signal Name: A0_timecnt_1_.C
// Type: Node_reg
BEGIN A0_timecnt_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_timecnt_1_.AR
// Type: Node_reg
BEGIN A0_timecnt_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_timecnt_2_.D
// Type: Node_reg
BEGIN A0_timecnt_2_.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_timecnt_0_.Q     	1
Fanin Node      	A0_timecnt_1_.Q     	2
Fanin Node      	A0_timecnt_2_.Q     	3
END

// Signal Name: A0_timecnt_2_.C
// Type: Node_reg
BEGIN A0_timecnt_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_timecnt_2_.AR
// Type: Node_reg
BEGIN A0_timecnt_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_timecnt_3_.D
// Type: Node_reg
BEGIN A0_timecnt_3_.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_timecnt_0_.Q     	1
Fanin Node      	A0_timecnt_1_.Q     	2
Fanin Node      	A0_timecnt_2_.Q     	3
Fanin Node      	A0_timecnt_3_.Q     	4
END

// Signal Name: A0_timecnt_3_.C
// Type: Node_reg
BEGIN A0_timecnt_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_timecnt_3_.AR
// Type: Node_reg
BEGIN A0_timecnt_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_timecnt_4_.D.X1
// Type: Node_reg
BEGIN A0_timecnt_4_.D.X1
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_timecnt_0_.Q     	1
Fanin Node      	A0_timecnt_1_.Q     	2
Fanin Node      	A0_timecnt_2_.Q     	3
Fanin Node      	A0_timecnt_3_.Q     	4
END

// Signal Name: A0_timecnt_4_.D.X2
// Type: Node_reg
BEGIN A0_timecnt_4_.D.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_timecnt_4_.Q     	1
END

// Signal Name: A0_timecnt_4_.C
// Type: Node_reg
BEGIN A0_timecnt_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_timecnt_4_.AR
// Type: Node_reg
BEGIN A0_timecnt_4_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_timecnt_8_.T
// Type: Node_reg
BEGIN A0_timecnt_8_.T
Fanin Number		10
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_timecnt_5_.Q     	2
Fanin Node      	A0_timecnt_7_.Q     	1
Fanin Node      	A0_timecnt_6_.Q     	1
Fanin Node      	A0_timecnt_0_.Q     	1
Fanin Node      	A0_timecnt_1_.Q     	2
Fanin Node      	A0_timecnt_2_.Q     	3
Fanin Node      	A0_timecnt_3_.Q     	4
Fanin Node      	A0_timecnt_4_.Q     	1
Fanin Node      	A0_timecnt_8_.Q     	2
Fanin Node      	A0_time10ms3.BLIF   	1
END

// Signal Name: A0_timecnt_8_.C
// Type: Node_reg
BEGIN A0_timecnt_8_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_timecnt_8_.AR
// Type: Node_reg
BEGIN A0_timecnt_8_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_timecnt_13_.T
// Type: Node_reg
BEGIN A0_timecnt_13_.T
Fanin Number		7
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_timecnt_12_.Q    	1
Fanin Node      	A0_timecnt_9_.Q     	2
Fanin Node      	A0_timecnt_10_.Q    	3
Fanin Node      	A0_timecnt_11_.Q    	4
Fanin Node      	A0_timecnt_13_.Q    	2
Fanin Node      	A0_time10ms3.BLIF   	1
Fanin Node      	A0_N_378.BLIF       	1
END

// Signal Name: A0_timecnt_13_.C
// Type: Node_reg
BEGIN A0_timecnt_13_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_timecnt_13_.AR
// Type: Node_reg
BEGIN A0_timecnt_13_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_timecnt_15_.T
// Type: Node_reg
BEGIN A0_timecnt_15_.T
Fanin Number		9
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_timecnt_12_.Q    	1
Fanin Node      	A0_timecnt_14_.Q    	1
Fanin Node      	A0_timecnt_9_.Q     	2
Fanin Node      	A0_timecnt_10_.Q    	3
Fanin Node      	A0_timecnt_11_.Q    	4
Fanin Node      	A0_timecnt_13_.Q    	2
Fanin Node      	A0_timecnt_15_.Q    	2
Fanin Node      	A0_time10ms3.BLIF   	1
Fanin Node      	A0_N_378.BLIF       	1
END

// Signal Name: A0_timecnt_15_.C
// Type: Node_reg
BEGIN A0_timecnt_15_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_timecnt_15_.AR
// Type: Node_reg
BEGIN A0_timecnt_15_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_timecnt_16_.D
// Type: Node_reg
BEGIN A0_timecnt_16_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	A0_timecnt_16_.Q    	2
Fanin Node      	A0_time10ms3.BLIF   	1
Fanin Node      	A0_N_392.BLIF       	1
END

// Signal Name: A0_timecnt_16_.C
// Type: Node_reg
BEGIN A0_timecnt_16_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_timecnt_16_.AR
// Type: Node_reg
BEGIN A0_timecnt_16_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_timecnt_17_.D
// Type: Node_reg
BEGIN A0_timecnt_17_.D
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	A0_timecnt_16_.Q    	2
Fanin Node      	A0_timecnt_17_.Q    	3
Fanin Node      	A0_time10ms3.BLIF   	1
Fanin Node      	A0_N_392.BLIF       	1
END

// Signal Name: A0_timecnt_17_.C
// Type: Node_reg
BEGIN A0_timecnt_17_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_timecnt_17_.AR
// Type: Node_reg
BEGIN A0_timecnt_17_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_timecnt_18_.D
// Type: Node_reg
BEGIN A0_timecnt_18_.D
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	A0_timecnt_16_.Q    	2
Fanin Node      	A0_timecnt_17_.Q    	3
Fanin Node      	A0_timecnt_18_.Q    	4
Fanin Node      	A0_time10ms3.BLIF   	1
Fanin Node      	A0_N_392.BLIF       	1
END

// Signal Name: A0_timecnt_18_.C
// Type: Node_reg
BEGIN A0_timecnt_18_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_timecnt_18_.AR
// Type: Node_reg
BEGIN A0_timecnt_18_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_scanvalue_0_.D
// Type: Node_reg
BEGIN A0_scanvalue_0_.D
Fanin Number		0
Pterm Number		0
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: A0_scanvalue_0_.C
// Type: Node_reg
BEGIN A0_scanvalue_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_scanvalue_0_.AP
// Type: Node_reg
BEGIN A0_scanvalue_0_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_scanvalue_1_.D
// Type: Node_reg
BEGIN A0_scanvalue_1_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_scanvalue_2_.Q   	1
END

// Signal Name: A0_scanvalue_1_.C
// Type: Node_reg
BEGIN A0_scanvalue_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_scanvalue_1_.AR
// Type: Node_reg
BEGIN A0_scanvalue_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_scanvalue_2_.D
// Type: Node_reg
BEGIN A0_scanvalue_2_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_scanvalue_3_.Q   	1
END

// Signal Name: A0_scanvalue_2_.C
// Type: Node_reg
BEGIN A0_scanvalue_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_scanvalue_2_.AR
// Type: Node_reg
BEGIN A0_scanvalue_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_scanvalue_3_.D
// Type: Node_reg
BEGIN A0_scanvalue_3_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_scanvalue_4_.Q   	1
END

// Signal Name: A0_scanvalue_3_.C
// Type: Node_reg
BEGIN A0_scanvalue_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_scanvalue_3_.AR
// Type: Node_reg
BEGIN A0_scanvalue_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_int_Data0_2_.D
// Type: Node_reg
BEGIN A0_int_Data0_2_.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	key_in_0_.BLIF      	0
Fanin Output    	key_out_0_.Q        	1
Fanin Output    	key_out_2_.Q        	1
Fanin Output    	key_out_3_.Q        	1
END

// Signal Name: A0_int_Data0_2_.C
// Type: Node_reg
BEGIN A0_int_Data0_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_int_Data0_2_.CE
// Type: Node_reg
BEGIN A0_int_Data0_2_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_led_int_Data2_0_sqmuxa.BLIF	10
END

// Signal Name: A0_int_Data0_2_.AR
// Type: Node_reg
BEGIN A0_int_Data0_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_int_Data0_3_.D
// Type: Node_reg
BEGIN A0_int_Data0_3_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	key_in_0_.BLIF      	0
Fanin Output    	key_out_2_.Q        	1
END

// Signal Name: A0_int_Data0_3_.C
// Type: Node_reg
BEGIN A0_int_Data0_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_int_Data0_3_.CE
// Type: Node_reg
BEGIN A0_int_Data0_3_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_led_int_Data2_0_sqmuxa.BLIF	10
END

// Signal Name: A0_int_Data0_3_.AR
// Type: Node_reg
BEGIN A0_int_Data0_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_led_int_Data2_0_sqmuxa
// Type: Node
BEGIN A0_led_int_Data2_0_sqmuxa
Fanin Number		10
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	key_in_0_.BLIF      	0
Fanin Input     	key_in_1_.BLIF      	0
Fanin Input     	key_in_2_.BLIF      	0
Fanin Input     	key_in_3_.BLIF      	0
Fanin Node      	A0_flag_Data_0_.Q   	15
Fanin Node      	A0_flag_Data_1_.Q   	10
Fanin Output    	key_out_0_.Q        	1
Fanin Output    	key_out_1_.Q        	1
Fanin Output    	key_out_2_.Q        	1
Fanin Output    	key_out_3_.Q        	1
END

// Signal Name: A0_flag_Data_0_.D
// Type: Node_reg
BEGIN A0_flag_Data_0_.D
Fanin Number		11
Pterm Number		15
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	key_in_0_.BLIF      	0
Fanin Input     	key_in_1_.BLIF      	0
Fanin Input     	key_in_2_.BLIF      	0
Fanin Node      	A0_flag_Data_0_.Q   	15
Fanin Node      	A0_flag_Data_1_.Q   	10
Fanin Output    	key_out_0_.Q        	1
Fanin Output    	key_out_1_.Q        	1
Fanin Output    	key_out_2_.Q        	1
Fanin Output    	key_out_3_.Q        	1
Fanin Node      	A0_N_1459.BLIF      	6
Fanin Node      	A0_N_32_i.BLIF      	1
END

// Signal Name: A0_flag_Data_0_.C
// Type: Node_reg
BEGIN A0_flag_Data_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_flag_Data_0_.CE
// Type: Node_reg
BEGIN A0_flag_Data_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	key_in_3_.BLIF      	0
END

// Signal Name: A0_flag_Data_0_.AR
// Type: Node_reg
BEGIN A0_flag_Data_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_flag_Data_1_.T
// Type: Node_reg
BEGIN A0_flag_Data_1_.T
Fanin Number		9
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	key_in_0_.BLIF      	0
Fanin Input     	key_in_1_.BLIF      	0
Fanin Input     	key_in_2_.BLIF      	0
Fanin Node      	A0_flag_Data_0_.Q   	15
Fanin Node      	A0_flag_Data_1_.Q   	10
Fanin Output    	key_out_0_.Q        	1
Fanin Output    	key_out_1_.Q        	1
Fanin Output    	key_out_2_.Q        	1
Fanin Output    	key_out_3_.Q        	1
END

// Signal Name: A0_flag_Data_1_.C
// Type: Node_reg
BEGIN A0_flag_Data_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_flag_Data_1_.CE
// Type: Node_reg
BEGIN A0_flag_Data_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	key_in_3_.BLIF      	0
END

// Signal Name: A0_flag_Data_1_.AR
// Type: Node_reg
BEGIN A0_flag_Data_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_led_int_Data0DFFRH_0_reg.D
// Type: Node_reg
BEGIN A0_led_int_Data0DFFRH_0_reg.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_int_DataDFFCRH_0_reg.Q	2
END

// Signal Name: A0_led_int_Data0DFFRH_0_reg.C
// Type: Node_reg
BEGIN A0_led_int_Data0DFFRH_0_reg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_led_int_Data0DFFRH_0_reg.AR
// Type: Node_reg
BEGIN A0_led_int_Data0DFFRH_0_reg.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_led_int_Data0DFFRH_1_reg.D.X1
// Type: Node_reg
BEGIN A0_led_int_Data0DFFRH_1_reg.D.X1
Fanin Number		8
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
Fanin Node      	A0_un1_led_int_data138_3_1__n.BLIF	8
END

// Signal Name: A0_led_int_Data0DFFRH_1_reg.D.X2
// Type: Node_reg
BEGIN A0_led_int_Data0DFFRH_1_reg.D.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
END

// Signal Name: A0_led_int_Data0DFFRH_1_reg.C
// Type: Node_reg
BEGIN A0_led_int_Data0DFFRH_1_reg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_led_int_Data0DFFRH_1_reg.AR
// Type: Node_reg
BEGIN A0_led_int_Data0DFFRH_1_reg.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_led_int_Data0DFFRH_2_reg.D.X1
// Type: Node_reg
BEGIN A0_led_int_Data0DFFRH_2_reg.D.X1
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	A0_un1_led_int_data138_3_2__n.BLIF	7
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_led_int_Data137.BLIF	2
Fanin Node      	A0_un1_led_int_data138_3_1__n.BLIF	8
END

// Signal Name: A0_led_int_Data0DFFRH_2_reg.D.X2
// Type: Node_reg
BEGIN A0_led_int_Data0DFFRH_2_reg.D.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
END

// Signal Name: A0_led_int_Data0DFFRH_2_reg.C
// Type: Node_reg
BEGIN A0_led_int_Data0DFFRH_2_reg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_led_int_Data0DFFRH_2_reg.AR
// Type: Node_reg
BEGIN A0_led_int_Data0DFFRH_2_reg.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_led_int_Data0DFFRH_3_reg.D.X1
// Type: Node_reg
BEGIN A0_led_int_Data0DFFRH_3_reg.D.X1
Fanin Number		6
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		5
Fanin Node      	A0_N_355_0.BLIF     	16
Fanin Node      	A0_un1_led_int_Data138_1_i.BLIF	13
Fanin Node      	A0_led_int_Data137.BLIF	2
Fanin Node      	A0_led_int_Data132.BLIF	2
Fanin Node      	A0_led_int_Data135.BLIF	3
Fanin Node      	A0_led_int_Data130.BLIF	3
END

// Signal Name: A0_led_int_Data0DFFRH_3_reg.D.X2
// Type: Node_reg
BEGIN A0_led_int_Data0DFFRH_3_reg.D.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
END

// Signal Name: A0_led_int_Data0DFFRH_3_reg.C
// Type: Node_reg
BEGIN A0_led_int_Data0DFFRH_3_reg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_led_int_Data0DFFRH_3_reg.AR
// Type: Node_reg
BEGIN A0_led_int_Data0DFFRH_3_reg.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_led_int_Data1DFFRH_0_reg.D
// Type: Node_reg
BEGIN A0_led_int_Data1DFFRH_0_reg.D
Fanin Number		8
Pterm Number		13
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
Fanin Node      	A0_led_int_Data131_3.BLIF	4
END

// Signal Name: A0_led_int_Data1DFFRH_0_reg.C
// Type: Node_reg
BEGIN A0_led_int_Data1DFFRH_0_reg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_led_int_Data1DFFRH_0_reg.AR
// Type: Node_reg
BEGIN A0_led_int_Data1DFFRH_0_reg.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_led_int_Data1DFFRH_1_reg.D
// Type: Node_reg
BEGIN A0_led_int_Data1DFFRH_1_reg.D
Fanin Number		8
Pterm Number		9
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
Fanin Node      	A0_led_int_Data133.BLIF	2
END

// Signal Name: A0_led_int_Data1DFFRH_1_reg.C
// Type: Node_reg
BEGIN A0_led_int_Data1DFFRH_1_reg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_led_int_Data1DFFRH_1_reg.AR
// Type: Node_reg
BEGIN A0_led_int_Data1DFFRH_1_reg.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_N_128
// Type: Node
BEGIN A0_N_128
Fanin Number		9
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	key_in_0_.BLIF      	0
Fanin Input     	key_in_1_.BLIF      	0
Fanin Input     	key_in_2_.BLIF      	0
Fanin Input     	key_in_3_.BLIF      	0
Fanin Node      	A0_flag_Data_0_.Q   	15
Fanin Output    	key_out_0_.Q        	1
Fanin Output    	key_out_1_.Q        	1
Fanin Output    	key_out_2_.Q        	1
Fanin Output    	key_out_3_.Q        	1
END

// Signal Name: A0_led_int_Data1DFFRH_2_reg.D.X1
// Type: Node_reg
BEGIN A0_led_int_Data1DFFRH_2_reg.D.X1
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
Fanin Node      	A0_led_int_Data133.BLIF	2
END

// Signal Name: A0_led_int_Data1DFFRH_2_reg.D.X2
// Type: Node_reg
BEGIN A0_led_int_Data1DFFRH_2_reg.D.X2
Fanin Number		8
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
Fanin Node      	A0_led_int_Data133.BLIF	2
END

// Signal Name: A0_led_int_Data1DFFRH_2_reg.C
// Type: Node_reg
BEGIN A0_led_int_Data1DFFRH_2_reg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_led_int_Data1DFFRH_2_reg.AR
// Type: Node_reg
BEGIN A0_led_int_Data1DFFRH_2_reg.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_led_int_Data1DFFRH_3_reg.D
// Type: Node_reg
BEGIN A0_led_int_Data1DFFRH_3_reg.D
Fanin Number		9
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
Fanin Node      	A0_led_int_Data133.BLIF	2
Fanin Node      	A0_led_int_Data131_3.BLIF	4
END

// Signal Name: A0_led_int_Data1DFFRH_3_reg.C
// Type: Node_reg
BEGIN A0_led_int_Data1DFFRH_3_reg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: A0_led_int_Data1DFFRH_3_reg.AR
// Type: Node_reg
BEGIN A0_led_int_Data1DFFRH_3_reg.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_led_int_Data2DFFSH_3_reg.D
// Type: Node_reg
BEGIN A0_led_int_Data2DFFSH_3_reg.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_led_int_Data2_0_sqmuxa.BLIF	10
Fanin Node      	A0_led_int_Data2DFFSH_3_reg.Q	1
END

// Signal Name: A0_led_int_Data2DFFSH_3_reg.C
// Type: Node_reg
BEGIN A0_led_int_Data2DFFSH_3_reg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_led_int_Data2DFFSH_3_reg.AP
// Type: Node_reg
BEGIN A0_led_int_Data2DFFSH_3_reg.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_led_int_Data2DFFRH_0_reg.D
// Type: Node_reg
BEGIN A0_led_int_Data2DFFRH_0_reg.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_led_int_Data2_0_sqmuxa.BLIF	10
Fanin Node      	A0_led_int_Data2DFFRH_0_reg.Q	1
END

// Signal Name: A0_led_int_Data2DFFRH_0_reg.C
// Type: Node_reg
BEGIN A0_led_int_Data2DFFRH_0_reg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_led_int_Data2DFFRH_0_reg.AR
// Type: Node_reg
BEGIN A0_led_int_Data2DFFRH_0_reg.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_int_DataDFFCRH_0_reg.D
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_0_reg.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	key_in_1_.BLIF      	0
Fanin Output    	key_out_1_.Q        	1
Fanin Output    	key_out_3_.Q        	1
END

// Signal Name: A0_int_DataDFFCRH_0_reg.C
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_0_reg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_int_DataDFFCRH_0_reg.CE
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_0_reg.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_N_128.BLIF       	10
END

// Signal Name: A0_int_DataDFFCRH_0_reg.AR
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_0_reg.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_int_DataDFFCRH_1_reg.D
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_1_reg.D
Fanin Number		9
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	key_in_0_.BLIF      	0
Fanin Input     	key_in_1_.BLIF      	0
Fanin Input     	key_in_2_.BLIF      	0
Fanin Node      	A0_int_Data0_0_.Q   	3
Fanin Node      	A0_flag_Data_1_.Q   	10
Fanin Output    	key_out_0_.Q        	1
Fanin Output    	key_out_1_.Q        	1
Fanin Output    	key_out_2_.Q        	1
Fanin Output    	key_out_3_.Q        	1
END

// Signal Name: A0_int_DataDFFCRH_1_reg.C
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_1_reg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_int_DataDFFCRH_1_reg.CE
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_1_reg.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_N_128.BLIF       	10
END

// Signal Name: A0_int_DataDFFCRH_1_reg.AR
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_1_reg.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_int_DataDFFCRH_2_reg.D.X1
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_2_reg.D.X1
Fanin Number		8
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	key_in_0_.BLIF      	0
Fanin Input     	key_in_2_.BLIF      	0
Fanin Node      	A0_int_Data0_0_.Q   	3
Fanin Node      	A0_int_Data0_1_.Q   	3
Fanin Node      	A0_flag_Data_1_.Q   	10
Fanin Output    	key_out_0_.Q        	1
Fanin Output    	key_out_2_.Q        	1
Fanin Output    	key_out_3_.Q        	1
END

// Signal Name: A0_int_DataDFFCRH_2_reg.D.X2
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_2_reg.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_int_Data0_1_.Q   	3
Fanin Node      	A0_flag_Data_1_.Q   	10
END

// Signal Name: A0_int_DataDFFCRH_2_reg.C
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_2_reg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_int_DataDFFCRH_2_reg.CE
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_2_reg.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_N_128.BLIF       	10
END

// Signal Name: A0_int_DataDFFCRH_2_reg.AR
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_2_reg.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_int_DataDFFCRH_3_reg.D
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_3_reg.D
Fanin Number		9
Pterm Number		15
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	key_in_0_.BLIF      	0
Fanin Input     	key_in_2_.BLIF      	0
Fanin Node      	A0_int_Data0_0_.Q   	3
Fanin Node      	A0_int_Data0_1_.Q   	3
Fanin Node      	A0_int_Data0_2_.Q   	2
Fanin Node      	A0_flag_Data_1_.Q   	10
Fanin Output    	key_out_0_.Q        	1
Fanin Output    	key_out_2_.Q        	1
Fanin Output    	key_out_3_.Q        	1
END

// Signal Name: A0_int_DataDFFCRH_3_reg.C
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_3_reg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_int_DataDFFCRH_3_reg.CE
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_3_reg.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_N_128.BLIF       	10
END

// Signal Name: A0_int_DataDFFCRH_3_reg.AR
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_3_reg.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_int_DataDFFCRH_4_reg.D
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_4_reg.D
Fanin Number		10
Pterm Number		9
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	key_in_0_.BLIF      	0
Fanin Input     	key_in_1_.BLIF      	0
Fanin Node      	A0_int_Data0_0_.Q   	3
Fanin Node      	A0_int_Data0_1_.Q   	3
Fanin Node      	A0_N_976_0_5.BLIF   	12
Fanin Node      	A0_int_Data0_2_.Q   	2
Fanin Node      	A0_int_Data0_3_.Q   	1
Fanin Node      	A0_flag_Data_1_.Q   	10
Fanin Output    	key_out_1_.Q        	1
Fanin Output    	key_out_2_.Q        	1
END

// Signal Name: A0_int_DataDFFCRH_4_reg.C
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_4_reg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_int_DataDFFCRH_4_reg.CE
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_4_reg.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_N_128.BLIF       	10
END

// Signal Name: A0_int_DataDFFCRH_4_reg.AR
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_4_reg.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_int_DataDFFCRH_5_reg.D
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_5_reg.D
Fanin Number		9
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	key_in_0_.BLIF      	0
Fanin Input     	key_in_1_.BLIF      	0
Fanin Node      	A0_int_Data0_0_.Q   	3
Fanin Node      	A0_int_Data0_1_.Q   	3
Fanin Node      	A0_int_Data0_2_.Q   	2
Fanin Node      	A0_int_Data0_3_.Q   	1
Fanin Node      	A0_flag_Data_1_.Q   	10
Fanin Output    	key_out_1_.Q        	1
Fanin Output    	key_out_2_.Q        	1
END

// Signal Name: A0_int_DataDFFCRH_5_reg.C
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_5_reg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_int_DataDFFCRH_5_reg.CE
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_5_reg.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_N_128.BLIF       	10
END

// Signal Name: A0_int_DataDFFCRH_5_reg.AR
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_5_reg.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_int_DataDFFCRH_6_reg.D.X1
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_6_reg.D.X1
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	key_in_0_.BLIF      	0
Fanin Node      	A0_int_Data0_0_.Q   	3
Fanin Node      	A0_int_Data0_1_.Q   	3
Fanin Node      	A0_int_Data0_2_.Q   	2
Fanin Node      	A0_int_Data0_3_.Q   	1
Fanin Node      	A0_flag_Data_1_.Q   	10
Fanin Output    	key_out_1_.Q        	1
Fanin Output    	key_out_2_.Q        	1
END

// Signal Name: A0_int_DataDFFCRH_6_reg.D.X2
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_6_reg.D.X2
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	A0_int_Data0_1_.Q   	3
Fanin Node      	A0_int_Data0_2_.Q   	2
Fanin Node      	A0_int_Data0_3_.Q   	1
Fanin Node      	A0_flag_Data_1_.Q   	10
END

// Signal Name: A0_int_DataDFFCRH_6_reg.C
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_6_reg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_int_DataDFFCRH_6_reg.CE
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_6_reg.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_N_128.BLIF       	10
END

// Signal Name: A0_int_DataDFFCRH_6_reg.AR
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_6_reg.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_int_DataDFFCRH_7_reg.D
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_7_reg.D
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	key_in_0_.BLIF      	0
Fanin Node      	A0_int_Data0_0_.Q   	3
Fanin Node      	A0_int_Data0_1_.Q   	3
Fanin Node      	A0_int_Data0_2_.Q   	2
Fanin Node      	A0_int_Data0_3_.Q   	1
Fanin Node      	A0_flag_Data_1_.Q   	10
Fanin Output    	key_out_2_.Q        	1
END

// Signal Name: A0_int_DataDFFCRH_7_reg.C
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_7_reg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_int_DataDFFCRH_7_reg.CE
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_7_reg.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	A0_N_128.BLIF       	10
END

// Signal Name: A0_int_DataDFFCRH_7_reg.AR
// Type: Node_reg
BEGIN A0_int_DataDFFCRH_7_reg.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_flag_OverDFFRHreg.D
// Type: Node_reg
BEGIN A0_flag_OverDFFRHreg.D
Fanin Number		9
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	key_in_0_.BLIF      	0
Fanin Input     	key_in_1_.BLIF      	0
Fanin Input     	key_in_2_.BLIF      	0
Fanin Input     	key_in_3_.BLIF      	0
Fanin Output    	key_out_0_.Q        	1
Fanin Output    	key_out_1_.Q        	1
Fanin Output    	key_out_2_.Q        	1
Fanin Output    	key_out_3_.Q        	1
Fanin Node      	A0_flag_OverDFFRHreg.Q	2
END

// Signal Name: A0_flag_OverDFFRHreg.C
// Type: Node_reg
BEGIN A0_flag_OverDFFRHreg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_inst_time10ms.Q  	3
END

// Signal Name: A0_flag_OverDFFRHreg.AR
// Type: Node_reg
BEGIN A0_flag_OverDFFRHreg.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: A0_N_355_0
// Type: Node
BEGIN A0_N_355_0
Fanin Number		12
Pterm Number		16
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
Fanin Node      	A0_un1_led_int_Data138_1_i.BLIF	13
Fanin Node      	A0_led_int_Data138.BLIF	3
Fanin Node      	A0_un1_led_int_data138_3_1__n.BLIF	8
Fanin Node      	A0_led_int_Data133.BLIF	2
Fanin Node      	A0_led_int_Data131_3.BLIF	4
END

// Signal Name: A0_un1_led_int_Data138_1_i
// Type: Node
BEGIN A0_un1_led_int_Data138_1_i
Fanin Number		9
Pterm Number		13
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
Fanin Node      	A0_led_int_Data133.BLIF	2
Fanin Node      	A0_led_int_Data131_3.BLIF	4
END

// Signal Name: A0_N_1459
// Type: Node
BEGIN A0_N_1459
Fanin Number		7
Pterm Number		6
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	key_in_0_.BLIF      	0
Fanin Input     	key_in_1_.BLIF      	0
Fanin Input     	key_in_2_.BLIF      	0
Fanin Output    	key_out_0_.Q        	1
Fanin Output    	key_out_1_.Q        	1
Fanin Output    	key_out_2_.Q        	1
Fanin Output    	key_out_3_.Q        	1
END

// Signal Name: A0_time10ms3
// Type: Node
BEGIN A0_time10ms3
Fanin Number		19
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_timecnt_12_.Q    	1
Fanin Node      	A0_timecnt_14_.Q    	1
Fanin Node      	A0_timecnt_5_.Q     	2
Fanin Node      	A0_timecnt_7_.Q     	1
Fanin Node      	A0_timecnt_9_.Q     	2
Fanin Node      	A0_timecnt_6_.Q     	1
Fanin Node      	A0_timecnt_10_.Q    	3
Fanin Node      	A0_timecnt_11_.Q    	4
Fanin Node      	A0_timecnt_0_.Q     	1
Fanin Node      	A0_timecnt_1_.Q     	2
Fanin Node      	A0_timecnt_2_.Q     	3
Fanin Node      	A0_timecnt_3_.Q     	4
Fanin Node      	A0_timecnt_4_.Q     	1
Fanin Node      	A0_timecnt_8_.Q     	2
Fanin Node      	A0_timecnt_13_.Q    	2
Fanin Node      	A0_timecnt_15_.Q    	2
Fanin Node      	A0_timecnt_16_.Q    	2
Fanin Node      	A0_timecnt_17_.Q    	3
Fanin Node      	A0_timecnt_18_.Q    	4
END

// Signal Name: A0_N_392
// Type: Node
BEGIN A0_N_392
Fanin Number		8
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_timecnt_12_.Q    	1
Fanin Node      	A0_timecnt_14_.Q    	1
Fanin Node      	A0_timecnt_9_.Q     	2
Fanin Node      	A0_timecnt_10_.Q    	3
Fanin Node      	A0_timecnt_11_.Q    	4
Fanin Node      	A0_timecnt_13_.Q    	2
Fanin Node      	A0_timecnt_15_.Q    	2
Fanin Node      	A0_N_378.BLIF       	1
END

// Signal Name: A0_N_378
// Type: Node
BEGIN A0_N_378
Fanin Number		9
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_timecnt_5_.Q     	2
Fanin Node      	A0_timecnt_7_.Q     	1
Fanin Node      	A0_timecnt_6_.Q     	1
Fanin Node      	A0_timecnt_0_.Q     	1
Fanin Node      	A0_timecnt_1_.Q     	2
Fanin Node      	A0_timecnt_2_.Q     	3
Fanin Node      	A0_timecnt_3_.Q     	4
Fanin Node      	A0_timecnt_4_.Q     	1
Fanin Node      	A0_timecnt_8_.Q     	2
END

// Signal Name: A0_led_int_Data138
// Type: Node
BEGIN A0_led_int_Data138
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
END

// Signal Name: A0_led_int_Data137
// Type: Node
BEGIN A0_led_int_Data137
Fanin Number		7
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
END

// Signal Name: A0_un1_led_int_data138_3_1__n.X1
// Type: Node
BEGIN A0_un1_led_int_data138_3_1__n.X1
Fanin Number		10
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
Fanin Node      	A0_un1_led_int_Data138_1_i.BLIF	13
Fanin Node      	A0_led_int_Data133.BLIF	2
Fanin Node      	A0_led_int_Data131_3.BLIF	4
END

// Signal Name: A0_un1_led_int_data138_3_1__n.X2
// Type: Node
BEGIN A0_un1_led_int_data138_3_1__n.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_un1_led_int_Data138_1_i.BLIF	13
Fanin Node      	A0_led_int_Data133.BLIF	2
END

// Signal Name: A0_led_int_Data133
// Type: Node
BEGIN A0_led_int_Data133
Fanin Number		7
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
END

// Signal Name: A0_led_int_Data132
// Type: Node
BEGIN A0_led_int_Data132
Fanin Number		6
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
Fanin Node      	A0_led_int_Data131_3.BLIF	4
END

// Signal Name: A0_led_int_Data135
// Type: Node
BEGIN A0_led_int_Data135
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
END

// Signal Name: A0_N_32_i
// Type: Node
BEGIN A0_N_32_i
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	key_out_0_.Q        	1
Fanin Output    	key_out_3_.Q        	1
END

// Signal Name: A0_led_int_Data130
// Type: Node
BEGIN A0_led_int_Data130
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
END

// Signal Name: A0_led_int_Data131_3
// Type: Node
BEGIN A0_led_int_Data131_3
Fanin Number		7
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	A0_int_DataDFFCRH_1_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_2_reg.Q	8
Fanin Node      	A0_int_DataDFFCRH_3_reg.Q	15
Fanin Node      	A0_int_DataDFFCRH_4_reg.Q	9
Fanin Node      	A0_int_DataDFFCRH_5_reg.Q	10
Fanin Node      	A0_int_DataDFFCRH_6_reg.Q	4
Fanin Node      	A0_int_DataDFFCRH_7_reg.Q	3
END

// Signal Name: H0_inst_question_num.D
// Type: Node_reg
BEGIN H0_inst_question_num.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	H0_inst_question_num.Q	1
END

// Signal Name: H0_inst_question_num.C
// Type: Node_reg
BEGIN H0_inst_question_num.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	I0_doutDFFCreg.Q    	1
END

// Signal Name: H0_inst_question_num.AR
// Type: Node_reg
BEGIN H0_inst_question_num.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: I0_counter_9_.T
// Type: Node_reg
BEGIN I0_counter_9_.T
Fanin Number		9
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	I0_counter_5_.Q     	2
Fanin Node      	I0_counter_7_.Q     	1
Fanin Node      	I0_counter_6_.Q     	1
Fanin Node      	I0_counter_0_.Q     	1
Fanin Node      	I0_counter_1_.Q     	2
Fanin Node      	I0_counter_2_.Q     	3
Fanin Node      	I0_counter_3_.Q     	4
Fanin Node      	I0_counter_4_.Q     	1
Fanin Node      	I0_counter_8_.Q     	2
END

// Signal Name: I0_counter_9_.C
// Type: Node_reg
BEGIN I0_counter_9_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: I0_counter_9_.AR
// Type: Node_reg
BEGIN I0_counter_9_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: I0_counter_5_.T
// Type: Node_reg
BEGIN I0_counter_5_.T
Fanin Number		7
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	I0_counter_5_.Q     	2
Fanin Node      	I0_counter_0_.Q     	1
Fanin Node      	I0_counter_1_.Q     	2
Fanin Node      	I0_counter_2_.Q     	3
Fanin Node      	I0_counter_3_.Q     	4
Fanin Node      	I0_counter_4_.Q     	1
Fanin Node      	I0_keyclk3.BLIF     	1
END

// Signal Name: I0_counter_5_.C
// Type: Node_reg
BEGIN I0_counter_5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: I0_counter_5_.AR
// Type: Node_reg
BEGIN I0_counter_5_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: I0_counter_12_.D
// Type: Node_reg
BEGIN I0_counter_12_.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	I0_counter_12_.Q    	4
Fanin Node      	I0_counter_11_.Q    	3
Fanin Node      	I0_counter_10_.Q    	2
Fanin Node      	I0_N_33.BLIF        	1
END

// Signal Name: I0_counter_12_.C
// Type: Node_reg
BEGIN I0_counter_12_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: I0_counter_12_.AR
// Type: Node_reg
BEGIN I0_counter_12_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: I0_counter_11_.D
// Type: Node_reg
BEGIN I0_counter_11_.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	I0_counter_11_.Q    	3
Fanin Node      	I0_counter_10_.Q    	2
Fanin Node      	I0_N_33.BLIF        	1
END

// Signal Name: I0_counter_11_.C
// Type: Node_reg
BEGIN I0_counter_11_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: I0_counter_11_.AR
// Type: Node_reg
BEGIN I0_counter_11_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: I0_counter_7_.T
// Type: Node_reg
BEGIN I0_counter_7_.T
Fanin Number		7
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	I0_counter_5_.Q     	2
Fanin Node      	I0_counter_6_.Q     	1
Fanin Node      	I0_counter_0_.Q     	1
Fanin Node      	I0_counter_1_.Q     	2
Fanin Node      	I0_counter_2_.Q     	3
Fanin Node      	I0_counter_3_.Q     	4
Fanin Node      	I0_counter_4_.Q     	1
END

// Signal Name: I0_counter_7_.C
// Type: Node_reg
BEGIN I0_counter_7_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: I0_counter_7_.AR
// Type: Node_reg
BEGIN I0_counter_7_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: I0_counter_6_.T
// Type: Node_reg
BEGIN I0_counter_6_.T
Fanin Number		6
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	I0_counter_5_.Q     	2
Fanin Node      	I0_counter_0_.Q     	1
Fanin Node      	I0_counter_1_.Q     	2
Fanin Node      	I0_counter_2_.Q     	3
Fanin Node      	I0_counter_3_.Q     	4
Fanin Node      	I0_counter_4_.Q     	1
END

// Signal Name: I0_counter_6_.C
// Type: Node_reg
BEGIN I0_counter_6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: I0_counter_6_.AR
// Type: Node_reg
BEGIN I0_counter_6_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: I0_counter_14_.T
// Type: Node_reg
BEGIN I0_counter_14_.T
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	I0_counter_12_.Q    	4
Fanin Node      	I0_counter_11_.Q    	3
Fanin Node      	I0_counter_10_.Q    	2
Fanin Node      	I0_counter_13_.Q    	1
Fanin Node      	I0_N_33.BLIF        	1
END

// Signal Name: I0_counter_14_.C
// Type: Node_reg
BEGIN I0_counter_14_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: I0_counter_14_.AR
// Type: Node_reg
BEGIN I0_counter_14_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: I0_counter_10_.D
// Type: Node_reg
BEGIN I0_counter_10_.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	I0_counter_10_.Q    	2
Fanin Node      	I0_N_33.BLIF        	1
END

// Signal Name: I0_counter_10_.C
// Type: Node_reg
BEGIN I0_counter_10_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: I0_counter_10_.AR
// Type: Node_reg
BEGIN I0_counter_10_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: I0_inst_keyclk.D
// Type: Node_reg
BEGIN I0_inst_keyclk.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	reset.BLIF          	0
Fanin Node      	I0_inst_keyclk.Q    	3
Fanin Node      	I0_keyclk3.BLIF     	1
END

// Signal Name: I0_inst_keyclk.C
// Type: Node_reg
BEGIN I0_inst_keyclk.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: I0_pre_s_0_.D
// Type: Node_reg
BEGIN I0_pre_s_0_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	reset.BLIF          	0
Fanin Node      	I0_next_s_0_.Q      	2
END

// Signal Name: I0_pre_s_0_.C
// Type: Node_reg
BEGIN I0_pre_s_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	I0_inst_keyclk.Q    	3
END

// Signal Name: I0_next_s_0_.D
// Type: Node_reg
BEGIN I0_next_s_0_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	din.BLIF            	0
Fanin Node      	I0_pre_s_0_.Q       	1
Fanin Node      	I0_next_s_0_.Q      	2
END

// Signal Name: I0_next_s_0_.C
// Type: Node_reg
BEGIN I0_next_s_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	I0_inst_keyclk.Q    	3
END

// Signal Name: I0_counter_0_.D
// Type: Node_reg
BEGIN I0_counter_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	I0_counter_0_.Q     	1
END

// Signal Name: I0_counter_0_.C
// Type: Node_reg
BEGIN I0_counter_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: I0_counter_0_.AR
// Type: Node_reg
BEGIN I0_counter_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: I0_counter_1_.D
// Type: Node_reg
BEGIN I0_counter_1_.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	I0_counter_0_.Q     	1
Fanin Node      	I0_counter_1_.Q     	2
END

// Signal Name: I0_counter_1_.C
// Type: Node_reg
BEGIN I0_counter_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: I0_counter_1_.AR
// Type: Node_reg
BEGIN I0_counter_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: I0_counter_2_.D
// Type: Node_reg
BEGIN I0_counter_2_.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	I0_counter_0_.Q     	1
Fanin Node      	I0_counter_1_.Q     	2
Fanin Node      	I0_counter_2_.Q     	3
END

// Signal Name: I0_counter_2_.C
// Type: Node_reg
BEGIN I0_counter_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: I0_counter_2_.AR
// Type: Node_reg
BEGIN I0_counter_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: I0_counter_3_.D
// Type: Node_reg
BEGIN I0_counter_3_.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	I0_counter_0_.Q     	1
Fanin Node      	I0_counter_1_.Q     	2
Fanin Node      	I0_counter_2_.Q     	3
Fanin Node      	I0_counter_3_.Q     	4
END

// Signal Name: I0_counter_3_.C
// Type: Node_reg
BEGIN I0_counter_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: I0_counter_3_.AR
// Type: Node_reg
BEGIN I0_counter_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: I0_counter_4_.D.X1
// Type: Node_reg
BEGIN I0_counter_4_.D.X1
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	I0_counter_0_.Q     	1
Fanin Node      	I0_counter_1_.Q     	2
Fanin Node      	I0_counter_2_.Q     	3
Fanin Node      	I0_counter_3_.Q     	4
END

// Signal Name: I0_counter_4_.D.X2
// Type: Node_reg
BEGIN I0_counter_4_.D.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	I0_counter_4_.Q     	1
END

// Signal Name: I0_counter_4_.C
// Type: Node_reg
BEGIN I0_counter_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: I0_counter_4_.AR
// Type: Node_reg
BEGIN I0_counter_4_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: I0_counter_8_.T
// Type: Node_reg
BEGIN I0_counter_8_.T
Fanin Number		10
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	I0_counter_5_.Q     	2
Fanin Node      	I0_counter_7_.Q     	1
Fanin Node      	I0_counter_6_.Q     	1
Fanin Node      	I0_counter_0_.Q     	1
Fanin Node      	I0_counter_1_.Q     	2
Fanin Node      	I0_counter_2_.Q     	3
Fanin Node      	I0_counter_3_.Q     	4
Fanin Node      	I0_counter_4_.Q     	1
Fanin Node      	I0_counter_8_.Q     	2
Fanin Node      	I0_keyclk3.BLIF     	1
END

// Signal Name: I0_counter_8_.C
// Type: Node_reg
BEGIN I0_counter_8_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: I0_counter_8_.AR
// Type: Node_reg
BEGIN I0_counter_8_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: I0_counter_13_.D.X1
// Type: Node_reg
BEGIN I0_counter_13_.D.X1
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	I0_counter_12_.Q    	4
Fanin Node      	I0_counter_11_.Q    	3
Fanin Node      	I0_counter_10_.Q    	2
Fanin Node      	I0_keyclk3.BLIF     	1
Fanin Node      	I0_N_33.BLIF        	1
END

// Signal Name: I0_counter_13_.D.X2
// Type: Node_reg
BEGIN I0_counter_13_.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	I0_counter_13_.Q    	1
Fanin Node      	I0_keyclk3.BLIF     	1
END

// Signal Name: I0_counter_13_.C
// Type: Node_reg
BEGIN I0_counter_13_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: I0_counter_13_.AR
// Type: Node_reg
BEGIN I0_counter_13_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: I0_counter_15_.T
// Type: Node_reg
BEGIN I0_counter_15_.T
Fanin Number		8
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	I0_counter_12_.Q    	4
Fanin Node      	I0_counter_11_.Q    	3
Fanin Node      	I0_counter_14_.Q    	1
Fanin Node      	I0_counter_10_.Q    	2
Fanin Node      	I0_counter_13_.Q    	1
Fanin Node      	I0_counter_15_.Q    	2
Fanin Node      	I0_keyclk3.BLIF     	1
Fanin Node      	I0_N_33.BLIF        	1
END

// Signal Name: I0_counter_15_.C
// Type: Node_reg
BEGIN I0_counter_15_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: I0_counter_15_.AR
// Type: Node_reg
BEGIN I0_counter_15_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: I0_counter_16_.T
// Type: Node_reg
BEGIN I0_counter_16_.T
Fanin Number		9
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	I0_counter_12_.Q    	4
Fanin Node      	I0_counter_11_.Q    	3
Fanin Node      	I0_counter_14_.Q    	1
Fanin Node      	I0_counter_10_.Q    	2
Fanin Node      	I0_counter_13_.Q    	1
Fanin Node      	I0_counter_15_.Q    	2
Fanin Node      	I0_counter_16_.Q    	2
Fanin Node      	I0_keyclk3.BLIF     	1
Fanin Node      	I0_N_33.BLIF        	1
END

// Signal Name: I0_counter_16_.C
// Type: Node_reg
BEGIN I0_counter_16_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: I0_counter_16_.AR
// Type: Node_reg
BEGIN I0_counter_16_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: I0_counter_17_.T
// Type: Node_reg
BEGIN I0_counter_17_.T
Fanin Number		10
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	I0_counter_12_.Q    	4
Fanin Node      	I0_counter_11_.Q    	3
Fanin Node      	I0_counter_14_.Q    	1
Fanin Node      	I0_counter_10_.Q    	2
Fanin Node      	I0_counter_13_.Q    	1
Fanin Node      	I0_counter_15_.Q    	2
Fanin Node      	I0_counter_16_.Q    	2
Fanin Node      	I0_counter_17_.Q    	2
Fanin Node      	I0_keyclk3.BLIF     	1
Fanin Node      	I0_N_33.BLIF        	1
END

// Signal Name: I0_counter_17_.C
// Type: Node_reg
BEGIN I0_counter_17_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: I0_counter_17_.AR
// Type: Node_reg
BEGIN I0_counter_17_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: I0_counter_18_.T
// Type: Node_reg
BEGIN I0_counter_18_.T
Fanin Number		11
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	I0_counter_12_.Q    	4
Fanin Node      	I0_counter_11_.Q    	3
Fanin Node      	I0_counter_14_.Q    	1
Fanin Node      	I0_counter_10_.Q    	2
Fanin Node      	I0_counter_13_.Q    	1
Fanin Node      	I0_counter_15_.Q    	2
Fanin Node      	I0_counter_16_.Q    	2
Fanin Node      	I0_counter_17_.Q    	2
Fanin Node      	I0_counter_18_.Q    	2
Fanin Node      	I0_keyclk3.BLIF     	1
Fanin Node      	I0_N_33.BLIF        	1
END

// Signal Name: I0_counter_18_.C
// Type: Node_reg
BEGIN I0_counter_18_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: I0_counter_18_.AR
// Type: Node_reg
BEGIN I0_counter_18_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: I0_keyclk3
// Type: Node
BEGIN I0_keyclk3
Fanin Number		19
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	I0_counter_9_.Q     	1
Fanin Node      	I0_counter_5_.Q     	2
Fanin Node      	I0_counter_12_.Q    	4
Fanin Node      	I0_counter_11_.Q    	3
Fanin Node      	I0_counter_7_.Q     	1
Fanin Node      	I0_counter_6_.Q     	1
Fanin Node      	I0_counter_14_.Q    	1
Fanin Node      	I0_counter_10_.Q    	2
Fanin Node      	I0_counter_0_.Q     	1
Fanin Node      	I0_counter_1_.Q     	2
Fanin Node      	I0_counter_2_.Q     	3
Fanin Node      	I0_counter_3_.Q     	4
Fanin Node      	I0_counter_4_.Q     	1
Fanin Node      	I0_counter_8_.Q     	2
Fanin Node      	I0_counter_13_.Q    	1
Fanin Node      	I0_counter_15_.Q    	2
Fanin Node      	I0_counter_16_.Q    	2
Fanin Node      	I0_counter_17_.Q    	2
Fanin Node      	I0_counter_18_.Q    	2
END

// Signal Name: I0_N_33
// Type: Node
BEGIN I0_N_33
Fanin Number		10
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	I0_counter_9_.Q     	1
Fanin Node      	I0_counter_5_.Q     	2
Fanin Node      	I0_counter_7_.Q     	1
Fanin Node      	I0_counter_6_.Q     	1
Fanin Node      	I0_counter_0_.Q     	1
Fanin Node      	I0_counter_1_.Q     	2
Fanin Node      	I0_counter_2_.Q     	3
Fanin Node      	I0_counter_3_.Q     	4
Fanin Node      	I0_counter_4_.Q     	1
Fanin Node      	I0_counter_8_.Q     	2
END

// Signal Name: I0_doutDFFCreg.D
// Type: Node_reg
BEGIN I0_doutDFFCreg.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	din.BLIF            	0
END

// Signal Name: I0_doutDFFCreg.C
// Type: Node_reg
BEGIN I0_doutDFFCreg.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	I0_inst_keyclk.Q    	3
END

// Signal Name: I0_doutDFFCreg.CE-
// Type: Node_reg
BEGIN I0_doutDFFCreg.CE
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	din.BLIF            	0
Fanin Node      	I0_pre_s_0_.Q       	1
END

// Signal Name: B0_count_4_.D.X1
// Type: Node_reg
BEGIN B0_count_4_.D.X1
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	B0_count_4_.Q       	1
Fanin Node      	B0_count12.BLIF     	1
END

// Signal Name: B0_count_4_.D.X2
// Type: Node_reg
BEGIN B0_count_4_.D.X2
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	B0_count_0_.Q       	1
Fanin Node      	B0_count_1_.Q       	2
Fanin Node      	B0_count_2_.Q       	3
Fanin Node      	B0_count_3_.Q       	4
Fanin Node      	B0_count12.BLIF     	1
END

// Signal Name: B0_count_4_.C
// Type: Node_reg
BEGIN B0_count_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: B0_count_4_.AR
// Type: Node_reg
BEGIN B0_count_4_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: B0_count_10_.D
// Type: Node_reg
BEGIN B0_count_10_.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	B0_count_10_.Q      	4
Fanin Node      	B0_count_8_.Q       	2
Fanin Node      	B0_count_9_.Q       	3
Fanin Node      	B0_N_131.BLIF       	1
END

// Signal Name: B0_count_10_.C
// Type: Node_reg
BEGIN B0_count_10_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: B0_count_10_.AR
// Type: Node_reg
BEGIN B0_count_10_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: B0_count_11_.D.X1
// Type: Node_reg
BEGIN B0_count_11_.D.X1
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	B0_count_11_.Q      	1
END

// Signal Name: B0_count_11_.D.X2
// Type: Node_reg
BEGIN B0_count_11_.D.X2
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	B0_count_10_.Q      	4
Fanin Node      	B0_count_8_.Q       	2
Fanin Node      	B0_count_9_.Q       	3
Fanin Node      	B0_N_131.BLIF       	1
END

// Signal Name: B0_count_11_.C
// Type: Node_reg
BEGIN B0_count_11_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: B0_count_11_.AR
// Type: Node_reg
BEGIN B0_count_11_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: B0_count_5_.T
// Type: Node_reg
BEGIN B0_count_5_.T
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	B0_count_4_.Q       	1
Fanin Node      	B0_count_0_.Q       	1
Fanin Node      	B0_count_1_.Q       	2
Fanin Node      	B0_count_2_.Q       	3
Fanin Node      	B0_count_3_.Q       	4
END

// Signal Name: B0_count_5_.C
// Type: Node_reg
BEGIN B0_count_5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: B0_count_5_.AR
// Type: Node_reg
BEGIN B0_count_5_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: B0_count_7_.T
// Type: Node_reg
BEGIN B0_count_7_.T
Fanin Number		7
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	B0_count_4_.Q       	1
Fanin Node      	B0_count_5_.Q       	1
Fanin Node      	B0_count_0_.Q       	1
Fanin Node      	B0_count_1_.Q       	2
Fanin Node      	B0_count_2_.Q       	3
Fanin Node      	B0_count_3_.Q       	4
Fanin Node      	B0_count_6_.Q       	2
END

// Signal Name: B0_count_7_.C
// Type: Node_reg
BEGIN B0_count_7_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: B0_count_7_.AR
// Type: Node_reg
BEGIN B0_count_7_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: B0_count_12_.T
// Type: Node_reg
BEGIN B0_count_12_.T
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	B0_count_10_.Q      	4
Fanin Node      	B0_count_11_.Q      	1
Fanin Node      	B0_count_8_.Q       	2
Fanin Node      	B0_count_9_.Q       	3
Fanin Node      	B0_N_131.BLIF       	1
END

// Signal Name: B0_count_12_.C
// Type: Node_reg
BEGIN B0_count_12_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: B0_count_12_.AR
// Type: Node_reg
BEGIN B0_count_12_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: B0_count_13_.T
// Type: Node_reg
BEGIN B0_count_13_.T
Fanin Number		6
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	B0_count_10_.Q      	4
Fanin Node      	B0_count_11_.Q      	1
Fanin Node      	B0_count_12_.Q      	1
Fanin Node      	B0_count_8_.Q       	2
Fanin Node      	B0_count_9_.Q       	3
Fanin Node      	B0_N_131.BLIF       	1
END

// Signal Name: B0_count_13_.C
// Type: Node_reg
BEGIN B0_count_13_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: B0_count_13_.AR
// Type: Node_reg
BEGIN B0_count_13_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: B0_scancnt_1_.D
// Type: Node_reg
BEGIN B0_scancnt_1_.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	reset.BLIF          	0
Fanin Node      	B0_scancnt_1_.Q     	4
Fanin Node      	B0_scancnt_0_.Q     	3
Fanin Node      	B0_count12.BLIF     	1
END

// Signal Name: B0_scancnt_1_.C
// Type: Node_reg
BEGIN B0_scancnt_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: B0_scancnt_0_.D
// Type: Node_reg
BEGIN B0_scancnt_0_.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Input     	reset.BLIF          	0
Fanin Node      	B0_scancnt_0_.Q     	3
Fanin Node      	B0_count12.BLIF     	1
END

// Signal Name: B0_scancnt_0_.C
// Type: Node_reg
BEGIN B0_scancnt_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: B0_count_0_.D
// Type: Node_reg
BEGIN B0_count_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	B0_count_0_.Q       	1
END

// Signal Name: B0_count_0_.C
// Type: Node_reg
BEGIN B0_count_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: B0_count_0_.AR
// Type: Node_reg
BEGIN B0_count_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: B0_count_1_.D
// Type: Node_reg
BEGIN B0_count_1_.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	B0_count_0_.Q       	1
Fanin Node      	B0_count_1_.Q       	2
END

// Signal Name: B0_count_1_.C
// Type: Node_reg
BEGIN B0_count_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: B0_count_1_.AR
// Type: Node_reg
BEGIN B0_count_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: B0_count_2_.D
// Type: Node_reg
BEGIN B0_count_2_.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	B0_count_0_.Q       	1
Fanin Node      	B0_count_1_.Q       	2
Fanin Node      	B0_count_2_.Q       	3
END

// Signal Name: B0_count_2_.C
// Type: Node_reg
BEGIN B0_count_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: B0_count_2_.AR
// Type: Node_reg
BEGIN B0_count_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: B0_count_3_.D
// Type: Node_reg
BEGIN B0_count_3_.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	B0_count_0_.Q       	1
Fanin Node      	B0_count_1_.Q       	2
Fanin Node      	B0_count_2_.Q       	3
Fanin Node      	B0_count_3_.Q       	4
END

// Signal Name: B0_count_3_.C
// Type: Node_reg
BEGIN B0_count_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: B0_count_3_.AR
// Type: Node_reg
BEGIN B0_count_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: B0_count_6_.T
// Type: Node_reg
BEGIN B0_count_6_.T
Fanin Number		8
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	B0_count_4_.Q       	1
Fanin Node      	B0_count_5_.Q       	1
Fanin Node      	B0_count_0_.Q       	1
Fanin Node      	B0_count_1_.Q       	2
Fanin Node      	B0_count_2_.Q       	3
Fanin Node      	B0_count_3_.Q       	4
Fanin Node      	B0_count_6_.Q       	2
Fanin Node      	B0_count12.BLIF     	1
END

// Signal Name: B0_count_6_.C
// Type: Node_reg
BEGIN B0_count_6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: B0_count_6_.AR
// Type: Node_reg
BEGIN B0_count_6_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: B0_count_8_.D
// Type: Node_reg
BEGIN B0_count_8_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	B0_count_8_.Q       	2
Fanin Node      	B0_count12.BLIF     	1
Fanin Node      	B0_N_131.BLIF       	1
END

// Signal Name: B0_count_8_.C
// Type: Node_reg
BEGIN B0_count_8_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: B0_count_8_.AR
// Type: Node_reg
BEGIN B0_count_8_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: B0_count_9_.D
// Type: Node_reg
BEGIN B0_count_9_.D
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	B0_count_8_.Q       	2
Fanin Node      	B0_count_9_.Q       	3
Fanin Node      	B0_count12.BLIF     	1
Fanin Node      	B0_N_131.BLIF       	1
END

// Signal Name: B0_count_9_.C
// Type: Node_reg
BEGIN B0_count_9_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: B0_count_9_.AR
// Type: Node_reg
BEGIN B0_count_9_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: B0_count_14_.T
// Type: Node_reg
BEGIN B0_count_14_.T
Fanin Number		9
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	B0_count_10_.Q      	4
Fanin Node      	B0_count_11_.Q      	1
Fanin Node      	B0_count_12_.Q      	1
Fanin Node      	B0_count_13_.Q      	1
Fanin Node      	B0_count_8_.Q       	2
Fanin Node      	B0_count_9_.Q       	3
Fanin Node      	B0_count_14_.Q      	2
Fanin Node      	B0_count12.BLIF     	1
Fanin Node      	B0_N_131.BLIF       	1
END

// Signal Name: B0_count_14_.C
// Type: Node_reg
BEGIN B0_count_14_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: B0_count_14_.AR
// Type: Node_reg
BEGIN B0_count_14_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: B0_count_15_.T
// Type: Node_reg
BEGIN B0_count_15_.T
Fanin Number		10
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	B0_count_10_.Q      	4
Fanin Node      	B0_count_11_.Q      	1
Fanin Node      	B0_count_12_.Q      	1
Fanin Node      	B0_count_13_.Q      	1
Fanin Node      	B0_count_8_.Q       	2
Fanin Node      	B0_count_9_.Q       	3
Fanin Node      	B0_count_14_.Q      	2
Fanin Node      	B0_count_15_.Q      	2
Fanin Node      	B0_count12.BLIF     	1
Fanin Node      	B0_N_131.BLIF       	1
END

// Signal Name: B0_count_15_.C
// Type: Node_reg
BEGIN B0_count_15_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: B0_count_15_.AR
// Type: Node_reg
BEGIN B0_count_15_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: B0_count12
// Type: Node
BEGIN B0_count12
Fanin Number		16
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	B0_count_4_.Q       	1
Fanin Node      	B0_count_10_.Q      	4
Fanin Node      	B0_count_11_.Q      	1
Fanin Node      	B0_count_5_.Q       	1
Fanin Node      	B0_count_7_.Q       	1
Fanin Node      	B0_count_12_.Q      	1
Fanin Node      	B0_count_13_.Q      	1
Fanin Node      	B0_count_0_.Q       	1
Fanin Node      	B0_count_1_.Q       	2
Fanin Node      	B0_count_2_.Q       	3
Fanin Node      	B0_count_3_.Q       	4
Fanin Node      	B0_count_6_.Q       	2
Fanin Node      	B0_count_8_.Q       	2
Fanin Node      	B0_count_9_.Q       	3
Fanin Node      	B0_count_14_.Q      	2
Fanin Node      	B0_count_15_.Q      	2
END

// Signal Name: B0_N_131
// Type: Node
BEGIN B0_N_131
Fanin Number		8
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	B0_count_4_.Q       	1
Fanin Node      	B0_count_5_.Q       	1
Fanin Node      	B0_count_7_.Q       	1
Fanin Node      	B0_count_0_.Q       	1
Fanin Node      	B0_count_1_.Q       	2
Fanin Node      	B0_count_2_.Q       	3
Fanin Node      	B0_count_3_.Q       	4
Fanin Node      	B0_count_6_.Q       	2
END

// Signal Name: G0_inst_question_num.D
// Type: Node_reg
BEGIN G0_inst_question_num.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	G0_inst_question_num.Q	1
END

// Signal Name: G0_inst_question_num.C
// Type: Node_reg
BEGIN G0_inst_question_num.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	I0_doutDFFCreg.Q    	1
END

// Signal Name: G0_inst_question_num.AR
// Type: Node_reg
BEGIN G0_inst_question_num.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_17_.D.X1
// Type: Node_reg
BEGIN G0_cnt_next_17_.D.X1
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	G0_cnt_next_17_.Q   	1
END

// Signal Name: G0_cnt_next_17_.D.X2
// Type: Node_reg
BEGIN G0_cnt_next_17_.D.X2
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	G0_cnt_next_14_.Q   	2
Fanin Node      	G0_cnt_next_15_.Q   	3
Fanin Node      	G0_cnt_next_16_.Q   	4
Fanin Node      	G0_N_122.BLIF       	1
END

// Signal Name: G0_cnt_next_17_.C
// Type: Node_reg
BEGIN G0_cnt_next_17_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_17_.AR
// Type: Node_reg
BEGIN G0_cnt_next_17_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_25_.T
// Type: Node_reg
BEGIN G0_cnt_next_25_.T
Fanin Number		12
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	G0_cnt_next_17_.Q   	1
Fanin Node      	G0_cnt_next_18_.Q   	1
Fanin Node      	G0_cnt_next_21_.Q   	1
Fanin Node      	G0_cnt_next_20_.Q   	1
Fanin Node      	G0_cnt_next_14_.Q   	2
Fanin Node      	G0_cnt_next_15_.Q   	3
Fanin Node      	G0_cnt_next_16_.Q   	4
Fanin Node      	G0_cnt_next_19_.Q   	2
Fanin Node      	G0_cnt_next_22_.Q   	2
Fanin Node      	G0_cnt_next_23_.Q   	2
Fanin Node      	G0_cnt_next_24_.Q   	2
Fanin Node      	G0_N_122.BLIF       	1
END

// Signal Name: G0_cnt_next_25_.C
// Type: Node_reg
BEGIN G0_cnt_next_25_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_25_.AR
// Type: Node_reg
BEGIN G0_cnt_next_25_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_11_.T
// Type: Node_reg
BEGIN G0_cnt_next_11_.T
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	G0_cnt_next_10_.Q   	1
Fanin Node      	G0_cnt_next_7_.Q    	2
Fanin Node      	G0_cnt_next_8_.Q    	3
Fanin Node      	G0_cnt_next_9_.Q    	4
Fanin Node      	G0_N_108.BLIF       	2
END

// Signal Name: G0_cnt_next_11_.C
// Type: Node_reg
BEGIN G0_cnt_next_11_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_11_.AR
// Type: Node_reg
BEGIN G0_cnt_next_11_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_18_.T
// Type: Node_reg
BEGIN G0_cnt_next_18_.T
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	G0_cnt_next_17_.Q   	1
Fanin Node      	G0_cnt_next_14_.Q   	2
Fanin Node      	G0_cnt_next_15_.Q   	3
Fanin Node      	G0_cnt_next_16_.Q   	4
Fanin Node      	G0_N_122.BLIF       	1
END

// Signal Name: G0_cnt_next_18_.C
// Type: Node_reg
BEGIN G0_cnt_next_18_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_18_.AR
// Type: Node_reg
BEGIN G0_cnt_next_18_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_12_.T
// Type: Node_reg
BEGIN G0_cnt_next_12_.T
Fanin Number		6
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	G0_cnt_next_11_.Q   	1
Fanin Node      	G0_cnt_next_10_.Q   	1
Fanin Node      	G0_cnt_next_7_.Q    	2
Fanin Node      	G0_cnt_next_8_.Q    	3
Fanin Node      	G0_cnt_next_9_.Q    	4
Fanin Node      	G0_N_108.BLIF       	2
END

// Signal Name: G0_cnt_next_12_.C
// Type: Node_reg
BEGIN G0_cnt_next_12_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_12_.AR
// Type: Node_reg
BEGIN G0_cnt_next_12_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_10_.D.X1
// Type: Node_reg
BEGIN G0_cnt_next_10_.D.X1
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	G0_cnt_next_10_.Q   	1
END

// Signal Name: G0_cnt_next_10_.D.X2
// Type: Node_reg
BEGIN G0_cnt_next_10_.D.X2
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	G0_cnt_next_7_.Q    	2
Fanin Node      	G0_cnt_next_8_.Q    	3
Fanin Node      	G0_cnt_next_9_.Q    	4
Fanin Node      	G0_N_108.BLIF       	2
END

// Signal Name: G0_cnt_next_10_.C
// Type: Node_reg
BEGIN G0_cnt_next_10_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_10_.AR
// Type: Node_reg
BEGIN G0_cnt_next_10_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_21_.T
// Type: Node_reg
BEGIN G0_cnt_next_21_.T
Fanin Number		8
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	G0_cnt_next_17_.Q   	1
Fanin Node      	G0_cnt_next_18_.Q   	1
Fanin Node      	G0_cnt_next_20_.Q   	1
Fanin Node      	G0_cnt_next_14_.Q   	2
Fanin Node      	G0_cnt_next_15_.Q   	3
Fanin Node      	G0_cnt_next_16_.Q   	4
Fanin Node      	G0_cnt_next_19_.Q   	2
Fanin Node      	G0_N_122.BLIF       	1
END

// Signal Name: G0_cnt_next_21_.C
// Type: Node_reg
BEGIN G0_cnt_next_21_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_21_.AR
// Type: Node_reg
BEGIN G0_cnt_next_21_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_7_.D
// Type: Node_reg
BEGIN G0_cnt_next_7_.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	G0_cnt_next_7_.Q    	2
Fanin Node      	G0_N_108.BLIF       	2
END

// Signal Name: G0_cnt_next_7_.C
// Type: Node_reg
BEGIN G0_cnt_next_7_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_7_.AR
// Type: Node_reg
BEGIN G0_cnt_next_7_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_13_.T
// Type: Node_reg
BEGIN G0_cnt_next_13_.T
Fanin Number		7
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	G0_cnt_next_11_.Q   	1
Fanin Node      	G0_cnt_next_12_.Q   	1
Fanin Node      	G0_cnt_next_10_.Q   	1
Fanin Node      	G0_cnt_next_7_.Q    	2
Fanin Node      	G0_cnt_next_8_.Q    	3
Fanin Node      	G0_cnt_next_9_.Q    	4
Fanin Node      	G0_N_108.BLIF       	2
END

// Signal Name: G0_cnt_next_13_.C
// Type: Node_reg
BEGIN G0_cnt_next_13_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_13_.AR
// Type: Node_reg
BEGIN G0_cnt_next_13_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_20_.T
// Type: Node_reg
BEGIN G0_cnt_next_20_.T
Fanin Number		7
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	G0_cnt_next_17_.Q   	1
Fanin Node      	G0_cnt_next_18_.Q   	1
Fanin Node      	G0_cnt_next_14_.Q   	2
Fanin Node      	G0_cnt_next_15_.Q   	3
Fanin Node      	G0_cnt_next_16_.Q   	4
Fanin Node      	G0_cnt_next_19_.Q   	2
Fanin Node      	G0_N_122.BLIF       	1
END

// Signal Name: G0_cnt_next_20_.C
// Type: Node_reg
BEGIN G0_cnt_next_20_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_20_.AR
// Type: Node_reg
BEGIN G0_cnt_next_20_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_scan_data_5_.T
// Type: Node_reg
BEGIN G0_scan_data_5_.T
Fanin Number		7
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_scan_data_3_.Q   	1
Fanin Node      	G0_scan_data_4_.Q   	1
Fanin Node      	G0_scan_data_0_.Q   	4
Fanin Node      	G0_scan_data_1_.Q   	5
Fanin Node      	G0_scan_data_2_.Q   	2
Fanin Node      	G0_un1_cnt_next_10_23.BLIF	1
Fanin Node      	G0_un1_cnt_next_10_24.BLIF	1
END

// Signal Name: G0_scan_data_5_.C
// Type: Node_reg
BEGIN G0_scan_data_5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_scan_data_5_.AR
// Type: Node_reg
BEGIN G0_scan_data_5_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_scan_data_3_.T
// Type: Node_reg
BEGIN G0_scan_data_3_.T
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_scan_data_0_.Q   	4
Fanin Node      	G0_scan_data_1_.Q   	5
Fanin Node      	G0_scan_data_2_.Q   	2
Fanin Node      	G0_un1_cnt_next_10_23.BLIF	1
Fanin Node      	G0_un1_cnt_next_10_24.BLIF	1
END

// Signal Name: G0_scan_data_3_.C
// Type: Node_reg
BEGIN G0_scan_data_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_scan_data_3_.AR
// Type: Node_reg
BEGIN G0_scan_data_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_scan_data_4_.T
// Type: Node_reg
BEGIN G0_scan_data_4_.T
Fanin Number		6
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_scan_data_3_.Q   	1
Fanin Node      	G0_scan_data_0_.Q   	4
Fanin Node      	G0_scan_data_1_.Q   	5
Fanin Node      	G0_scan_data_2_.Q   	2
Fanin Node      	G0_un1_cnt_next_10_23.BLIF	1
Fanin Node      	G0_un1_cnt_next_10_24.BLIF	1
END

// Signal Name: G0_scan_data_4_.C
// Type: Node_reg
BEGIN G0_scan_data_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_scan_data_4_.AR
// Type: Node_reg
BEGIN G0_scan_data_4_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_scan_data_6_.T
// Type: Node_reg
BEGIN G0_scan_data_6_.T
Fanin Number		8
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_scan_data_5_.Q   	1
Fanin Node      	G0_scan_data_3_.Q   	1
Fanin Node      	G0_scan_data_4_.Q   	1
Fanin Node      	G0_scan_data_0_.Q   	4
Fanin Node      	G0_scan_data_1_.Q   	5
Fanin Node      	G0_scan_data_2_.Q   	2
Fanin Node      	G0_un1_cnt_next_10_23.BLIF	1
Fanin Node      	G0_un1_cnt_next_10_24.BLIF	1
END

// Signal Name: G0_scan_data_6_.C
// Type: Node_reg
BEGIN G0_scan_data_6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_scan_data_6_.AR
// Type: Node_reg
BEGIN G0_scan_data_6_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_scan_data_0_.D
// Type: Node_reg
BEGIN G0_scan_data_0_.D
Fanin Number		9
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_scan_data_5_.Q   	1
Fanin Node      	G0_scan_data_3_.Q   	1
Fanin Node      	G0_scan_data_4_.Q   	1
Fanin Node      	G0_scan_data_6_.Q   	1
Fanin Node      	G0_scan_data_0_.Q   	4
Fanin Node      	G0_scan_data_1_.Q   	5
Fanin Node      	G0_scan_data_2_.Q   	2
Fanin Node      	G0_un1_cnt_next_10_23.BLIF	1
Fanin Node      	G0_un1_cnt_next_10_24.BLIF	1
END

// Signal Name: G0_scan_data_0_.C
// Type: Node_reg
BEGIN G0_scan_data_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_scan_data_0_.AR
// Type: Node_reg
BEGIN G0_scan_data_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_scan_data_1_.D
// Type: Node_reg
BEGIN G0_scan_data_1_.D
Fanin Number		9
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_scan_data_5_.Q   	1
Fanin Node      	G0_scan_data_3_.Q   	1
Fanin Node      	G0_scan_data_4_.Q   	1
Fanin Node      	G0_scan_data_6_.Q   	1
Fanin Node      	G0_scan_data_0_.Q   	4
Fanin Node      	G0_scan_data_1_.Q   	5
Fanin Node      	G0_scan_data_2_.Q   	2
Fanin Node      	G0_un1_cnt_next_10_23.BLIF	1
Fanin Node      	G0_un1_cnt_next_10_24.BLIF	1
END

// Signal Name: G0_scan_data_1_.C
// Type: Node_reg
BEGIN G0_scan_data_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_scan_data_1_.AR
// Type: Node_reg
BEGIN G0_scan_data_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_scan_data_2_.T
// Type: Node_reg
BEGIN G0_scan_data_2_.T
Fanin Number		9
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_scan_data_5_.Q   	1
Fanin Node      	G0_scan_data_3_.Q   	1
Fanin Node      	G0_scan_data_4_.Q   	1
Fanin Node      	G0_scan_data_6_.Q   	1
Fanin Node      	G0_scan_data_0_.Q   	4
Fanin Node      	G0_scan_data_1_.Q   	5
Fanin Node      	G0_scan_data_2_.Q   	2
Fanin Node      	G0_un1_cnt_next_10_23.BLIF	1
Fanin Node      	G0_un1_cnt_next_10_24.BLIF	1
END

// Signal Name: G0_scan_data_2_.C
// Type: Node_reg
BEGIN G0_scan_data_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_scan_data_2_.AR
// Type: Node_reg
BEGIN G0_scan_data_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_scan_0_.D
// Type: Node_reg
BEGIN G0_cnt_scan_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	G0_cnt_scan_0_.Q    	1
END

// Signal Name: G0_cnt_scan_0_.C
// Type: Node_reg
BEGIN G0_cnt_scan_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_scan_0_.AR
// Type: Node_reg
BEGIN G0_cnt_scan_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_scan_1_.D
// Type: Node_reg
BEGIN G0_cnt_scan_1_.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	G0_cnt_scan_0_.Q    	1
Fanin Node      	G0_cnt_scan_1_.Q    	2
END

// Signal Name: G0_cnt_scan_1_.C
// Type: Node_reg
BEGIN G0_cnt_scan_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_scan_1_.AR
// Type: Node_reg
BEGIN G0_cnt_scan_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_scan_2_.D
// Type: Node_reg
BEGIN G0_cnt_scan_2_.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	G0_cnt_scan_0_.Q    	1
Fanin Node      	G0_cnt_scan_1_.Q    	2
Fanin Node      	G0_cnt_scan_2_.Q    	3
END

// Signal Name: G0_cnt_scan_2_.C
// Type: Node_reg
BEGIN G0_cnt_scan_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_scan_2_.AR
// Type: Node_reg
BEGIN G0_cnt_scan_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_scan_3_.D
// Type: Node_reg
BEGIN G0_cnt_scan_3_.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	G0_cnt_scan_0_.Q    	1
Fanin Node      	G0_cnt_scan_1_.Q    	2
Fanin Node      	G0_cnt_scan_2_.Q    	3
Fanin Node      	G0_cnt_scan_3_.Q    	4
END

// Signal Name: G0_cnt_scan_3_.C
// Type: Node_reg
BEGIN G0_cnt_scan_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_scan_3_.AR
// Type: Node_reg
BEGIN G0_cnt_scan_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_scan_4_.D.X1
// Type: Node_reg
BEGIN G0_cnt_scan_4_.D.X1
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	G0_cnt_scan_0_.Q    	1
Fanin Node      	G0_cnt_scan_1_.Q    	2
Fanin Node      	G0_cnt_scan_2_.Q    	3
Fanin Node      	G0_cnt_scan_3_.Q    	4
END

// Signal Name: G0_cnt_scan_4_.D.X2
// Type: Node_reg
BEGIN G0_cnt_scan_4_.D.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	G0_cnt_scan_4_.Q    	1
END

// Signal Name: G0_cnt_scan_4_.C
// Type: Node_reg
BEGIN G0_cnt_scan_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_scan_4_.AR
// Type: Node_reg
BEGIN G0_cnt_scan_4_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_scan_5_.T
// Type: Node_reg
BEGIN G0_cnt_scan_5_.T
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	G0_cnt_scan_0_.Q    	1
Fanin Node      	G0_cnt_scan_1_.Q    	2
Fanin Node      	G0_cnt_scan_2_.Q    	3
Fanin Node      	G0_cnt_scan_3_.Q    	4
Fanin Node      	G0_cnt_scan_4_.Q    	1
END

// Signal Name: G0_cnt_scan_5_.C
// Type: Node_reg
BEGIN G0_cnt_scan_5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_scan_5_.AR
// Type: Node_reg
BEGIN G0_cnt_scan_5_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_scan_6_.T
// Type: Node_reg
BEGIN G0_cnt_scan_6_.T
Fanin Number		6
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	G0_cnt_scan_0_.Q    	1
Fanin Node      	G0_cnt_scan_1_.Q    	2
Fanin Node      	G0_cnt_scan_2_.Q    	3
Fanin Node      	G0_cnt_scan_3_.Q    	4
Fanin Node      	G0_cnt_scan_4_.Q    	1
Fanin Node      	G0_cnt_scan_5_.Q    	1
END

// Signal Name: G0_cnt_scan_6_.C
// Type: Node_reg
BEGIN G0_cnt_scan_6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_scan_6_.AR
// Type: Node_reg
BEGIN G0_cnt_scan_6_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_scan_7_.T
// Type: Node_reg
BEGIN G0_cnt_scan_7_.T
Fanin Number		7
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	G0_cnt_scan_0_.Q    	1
Fanin Node      	G0_cnt_scan_1_.Q    	2
Fanin Node      	G0_cnt_scan_2_.Q    	3
Fanin Node      	G0_cnt_scan_3_.Q    	4
Fanin Node      	G0_cnt_scan_4_.Q    	1
Fanin Node      	G0_cnt_scan_5_.Q    	1
Fanin Node      	G0_cnt_scan_6_.Q    	1
END

// Signal Name: G0_cnt_scan_7_.C
// Type: Node_reg
BEGIN G0_cnt_scan_7_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_scan_7_.AR
// Type: Node_reg
BEGIN G0_cnt_scan_7_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_scan_8_.D
// Type: Node_reg
BEGIN G0_cnt_scan_8_.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_cnt_scan_8_.Q    	2
Fanin Node      	G0_un1_cnt_scan_13.BLIF	1
END

// Signal Name: G0_cnt_scan_8_.C
// Type: Node_reg
BEGIN G0_cnt_scan_8_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_scan_8_.AR
// Type: Node_reg
BEGIN G0_cnt_scan_8_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_scan_9_.D
// Type: Node_reg
BEGIN G0_cnt_scan_9_.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_cnt_scan_8_.Q    	2
Fanin Node      	G0_cnt_scan_9_.Q    	3
Fanin Node      	G0_un1_cnt_scan_13.BLIF	1
END

// Signal Name: G0_cnt_scan_9_.C
// Type: Node_reg
BEGIN G0_cnt_scan_9_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_scan_9_.AR
// Type: Node_reg
BEGIN G0_cnt_scan_9_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_scan_10_.D
// Type: Node_reg
BEGIN G0_cnt_scan_10_.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_cnt_scan_8_.Q    	2
Fanin Node      	G0_cnt_scan_9_.Q    	3
Fanin Node      	G0_cnt_scan_10_.Q   	4
Fanin Node      	G0_un1_cnt_scan_13.BLIF	1
END

// Signal Name: G0_cnt_scan_10_.C
// Type: Node_reg
BEGIN G0_cnt_scan_10_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_scan_10_.AR
// Type: Node_reg
BEGIN G0_cnt_scan_10_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_scan_11_.D.X1
// Type: Node_reg
BEGIN G0_cnt_scan_11_.D.X1
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_cnt_scan_8_.Q    	2
Fanin Node      	G0_cnt_scan_9_.Q    	3
Fanin Node      	G0_cnt_scan_10_.Q   	4
Fanin Node      	G0_un1_cnt_scan_13.BLIF	1
END

// Signal Name: G0_cnt_scan_11_.D.X2
// Type: Node_reg
BEGIN G0_cnt_scan_11_.D.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	G0_cnt_scan_11_.Q   	1
END

// Signal Name: G0_cnt_scan_11_.C
// Type: Node_reg
BEGIN G0_cnt_scan_11_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_scan_11_.AR
// Type: Node_reg
BEGIN G0_cnt_scan_11_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_scan_12_.T
// Type: Node_reg
BEGIN G0_cnt_scan_12_.T
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_cnt_scan_8_.Q    	2
Fanin Node      	G0_cnt_scan_9_.Q    	3
Fanin Node      	G0_cnt_scan_10_.Q   	4
Fanin Node      	G0_cnt_scan_11_.Q   	1
Fanin Node      	G0_un1_cnt_scan_13.BLIF	1
END

// Signal Name: G0_cnt_scan_12_.C
// Type: Node_reg
BEGIN G0_cnt_scan_12_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_scan_12_.AR
// Type: Node_reg
BEGIN G0_cnt_scan_12_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_scan_13_.T
// Type: Node_reg
BEGIN G0_cnt_scan_13_.T
Fanin Number		6
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_cnt_scan_8_.Q    	2
Fanin Node      	G0_cnt_scan_9_.Q    	3
Fanin Node      	G0_cnt_scan_10_.Q   	4
Fanin Node      	G0_cnt_scan_11_.Q   	1
Fanin Node      	G0_cnt_scan_12_.Q   	1
Fanin Node      	G0_un1_cnt_scan_13.BLIF	1
END

// Signal Name: G0_cnt_scan_13_.C
// Type: Node_reg
BEGIN G0_cnt_scan_13_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_scan_13_.AR
// Type: Node_reg
BEGIN G0_cnt_scan_13_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_scan_14_.T
// Type: Node_reg
BEGIN G0_cnt_scan_14_.T
Fanin Number		7
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_cnt_scan_8_.Q    	2
Fanin Node      	G0_cnt_scan_9_.Q    	3
Fanin Node      	G0_cnt_scan_10_.Q   	4
Fanin Node      	G0_cnt_scan_11_.Q   	1
Fanin Node      	G0_cnt_scan_12_.Q   	1
Fanin Node      	G0_cnt_scan_13_.Q   	1
Fanin Node      	G0_un1_cnt_scan_13.BLIF	1
END

// Signal Name: G0_cnt_scan_14_.C
// Type: Node_reg
BEGIN G0_cnt_scan_14_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_scan_14_.AR
// Type: Node_reg
BEGIN G0_cnt_scan_14_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_scan_15_.T
// Type: Node_reg
BEGIN G0_cnt_scan_15_.T
Fanin Number		8
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	G0_cnt_scan_8_.Q    	2
Fanin Node      	G0_cnt_scan_9_.Q    	3
Fanin Node      	G0_cnt_scan_10_.Q   	4
Fanin Node      	G0_cnt_scan_11_.Q   	1
Fanin Node      	G0_cnt_scan_12_.Q   	1
Fanin Node      	G0_cnt_scan_13_.Q   	1
Fanin Node      	G0_cnt_scan_14_.Q   	1
Fanin Node      	G0_un1_cnt_scan_13.BLIF	1
END

// Signal Name: G0_cnt_scan_15_.C
// Type: Node_reg
BEGIN G0_cnt_scan_15_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_scan_15_.AR
// Type: Node_reg
BEGIN G0_cnt_scan_15_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_0_.D
// Type: Node_reg
BEGIN G0_cnt_next_0_.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	G0_cnt_next_0_.Q    	2
Fanin Node      	G0_un1_cnt_next_10_23.BLIF	1
Fanin Node      	G0_un1_cnt_next_10_24.BLIF	1
Fanin Node      	G0_un1_cnt_next12.BLIF	3
END

// Signal Name: G0_cnt_next_0_.C
// Type: Node_reg
BEGIN G0_cnt_next_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_0_.AR
// Type: Node_reg
BEGIN G0_cnt_next_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_1_.D
// Type: Node_reg
BEGIN G0_cnt_next_1_.D
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	G0_cnt_next_0_.Q    	2
Fanin Node      	G0_cnt_next_1_.Q    	4
Fanin Node      	G0_un1_cnt_next_10_23.BLIF	1
Fanin Node      	G0_un1_cnt_next_10_24.BLIF	1
Fanin Node      	G0_un1_cnt_next12.BLIF	3
END

// Signal Name: G0_cnt_next_1_.C
// Type: Node_reg
BEGIN G0_cnt_next_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_1_.AR
// Type: Node_reg
BEGIN G0_cnt_next_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_2_.D.X1
// Type: Node_reg
BEGIN G0_cnt_next_2_.D.X1
Fanin Number		5
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	G0_cnt_next_0_.Q    	2
Fanin Node      	G0_cnt_next_1_.Q    	4
Fanin Node      	G0_un1_cnt_next_10_23.BLIF	1
Fanin Node      	G0_un1_cnt_next_10_24.BLIF	1
Fanin Node      	G0_un1_cnt_next12.BLIF	3
END

// Signal Name: G0_cnt_next_2_.D.X2
// Type: Node_reg
BEGIN G0_cnt_next_2_.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	G0_cnt_next_2_.Q    	2
Fanin Node      	G0_un1_cnt_next12.BLIF	3
END

// Signal Name: G0_cnt_next_2_.C
// Type: Node_reg
BEGIN G0_cnt_next_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_2_.AR
// Type: Node_reg
BEGIN G0_cnt_next_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_3_.T
// Type: Node_reg
BEGIN G0_cnt_next_3_.T
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	G0_cnt_next_0_.Q    	2
Fanin Node      	G0_cnt_next_1_.Q    	4
Fanin Node      	G0_cnt_next_2_.Q    	2
Fanin Node      	G0_cnt_next_3_.Q    	3
Fanin Node      	G0_un1_cnt_next_10_23.BLIF	1
Fanin Node      	G0_un1_cnt_next_10_24.BLIF	1
Fanin Node      	G0_un1_cnt_next12.BLIF	3
END

// Signal Name: G0_cnt_next_3_.C
// Type: Node_reg
BEGIN G0_cnt_next_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_3_.AR
// Type: Node_reg
BEGIN G0_cnt_next_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_4_.T
// Type: Node_reg
BEGIN G0_cnt_next_4_.T
Fanin Number		8
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	G0_cnt_next_0_.Q    	2
Fanin Node      	G0_cnt_next_1_.Q    	4
Fanin Node      	G0_cnt_next_2_.Q    	2
Fanin Node      	G0_cnt_next_3_.Q    	3
Fanin Node      	G0_cnt_next_4_.Q    	3
Fanin Node      	G0_un1_cnt_next_10_23.BLIF	1
Fanin Node      	G0_un1_cnt_next_10_24.BLIF	1
Fanin Node      	G0_un1_cnt_next12.BLIF	3
END

// Signal Name: G0_cnt_next_4_.C
// Type: Node_reg
BEGIN G0_cnt_next_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_4_.AR
// Type: Node_reg
BEGIN G0_cnt_next_4_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_5_.T
// Type: Node_reg
BEGIN G0_cnt_next_5_.T
Fanin Number		9
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	G0_cnt_next_0_.Q    	2
Fanin Node      	G0_cnt_next_1_.Q    	4
Fanin Node      	G0_cnt_next_2_.Q    	2
Fanin Node      	G0_cnt_next_3_.Q    	3
Fanin Node      	G0_cnt_next_4_.Q    	3
Fanin Node      	G0_cnt_next_5_.Q    	3
Fanin Node      	G0_un1_cnt_next_10_23.BLIF	1
Fanin Node      	G0_un1_cnt_next_10_24.BLIF	1
Fanin Node      	G0_un1_cnt_next12.BLIF	3
END

// Signal Name: G0_cnt_next_5_.C
// Type: Node_reg
BEGIN G0_cnt_next_5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_5_.AR
// Type: Node_reg
BEGIN G0_cnt_next_5_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_6_.T
// Type: Node_reg
BEGIN G0_cnt_next_6_.T
Fanin Number		10
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	G0_cnt_next_0_.Q    	2
Fanin Node      	G0_cnt_next_1_.Q    	4
Fanin Node      	G0_cnt_next_2_.Q    	2
Fanin Node      	G0_cnt_next_3_.Q    	3
Fanin Node      	G0_cnt_next_4_.Q    	3
Fanin Node      	G0_cnt_next_5_.Q    	3
Fanin Node      	G0_cnt_next_6_.Q    	3
Fanin Node      	G0_un1_cnt_next_10_23.BLIF	1
Fanin Node      	G0_un1_cnt_next_10_24.BLIF	1
Fanin Node      	G0_un1_cnt_next12.BLIF	3
END

// Signal Name: G0_cnt_next_6_.C
// Type: Node_reg
BEGIN G0_cnt_next_6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_6_.AR
// Type: Node_reg
BEGIN G0_cnt_next_6_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_8_.D
// Type: Node_reg
BEGIN G0_cnt_next_8_.D
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	G0_cnt_next_7_.Q    	2
Fanin Node      	G0_cnt_next_8_.Q    	3
Fanin Node      	G0_N_108.BLIF       	2
Fanin Node      	G0_un1_cnt_next12.BLIF	3
END

// Signal Name: G0_cnt_next_8_.C
// Type: Node_reg
BEGIN G0_cnt_next_8_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_8_.AR
// Type: Node_reg
BEGIN G0_cnt_next_8_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_9_.D
// Type: Node_reg
BEGIN G0_cnt_next_9_.D
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		3
Fanin Node      	G0_cnt_next_7_.Q    	2
Fanin Node      	G0_cnt_next_8_.Q    	3
Fanin Node      	G0_cnt_next_9_.Q    	4
Fanin Node      	G0_N_108.BLIF       	2
Fanin Node      	G0_un1_cnt_next12.BLIF	3
END

// Signal Name: G0_cnt_next_9_.C
// Type: Node_reg
BEGIN G0_cnt_next_9_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_9_.AR
// Type: Node_reg
BEGIN G0_cnt_next_9_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_14_.D
// Type: Node_reg
BEGIN G0_cnt_next_14_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	G0_cnt_next_14_.Q   	2
Fanin Node      	G0_N_122.BLIF       	1
Fanin Node      	G0_un1_cnt_next12.BLIF	3
END

// Signal Name: G0_cnt_next_14_.C
// Type: Node_reg
BEGIN G0_cnt_next_14_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_14_.AR
// Type: Node_reg
BEGIN G0_cnt_next_14_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_15_.D
// Type: Node_reg
BEGIN G0_cnt_next_15_.D
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	G0_cnt_next_14_.Q   	2
Fanin Node      	G0_cnt_next_15_.Q   	3
Fanin Node      	G0_N_122.BLIF       	1
Fanin Node      	G0_un1_cnt_next12.BLIF	3
END

// Signal Name: G0_cnt_next_15_.C
// Type: Node_reg
BEGIN G0_cnt_next_15_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_15_.AR
// Type: Node_reg
BEGIN G0_cnt_next_15_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_16_.D
// Type: Node_reg
BEGIN G0_cnt_next_16_.D
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	G0_cnt_next_14_.Q   	2
Fanin Node      	G0_cnt_next_15_.Q   	3
Fanin Node      	G0_cnt_next_16_.Q   	4
Fanin Node      	G0_N_122.BLIF       	1
Fanin Node      	G0_un1_cnt_next12.BLIF	3
END

// Signal Name: G0_cnt_next_16_.C
// Type: Node_reg
BEGIN G0_cnt_next_16_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_16_.AR
// Type: Node_reg
BEGIN G0_cnt_next_16_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_19_.T
// Type: Node_reg
BEGIN G0_cnt_next_19_.T
Fanin Number		8
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	G0_cnt_next_17_.Q   	1
Fanin Node      	G0_cnt_next_18_.Q   	1
Fanin Node      	G0_cnt_next_14_.Q   	2
Fanin Node      	G0_cnt_next_15_.Q   	3
Fanin Node      	G0_cnt_next_16_.Q   	4
Fanin Node      	G0_cnt_next_19_.Q   	2
Fanin Node      	G0_N_122.BLIF       	1
Fanin Node      	G0_un1_cnt_next12.BLIF	3
END

// Signal Name: G0_cnt_next_19_.C
// Type: Node_reg
BEGIN G0_cnt_next_19_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_19_.AR
// Type: Node_reg
BEGIN G0_cnt_next_19_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_22_.T
// Type: Node_reg
BEGIN G0_cnt_next_22_.T
Fanin Number		11
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	G0_cnt_next_17_.Q   	1
Fanin Node      	G0_cnt_next_18_.Q   	1
Fanin Node      	G0_cnt_next_21_.Q   	1
Fanin Node      	G0_cnt_next_20_.Q   	1
Fanin Node      	G0_cnt_next_14_.Q   	2
Fanin Node      	G0_cnt_next_15_.Q   	3
Fanin Node      	G0_cnt_next_16_.Q   	4
Fanin Node      	G0_cnt_next_19_.Q   	2
Fanin Node      	G0_cnt_next_22_.Q   	2
Fanin Node      	G0_N_122.BLIF       	1
Fanin Node      	G0_un1_cnt_next12.BLIF	3
END

// Signal Name: G0_cnt_next_22_.C
// Type: Node_reg
BEGIN G0_cnt_next_22_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_22_.AR
// Type: Node_reg
BEGIN G0_cnt_next_22_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_23_.T
// Type: Node_reg
BEGIN G0_cnt_next_23_.T
Fanin Number		12
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	G0_cnt_next_17_.Q   	1
Fanin Node      	G0_cnt_next_18_.Q   	1
Fanin Node      	G0_cnt_next_21_.Q   	1
Fanin Node      	G0_cnt_next_20_.Q   	1
Fanin Node      	G0_cnt_next_14_.Q   	2
Fanin Node      	G0_cnt_next_15_.Q   	3
Fanin Node      	G0_cnt_next_16_.Q   	4
Fanin Node      	G0_cnt_next_19_.Q   	2
Fanin Node      	G0_cnt_next_22_.Q   	2
Fanin Node      	G0_cnt_next_23_.Q   	2
Fanin Node      	G0_N_122.BLIF       	1
Fanin Node      	G0_un1_cnt_next12.BLIF	3
END

// Signal Name: G0_cnt_next_23_.C
// Type: Node_reg
BEGIN G0_cnt_next_23_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_23_.AR
// Type: Node_reg
BEGIN G0_cnt_next_23_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_cnt_next_24_.T
// Type: Node_reg
BEGIN G0_cnt_next_24_.T
Fanin Number		13
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		4
Fanin Node      	G0_cnt_next_17_.Q   	1
Fanin Node      	G0_cnt_next_18_.Q   	1
Fanin Node      	G0_cnt_next_21_.Q   	1
Fanin Node      	G0_cnt_next_20_.Q   	1
Fanin Node      	G0_cnt_next_14_.Q   	2
Fanin Node      	G0_cnt_next_15_.Q   	3
Fanin Node      	G0_cnt_next_16_.Q   	4
Fanin Node      	G0_cnt_next_19_.Q   	2
Fanin Node      	G0_cnt_next_22_.Q   	2
Fanin Node      	G0_cnt_next_23_.Q   	2
Fanin Node      	G0_cnt_next_24_.Q   	2
Fanin Node      	G0_N_122.BLIF       	1
Fanin Node      	G0_un1_cnt_next12.BLIF	3
END

// Signal Name: G0_cnt_next_24_.C
// Type: Node_reg
BEGIN G0_cnt_next_24_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk.BLIF            	0
END

// Signal Name: G0_cnt_next_24_.AR
// Type: Node_reg
BEGIN G0_cnt_next_24_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: G0_un1_cnt_next_10_23
// Type: Node
BEGIN G0_un1_cnt_next_10_23
Fanin Number		16
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	G0_cnt_next_0_.Q    	2
Fanin Node      	G0_cnt_next_1_.Q    	4
Fanin Node      	G0_cnt_next_2_.Q    	2
Fanin Node      	G0_cnt_next_3_.Q    	3
Fanin Node      	G0_cnt_next_4_.Q    	3
Fanin Node      	G0_cnt_next_5_.Q    	3
Fanin Node      	G0_cnt_next_6_.Q    	3
Fanin Node      	G0_cnt_next_8_.Q    	3
Fanin Node      	G0_cnt_next_9_.Q    	4
Fanin Node      	G0_cnt_next_14_.Q   	2
Fanin Node      	G0_cnt_next_15_.Q   	3
Fanin Node      	G0_cnt_next_16_.Q   	4
Fanin Node      	G0_cnt_next_19_.Q   	2
Fanin Node      	G0_cnt_next_22_.Q   	2
Fanin Node      	G0_cnt_next_23_.Q   	2
Fanin Node      	G0_cnt_next_24_.Q   	2
END

// Signal Name: G0_un1_cnt_next_10_24
// Type: Node
BEGIN G0_un1_cnt_next_10_24
Fanin Number		10
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	G0_cnt_next_17_.Q   	1
Fanin Node      	G0_cnt_next_25_.Q   	1
Fanin Node      	G0_cnt_next_11_.Q   	1
Fanin Node      	G0_cnt_next_18_.Q   	1
Fanin Node      	G0_cnt_next_12_.Q   	1
Fanin Node      	G0_cnt_next_10_.Q   	1
Fanin Node      	G0_cnt_next_21_.Q   	1
Fanin Node      	G0_cnt_next_7_.Q    	2
Fanin Node      	G0_cnt_next_13_.Q   	1
Fanin Node      	G0_cnt_next_20_.Q   	1
END

// Signal Name: G0_N_108
// Type: Node
BEGIN G0_N_108
Fanin Number		9
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	G0_cnt_next_0_.Q    	2
Fanin Node      	G0_cnt_next_1_.Q    	4
Fanin Node      	G0_cnt_next_2_.Q    	2
Fanin Node      	G0_cnt_next_3_.Q    	3
Fanin Node      	G0_cnt_next_4_.Q    	3
Fanin Node      	G0_cnt_next_5_.Q    	3
Fanin Node      	G0_cnt_next_6_.Q    	3
Fanin Node      	G0_un1_cnt_next_10_23.BLIF	1
Fanin Node      	G0_un1_cnt_next_10_24.BLIF	1
END

// Signal Name: G0_N_122
// Type: Node
BEGIN G0_N_122
Fanin Number		8
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	G0_cnt_next_11_.Q   	1
Fanin Node      	G0_cnt_next_12_.Q   	1
Fanin Node      	G0_cnt_next_10_.Q   	1
Fanin Node      	G0_cnt_next_7_.Q    	2
Fanin Node      	G0_cnt_next_13_.Q   	1
Fanin Node      	G0_cnt_next_8_.Q    	3
Fanin Node      	G0_cnt_next_9_.Q    	4
Fanin Node      	G0_N_108.BLIF       	2
END

// Signal Name: G0_un1_cnt_next12
// Type: Node
BEGIN G0_un1_cnt_next12
Fanin Number		9
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	G0_scan_data_5_.Q   	1
Fanin Node      	G0_scan_data_3_.Q   	1
Fanin Node      	G0_scan_data_4_.Q   	1
Fanin Node      	G0_scan_data_6_.Q   	1
Fanin Node      	G0_scan_data_0_.Q   	4
Fanin Node      	G0_scan_data_1_.Q   	5
Fanin Node      	G0_scan_data_2_.Q   	2
Fanin Node      	G0_un1_cnt_next_10_23.BLIF	1
Fanin Node      	G0_un1_cnt_next_10_24.BLIF	1
END

// Signal Name: G0_un1_cnt_scan_13
// Type: Node
BEGIN G0_un1_cnt_scan_13
Fanin Number		8
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	G0_cnt_scan_0_.Q    	1
Fanin Node      	G0_cnt_scan_1_.Q    	2
Fanin Node      	G0_cnt_scan_2_.Q    	3
Fanin Node      	G0_cnt_scan_3_.Q    	4
Fanin Node      	G0_cnt_scan_4_.Q    	1
Fanin Node      	G0_cnt_scan_5_.Q    	1
Fanin Node      	G0_cnt_scan_6_.Q    	1
Fanin Node      	G0_cnt_scan_7_.Q    	1
END

// Design 'top' used clock signal list:
CLOCK	clk

