#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon May 09 16:14:46 2022
# Process ID: 28468
# Log file: C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/planAhead_run_2/planAhead.log
# Journal file: C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/ASUS/Desktop/FPGA_Project/Mechanical_clock/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P55 [get_ports {INPUT_DATA[7]}]
endgroup
startgroup
set_property package_pin P56 [get_ports {INPUT_DATA[6]}]
endgroup
startgroup
set_property package_pin P57 [get_ports {INPUT_DATA[5]}]
endgroup
startgroup
set_property package_pin P58 [get_ports {INPUT_DATA[4]}]
endgroup
startgroup
set_property package_pin P59 [get_ports {INPUT_DATA[3]}]
endgroup
startgroup
set_property package_pin P61 [get_ports {INPUT_DATA[2]}]
endgroup
startgroup
set_property package_pin P62 [get_ports {INPUT_DATA[1]}]
endgroup
startgroup
set_property package_pin P66 [get_ports {INPUT_DATA[0]}]
endgroup
startgroup
set_property package_pin P123 [get_ports CLK]
endgroup
set_property package_pin "" [get_ports [list  RX]]
set_property package_pin "" [get_ports [list  TX]]
startgroup
set_property package_pin P124 [get_ports TX]
endgroup
set_property package_pin "" [get_ports [list  RX]]
startgroup
set_property package_pin P127 [get_ports RX]
endgroup
startgroup
set_property package_pin P67 [get_ports TX_ACTIVE]
endgroup
startgroup
set_property package_pin P74 [get_ports TX_DONE]
endgroup
startgroup
set_property package_pin P45 [get_ports TX_EN]
endgroup
startgroup
set_property package_pin P74 [get_ports TX_DONE]
endgroup
save_constraints
