// Seed: 1611633714
module module_0 (
    input wire id_0,
    input uwire id_1,
    output supply1 id_2,
    input tri id_3,
    output tri1 id_4,
    input wire id_5,
    input wor id_6
);
  always @(posedge id_1 == id_0) $clog2(5);
  ;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output supply1 id_2,
    input tri0 id_3,
    output supply1 id_4,
    input supply1 id_5
);
  wire id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_4,
      id_0,
      id_2,
      id_0,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = id_3;
  wire id_7;
  parameter id_8 = 1;
  logic id_9;
endmodule
module module_3 (
    input supply1 id_0,
    input wire id_1,
    output logic id_2
);
  wire id_4;
  localparam id_5 = -1;
  parameter id_6 = -1 - id_5;
  module_2 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4
  );
  logic id_7;
  assign id_2 = 1 - 1;
  always #1 begin : LABEL_0
    if (id_6 && id_5) id_2 <= id_4;
    else begin : LABEL_1
      if (-1) id_7 <= id_7;
    end
  end
endmodule
