Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/gina/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_uart_func_impl xil_defaultlib.tb_uart xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_m_counter
Compiling module xil_defaultlib.interface
Compiling module xil_defaultlib.rx_uart
Compiling module xil_defaultlib.tx_uart
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.tb_uart
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart_func_impl
