<profile>

<ReportVersion>
<Version>2018.3</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020clg400-3</Part>
<TopModelName>lstm_forward_once</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.354</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>818192</Best-caseLatency>
<Average-caseLatency>818192</Average-caseLatency>
<Worst-caseLatency>818192</Worst-caseLatency>
<Interval-min>818192</Interval-min>
<Interval-max>818192</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<memset_arr1>
<TripCount>128</TripCount>
<Latency>127</Latency>
<IterationLatency>1</IterationLatency>
</memset_arr1>
<Loop2>
<TripCount>128</TripCount>
<Latency>36096</Latency>
<IterationLatency>282</IterationLatency>
<Loop2.1>
<TripCount>28</TripCount>
<Latency>280</Latency>
<IterationLatency>10</IterationLatency>
</Loop2.1>
</Loop2>
<memset_arr2>
<TripCount>128</TripCount>
<Latency>127</Latency>
<IterationLatency>1</IterationLatency>
</memset_arr2>
<Loop4>
<TripCount>128</TripCount>
<Latency>164096</Latency>
<IterationLatency>1282</IterationLatency>
<Loop4.1>
<TripCount>128</TripCount>
<Latency>1280</Latency>
<IterationLatency>10</IterationLatency>
</Loop4.1>
</Loop4>
<memset_arr3>
<TripCount>128</TripCount>
<Latency>127</Latency>
<IterationLatency>1</IterationLatency>
</memset_arr3>
<Loop6>
<TripCount>128</TripCount>
<Latency>3072</Latency>
<IterationLatency>24</IterationLatency>
</Loop6>
<memset_arr4>
<TripCount>128</TripCount>
<Latency>127</Latency>
<IterationLatency>1</IterationLatency>
</memset_arr4>
<Loop8>
<TripCount>128</TripCount>
<Latency>36096</Latency>
<IterationLatency>282</IterationLatency>
<Loop8.1>
<TripCount>28</TripCount>
<Latency>280</Latency>
<IterationLatency>10</IterationLatency>
</Loop8.1>
</Loop8>
<memset_arr5>
<TripCount>128</TripCount>
<Latency>127</Latency>
<IterationLatency>1</IterationLatency>
</memset_arr5>
<Loop10>
<TripCount>128</TripCount>
<Latency>164096</Latency>
<IterationLatency>1282</IterationLatency>
<Loop10.1>
<TripCount>128</TripCount>
<Latency>1280</Latency>
<IterationLatency>10</IterationLatency>
</Loop10.1>
</Loop10>
<memset_arr6>
<TripCount>128</TripCount>
<Latency>127</Latency>
<IterationLatency>1</IterationLatency>
</memset_arr6>
<Loop12>
<TripCount>128</TripCount>
<Latency>3072</Latency>
<IterationLatency>24</IterationLatency>
</Loop12>
<memset_arr7>
<TripCount>128</TripCount>
<Latency>127</Latency>
<IterationLatency>1</IterationLatency>
</memset_arr7>
<Loop14>
<TripCount>128</TripCount>
<Latency>36096</Latency>
<IterationLatency>282</IterationLatency>
<Loop14.1>
<TripCount>28</TripCount>
<Latency>280</Latency>
<IterationLatency>10</IterationLatency>
</Loop14.1>
</Loop14>
<memset_arr8>
<TripCount>128</TripCount>
<Latency>127</Latency>
<IterationLatency>1</IterationLatency>
</memset_arr8>
<Loop16>
<TripCount>128</TripCount>
<Latency>164096</Latency>
<IterationLatency>1282</IterationLatency>
<Loop16.1>
<TripCount>128</TripCount>
<Latency>1280</Latency>
<IterationLatency>10</IterationLatency>
</Loop16.1>
</Loop16>
<memset_arr9>
<TripCount>128</TripCount>
<Latency>127</Latency>
<IterationLatency>1</IterationLatency>
</memset_arr9>
<Loop18>
<TripCount>128</TripCount>
<Latency>2432</Latency>
<IterationLatency>19</IterationLatency>
</Loop18>
<memset_arr10>
<TripCount>128</TripCount>
<Latency>127</Latency>
<IterationLatency>1</IterationLatency>
</memset_arr10>
<Loop20>
<TripCount>128</TripCount>
<Latency>36096</Latency>
<IterationLatency>282</IterationLatency>
<Loop20.1>
<TripCount>28</TripCount>
<Latency>280</Latency>
<IterationLatency>10</IterationLatency>
</Loop20.1>
</Loop20>
<memset_arr11>
<TripCount>128</TripCount>
<Latency>127</Latency>
<IterationLatency>1</IterationLatency>
</memset_arr11>
<Loop22>
<TripCount>128</TripCount>
<Latency>164096</Latency>
<IterationLatency>1282</IterationLatency>
<Loop22.1>
<TripCount>128</TripCount>
<Latency>1280</Latency>
<IterationLatency>10</IterationLatency>
</Loop22.1>
</Loop22>
<memset_arr12>
<TripCount>128</TripCount>
<Latency>127</Latency>
<IterationLatency>1</IterationLatency>
</memset_arr12>
<Loop24>
<TripCount>128</TripCount>
<Latency>3072</Latency>
<IterationLatency>24</IterationLatency>
</Loop24>
<Loop25>
<TripCount>128</TripCount>
<Latency>768</Latency>
<IterationLatency>6</IterationLatency>
</Loop25>
<Loop26>
<TripCount>128</TripCount>
<Latency>1280</Latency>
<IterationLatency>10</IterationLatency>
</Loop26>
<memset_arr13>
<TripCount>128</TripCount>
<Latency>127</Latency>
<IterationLatency>1</IterationLatency>
</memset_arr13>
<Loop28>
<TripCount>128</TripCount>
<Latency>1280</Latency>
<IterationLatency>10</IterationLatency>
</Loop28>
<Loop29>
<TripCount>128</TripCount>
<Latency>768</Latency>
<IterationLatency>6</IterationLatency>
</Loop29>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>177</BRAM_18K>
<DSP48E>19</DSP48E>
<FF>3516</FF>
<LUT>6951</LUT>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>lstm_forward_once</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>lstm_forward_once</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>lstm_forward_once</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>lstm_forward_once</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>lstm_forward_once</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>lstm_forward_once</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_line_address0</name>
<Object>img_line</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_line_ce0</name>
<Object>img_line</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_line_q0</name>
<Object>img_line</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>img_line_offset</name>
<Object>img_line_offset</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>h_address0</name>
<Object>h</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>7</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>h_ce0</name>
<Object>h</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>h_we0</name>
<Object>h</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>h_d0</name>
<Object>h</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>h_q0</name>
<Object>h</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>c_address0</name>
<Object>c</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>7</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>c_ce0</name>
<Object>c</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>c_we0</name>
<Object>c</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>c_d0</name>
<Object>c</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>c_q0</name>
<Object>c</Object>
<Type>array</Type>
<Scope>global</Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
