
NAMED_VALUE_LISTS
	fCodes [0x20, 0x21, 0x23, 0x24, 0x26, 0x27, 0x25, 0x2a, 0x2b, 0x22]
	allfCodes [0x8, 0x20, 0x21, 0x23, 0x24, 0x26, 0x27, 0x25, 0x2a, 0x2b, 0x22]
	

BEGIN beq
  INPUTS
    OpCode	0x4
    functionCode allfCodes
  OUTPUTS
    Branch	1
    ALUop	1
    MemWrite	0
    ALUsrc	0
    RegWrite	0
    Jump	0
    Halt	0


BEGIN halt
  INPUTS
    OpCode 0x20
    functionCode allfCodes
  OUTPUTS
    Halt 1
    MemWrite 0
    RegWrite 0 

BEGIN RegDest
  INPUTS
  	OpCode 0x0
	functionCode allfCodes
  OUTPUTS
  	RegDest 1
	Jal 0
	Branch 0
	Bne 0
	Halt 0
	MemWrite 0
	ALUsrc 0

BEGIN Bne
  INPUTS
  	OpCode 0x5
	functionCode allfCodes
  OUTPUTS
	Jal 0
	Branch 1
	Bne 1
	Halt 0
	Jump 0
	Jr 0
	MemWrite 0 
	RegWrite 0
	ALUsrc 0


BEGIN MemToReg
  INPUTS
  	OpCode 0x23
	functionCode allfCodes
  OUTPUTS
	Jal 0
	Branch 0
	Bne 0
	Halt 0
	Jump 0
	Jr 0
	MemWrite 0
	RegWrite 1
	MemToReg 1
	ALUsrc 1


BEGIN RtypeRegWrite
  INPUTS
  	OpCode 0x0
	functionCode fCodes
  OUTPUTS
	Jal 0
	Branch 0
	Bne 0
	Halt 0
	Jump 0
	Jr 0
	ALUsrc 0
	MemWrite 0
	RegWrite 1
	MemToReg 0
	RegDest 1


BEGIN ItypeRegWrite
  INPUTS
  	OpCode [0x8, 0x9, 0xc, 0xd, 0xa, 0xb]
	functionCode allfCodes
  OUTPUTS
	Jal 0
	Branch 0
	Bne 0
	Halt 0
	Jump 0
	Jr 0
	ALUsrc 1
	MemWrite 0
	RegWrite 1
	MemToReg 0
	RegDest 0


BEGIN lw
  INPUTS
  	OpCode 0x23
	functionCode allfCodes
  OUTPUTS
	Jal 0
	Branch 0
	Bne 0
	Halt 0
	Jump 0
	Jr 0
	ALUsrc 1
	MemWrite 0
	RegWrite 1
	MemToReg 1
	RegDest 0


BEGIN jal
  INPUTS
  	OpCode 0x3
	functionCode allfCodes
  OUTPUTS
	Jal 1
	Branch 0
	Bne 0
	Halt 0
	Jump 1
	Jr 0
	RegWrite 1
