vendor_name = ModelSim
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/relogio.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/romMif.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/alu.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/mux.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/conversorHex7Seg.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/Registrador.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/divisorGenerico.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/zero.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/ClockPrescaler.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/output_files/Chain2.cdf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/output_files/Waveform.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/output_files/Waveform1.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/output_files/Chain5.cdf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/output_files/Waveform2.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/Waveform.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/Waveform1.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/PCHandler.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/Waveform2.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/Waveform3.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/Waveform4.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/Waveform6.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/Waveform7.vwf
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/Waveform8.vwf
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/db/relogio.cbx.xml
design_name = relogio
instance = comp, \HEX2[0]~output\, HEX2[0]~output, relogio, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, relogio, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, relogio, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, relogio, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, relogio, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, relogio, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, relogio, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, relogio, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, relogio, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, relogio, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, relogio, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, relogio, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, relogio, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, relogio, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, relogio, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, relogio, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, relogio, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, relogio, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, relogio, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, relogio, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, relogio, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, relogio, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, relogio, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, relogio, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, relogio, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, relogio, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, relogio, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, relogio, 1
instance = comp, \HEX6[0]~output\, HEX6[0]~output, relogio, 1
instance = comp, \HEX6[1]~output\, HEX6[1]~output, relogio, 1
instance = comp, \HEX6[2]~output\, HEX6[2]~output, relogio, 1
instance = comp, \HEX6[3]~output\, HEX6[3]~output, relogio, 1
instance = comp, \HEX6[4]~output\, HEX6[4]~output, relogio, 1
instance = comp, \HEX6[5]~output\, HEX6[5]~output, relogio, 1
instance = comp, \HEX6[6]~output\, HEX6[6]~output, relogio, 1
instance = comp, \HEX7[0]~output\, HEX7[0]~output, relogio, 1
instance = comp, \HEX7[1]~output\, HEX7[1]~output, relogio, 1
instance = comp, \HEX7[2]~output\, HEX7[2]~output, relogio, 1
instance = comp, \HEX7[3]~output\, HEX7[3]~output, relogio, 1
instance = comp, \HEX7[4]~output\, HEX7[4]~output, relogio, 1
instance = comp, \HEX7[5]~output\, HEX7[5]~output, relogio, 1
instance = comp, \HEX7[6]~output\, HEX7[6]~output, relogio, 1
instance = comp, \aluDebug[0]~output\, aluDebug[0]~output, relogio, 1
instance = comp, \aluDebug[1]~output\, aluDebug[1]~output, relogio, 1
instance = comp, \aluDebug[2]~output\, aluDebug[2]~output, relogio, 1
instance = comp, \aluDebug[3]~output\, aluDebug[3]~output, relogio, 1
instance = comp, \outputDebug[0]~output\, outputDebug[0]~output, relogio, 1
instance = comp, \outputDebug[1]~output\, outputDebug[1]~output, relogio, 1
instance = comp, \outputDebug[2]~output\, outputDebug[2]~output, relogio, 1
instance = comp, \outputDebug[3]~output\, outputDebug[3]~output, relogio, 1
instance = comp, \outputDebug[4]~output\, outputDebug[4]~output, relogio, 1
instance = comp, \outputDebug[5]~output\, outputDebug[5]~output, relogio, 1
instance = comp, \outputDebug[6]~output\, outputDebug[6]~output, relogio, 1
instance = comp, \outputDebug[7]~output\, outputDebug[7]~output, relogio, 1
instance = comp, \outputDebug[8]~output\, outputDebug[8]~output, relogio, 1
instance = comp, \zeroFlagDebug~output\, zeroFlagDebug~output, relogio, 1
instance = comp, \zeroDisplayDebug~output\, zeroDisplayDebug~output, relogio, 1
instance = comp, \pcDebug[0]~output\, pcDebug[0]~output, relogio, 1
instance = comp, \pcDebug[1]~output\, pcDebug[1]~output, relogio, 1
instance = comp, \pcDebug[2]~output\, pcDebug[2]~output, relogio, 1
instance = comp, \pcDebug[3]~output\, pcDebug[3]~output, relogio, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, relogio, 1
instance = comp, \address[2]\, address[2], relogio, 1
instance = comp, \q8|Add0~1\, q8|Add0~1, relogio, 1
instance = comp, \q8|pcOut~6\, q8|pcOut~6, relogio, 1
instance = comp, \q8|pcOut[3]\, q8|pcOut[3], relogio, 1
instance = comp, \q7|DOUT[3]\, q7|DOUT[3], relogio, 1
instance = comp, \address[3]\, address[3], relogio, 1
instance = comp, \e1|content~0\, e1|content~0, relogio, 1
instance = comp, \e1|content~4\, e1|content~4, relogio, 1
instance = comp, \registerBValue[2]\, registerBValue[2], relogio, 1
instance = comp, \e3|Add0~8\, e3|Add0~8, relogio, 1
instance = comp, \t1|result[2]~2\, t1|result[2]~2, relogio, 1
instance = comp, \e1|content~8\, e1|content~8, relogio, 1
instance = comp, \whichDisplay[2]\, whichDisplay[2], relogio, 1
instance = comp, \e1|content~6\, e1|content~6, relogio, 1
instance = comp, \whichDisplay[0]\, whichDisplay[0], relogio, 1
instance = comp, \e1|content~7\, e1|content~7, relogio, 1
instance = comp, \whichDisplay[1]\, whichDisplay[1], relogio, 1
instance = comp, \e6|Equal0~5\, e6|Equal0~5, relogio, 1
instance = comp, \e5|o6[2]\, e5|o6[2], relogio, 1
instance = comp, \q6|DOUT[2]\, q6|DOUT[2], relogio, 1
instance = comp, \e6|Equal0~4\, e6|Equal0~4, relogio, 1
instance = comp, \e5|o5[2]\, e5|o5[2], relogio, 1
instance = comp, \q5|DOUT[2]\, q5|DOUT[2], relogio, 1
instance = comp, \e2|selected[2]~9\, e2|selected[2]~9, relogio, 1
instance = comp, \e6|Equal0~1\, e6|Equal0~1, relogio, 1
instance = comp, \e5|o2[2]\, e5|o2[2], relogio, 1
instance = comp, \q2|DOUT[2]\, q2|DOUT[2], relogio, 1
instance = comp, \e6|Equal0~2\, e6|Equal0~2, relogio, 1
instance = comp, \e5|o3[2]\, e5|o3[2], relogio, 1
instance = comp, \q3|DOUT[2]\, q3|DOUT[2], relogio, 1
instance = comp, \e6|Equal0~0\, e6|Equal0~0, relogio, 1
instance = comp, \e5|o1[2]\, e5|o1[2], relogio, 1
instance = comp, \q1|DOUT[2]\, q1|DOUT[2], relogio, 1
instance = comp, \e2|selected[2]~10\, e2|selected[2]~10, relogio, 1
instance = comp, \e6|Equal0~3\, e6|Equal0~3, relogio, 1
instance = comp, \e5|o4[2]\, e5|o4[2], relogio, 1
instance = comp, \q4|DOUT[2]\, q4|DOUT[2], relogio, 1
instance = comp, \e2|selected[2]~11\, e2|selected[2]~11, relogio, 1
instance = comp, \e2|selected[2]~12\, e2|selected[2]~12, relogio, 1
instance = comp, \e2|selected[3]~4\, e2|selected[3]~4, relogio, 1
instance = comp, \e2|selected[2]\, e2|selected[2], relogio, 1
instance = comp, \t1|result[1]~0\, t1|result[1]~0, relogio, 1
instance = comp, \e5|o6[1]\, e5|o6[1], relogio, 1
instance = comp, \q6|DOUT[1]\, q6|DOUT[1], relogio, 1
instance = comp, \e5|o5[1]\, e5|o5[1], relogio, 1
instance = comp, \q5|DOUT[1]\, q5|DOUT[1], relogio, 1
instance = comp, \e2|selected[1]~5\, e2|selected[1]~5, relogio, 1
instance = comp, \e5|o3[1]\, e5|o3[1], relogio, 1
instance = comp, \q3|DOUT[1]\, q3|DOUT[1], relogio, 1
instance = comp, \e5|o2[1]\, e5|o2[1], relogio, 1
instance = comp, \q2|DOUT[1]\, q2|DOUT[1], relogio, 1
instance = comp, \e5|o1[1]\, e5|o1[1], relogio, 1
instance = comp, \q1|DOUT[1]\, q1|DOUT[1], relogio, 1
instance = comp, \e2|selected[1]~6\, e2|selected[1]~6, relogio, 1
instance = comp, \e5|o4[1]\, e5|o4[1], relogio, 1
instance = comp, \q4|DOUT[1]\, q4|DOUT[1], relogio, 1
instance = comp, \e2|selected[1]~7\, e2|selected[1]~7, relogio, 1
instance = comp, \e2|selected[1]~8\, e2|selected[1]~8, relogio, 1
instance = comp, \e2|selected[1]\, e2|selected[1], relogio, 1
instance = comp, \t1|result[0]~1\, t1|result[0]~1, relogio, 1
instance = comp, \e5|o6[0]\, e5|o6[0], relogio, 1
instance = comp, \q6|DOUT[0]\, q6|DOUT[0], relogio, 1
instance = comp, \e5|o5[0]\, e5|o5[0], relogio, 1
instance = comp, \q5|DOUT[0]\, q5|DOUT[0], relogio, 1
instance = comp, \e2|selected[0]~0\, e2|selected[0]~0, relogio, 1
instance = comp, \e5|o2[0]\, e5|o2[0], relogio, 1
instance = comp, \q2|DOUT[0]\, q2|DOUT[0], relogio, 1
instance = comp, \e5|o3[0]\, e5|o3[0], relogio, 1
instance = comp, \q3|DOUT[0]\, q3|DOUT[0], relogio, 1
instance = comp, \e5|o1[0]\, e5|o1[0], relogio, 1
instance = comp, \q1|DOUT[0]\, q1|DOUT[0], relogio, 1
instance = comp, \e2|selected[0]~1\, e2|selected[0]~1, relogio, 1
instance = comp, \e5|o4[0]\, e5|o4[0], relogio, 1
instance = comp, \q4|DOUT[0]\, q4|DOUT[0], relogio, 1
instance = comp, \e2|selected[0]~2\, e2|selected[0]~2, relogio, 1
instance = comp, \e2|selected[0]~3\, e2|selected[0]~3, relogio, 1
instance = comp, \e2|selected[0]\, e2|selected[0], relogio, 1
instance = comp, \e3|Add0~2\, e3|Add0~2, relogio, 1
instance = comp, \e3|Add0~3\, e3|Add0~3, relogio, 1
instance = comp, \e3|Add0~6\, e3|Add0~6, relogio, 1
instance = comp, \e3|Add0~9\, e3|Add0~9, relogio, 1
instance = comp, \e1|content~5\, e1|content~5, relogio, 1
instance = comp, \registerBValue[3]\, registerBValue[3], relogio, 1
instance = comp, \e3|Add0~11\, e3|Add0~11, relogio, 1
instance = comp, \t1|result[3]~3\, t1|result[3]~3, relogio, 1
instance = comp, \e5|o6[3]\, e5|o6[3], relogio, 1
instance = comp, \q6|DOUT[3]\, q6|DOUT[3], relogio, 1
instance = comp, \e5|o5[3]\, e5|o5[3], relogio, 1
instance = comp, \q5|DOUT[3]\, q5|DOUT[3], relogio, 1
instance = comp, \e2|selected[3]~13\, e2|selected[3]~13, relogio, 1
instance = comp, \e5|o3[3]\, e5|o3[3], relogio, 1
instance = comp, \q3|DOUT[3]\, q3|DOUT[3], relogio, 1
instance = comp, \e5|o2[3]\, e5|o2[3], relogio, 1
instance = comp, \q2|DOUT[3]\, q2|DOUT[3], relogio, 1
instance = comp, \e5|o1[3]\, e5|o1[3], relogio, 1
instance = comp, \q1|DOUT[3]\, q1|DOUT[3], relogio, 1
instance = comp, \e2|selected[3]~14\, e2|selected[3]~14, relogio, 1
instance = comp, \e5|o4[3]\, e5|o4[3], relogio, 1
instance = comp, \q4|DOUT[3]\, q4|DOUT[3], relogio, 1
instance = comp, \e2|selected[3]~15\, e2|selected[3]~15, relogio, 1
instance = comp, \e2|selected[3]~16\, e2|selected[3]~16, relogio, 1
instance = comp, \e2|selected[3]\, e2|selected[3], relogio, 1
instance = comp, \e3|Add0~12\, e3|Add0~12, relogio, 1
instance = comp, \q8|pcOut~7\, q8|pcOut~7, relogio, 1
instance = comp, \q8|pcOut~4\, q8|pcOut~4, relogio, 1
instance = comp, \q8|pcOut~5\, q8|pcOut~5, relogio, 1
instance = comp, \q8|pcOut[2]\, q8|pcOut[2], relogio, 1
instance = comp, \q7|DOUT[2]\, q7|DOUT[2], relogio, 1
instance = comp, \q8|Equal0~0\, q8|Equal0~0, relogio, 1
instance = comp, \q8|Add0~0\, q8|Add0~0, relogio, 1
instance = comp, \q8|pcOut~3\, q8|pcOut~3, relogio, 1
instance = comp, \q8|pcOut[1]\, q8|pcOut[1], relogio, 1
instance = comp, \q7|DOUT[1]\, q7|DOUT[1], relogio, 1
instance = comp, \address[1]\, address[1], relogio, 1
instance = comp, \e1|content~2\, e1|content~2, relogio, 1
instance = comp, \registerBValue[0]~0\, registerBValue[0]~0, relogio, 1
instance = comp, \registerBValue[0]\, registerBValue[0], relogio, 1
instance = comp, \e3|Add0~0\, e3|Add0~0, relogio, 1
instance = comp, \e3|Equal0~0\, e3|Equal0~0, relogio, 1
instance = comp, \q8|pcOut~2\, q8|pcOut~2, relogio, 1
instance = comp, \q8|pcOut[0]\, q8|pcOut[0], relogio, 1
instance = comp, \q7|DOUT[0]\, q7|DOUT[0], relogio, 1
instance = comp, \address[0]\, address[0], relogio, 1
instance = comp, \e1|content~1\, e1|content~1, relogio, 1
instance = comp, \func~0\, func~0, relogio, 1
instance = comp, \e1|content~3\, e1|content~3, relogio, 1
instance = comp, \registerBValue[1]\, registerBValue[1], relogio, 1
instance = comp, \e3|Add0~5\, e3|Add0~5, relogio, 1
instance = comp, \e4|rascSaida7seg[0]~16\, e4|rascSaida7seg[0]~16, relogio, 1
instance = comp, \e4|rascSaida7seg[0]~29\, e4|rascSaida7seg[0]~29, relogio, 1
instance = comp, \e6|o1[0]\, e6|o1[0], relogio, 1
instance = comp, \e4|rascSaida7seg[1]~26\, e4|rascSaida7seg[1]~26, relogio, 1
instance = comp, \e6|o1[1]\, e6|o1[1], relogio, 1
instance = comp, \e4|rascSaida7seg[2]~19\, e4|rascSaida7seg[2]~19, relogio, 1
instance = comp, \e4|rascSaida7seg[2]~30\, e4|rascSaida7seg[2]~30, relogio, 1
instance = comp, \e6|o1[2]\, e6|o1[2], relogio, 1
instance = comp, \e4|rascSaida7seg[3]~27\, e4|rascSaida7seg[3]~27, relogio, 1
instance = comp, \e6|o1[3]\, e6|o1[3], relogio, 1
instance = comp, \e4|rascSaida7seg[4]~22\, e4|rascSaida7seg[4]~22, relogio, 1
instance = comp, \e4|rascSaida7seg[4]~31\, e4|rascSaida7seg[4]~31, relogio, 1
instance = comp, \e6|o1[4]\, e6|o1[4], relogio, 1
instance = comp, \e4|rascSaida7seg[5]~28\, e4|rascSaida7seg[5]~28, relogio, 1
instance = comp, \e6|o1[5]\, e6|o1[5], relogio, 1
instance = comp, \e4|rascSaida7seg[6]~25\, e4|rascSaida7seg[6]~25, relogio, 1
instance = comp, \e4|rascSaida7seg[6]~32\, e4|rascSaida7seg[6]~32, relogio, 1
instance = comp, \e6|o1[6]\, e6|o1[6], relogio, 1
instance = comp, \e6|o2[0]\, e6|o2[0], relogio, 1
instance = comp, \e6|o2[1]\, e6|o2[1], relogio, 1
instance = comp, \e6|o2[2]\, e6|o2[2], relogio, 1
instance = comp, \e6|o2[3]\, e6|o2[3], relogio, 1
instance = comp, \e6|o2[4]\, e6|o2[4], relogio, 1
instance = comp, \e6|o2[5]\, e6|o2[5], relogio, 1
instance = comp, \e6|o2[6]\, e6|o2[6], relogio, 1
instance = comp, \e6|o3[0]\, e6|o3[0], relogio, 1
instance = comp, \e6|o3[1]\, e6|o3[1], relogio, 1
instance = comp, \e6|o3[2]\, e6|o3[2], relogio, 1
instance = comp, \e6|o3[3]\, e6|o3[3], relogio, 1
instance = comp, \e6|o3[4]\, e6|o3[4], relogio, 1
instance = comp, \e6|o3[5]\, e6|o3[5], relogio, 1
instance = comp, \e6|o3[6]\, e6|o3[6], relogio, 1
instance = comp, \e6|o4[0]\, e6|o4[0], relogio, 1
instance = comp, \e6|o4[1]\, e6|o4[1], relogio, 1
instance = comp, \e6|o4[2]\, e6|o4[2], relogio, 1
instance = comp, \e6|o4[3]\, e6|o4[3], relogio, 1
instance = comp, \e6|o4[4]\, e6|o4[4], relogio, 1
instance = comp, \e6|o4[5]\, e6|o4[5], relogio, 1
instance = comp, \e6|o4[6]\, e6|o4[6], relogio, 1
instance = comp, \e6|o5[0]\, e6|o5[0], relogio, 1
instance = comp, \e6|o5[1]\, e6|o5[1], relogio, 1
instance = comp, \e6|o5[2]\, e6|o5[2], relogio, 1
instance = comp, \e6|o5[3]\, e6|o5[3], relogio, 1
instance = comp, \e6|o5[4]\, e6|o5[4], relogio, 1
instance = comp, \e6|o5[5]\, e6|o5[5], relogio, 1
instance = comp, \e6|o5[6]\, e6|o5[6], relogio, 1
instance = comp, \e6|o6[0]\, e6|o6[0], relogio, 1
instance = comp, \e6|o6[1]\, e6|o6[1], relogio, 1
instance = comp, \e6|o6[2]\, e6|o6[2], relogio, 1
instance = comp, \e6|o6[3]\, e6|o6[3], relogio, 1
instance = comp, \e6|o6[4]\, e6|o6[4], relogio, 1
instance = comp, \e6|o6[5]\, e6|o6[5], relogio, 1
instance = comp, \e6|o6[6]\, e6|o6[6], relogio, 1
