[2025-09-17 11:47:46] START suite=qualcomm_srv trace=srv690_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv690_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2582602 heartbeat IPC: 3.872 cumulative IPC: 3.872 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4998741 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4998741 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4998742 heartbeat IPC: 4.139 cumulative IPC: 5 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13183345 heartbeat IPC: 1.222 cumulative IPC: 1.222 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21341599 heartbeat IPC: 1.226 cumulative IPC: 1.224 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 29501015 heartbeat IPC: 1.226 cumulative IPC: 1.224 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 37646451 heartbeat IPC: 1.228 cumulative IPC: 1.225 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 45806964 heartbeat IPC: 1.225 cumulative IPC: 1.225 (Simulation time: 00 hr 06 min 44 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 54015213 heartbeat IPC: 1.218 cumulative IPC: 1.224 (Simulation time: 00 hr 07 min 47 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv690_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000019 cycles: 62314475 heartbeat IPC: 1.205 cumulative IPC: 1.221 (Simulation time: 00 hr 08 min 56 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 70622026 heartbeat IPC: 1.204 cumulative IPC: 1.219 (Simulation time: 00 hr 10 min 03 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 78941274 heartbeat IPC: 1.202 cumulative IPC: 1.217 (Simulation time: 00 hr 11 min 10 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 82252474 cumulative IPC: 1.216 (Simulation time: 00 hr 12 min 17 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 82252474 cumulative IPC: 1.216 (Simulation time: 00 hr 12 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv690_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.216 instructions: 100000000 cycles: 82252474
CPU 0 Branch Prediction Accuracy: 92.65% MPKI: 13.05 Average ROB Occupancy at Mispredict: 29.83
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08466
BRANCH_INDIRECT: 0.3663
BRANCH_CONDITIONAL: 11.23
BRANCH_DIRECT_CALL: 0.4183
BRANCH_INDIRECT_CALL: 0.5415
BRANCH_RETURN: 0.4036


====Backend Stall Breakdown====
ROB_STALL: 9674
LQ_STALL: 0
SQ_STALL: 59735


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 579
REPLAY_LOAD: 82
NON_REPLAY_LOAD: 2.668937

== Total ==
ADDR_TRANS: 579
REPLAY_LOAD: 82
NON_REPLAY_LOAD: 9013

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 3377

cpu0->cpu0_STLB TOTAL        ACCESS:    2106491 HIT:    2105742 MISS:        749 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2106491 HIT:    2105742 MISS:        749 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 107.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9399840 HIT:    8696001 MISS:     703839 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7683292 HIT:    7056018 MISS:     627274 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     577458 HIT:     521317 MISS:      56141 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1137756 HIT:    1118083 MISS:      19673 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1334 HIT:        583 MISS:        751 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.74 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15846166 HIT:    7778495 MISS:    8067671 MSHR_MERGE:    2004136
cpu0->cpu0_L1I LOAD         ACCESS:   15846166 HIT:    7778495 MISS:    8067671 MSHR_MERGE:    2004136
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30468566 HIT:   26638677 MISS:    3829889 MSHR_MERGE:    1631335
cpu0->cpu0_L1D LOAD         ACCESS:   16635877 HIT:   14556624 MISS:    2079253 MSHR_MERGE:     459493
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13831182 HIT:   12081920 MISS:    1749262 MSHR_MERGE:    1171802
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1507 HIT:        133 MISS:       1374 MSHR_MERGE:         40
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.43 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12988449 HIT:   10733425 MISS:    2255024 MSHR_MERGE:    1130416
cpu0->cpu0_ITLB LOAD         ACCESS:   12988449 HIT:   10733425 MISS:    2255024 MSHR_MERGE:    1130416
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.011 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28967490 HIT:   27641697 MISS:    1325793 MSHR_MERGE:     343910
cpu0->cpu0_DTLB LOAD         ACCESS:   28967490 HIT:   27641697 MISS:    1325793 MSHR_MERGE:     343910
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.084 cycles
cpu0->LLC TOTAL        ACCESS:     795860 HIT:     786141 MISS:       9719 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     627274 HIT:     617763 MISS:       9511 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      56141 HIT:      56136 MISS:          5 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     111694 HIT:     111694 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        751 HIT:        548 MISS:        203 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         18
  ROW_BUFFER_MISS:       9701
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          1
  FULL:          0
Channel 0 REFRESHES ISSUED:       6854

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       545769       535059        58464          667
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           73           63           13
  STLB miss resolved @ L2C                0           45          312          268           39
  STLB miss resolved @ LLC                0           36          257          344           40
  STLB miss resolved @ MEM                0            0           77          104          101

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             193003        53941      1531285       125274            1
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            4            8            0
  STLB miss resolved @ L2C                0            3           10            2            0
  STLB miss resolved @ LLC                0            9           15           39            2
  STLB miss resolved @ MEM                0            0            6           13            4
[2025-09-17 12:00:04] END   suite=qualcomm_srv trace=srv690_ap (rc=0)
