// Seed: 3775338663
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  input id_5;
  output id_4;
  inout id_3;
  input id_2;
  output id_1;
  wire id_6;
  type_9(
      1, id_4, id_4
  );
  logic id_7;
  assign id_6[""] = 1;
endmodule
