Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jul  2 18:31:00 2025
| Host         : DESKTOP-1AGVPSV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AES_Final_timing_summary_routed.rpt -pb AES_Final_timing_summary_routed.pb -rpx AES_Final_timing_summary_routed.rpx -warn_on_violation
| Design       : AES_Final
| Device       : 7a200t-ffg1156
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     50          
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               128         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (562)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (209)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (562)
--------------------------
 There are 128 register/latch pins with no clock driven by root clock pin: aes_decrypt/round_counter_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: aes_decrypt/round_counter_reg[1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: aes_decrypt/round_counter_reg[2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: aes_decrypt/round_counter_reg[3]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: freq_divider/clk_3125KHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (209)
--------------------------------------------------
 There are 209 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.931        0.000                      0                 8525        0.028        0.000                      0                 8525        4.500        0.000                       0                  4275  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.931        0.000                      0                 8525        0.028        0.000                      0                 8525        4.500        0.000                       0                  4275  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 aes_encrypt/done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_decrypt/current_state_reg[107]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.016ns  (logic 0.580ns (6.433%)  route 8.436ns (93.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.637    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.733 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.642     5.375    aes_encrypt/CLK
    SLICE_X71Y122        FDCE                                         r  aes_encrypt/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y122        FDCE (Prop_fdce_C_Q)         0.456     5.831 r  aes_encrypt/done_reg/Q
                         net (fo=135, routed)         8.436    14.267    aes_encrypt/done
    SLICE_X96Y130        LUT4 (Prop_lut4_I0_O)        0.124    14.391 r  aes_encrypt/current_state[107]_i_1__0/O
                         net (fo=1, routed)           0.000    14.391    aes_decrypt/current_state_reg[127]_0[107]
    SLICE_X96Y130        FDCE                                         r  aes_decrypt/current_state_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.452    11.452 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.456    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.547 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.540    15.088    aes_decrypt/CLK
    SLICE_X96Y130        FDCE                                         r  aes_decrypt/current_state_reg[107]/C
                         clock pessimism              0.193    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X96Y130        FDCE (Setup_fdce_C_D)        0.077    15.323    aes_decrypt/current_state_reg[107]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -14.391    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 aes_encrypt/done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_decrypt/current_state_reg[100]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 0.580ns (6.450%)  route 8.413ns (93.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.637    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.733 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.642     5.375    aes_encrypt/CLK
    SLICE_X71Y122        FDCE                                         r  aes_encrypt/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y122        FDCE (Prop_fdce_C_Q)         0.456     5.831 r  aes_encrypt/done_reg/Q
                         net (fo=135, routed)         8.413    14.244    aes_encrypt/done
    SLICE_X96Y129        LUT4 (Prop_lut4_I0_O)        0.124    14.368 r  aes_encrypt/current_state[100]_i_1__0/O
                         net (fo=1, routed)           0.000    14.368    aes_decrypt/current_state_reg[127]_0[100]
    SLICE_X96Y129        FDCE                                         r  aes_decrypt/current_state_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.452    11.452 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.456    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.547 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.540    15.088    aes_decrypt/CLK
    SLICE_X96Y129        FDCE                                         r  aes_decrypt/current_state_reg[100]/C
                         clock pessimism              0.193    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X96Y129        FDCE (Setup_fdce_C_D)        0.077    15.323    aes_decrypt/current_state_reg[100]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -14.368    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 aes_encrypt/done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_decrypt/current_state_reg[92]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 0.580ns (6.457%)  route 8.403ns (93.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.637    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.733 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.642     5.375    aes_encrypt/CLK
    SLICE_X71Y122        FDCE                                         r  aes_encrypt/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y122        FDCE (Prop_fdce_C_Q)         0.456     5.831 r  aes_encrypt/done_reg/Q
                         net (fo=135, routed)         8.403    14.234    aes_encrypt/done
    SLICE_X96Y129        LUT4 (Prop_lut4_I0_O)        0.124    14.358 r  aes_encrypt/current_state[92]_i_1__0/O
                         net (fo=1, routed)           0.000    14.358    aes_decrypt/current_state_reg[127]_0[92]
    SLICE_X96Y129        FDCE                                         r  aes_decrypt/current_state_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.452    11.452 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.456    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.547 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.540    15.088    aes_decrypt/CLK
    SLICE_X96Y129        FDCE                                         r  aes_decrypt/current_state_reg[92]/C
                         clock pessimism              0.193    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X96Y129        FDCE (Setup_fdce_C_D)        0.081    15.327    aes_decrypt/current_state_reg[92]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -14.358    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 aes_encrypt/done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_decrypt/current_state_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 0.580ns (6.583%)  route 8.231ns (93.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.637    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.733 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.642     5.375    aes_encrypt/CLK
    SLICE_X71Y122        FDCE                                         r  aes_encrypt/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y122        FDCE (Prop_fdce_C_Q)         0.456     5.831 r  aes_encrypt/done_reg/Q
                         net (fo=135, routed)         8.231    14.062    aes_encrypt/done
    SLICE_X95Y131        LUT4 (Prop_lut4_I0_O)        0.124    14.186 r  aes_encrypt/current_state[57]_i_1__0/O
                         net (fo=1, routed)           0.000    14.186    aes_decrypt/current_state_reg[127]_0[57]
    SLICE_X95Y131        FDCE                                         r  aes_decrypt/current_state_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.452    11.452 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.456    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.547 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.537    15.085    aes_decrypt/CLK
    SLICE_X95Y131        FDCE                                         r  aes_decrypt/current_state_reg[57]/C
                         clock pessimism              0.193    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X95Y131        FDCE (Setup_fdce_C_D)        0.031    15.274    aes_decrypt/current_state_reg[57]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -14.186    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 aes_encrypt/done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_decrypt/current_state_reg[85]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 0.580ns (6.689%)  route 8.091ns (93.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.637    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.733 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.642     5.375    aes_encrypt/CLK
    SLICE_X71Y122        FDCE                                         r  aes_encrypt/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y122        FDCE (Prop_fdce_C_Q)         0.456     5.831 r  aes_encrypt/done_reg/Q
                         net (fo=135, routed)         8.091    13.923    aes_encrypt/done
    SLICE_X96Y130        LUT4 (Prop_lut4_I0_O)        0.124    14.047 r  aes_encrypt/current_state[85]_i_1__0/O
                         net (fo=1, routed)           0.000    14.047    aes_decrypt/current_state_reg[127]_0[85]
    SLICE_X96Y130        FDCE                                         r  aes_decrypt/current_state_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.452    11.452 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.456    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.547 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.540    15.088    aes_decrypt/CLK
    SLICE_X96Y130        FDCE                                         r  aes_decrypt/current_state_reg[85]/C
                         clock pessimism              0.193    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X96Y130        FDCE (Setup_fdce_C_D)        0.079    15.325    aes_decrypt/current_state_reg[85]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                         -14.047    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 aes_encrypt/done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_decrypt/current_state_reg[93]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.583ns  (logic 0.580ns (6.758%)  route 8.003ns (93.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.637    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.733 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.642     5.375    aes_encrypt/CLK
    SLICE_X71Y122        FDCE                                         r  aes_encrypt/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y122        FDCE (Prop_fdce_C_Q)         0.456     5.831 r  aes_encrypt/done_reg/Q
                         net (fo=135, routed)         8.003    13.834    aes_encrypt/done
    SLICE_X95Y131        LUT4 (Prop_lut4_I0_O)        0.124    13.958 r  aes_encrypt/current_state[93]_i_1__0/O
                         net (fo=1, routed)           0.000    13.958    aes_decrypt/current_state_reg[127]_0[93]
    SLICE_X95Y131        FDCE                                         r  aes_decrypt/current_state_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.452    11.452 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.456    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.547 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.537    15.085    aes_decrypt/CLK
    SLICE_X95Y131        FDCE                                         r  aes_decrypt/current_state_reg[93]/C
                         clock pessimism              0.193    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X95Y131        FDCE (Setup_fdce_C_D)        0.031    15.274    aes_decrypt/current_state_reg[93]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -13.958    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 aes_encrypt/done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_decrypt/current_state_reg[106]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.574ns  (logic 0.580ns (6.765%)  route 7.994ns (93.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.637    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.733 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.642     5.375    aes_encrypt/CLK
    SLICE_X71Y122        FDCE                                         r  aes_encrypt/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y122        FDCE (Prop_fdce_C_Q)         0.456     5.831 r  aes_encrypt/done_reg/Q
                         net (fo=135, routed)         7.994    13.825    aes_encrypt/done
    SLICE_X95Y131        LUT4 (Prop_lut4_I0_O)        0.124    13.949 r  aes_encrypt/current_state[106]_i_1__0/O
                         net (fo=1, routed)           0.000    13.949    aes_decrypt/current_state_reg[127]_0[106]
    SLICE_X95Y131        FDCE                                         r  aes_decrypt/current_state_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.452    11.452 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.456    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.547 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.537    15.085    aes_decrypt/CLK
    SLICE_X95Y131        FDCE                                         r  aes_decrypt/current_state_reg[106]/C
                         clock pessimism              0.193    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X95Y131        FDCE (Setup_fdce_C_D)        0.029    15.272    aes_decrypt/current_state_reg[106]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -13.949    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 aes_encrypt/done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_decrypt/current_state_reg[101]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.566ns  (logic 0.580ns (6.771%)  route 7.986ns (93.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.637    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.733 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.642     5.375    aes_encrypt/CLK
    SLICE_X71Y122        FDCE                                         r  aes_encrypt/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y122        FDCE (Prop_fdce_C_Q)         0.456     5.831 r  aes_encrypt/done_reg/Q
                         net (fo=135, routed)         7.986    13.817    aes_encrypt/done
    SLICE_X99Y130        LUT4 (Prop_lut4_I0_O)        0.124    13.941 r  aes_encrypt/current_state[101]_i_1__0/O
                         net (fo=1, routed)           0.000    13.941    aes_decrypt/current_state_reg[127]_0[101]
    SLICE_X99Y130        FDCE                                         r  aes_decrypt/current_state_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.452    11.452 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.456    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.547 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.540    15.088    aes_decrypt/CLK
    SLICE_X99Y130        FDCE                                         r  aes_decrypt/current_state_reg[101]/C
                         clock pessimism              0.193    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X99Y130        FDCE (Setup_fdce_C_D)        0.029    15.275    aes_decrypt/current_state_reg[101]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 aes_encrypt/done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_decrypt/current_state_reg[108]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 0.580ns (6.773%)  route 7.984ns (93.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.637    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.733 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.642     5.375    aes_encrypt/CLK
    SLICE_X71Y122        FDCE                                         r  aes_encrypt/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y122        FDCE (Prop_fdce_C_Q)         0.456     5.831 r  aes_encrypt/done_reg/Q
                         net (fo=135, routed)         7.984    13.815    aes_encrypt/done
    SLICE_X99Y130        LUT4 (Prop_lut4_I0_O)        0.124    13.939 r  aes_encrypt/current_state[108]_i_1__0/O
                         net (fo=1, routed)           0.000    13.939    aes_decrypt/current_state_reg[127]_0[108]
    SLICE_X99Y130        FDCE                                         r  aes_decrypt/current_state_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.452    11.452 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.456    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.547 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.540    15.088    aes_decrypt/CLK
    SLICE_X99Y130        FDCE                                         r  aes_decrypt/current_state_reg[108]/C
                         clock pessimism              0.193    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X99Y130        FDCE (Setup_fdce_C_D)        0.031    15.277    aes_decrypt/current_state_reg[108]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -13.939    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 aes_encrypt/done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_decrypt/current_state_reg[109]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.517ns  (logic 0.580ns (6.810%)  route 7.937ns (93.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.375ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.637    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.733 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.642     5.375    aes_encrypt/CLK
    SLICE_X71Y122        FDCE                                         r  aes_encrypt/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y122        FDCE (Prop_fdce_C_Q)         0.456     5.831 r  aes_encrypt/done_reg/Q
                         net (fo=135, routed)         7.937    13.768    aes_encrypt/done
    SLICE_X96Y130        LUT4 (Prop_lut4_I0_O)        0.124    13.892 r  aes_encrypt/current_state[109]_i_1__0/O
                         net (fo=1, routed)           0.000    13.892    aes_decrypt/current_state_reg[127]_0[109]
    SLICE_X96Y130        FDCE                                         r  aes_decrypt/current_state_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.452    11.452 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.456    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.547 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.540    15.088    aes_decrypt/CLK
    SLICE_X96Y130        FDCE                                         r  aes_decrypt/current_state_reg[109]/C
                         clock pessimism              0.193    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X96Y130        FDCE (Setup_fdce_C_D)        0.081    15.327    aes_decrypt/current_state_reg[109]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -13.892    
  -------------------------------------------------------------------
                         slack                                  1.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 uart_input_handler/plaintext_buffer_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_input_handler/plaintext_out_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.944%)  route 0.221ns (61.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.553     1.545    uart_input_handler/CLK
    SLICE_X85Y125        FDCE                                         r  uart_input_handler/plaintext_buffer_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDCE (Prop_fdce_C_Q)         0.141     1.686 r  uart_input_handler/plaintext_buffer_reg[55]/Q
                         net (fo=2, routed)           0.221     1.907    uart_input_handler/plaintext_buffer[55]
    SLICE_X83Y126        FDCE                                         r  uart_input_handler/plaintext_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.820     2.061    uart_input_handler/CLK
    SLICE_X83Y126        FDCE                                         r  uart_input_handler/plaintext_out_reg[55]/C
                         clock pessimism             -0.254     1.807    
    SLICE_X83Y126        FDCE (Hold_fdce_C_D)         0.072     1.879    uart_input_handler/plaintext_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 uart_input_handler/plaintext_buffer_reg[78]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_input_handler/plaintext_buffer_reg[86]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.817%)  route 0.186ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.556     1.548    uart_input_handler/CLK
    SLICE_X85Y128        FDCE                                         r  uart_input_handler/plaintext_buffer_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDCE (Prop_fdce_C_Q)         0.128     1.676 r  uart_input_handler/plaintext_buffer_reg[78]/Q
                         net (fo=2, routed)           0.186     1.862    uart_input_handler/plaintext_buffer[78]
    SLICE_X80Y127        FDCE                                         r  uart_input_handler/plaintext_buffer_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.824     2.065    uart_input_handler/CLK
    SLICE_X80Y127        FDCE                                         r  uart_input_handler/plaintext_buffer_reg[86]/C
                         clock pessimism             -0.254     1.811    
    SLICE_X80Y127        FDCE (Hold_fdce_C_D)         0.009     1.820    uart_input_handler/plaintext_buffer_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 uart_input_handler/key_buffer_reg[81]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_input_handler/key_out_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.184%)  route 0.191ns (59.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.560     1.552    uart_input_handler/CLK
    SLICE_X85Y117        FDCE                                         r  uart_input_handler/key_buffer_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y117        FDCE (Prop_fdce_C_Q)         0.128     1.680 r  uart_input_handler/key_buffer_reg[81]/Q
                         net (fo=2, routed)           0.191     1.871    uart_input_handler/key_buffer[81]
    SLICE_X80Y117        FDCE                                         r  uart_input_handler/key_out_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.829     2.070    uart_input_handler/CLK
    SLICE_X80Y117        FDCE                                         r  uart_input_handler/key_out_reg[81]/C
                         clock pessimism             -0.254     1.816    
    SLICE_X80Y117        FDCE (Hold_fdce_C_D)         0.009     1.825    uart_input_handler/key_out_reg[81]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 uart_input_handler/plaintext_buffer_reg[87]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_input_handler/plaintext_out_reg[87]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.371%)  route 0.206ns (61.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.556     1.548    uart_input_handler/CLK
    SLICE_X85Y128        FDCE                                         r  uart_input_handler/plaintext_buffer_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDCE (Prop_fdce_C_Q)         0.128     1.676 r  uart_input_handler/plaintext_buffer_reg[87]/Q
                         net (fo=2, routed)           0.206     1.882    uart_input_handler/plaintext_buffer[87]
    SLICE_X78Y128        FDCE                                         r  uart_input_handler/plaintext_out_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.825     2.066    uart_input_handler/CLK
    SLICE_X78Y128        FDCE                                         r  uart_input_handler/plaintext_out_reg[87]/C
                         clock pessimism             -0.254     1.812    
    SLICE_X78Y128        FDCE (Hold_fdce_C_D)         0.017     1.829    uart_input_handler/plaintext_out_reg[87]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 uart_input_handler/key_buffer_reg[111]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_input_handler/key_buffer_reg[119]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.096%)  route 0.226ns (57.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.558     1.550    uart_input_handler/CLK
    SLICE_X84Y130        FDCE                                         r  uart_input_handler/key_buffer_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDCE (Prop_fdce_C_Q)         0.164     1.714 r  uart_input_handler/key_buffer_reg[111]/Q
                         net (fo=2, routed)           0.226     1.940    uart_input_handler/key_buffer[111]
    SLICE_X81Y129        FDCE                                         r  uart_input_handler/key_buffer_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.826     2.067    uart_input_handler/CLK
    SLICE_X81Y129        FDCE                                         r  uart_input_handler/key_buffer_reg[119]/C
                         clock pessimism             -0.254     1.813    
    SLICE_X81Y129        FDCE (Hold_fdce_C_D)         0.070     1.883    uart_input_handler/key_buffer_reg[119]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 uart_input_handler/key_buffer_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_input_handler/key_buffer_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.520%)  route 0.225ns (61.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.561     1.553    uart_input_handler/CLK
    SLICE_X83Y115        FDCE                                         r  uart_input_handler/key_buffer_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDCE (Prop_fdce_C_Q)         0.141     1.694 r  uart_input_handler/key_buffer_reg[40]/Q
                         net (fo=2, routed)           0.225     1.919    uart_input_handler/key_buffer[40]
    SLICE_X87Y116        FDCE                                         r  uart_input_handler/key_buffer_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.829     2.070    uart_input_handler/CLK
    SLICE_X87Y116        FDCE                                         r  uart_input_handler/key_buffer_reg[48]/C
                         clock pessimism             -0.254     1.816    
    SLICE_X87Y116        FDCE (Hold_fdce_C_D)         0.046     1.862    uart_input_handler/key_buffer_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 uart_input_handler/key_buffer_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_input_handler/key_buffer_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.341%)  route 0.227ns (61.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.557     1.549    uart_input_handler/CLK
    SLICE_X81Y129        FDCE                                         r  uart_input_handler/key_buffer_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y129        FDCE (Prop_fdce_C_Q)         0.141     1.690 r  uart_input_handler/key_buffer_reg[38]/Q
                         net (fo=2, routed)           0.227     1.917    uart_input_handler/key_buffer[38]
    SLICE_X86Y129        FDCE                                         r  uart_input_handler/key_buffer_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.825     2.066    uart_input_handler/CLK
    SLICE_X86Y129        FDCE                                         r  uart_input_handler/key_buffer_reg[46]/C
                         clock pessimism             -0.254     1.812    
    SLICE_X86Y129        FDCE (Hold_fdce_C_D)         0.047     1.859    uart_input_handler/key_buffer_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 uart_input_handler/key_buffer_reg[114]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_input_handler/key_out_reg[114]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.455%)  route 0.232ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.557     1.549    uart_input_handler/CLK
    SLICE_X84Y129        FDCE                                         r  uart_input_handler/key_buffer_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDCE (Prop_fdce_C_Q)         0.164     1.713 r  uart_input_handler/key_buffer_reg[114]/Q
                         net (fo=2, routed)           0.232     1.945    uart_input_handler/key_buffer[114]
    SLICE_X78Y129        FDCE                                         r  uart_input_handler/key_out_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.826     2.067    uart_input_handler/CLK
    SLICE_X78Y129        FDCE                                         r  uart_input_handler/key_out_reg[114]/C
                         clock pessimism             -0.254     1.813    
    SLICE_X78Y129        FDCE (Hold_fdce_C_D)         0.070     1.883    uart_input_handler/key_out_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 uart_input_handler/key_buffer_reg[88]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_input_handler/key_out_reg[88]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.721%)  route 0.191ns (56.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.559     1.551    uart_input_handler/CLK
    SLICE_X80Y118        FDCE                                         r  uart_input_handler/key_buffer_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDCE (Prop_fdce_C_Q)         0.148     1.699 r  uart_input_handler/key_buffer_reg[88]/Q
                         net (fo=2, routed)           0.191     1.890    uart_input_handler/key_buffer[88]
    SLICE_X84Y118        FDCE                                         r  uart_input_handler/key_out_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.827     2.068    uart_input_handler/CLK
    SLICE_X84Y118        FDCE                                         r  uart_input_handler/key_out_reg[88]/C
                         clock pessimism             -0.254     1.814    
    SLICE_X84Y118        FDCE (Hold_fdce_C_D)         0.010     1.824    uart_input_handler/key_out_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 uart_input_handler/key_buffer_reg[86]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_input_handler/key_out_reg[86]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.190%)  route 0.195ns (56.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.557     1.549    uart_input_handler/CLK
    SLICE_X84Y129        FDCE                                         r  uart_input_handler/key_buffer_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDCE (Prop_fdce_C_Q)         0.148     1.697 r  uart_input_handler/key_buffer_reg[86]/Q
                         net (fo=2, routed)           0.195     1.892    uart_input_handler/key_buffer[86]
    SLICE_X82Y129        FDCE                                         r  uart_input_handler/key_out_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.824     2.065    uart_input_handler/CLK
    SLICE_X82Y129        FDCE                                         r  uart_input_handler/key_out_reg[86]/C
                         clock pessimism             -0.254     1.811    
    SLICE_X82Y129        FDCE (Hold_fdce_C_D)         0.012     1.823    uart_input_handler/key_out_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100M_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X73Y138  aes_decrypt/computing_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X73Y134  aes_decrypt/current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X96Y129  aes_decrypt/current_state_reg[100]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X99Y130  aes_decrypt/current_state_reg[101]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y132  aes_decrypt/current_state_reg[102]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y132  aes_decrypt/current_state_reg[103]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y130  aes_decrypt/current_state_reg[104]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y130  aes_decrypt/current_state_reg[105]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X95Y131  aes_decrypt/current_state_reg[106]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X73Y138  aes_decrypt/computing_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X73Y138  aes_decrypt/computing_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X73Y134  aes_decrypt/current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X73Y134  aes_decrypt/current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X96Y129  aes_decrypt/current_state_reg[100]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X96Y129  aes_decrypt/current_state_reg[100]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X99Y130  aes_decrypt/current_state_reg[101]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X99Y130  aes_decrypt/current_state_reg[101]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y132  aes_decrypt/current_state_reg[102]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y132  aes_decrypt/current_state_reg[102]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X73Y138  aes_decrypt/computing_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X73Y138  aes_decrypt/computing_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X73Y134  aes_decrypt/current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X73Y134  aes_decrypt/current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X96Y129  aes_decrypt/current_state_reg[100]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X96Y129  aes_decrypt/current_state_reg[100]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X99Y130  aes_decrypt/current_state_reg[101]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X99Y130  aes_decrypt/current_state_reg[101]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y132  aes_decrypt/current_state_reg[102]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y132  aes_decrypt/current_state_reg[102]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_transmitter/tx_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.961ns  (logic 4.000ns (44.635%)  route 4.961ns (55.365%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y136        FDRE                         0.000     0.000 r  uart_transmitter/tx_reg/C
    SLICE_X69Y136        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_transmitter/tx_reg/Q
                         net (fo=1, routed)           4.961     5.417    tx_OBUF
    AB24                 OBUF (Prop_obuf_I_O)         3.544     8.961 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.961    tx
    AB24                                                              r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver/rx_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.000ns  (logic 1.606ns (26.772%)  route 4.393ns (73.228%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB25                                              0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    AB25                 IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.393     5.876    uart_receiver/rx_IBUF
    SLICE_X81Y112        LUT6 (Prop_lut6_I0_O)        0.124     6.000 r  uart_receiver/rx_data[6]_i_1/O
                         net (fo=1, routed)           0.000     6.000    uart_receiver/rx_data[6]_i_1_n_1
    SLICE_X81Y112        FDRE                                         r  uart_receiver/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver/rx_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.997ns  (logic 1.606ns (26.785%)  route 4.390ns (73.215%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB25                                              0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    AB25                 IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.390     5.873    uart_receiver/rx_IBUF
    SLICE_X81Y112        LUT6 (Prop_lut6_I0_O)        0.124     5.997 r  uart_receiver/rx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     5.997    uart_receiver/rx_data[5]_i_1_n_1
    SLICE_X81Y112        FDRE                                         r  uart_receiver/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver/rx_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.721ns  (logic 1.606ns (28.077%)  route 4.114ns (71.923%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB25                                              0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    AB25                 IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.114     5.597    uart_receiver/rx_IBUF
    SLICE_X81Y112        LUT6 (Prop_lut6_I0_O)        0.124     5.721 r  uart_receiver/rx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     5.721    uart_receiver/rx_data[0]_i_1_n_1
    SLICE_X81Y112        FDRE                                         r  uart_receiver/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver/rx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.718ns  (logic 1.606ns (28.092%)  route 4.111ns (71.908%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB25                                              0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    AB25                 IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rx_IBUF_inst/O
                         net (fo=9, routed)           4.111     5.594    uart_receiver/rx_IBUF
    SLICE_X81Y112        LUT6 (Prop_lut6_I0_O)        0.124     5.718 r  uart_receiver/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     5.718    uart_receiver/rx_data[4]_i_1_n_1
    SLICE_X81Y112        FDRE                                         r  uart_receiver/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.610ns  (logic 1.606ns (28.633%)  route 4.003ns (71.367%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB25                                              0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    AB25                 IBUF (Prop_ibuf_I_O)         1.482     1.482 f  rx_IBUF_inst/O
                         net (fo=9, routed)           4.003     5.486    uart_receiver/rx_IBUF
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     5.610 r  uart_receiver/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.610    uart_receiver/FSM_sequential_state[0]_i_1_n_1
    SLICE_X80Y110        FDRE                                         r  uart_receiver/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver/rx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.589ns  (logic 1.606ns (28.741%)  route 3.982ns (71.259%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB25                                              0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    AB25                 IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rx_IBUF_inst/O
                         net (fo=9, routed)           3.982     5.465    uart_receiver/rx_IBUF
    SLICE_X81Y110        LUT6 (Prop_lut6_I0_O)        0.124     5.589 r  uart_receiver/rx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     5.589    uart_receiver/rx_data[3]_i_1_n_1
    SLICE_X81Y110        FDRE                                         r  uart_receiver/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver/rx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.570ns  (logic 1.606ns (28.834%)  route 3.964ns (71.166%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB25                                              0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    AB25                 IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rx_IBUF_inst/O
                         net (fo=9, routed)           3.964     5.446    uart_receiver/rx_IBUF
    SLICE_X80Y111        LUT6 (Prop_lut6_I0_O)        0.124     5.570 r  uart_receiver/rx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     5.570    uart_receiver/rx_data[2]_i_1_n_1
    SLICE_X80Y111        FDRE                                         r  uart_receiver/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver/rx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.560ns  (logic 1.606ns (28.886%)  route 3.954ns (71.114%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB25                                              0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    AB25                 IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rx_IBUF_inst/O
                         net (fo=9, routed)           3.954     5.436    uart_receiver/rx_IBUF
    SLICE_X80Y111        LUT6 (Prop_lut6_I0_O)        0.124     5.560 r  uart_receiver/rx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     5.560    uart_receiver/rx_data[1]_i_1_n_1
    SLICE_X80Y111        FDRE                                         r  uart_receiver/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_receiver/rx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.502ns  (logic 1.606ns (29.190%)  route 3.896ns (70.810%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB25                                              0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    AB25                 IBUF (Prop_ibuf_I_O)         1.482     1.482 r  rx_IBUF_inst/O
                         net (fo=9, routed)           3.896     5.378    uart_receiver/rx_IBUF
    SLICE_X81Y110        LUT6 (Prop_lut6_I0_O)        0.124     5.502 r  uart_receiver/rx_data[7]_i_1/O
                         net (fo=1, routed)           0.000     5.502    uart_receiver/rx_data[7]_i_1_n_1
    SLICE_X81Y110        FDRE                                         r  uart_receiver/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_receiver/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_receiver/rx_msg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y112        FDRE                         0.000     0.000 r  uart_receiver/rx_data_reg[6]/C
    SLICE_X81Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_receiver/rx_data_reg[6]/Q
                         net (fo=2, routed)           0.121     0.262    uart_receiver/rx_data_reg_n_1_[6]
    SLICE_X81Y113        FDRE                                         r  uart_receiver/rx_msg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_receiver/rx_msg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE                         0.000     0.000 r  uart_receiver/rx_data_reg[7]/C
    SLICE_X81Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_receiver/rx_data_reg[7]/Q
                         net (fo=2, routed)           0.124     0.265    uart_receiver/rx_data_reg_n_1_[7]
    SLICE_X81Y111        FDRE                                         r  uart_receiver/rx_msg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_receiver/rx_msg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.923%)  route 0.124ns (43.077%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y111        FDRE                         0.000     0.000 r  uart_receiver/rx_data_reg[1]/C
    SLICE_X80Y111        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_receiver/rx_data_reg[1]/Q
                         net (fo=2, routed)           0.124     0.288    uart_receiver/rx_data_reg_n_1_[1]
    SLICE_X81Y111        FDRE                                         r  uart_receiver/rx_msg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_receiver/rx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE                         0.000     0.000 r  uart_receiver/rx_data_reg[7]/C
    SLICE_X81Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_receiver/rx_data_reg[7]/Q
                         net (fo=2, routed)           0.120     0.261    uart_receiver/rx_data_reg_n_1_[7]
    SLICE_X81Y110        LUT6 (Prop_lut6_I5_O)        0.045     0.306 r  uart_receiver/rx_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.306    uart_receiver/rx_data[7]_i_1_n_1
    SLICE_X81Y110        FDRE                                         r  uart_receiver/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_transmitter/baud_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_transmitter/baud_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.209ns (64.464%)  route 0.115ns (35.536%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDRE                         0.000     0.000 r  uart_transmitter/baud_counter_reg[0]/C
    SLICE_X68Y140        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_transmitter/baud_counter_reg[0]/Q
                         net (fo=6, routed)           0.115     0.279    uart_transmitter/baud_counter_reg_n_1_[0]
    SLICE_X69Y140        LUT6 (Prop_lut6_I5_O)        0.045     0.324 r  uart_transmitter/baud_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.324    uart_transmitter/baud_counter[3]
    SLICE_X69Y140        FDRE                                         r  uart_transmitter/baud_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_transmitter/baud_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_transmitter/baud_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.266%)  route 0.116ns (35.734%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y140        FDRE                         0.000     0.000 r  uart_transmitter/baud_counter_reg[0]/C
    SLICE_X68Y140        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_transmitter/baud_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     0.280    uart_transmitter/baud_counter_reg_n_1_[0]
    SLICE_X69Y140        LUT6 (Prop_lut6_I5_O)        0.045     0.325 r  uart_transmitter/baud_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     0.325    uart_transmitter/baud_counter[4]
    SLICE_X69Y140        FDRE                                         r  uart_transmitter/baud_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/sample_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_receiver/sample_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.605%)  route 0.149ns (44.395%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y109        FDRE                         0.000     0.000 r  uart_receiver/sample_counter_reg[4]/C
    SLICE_X81Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_receiver/sample_counter_reg[4]/Q
                         net (fo=9, routed)           0.149     0.290    uart_receiver/sample_counter_reg_n_1_[4]
    SLICE_X83Y109        LUT6 (Prop_lut6_I3_O)        0.045     0.335 r  uart_receiver/sample_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.335    uart_receiver/sample_counter[0]
    SLICE_X83Y109        FDRE                                         r  uart_receiver/sample_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_receiver/rx_msg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.141ns (42.020%)  route 0.195ns (57.980%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE                         0.000     0.000 r  uart_receiver/rx_data_reg[3]/C
    SLICE_X81Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_receiver/rx_data_reg[3]/Q
                         net (fo=2, routed)           0.195     0.336    uart_receiver/rx_data_reg_n_1_[3]
    SLICE_X81Y111        FDRE                                         r  uart_receiver/rx_msg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_receiver/bit_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (60.118%)  route 0.139ns (39.882%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y111        FDRE                         0.000     0.000 r  uart_receiver/bit_counter_reg[1]/C
    SLICE_X80Y111        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_receiver/bit_counter_reg[1]/Q
                         net (fo=10, routed)          0.139     0.303    uart_receiver/bit_counter_reg_n_1_[1]
    SLICE_X80Y111        LUT6 (Prop_lut6_I5_O)        0.045     0.348 r  uart_receiver/bit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.348    uart_receiver/bit_counter[1]_i_1_n_1
    SLICE_X80Y111        FDRE                                         r  uart_receiver/bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_receiver/sample_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_receiver/sample_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.263%)  route 0.163ns (46.737%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y109        FDRE                         0.000     0.000 r  uart_receiver/sample_counter_reg[2]/C
    SLICE_X83Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_receiver/sample_counter_reg[2]/Q
                         net (fo=9, routed)           0.163     0.304    uart_receiver/sample_counter_reg_n_1_[2]
    SLICE_X81Y109        LUT6 (Prop_lut6_I5_O)        0.045     0.349 r  uart_receiver/sample_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.349    uart_receiver/sample_counter[3]
    SLICE_X81Y109        FDRE                                         r  uart_receiver/sample_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           151 Endpoints
Min Delay           151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aes_decrypt/round_counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_decrypt/round_output[-1111111104]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.006ns  (logic 2.188ns (13.670%)  route 13.818ns (86.330%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.637    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.733 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.667     5.400    aes_decrypt/CLK
    SLICE_X93Y139        FDPE                                         r  aes_decrypt/round_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDPE (Prop_fdpe_C_Q)         0.419     5.819 r  aes_decrypt/round_counter_reg[1]/Q
                         net (fo=265, routed)         1.843     7.662    aes_decrypt/round_counter_reg[1]
    SLICE_X84Y141        LUT3 (Prop_lut3_I0_O)        0.323     7.985 r  aes_decrypt/round_output[-1111110984]_i_34/O
                         net (fo=128, routed)         5.200    13.186    aes_decrypt/key_exp/round_output[-1111110984]_i_22_1
    SLICE_X110Y129       LUT6 (Prop_lut6_I4_O)        0.328    13.514 r  aes_decrypt/key_exp/round_output[-1111111064]_i_15/O
                         net (fo=1, routed)           0.776    14.289    aes_decrypt/key_exp/round_keys[109]
    SLICE_X96Y130        LUT2 (Prop_lut2_I0_O)        0.124    14.413 r  aes_decrypt/key_exp/round_output[-1111111064]_i_6/O
                         net (fo=11, routed)          1.883    16.296    aes_decrypt/key_exp/add_out[109]
    SLICE_X78Y132        LUT4 (Prop_lut4_I3_O)        0.124    16.420 r  aes_decrypt/key_exp/round_output[-1111110984]_i_53/O
                         net (fo=7, routed)           1.477    17.897    aes_decrypt/key_exp/round_output[-1111110984]_i_53_n_1
    SLICE_X73Y130        LUT5 (Prop_lut5_I1_O)        0.118    18.015 r  aes_decrypt/key_exp/round_output[-1111110984]_i_62/O
                         net (fo=3, routed)           1.003    19.018    aes_decrypt/key_exp/round_output[-1111110984]_i_62_n_1
    SLICE_X75Y130        LUT6 (Prop_lut6_I1_O)        0.326    19.344 r  aes_decrypt/key_exp/round_output[-1111111104]_i_18/O
                         net (fo=32, routed)          1.636    20.980    aes_decrypt/u_sub/shift_out[4]
    SLICE_X72Y134        LUT6 (Prop_lut6_I4_O)        0.124    21.104 r  aes_decrypt/u_sub/round_output[-1111111104]_i_11/O
                         net (fo=1, routed)           0.000    21.104    aes_decrypt/u_sub/round_output[-1111111104]_i_11_n_1
    SLICE_X72Y134        MUXF7 (Prop_muxf7_I1_O)      0.214    21.318 r  aes_decrypt/u_sub/round_output[-1111111104]_i_4/O
                         net (fo=1, routed)           0.000    21.318    aes_decrypt/u_sub/round_output[-1111111104]_i_4_n_1
    SLICE_X72Y134        MUXF8 (Prop_muxf8_I1_O)      0.088    21.406 r  aes_decrypt/u_sub/round_output[-1111111104]_i_1/O
                         net (fo=1, routed)           0.000    21.406    aes_decrypt/sub_out[7]
    SLICE_X72Y134        LDCE                                         r  aes_decrypt/round_output[-1111111104]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_decrypt/round_counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_decrypt/round_output[-1111111105]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.915ns  (logic 2.225ns (13.980%)  route 13.690ns (86.020%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.637    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.733 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.667     5.400    aes_decrypt/CLK
    SLICE_X93Y139        FDPE                                         r  aes_decrypt/round_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDPE (Prop_fdpe_C_Q)         0.419     5.819 r  aes_decrypt/round_counter_reg[1]/Q
                         net (fo=265, routed)         1.843     7.662    aes_decrypt/round_counter_reg[1]
    SLICE_X84Y141        LUT3 (Prop_lut3_I0_O)        0.323     7.985 r  aes_decrypt/round_output[-1111110984]_i_34/O
                         net (fo=128, routed)         5.200    13.186    aes_decrypt/key_exp/round_output[-1111110984]_i_22_1
    SLICE_X110Y129       LUT6 (Prop_lut6_I4_O)        0.328    13.514 r  aes_decrypt/key_exp/round_output[-1111111064]_i_15/O
                         net (fo=1, routed)           0.776    14.289    aes_decrypt/key_exp/round_keys[109]
    SLICE_X96Y130        LUT2 (Prop_lut2_I0_O)        0.124    14.413 r  aes_decrypt/key_exp/round_output[-1111111064]_i_6/O
                         net (fo=11, routed)          1.883    16.296    aes_decrypt/key_exp/add_out[109]
    SLICE_X78Y132        LUT4 (Prop_lut4_I3_O)        0.124    16.420 r  aes_decrypt/key_exp/round_output[-1111110984]_i_53/O
                         net (fo=7, routed)           1.477    17.897    aes_decrypt/key_exp/round_output[-1111110984]_i_53_n_1
    SLICE_X73Y130        LUT5 (Prop_lut5_I1_O)        0.118    18.015 r  aes_decrypt/key_exp/round_output[-1111110984]_i_62/O
                         net (fo=3, routed)           1.003    19.018    aes_decrypt/key_exp/round_output[-1111110984]_i_62_n_1
    SLICE_X75Y130        LUT6 (Prop_lut6_I1_O)        0.326    19.344 r  aes_decrypt/key_exp/round_output[-1111111104]_i_18/O
                         net (fo=32, routed)          1.508    20.852    aes_decrypt/u_sub/shift_out[4]
    SLICE_X74Y134        LUT6 (Prop_lut6_I3_O)        0.124    20.976 r  aes_decrypt/u_sub/round_output[-1111111105]_i_4/O
                         net (fo=1, routed)           0.000    20.976    aes_decrypt/u_sub/round_output[-1111111105]_i_4_n_1
    SLICE_X74Y134        MUXF7 (Prop_muxf7_I0_O)      0.241    21.217 r  aes_decrypt/u_sub/round_output[-1111111105]_i_2/O
                         net (fo=1, routed)           0.000    21.217    aes_decrypt/u_sub/round_output[-1111111105]_i_2_n_1
    SLICE_X74Y134        MUXF8 (Prop_muxf8_I0_O)      0.098    21.315 r  aes_decrypt/u_sub/round_output[-1111111105]_i_1/O
                         net (fo=1, routed)           0.000    21.315    aes_decrypt/sub_out[6]
    SLICE_X74Y134        LDCE                                         r  aes_decrypt/round_output[-1111111105]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_decrypt/round_counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_decrypt/round_output[-1111111070]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.871ns  (logic 2.235ns (14.082%)  route 13.636ns (85.918%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.637    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.733 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.667     5.400    aes_decrypt/CLK
    SLICE_X93Y139        FDPE                                         r  aes_decrypt/round_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDPE (Prop_fdpe_C_Q)         0.419     5.819 r  aes_decrypt/round_counter_reg[1]/Q
                         net (fo=265, routed)         1.843     7.662    aes_decrypt/round_counter_reg[1]
    SLICE_X84Y141        LUT3 (Prop_lut3_I0_O)        0.323     7.985 r  aes_decrypt/round_output[-1111110984]_i_34/O
                         net (fo=128, routed)         5.200    13.186    aes_decrypt/key_exp/round_output[-1111110984]_i_22_1
    SLICE_X110Y129       LUT6 (Prop_lut6_I4_O)        0.328    13.514 r  aes_decrypt/key_exp/round_output[-1111111064]_i_15/O
                         net (fo=1, routed)           0.776    14.289    aes_decrypt/key_exp/round_keys[109]
    SLICE_X96Y130        LUT2 (Prop_lut2_I0_O)        0.124    14.413 r  aes_decrypt/key_exp/round_output[-1111111064]_i_6/O
                         net (fo=11, routed)          1.883    16.296    aes_decrypt/key_exp/add_out[109]
    SLICE_X78Y132        LUT4 (Prop_lut4_I3_O)        0.124    16.420 r  aes_decrypt/key_exp/round_output[-1111110984]_i_53/O
                         net (fo=7, routed)           1.477    17.897    aes_decrypt/key_exp/round_output[-1111110984]_i_53_n_1
    SLICE_X73Y130        LUT5 (Prop_lut5_I1_O)        0.118    18.015 r  aes_decrypt/key_exp/round_output[-1111110984]_i_62/O
                         net (fo=3, routed)           1.244    19.259    aes_decrypt/key_exp/round_output[-1111110984]_i_62_n_1
    SLICE_X79Y130        LUT5 (Prop_lut5_I2_O)        0.326    19.585 r  aes_decrypt/key_exp/round_output[-1111111064]_i_22/O
                         net (fo=32, routed)          1.214    20.799    aes_decrypt/u_sub/shift_out[44]
    SLICE_X83Y129        LUT6 (Prop_lut6_I5_O)        0.124    20.923 r  aes_decrypt/u_sub/round_output[-1111111070]_i_5/O
                         net (fo=1, routed)           0.000    20.923    aes_decrypt/u_sub/round_output[-1111111070]_i_5_n_1
    SLICE_X83Y129        MUXF7 (Prop_muxf7_I1_O)      0.245    21.168 r  aes_decrypt/u_sub/round_output[-1111111070]_i_2/O
                         net (fo=1, routed)           0.000    21.168    aes_decrypt/u_sub/round_output[-1111111070]_i_2_n_1
    SLICE_X83Y129        MUXF8 (Prop_muxf8_I0_O)      0.104    21.272 r  aes_decrypt/u_sub/round_output[-1111111070]_i_1/O
                         net (fo=1, routed)           0.000    21.272    aes_decrypt/sub_out[41]
    SLICE_X83Y129        LDCE                                         r  aes_decrypt/round_output[-1111111070]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_decrypt/round_counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_decrypt/round_output[-1111111110]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.854ns  (logic 2.225ns (14.034%)  route 13.629ns (85.966%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.637    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.733 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.667     5.400    aes_decrypt/CLK
    SLICE_X93Y139        FDPE                                         r  aes_decrypt/round_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDPE (Prop_fdpe_C_Q)         0.419     5.819 r  aes_decrypt/round_counter_reg[1]/Q
                         net (fo=265, routed)         1.843     7.662    aes_decrypt/round_counter_reg[1]
    SLICE_X84Y141        LUT3 (Prop_lut3_I0_O)        0.323     7.985 r  aes_decrypt/round_output[-1111110984]_i_34/O
                         net (fo=128, routed)         5.200    13.186    aes_decrypt/key_exp/round_output[-1111110984]_i_22_1
    SLICE_X110Y129       LUT6 (Prop_lut6_I4_O)        0.328    13.514 r  aes_decrypt/key_exp/round_output[-1111111064]_i_15/O
                         net (fo=1, routed)           0.776    14.289    aes_decrypt/key_exp/round_keys[109]
    SLICE_X96Y130        LUT2 (Prop_lut2_I0_O)        0.124    14.413 r  aes_decrypt/key_exp/round_output[-1111111064]_i_6/O
                         net (fo=11, routed)          1.883    16.296    aes_decrypt/key_exp/add_out[109]
    SLICE_X78Y132        LUT4 (Prop_lut4_I3_O)        0.124    16.420 r  aes_decrypt/key_exp/round_output[-1111110984]_i_53/O
                         net (fo=7, routed)           1.477    17.897    aes_decrypt/key_exp/round_output[-1111110984]_i_53_n_1
    SLICE_X73Y130        LUT5 (Prop_lut5_I1_O)        0.118    18.015 r  aes_decrypt/key_exp/round_output[-1111110984]_i_62/O
                         net (fo=3, routed)           1.003    19.018    aes_decrypt/key_exp/round_output[-1111110984]_i_62_n_1
    SLICE_X75Y130        LUT6 (Prop_lut6_I1_O)        0.326    19.344 r  aes_decrypt/key_exp/round_output[-1111111104]_i_18/O
                         net (fo=32, routed)          1.447    20.791    aes_decrypt/u_sub/shift_out[4]
    SLICE_X72Y133        LUT6 (Prop_lut6_I5_O)        0.124    20.915 r  aes_decrypt/u_sub/round_output[-1111111110]_i_4/O
                         net (fo=1, routed)           0.000    20.915    aes_decrypt/u_sub/round_output[-1111111110]_i_4_n_1
    SLICE_X72Y133        MUXF7 (Prop_muxf7_I0_O)      0.241    21.156 r  aes_decrypt/u_sub/round_output[-1111111110]_i_2/O
                         net (fo=1, routed)           0.000    21.156    aes_decrypt/u_sub/round_output[-1111111110]_i_2_n_1
    SLICE_X72Y133        MUXF8 (Prop_muxf8_I0_O)      0.098    21.254 r  aes_decrypt/u_sub/round_output[-1111111110]_i_1/O
                         net (fo=1, routed)           0.000    21.254    aes_decrypt/sub_out[1]
    SLICE_X72Y133        LDCE                                         r  aes_decrypt/round_output[-1111111110]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_decrypt/round_counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_decrypt/round_output[-1111111067]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.853ns  (logic 2.197ns (13.859%)  route 13.656ns (86.141%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.637    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.733 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.667     5.400    aes_decrypt/CLK
    SLICE_X93Y139        FDPE                                         r  aes_decrypt/round_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDPE (Prop_fdpe_C_Q)         0.419     5.819 r  aes_decrypt/round_counter_reg[1]/Q
                         net (fo=265, routed)         1.843     7.662    aes_decrypt/round_counter_reg[1]
    SLICE_X84Y141        LUT3 (Prop_lut3_I0_O)        0.323     7.985 r  aes_decrypt/round_output[-1111110984]_i_34/O
                         net (fo=128, routed)         5.200    13.186    aes_decrypt/key_exp/round_output[-1111110984]_i_22_1
    SLICE_X110Y129       LUT6 (Prop_lut6_I4_O)        0.328    13.514 r  aes_decrypt/key_exp/round_output[-1111111064]_i_15/O
                         net (fo=1, routed)           0.776    14.289    aes_decrypt/key_exp/round_keys[109]
    SLICE_X96Y130        LUT2 (Prop_lut2_I0_O)        0.124    14.413 r  aes_decrypt/key_exp/round_output[-1111111064]_i_6/O
                         net (fo=11, routed)          1.883    16.296    aes_decrypt/key_exp/add_out[109]
    SLICE_X78Y132        LUT4 (Prop_lut4_I3_O)        0.124    16.420 r  aes_decrypt/key_exp/round_output[-1111110984]_i_53/O
                         net (fo=7, routed)           1.477    17.897    aes_decrypt/key_exp/round_output[-1111110984]_i_53_n_1
    SLICE_X73Y130        LUT5 (Prop_lut5_I1_O)        0.118    18.015 r  aes_decrypt/key_exp/round_output[-1111110984]_i_62/O
                         net (fo=3, routed)           1.244    19.259    aes_decrypt/key_exp/round_output[-1111110984]_i_62_n_1
    SLICE_X79Y130        LUT5 (Prop_lut5_I2_O)        0.326    19.585 r  aes_decrypt/key_exp/round_output[-1111111064]_i_22/O
                         net (fo=32, routed)          1.233    20.818    aes_decrypt/u_sub/shift_out[44]
    SLICE_X81Y131        LUT6 (Prop_lut6_I3_O)        0.124    20.942 r  aes_decrypt/u_sub/round_output[-1111111067]_i_7/O
                         net (fo=1, routed)           0.000    20.942    aes_decrypt/u_sub/round_output[-1111111067]_i_7_n_1
    SLICE_X81Y131        MUXF7 (Prop_muxf7_I1_O)      0.217    21.159 r  aes_decrypt/u_sub/round_output[-1111111067]_i_3/O
                         net (fo=1, routed)           0.000    21.159    aes_decrypt/u_sub/round_output[-1111111067]_i_3_n_1
    SLICE_X81Y131        MUXF8 (Prop_muxf8_I1_O)      0.094    21.253 r  aes_decrypt/u_sub/round_output[-1111111067]_i_1/O
                         net (fo=1, routed)           0.000    21.253    aes_decrypt/sub_out[44]
    SLICE_X81Y131        LDCE                                         r  aes_decrypt/round_output[-1111111067]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_decrypt/round_counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_decrypt/round_output[-1111111069]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.825ns  (logic 2.192ns (13.852%)  route 13.633ns (86.148%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.637    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.733 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.667     5.400    aes_decrypt/CLK
    SLICE_X93Y139        FDPE                                         r  aes_decrypt/round_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDPE (Prop_fdpe_C_Q)         0.419     5.819 r  aes_decrypt/round_counter_reg[1]/Q
                         net (fo=265, routed)         1.843     7.662    aes_decrypt/round_counter_reg[1]
    SLICE_X84Y141        LUT3 (Prop_lut3_I0_O)        0.323     7.985 r  aes_decrypt/round_output[-1111110984]_i_34/O
                         net (fo=128, routed)         5.200    13.186    aes_decrypt/key_exp/round_output[-1111110984]_i_22_1
    SLICE_X110Y129       LUT6 (Prop_lut6_I4_O)        0.328    13.514 r  aes_decrypt/key_exp/round_output[-1111111064]_i_15/O
                         net (fo=1, routed)           0.776    14.289    aes_decrypt/key_exp/round_keys[109]
    SLICE_X96Y130        LUT2 (Prop_lut2_I0_O)        0.124    14.413 r  aes_decrypt/key_exp/round_output[-1111111064]_i_6/O
                         net (fo=11, routed)          1.883    16.296    aes_decrypt/key_exp/add_out[109]
    SLICE_X78Y132        LUT4 (Prop_lut4_I3_O)        0.124    16.420 r  aes_decrypt/key_exp/round_output[-1111110984]_i_53/O
                         net (fo=7, routed)           1.477    17.897    aes_decrypt/key_exp/round_output[-1111110984]_i_53_n_1
    SLICE_X73Y130        LUT5 (Prop_lut5_I1_O)        0.118    18.015 r  aes_decrypt/key_exp/round_output[-1111110984]_i_62/O
                         net (fo=3, routed)           1.244    19.259    aes_decrypt/key_exp/round_output[-1111110984]_i_62_n_1
    SLICE_X79Y130        LUT5 (Prop_lut5_I2_O)        0.326    19.585 r  aes_decrypt/key_exp/round_output[-1111111064]_i_22/O
                         net (fo=32, routed)          1.210    20.795    aes_decrypt/u_sub/shift_out[44]
    SLICE_X83Y132        LUT6 (Prop_lut6_I4_O)        0.124    20.919 r  aes_decrypt/u_sub/round_output[-1111111069]_i_6/O
                         net (fo=1, routed)           0.000    20.919    aes_decrypt/u_sub/round_output[-1111111069]_i_6_n_1
    SLICE_X83Y132        MUXF7 (Prop_muxf7_I0_O)      0.212    21.131 r  aes_decrypt/u_sub/round_output[-1111111069]_i_3/O
                         net (fo=1, routed)           0.000    21.131    aes_decrypt/u_sub/round_output[-1111111069]_i_3_n_1
    SLICE_X83Y132        MUXF8 (Prop_muxf8_I1_O)      0.094    21.225 r  aes_decrypt/u_sub/round_output[-1111111069]_i_1/O
                         net (fo=1, routed)           0.000    21.225    aes_decrypt/sub_out[42]
    SLICE_X83Y132        LDCE                                         r  aes_decrypt/round_output[-1111111069]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_decrypt/round_counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_decrypt/round_output[-1111111106]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.747ns  (logic 2.225ns (14.129%)  route 13.522ns (85.871%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.637    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.733 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.667     5.400    aes_decrypt/CLK
    SLICE_X93Y139        FDPE                                         r  aes_decrypt/round_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDPE (Prop_fdpe_C_Q)         0.419     5.819 r  aes_decrypt/round_counter_reg[1]/Q
                         net (fo=265, routed)         1.843     7.662    aes_decrypt/round_counter_reg[1]
    SLICE_X84Y141        LUT3 (Prop_lut3_I0_O)        0.323     7.985 r  aes_decrypt/round_output[-1111110984]_i_34/O
                         net (fo=128, routed)         5.200    13.186    aes_decrypt/key_exp/round_output[-1111110984]_i_22_1
    SLICE_X110Y129       LUT6 (Prop_lut6_I4_O)        0.328    13.514 r  aes_decrypt/key_exp/round_output[-1111111064]_i_15/O
                         net (fo=1, routed)           0.776    14.289    aes_decrypt/key_exp/round_keys[109]
    SLICE_X96Y130        LUT2 (Prop_lut2_I0_O)        0.124    14.413 r  aes_decrypt/key_exp/round_output[-1111111064]_i_6/O
                         net (fo=11, routed)          1.883    16.296    aes_decrypt/key_exp/add_out[109]
    SLICE_X78Y132        LUT4 (Prop_lut4_I3_O)        0.124    16.420 r  aes_decrypt/key_exp/round_output[-1111110984]_i_53/O
                         net (fo=7, routed)           1.477    17.897    aes_decrypt/key_exp/round_output[-1111110984]_i_53_n_1
    SLICE_X73Y130        LUT5 (Prop_lut5_I1_O)        0.118    18.015 r  aes_decrypt/key_exp/round_output[-1111110984]_i_62/O
                         net (fo=3, routed)           1.003    19.018    aes_decrypt/key_exp/round_output[-1111110984]_i_62_n_1
    SLICE_X75Y130        LUT6 (Prop_lut6_I1_O)        0.326    19.344 r  aes_decrypt/key_exp/round_output[-1111111104]_i_18/O
                         net (fo=32, routed)          1.340    20.684    aes_decrypt/u_sub/shift_out[4]
    SLICE_X74Y133        LUT6 (Prop_lut6_I5_O)        0.124    20.808 r  aes_decrypt/u_sub/round_output[-1111111106]_i_4/O
                         net (fo=1, routed)           0.000    20.808    aes_decrypt/u_sub/round_output[-1111111106]_i_4_n_1
    SLICE_X74Y133        MUXF7 (Prop_muxf7_I0_O)      0.241    21.049 r  aes_decrypt/u_sub/round_output[-1111111106]_i_2/O
                         net (fo=1, routed)           0.000    21.049    aes_decrypt/u_sub/round_output[-1111111106]_i_2_n_1
    SLICE_X74Y133        MUXF8 (Prop_muxf8_I0_O)      0.098    21.147 r  aes_decrypt/u_sub/round_output[-1111111106]_i_1/O
                         net (fo=1, routed)           0.000    21.147    aes_decrypt/sub_out[5]
    SLICE_X74Y133        LDCE                                         r  aes_decrypt/round_output[-1111111106]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_decrypt/round_counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_decrypt/round_output[-1111111108]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.734ns  (logic 2.235ns (14.205%)  route 13.499ns (85.795%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.637    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.733 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.667     5.400    aes_decrypt/CLK
    SLICE_X93Y139        FDPE                                         r  aes_decrypt/round_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDPE (Prop_fdpe_C_Q)         0.419     5.819 r  aes_decrypt/round_counter_reg[1]/Q
                         net (fo=265, routed)         1.843     7.662    aes_decrypt/round_counter_reg[1]
    SLICE_X84Y141        LUT3 (Prop_lut3_I0_O)        0.323     7.985 r  aes_decrypt/round_output[-1111110984]_i_34/O
                         net (fo=128, routed)         5.200    13.186    aes_decrypt/key_exp/round_output[-1111110984]_i_22_1
    SLICE_X110Y129       LUT6 (Prop_lut6_I4_O)        0.328    13.514 r  aes_decrypt/key_exp/round_output[-1111111064]_i_15/O
                         net (fo=1, routed)           0.776    14.289    aes_decrypt/key_exp/round_keys[109]
    SLICE_X96Y130        LUT2 (Prop_lut2_I0_O)        0.124    14.413 r  aes_decrypt/key_exp/round_output[-1111111064]_i_6/O
                         net (fo=11, routed)          1.883    16.296    aes_decrypt/key_exp/add_out[109]
    SLICE_X78Y132        LUT4 (Prop_lut4_I3_O)        0.124    16.420 r  aes_decrypt/key_exp/round_output[-1111110984]_i_53/O
                         net (fo=7, routed)           1.477    17.897    aes_decrypt/key_exp/round_output[-1111110984]_i_53_n_1
    SLICE_X73Y130        LUT5 (Prop_lut5_I1_O)        0.118    18.015 r  aes_decrypt/key_exp/round_output[-1111110984]_i_62/O
                         net (fo=3, routed)           1.003    19.018    aes_decrypt/key_exp/round_output[-1111110984]_i_62_n_1
    SLICE_X75Y130        LUT6 (Prop_lut6_I1_O)        0.326    19.344 r  aes_decrypt/key_exp/round_output[-1111111104]_i_18/O
                         net (fo=32, routed)          1.317    20.661    aes_decrypt/u_sub/shift_out[4]
    SLICE_X75Y133        LUT6 (Prop_lut6_I2_O)        0.124    20.785 r  aes_decrypt/u_sub/round_output[-1111111108]_i_5/O
                         net (fo=1, routed)           0.000    20.785    aes_decrypt/u_sub/round_output[-1111111108]_i_5_n_1
    SLICE_X75Y133        MUXF7 (Prop_muxf7_I1_O)      0.245    21.030 r  aes_decrypt/u_sub/round_output[-1111111108]_i_2/O
                         net (fo=1, routed)           0.000    21.030    aes_decrypt/u_sub/round_output[-1111111108]_i_2_n_1
    SLICE_X75Y133        MUXF8 (Prop_muxf8_I0_O)      0.104    21.134 r  aes_decrypt/u_sub/round_output[-1111111108]_i_1/O
                         net (fo=1, routed)           0.000    21.134    aes_decrypt/sub_out[3]
    SLICE_X75Y133        LDCE                                         r  aes_decrypt/round_output[-1111111108]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_decrypt/round_counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_decrypt/round_output[-1111111066]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.712ns  (logic 2.235ns (14.225%)  route 13.477ns (85.775%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.637    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.733 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.667     5.400    aes_decrypt/CLK
    SLICE_X93Y139        FDPE                                         r  aes_decrypt/round_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDPE (Prop_fdpe_C_Q)         0.419     5.819 r  aes_decrypt/round_counter_reg[1]/Q
                         net (fo=265, routed)         1.843     7.662    aes_decrypt/round_counter_reg[1]
    SLICE_X84Y141        LUT3 (Prop_lut3_I0_O)        0.323     7.985 r  aes_decrypt/round_output[-1111110984]_i_34/O
                         net (fo=128, routed)         5.200    13.186    aes_decrypt/key_exp/round_output[-1111110984]_i_22_1
    SLICE_X110Y129       LUT6 (Prop_lut6_I4_O)        0.328    13.514 r  aes_decrypt/key_exp/round_output[-1111111064]_i_15/O
                         net (fo=1, routed)           0.776    14.289    aes_decrypt/key_exp/round_keys[109]
    SLICE_X96Y130        LUT2 (Prop_lut2_I0_O)        0.124    14.413 r  aes_decrypt/key_exp/round_output[-1111111064]_i_6/O
                         net (fo=11, routed)          1.883    16.296    aes_decrypt/key_exp/add_out[109]
    SLICE_X78Y132        LUT4 (Prop_lut4_I3_O)        0.124    16.420 r  aes_decrypt/key_exp/round_output[-1111110984]_i_53/O
                         net (fo=7, routed)           1.477    17.897    aes_decrypt/key_exp/round_output[-1111110984]_i_53_n_1
    SLICE_X73Y130        LUT5 (Prop_lut5_I1_O)        0.118    18.015 r  aes_decrypt/key_exp/round_output[-1111110984]_i_62/O
                         net (fo=3, routed)           1.244    19.259    aes_decrypt/key_exp/round_output[-1111110984]_i_62_n_1
    SLICE_X79Y130        LUT5 (Prop_lut5_I2_O)        0.326    19.585 r  aes_decrypt/key_exp/round_output[-1111111064]_i_22/O
                         net (fo=32, routed)          1.054    20.639    aes_decrypt/u_sub/shift_out[44]
    SLICE_X82Y131        LUT6 (Prop_lut6_I3_O)        0.124    20.763 r  aes_decrypt/u_sub/round_output[-1111111066]_i_5/O
                         net (fo=1, routed)           0.000    20.763    aes_decrypt/u_sub/round_output[-1111111066]_i_5_n_1
    SLICE_X82Y131        MUXF7 (Prop_muxf7_I1_O)      0.245    21.008 r  aes_decrypt/u_sub/round_output[-1111111066]_i_2/O
                         net (fo=1, routed)           0.000    21.008    aes_decrypt/u_sub/round_output[-1111111066]_i_2_n_1
    SLICE_X82Y131        MUXF8 (Prop_muxf8_I0_O)      0.104    21.112 r  aes_decrypt/u_sub/round_output[-1111111066]_i_1/O
                         net (fo=1, routed)           0.000    21.112    aes_decrypt/sub_out[45]
    SLICE_X82Y131        LDCE                                         r  aes_decrypt/round_output[-1111111066]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aes_decrypt/round_counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aes_decrypt/round_output[-1111111064]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.663ns  (logic 2.235ns (14.269%)  route 13.428ns (85.731%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.637    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.733 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.667     5.400    aes_decrypt/CLK
    SLICE_X93Y139        FDPE                                         r  aes_decrypt/round_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y139        FDPE (Prop_fdpe_C_Q)         0.419     5.819 r  aes_decrypt/round_counter_reg[1]/Q
                         net (fo=265, routed)         1.843     7.662    aes_decrypt/round_counter_reg[1]
    SLICE_X84Y141        LUT3 (Prop_lut3_I0_O)        0.323     7.985 r  aes_decrypt/round_output[-1111110984]_i_34/O
                         net (fo=128, routed)         5.200    13.186    aes_decrypt/key_exp/round_output[-1111110984]_i_22_1
    SLICE_X110Y129       LUT6 (Prop_lut6_I4_O)        0.328    13.514 r  aes_decrypt/key_exp/round_output[-1111111064]_i_15/O
                         net (fo=1, routed)           0.776    14.289    aes_decrypt/key_exp/round_keys[109]
    SLICE_X96Y130        LUT2 (Prop_lut2_I0_O)        0.124    14.413 r  aes_decrypt/key_exp/round_output[-1111111064]_i_6/O
                         net (fo=11, routed)          1.883    16.296    aes_decrypt/key_exp/add_out[109]
    SLICE_X78Y132        LUT4 (Prop_lut4_I3_O)        0.124    16.420 r  aes_decrypt/key_exp/round_output[-1111110984]_i_53/O
                         net (fo=7, routed)           1.477    17.897    aes_decrypt/key_exp/round_output[-1111110984]_i_53_n_1
    SLICE_X73Y130        LUT5 (Prop_lut5_I1_O)        0.118    18.015 r  aes_decrypt/key_exp/round_output[-1111110984]_i_62/O
                         net (fo=3, routed)           1.244    19.259    aes_decrypt/key_exp/round_output[-1111110984]_i_62_n_1
    SLICE_X79Y130        LUT5 (Prop_lut5_I2_O)        0.326    19.585 r  aes_decrypt/key_exp/round_output[-1111111064]_i_22/O
                         net (fo=32, routed)          1.005    20.590    aes_decrypt/u_sub/shift_out[44]
    SLICE_X81Y132        LUT6 (Prop_lut6_I5_O)        0.124    20.714 r  aes_decrypt/u_sub/round_output[-1111111064]_i_11/O
                         net (fo=1, routed)           0.000    20.714    aes_decrypt/u_sub/round_output[-1111111064]_i_11_n_1
    SLICE_X81Y132        MUXF7 (Prop_muxf7_I1_O)      0.245    20.959 r  aes_decrypt/u_sub/round_output[-1111111064]_i_3/O
                         net (fo=1, routed)           0.000    20.959    aes_decrypt/u_sub/round_output[-1111111064]_i_3_n_1
    SLICE_X81Y132        MUXF8 (Prop_muxf8_I0_O)      0.104    21.063 r  aes_decrypt/u_sub/round_output[-1111111064]_i_1/O
                         net (fo=1, routed)           0.000    21.063    aes_decrypt/sub_out[47]
    SLICE_X81Y132        LDCE                                         r  aes_decrypt/round_output[-1111111064]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_output_handler/uart_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/shift_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.186ns (64.740%)  route 0.101ns (35.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.574     1.566    uart_output_handler/CLK
    SLICE_X69Y135        FDCE                                         r  uart_output_handler/uart_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDCE (Prop_fdce_C_Q)         0.141     1.707 r  uart_output_handler/uart_data_reg[3]/Q
                         net (fo=2, routed)           0.101     1.809    uart_transmitter/Q[3]
    SLICE_X68Y135        LUT3 (Prop_lut3_I2_O)        0.045     1.854 r  uart_transmitter/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.854    uart_transmitter/shift_reg[3]
    SLICE_X68Y135        FDRE                                         r  uart_transmitter/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_output_handler/uart_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/shift_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.323%)  route 0.150ns (44.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.574     1.566    uart_output_handler/CLK
    SLICE_X69Y135        FDCE                                         r  uart_output_handler/uart_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDCE (Prop_fdce_C_Q)         0.141     1.707 r  uart_output_handler/uart_data_reg[1]/Q
                         net (fo=2, routed)           0.150     1.857    uart_transmitter/Q[1]
    SLICE_X68Y135        LUT3 (Prop_lut3_I2_O)        0.045     1.902 r  uart_transmitter/shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.902    uart_transmitter/shift_reg[1]
    SLICE_X68Y135        FDRE                                         r  uart_transmitter/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_output_handler/uart_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.020%)  route 0.158ns (45.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.575     1.567    uart_output_handler/CLK
    SLICE_X69Y137        FDCE                                         r  uart_output_handler/uart_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y137        FDCE (Prop_fdce_C_Q)         0.141     1.708 r  uart_output_handler/uart_valid_reg/Q
                         net (fo=3, routed)           0.158     1.867    uart_transmitter/uart_tx_start
    SLICE_X69Y138        LUT6 (Prop_lut6_I0_O)        0.045     1.912 r  uart_transmitter/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.912    uart_transmitter/FSM_sequential_state[0]_i_1__0_n_1
    SLICE_X69Y138        FDRE                                         r  uart_transmitter/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_output_handler/uart_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/shift_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.189ns (54.591%)  route 0.157ns (45.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.574     1.566    uart_output_handler/CLK
    SLICE_X69Y135        FDCE                                         r  uart_output_handler/uart_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDCE (Prop_fdce_C_Q)         0.141     1.707 r  uart_output_handler/uart_data_reg[2]/Q
                         net (fo=2, routed)           0.157     1.864    uart_transmitter/Q[2]
    SLICE_X68Y135        LUT3 (Prop_lut3_I2_O)        0.048     1.912 r  uart_transmitter/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.912    uart_transmitter/shift_reg[2]
    SLICE_X68Y135        FDRE                                         r  uart_transmitter/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_output_handler/uart_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/shift_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.226ns (59.097%)  route 0.156ns (40.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.574     1.566    uart_output_handler/CLK
    SLICE_X69Y135        FDCE                                         r  uart_output_handler/uart_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDCE (Prop_fdce_C_Q)         0.128     1.694 r  uart_output_handler/uart_data_reg[5]/Q
                         net (fo=2, routed)           0.156     1.851    uart_transmitter/Q[5]
    SLICE_X68Y135        LUT3 (Prop_lut3_I2_O)        0.098     1.949 r  uart_transmitter/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.949    uart_transmitter/shift_reg[5]
    SLICE_X68Y135        FDRE                                         r  uart_transmitter/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_output_handler/uart_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/shift_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.226ns (49.977%)  route 0.226ns (50.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.574     1.566    uart_output_handler/CLK
    SLICE_X69Y135        FDCE                                         r  uart_output_handler/uart_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDCE (Prop_fdce_C_Q)         0.128     1.694 r  uart_output_handler/uart_data_reg[7]/Q
                         net (fo=2, routed)           0.226     1.920    uart_output_handler/data[7]
    SLICE_X68Y135        LUT2 (Prop_lut2_I0_O)        0.098     2.018 r  uart_output_handler/shift_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     2.018    uart_transmitter/D[0]
    SLICE_X68Y135        FDRE                                         r  uart_transmitter/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_output_handler/uart_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/shift_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.227ns (48.759%)  route 0.239ns (51.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.574     1.566    uart_output_handler/CLK
    SLICE_X69Y135        FDCE                                         r  uart_output_handler/uart_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDCE (Prop_fdce_C_Q)         0.128     1.694 r  uart_output_handler/uart_data_reg[4]/Q
                         net (fo=2, routed)           0.239     1.933    uart_transmitter/Q[4]
    SLICE_X68Y135        LUT3 (Prop_lut3_I2_O)        0.099     2.032 r  uart_transmitter/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.032    uart_transmitter/shift_reg[4]
    SLICE_X68Y135        FDRE                                         r  uart_transmitter/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_output_handler/uart_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/tx_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.186ns (39.967%)  route 0.279ns (60.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.575     1.567    uart_output_handler/CLK
    SLICE_X69Y137        FDCE                                         r  uart_output_handler/uart_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y137        FDCE (Prop_fdce_C_Q)         0.141     1.708 r  uart_output_handler/uart_valid_reg/Q
                         net (fo=3, routed)           0.168     1.877    uart_transmitter/uart_tx_start
    SLICE_X69Y137        LUT4 (Prop_lut4_I3_O)        0.045     1.922 r  uart_transmitter/tx_i_1/O
                         net (fo=1, routed)           0.111     2.033    uart_transmitter/tx_i_1_n_1
    SLICE_X69Y136        FDRE                                         r  uart_transmitter/tx_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_output_handler/uart_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.227ns (43.410%)  route 0.296ns (56.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.574     1.566    uart_output_handler/CLK
    SLICE_X69Y135        FDCE                                         r  uart_output_handler/uart_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDCE (Prop_fdce_C_Q)         0.128     1.694 r  uart_output_handler/uart_data_reg[6]/Q
                         net (fo=2, routed)           0.296     1.990    uart_transmitter/Q[6]
    SLICE_X68Y135        LUT3 (Prop_lut3_I2_O)        0.099     2.089 r  uart_transmitter/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.089    uart_transmitter/shift_reg[6]
    SLICE_X68Y135        FDRE                                         r  uart_transmitter/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_output_handler/uart_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/shift_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.185ns (32.669%)  route 0.381ns (67.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.574     1.566    uart_output_handler/CLK
    SLICE_X69Y135        FDCE                                         r  uart_output_handler/uart_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDCE (Prop_fdce_C_Q)         0.141     1.707 r  uart_output_handler/uart_data_reg[0]/Q
                         net (fo=2, routed)           0.381     2.089    uart_transmitter/Q[0]
    SLICE_X68Y136        LUT3 (Prop_lut3_I2_O)        0.044     2.133 r  uart_transmitter/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.133    uart_transmitter/shift_reg[0]
    SLICE_X68Y136        FDRE                                         r  uart_transmitter/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          5076 Endpoints
Min Delay          5076 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            aes_decrypt/key_exp/round6_key_reg[69]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.332ns  (logic 1.449ns (6.211%)  route 21.883ns (93.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W24                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  reset_IBUF_inst/O
                         net (fo=4268, routed)       21.883    23.332    aes_decrypt/key_exp/AR[0]
    SLICE_X114Y136       FDCE                                         f  aes_decrypt/key_exp/round6_key_reg[69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.456    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.547 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.561     5.109    aes_decrypt/key_exp/CLK
    SLICE_X114Y136       FDCE                                         r  aes_decrypt/key_exp/round6_key_reg[69]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            aes_decrypt/key_exp/round6_key_reg[45]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.194ns  (logic 1.449ns (6.248%)  route 21.745ns (93.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W24                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  reset_IBUF_inst/O
                         net (fo=4268, routed)       21.745    23.194    aes_decrypt/key_exp/AR[0]
    SLICE_X114Y135       FDCE                                         f  aes_decrypt/key_exp/round6_key_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.456    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.547 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.561     5.109    aes_decrypt/key_exp/CLK
    SLICE_X114Y135       FDCE                                         r  aes_decrypt/key_exp/round6_key_reg[45]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            aes_decrypt/key_exp/round4_key_reg[45]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.046ns  (logic 1.449ns (6.288%)  route 21.596ns (93.712%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W24                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  reset_IBUF_inst/O
                         net (fo=4268, routed)       21.596    23.046    aes_decrypt/key_exp/AR[0]
    SLICE_X114Y134       FDCE                                         f  aes_decrypt/key_exp/round4_key_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.456    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.547 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.560     5.108    aes_decrypt/key_exp/CLK
    SLICE_X114Y134       FDCE                                         r  aes_decrypt/key_exp/round4_key_reg[45]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            aes_decrypt/key_exp/round1_key_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.761ns  (logic 1.449ns (6.367%)  route 21.311ns (93.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W24                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  reset_IBUF_inst/O
                         net (fo=4268, routed)       21.311    22.761    aes_decrypt/key_exp/AR[0]
    SLICE_X110Y134       FDCE                                         f  aes_decrypt/key_exp/round1_key_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.456    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.547 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.558     5.106    aes_decrypt/key_exp/CLK
    SLICE_X110Y134       FDCE                                         r  aes_decrypt/key_exp/round1_key_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            aes_decrypt/key_exp/round7_key_reg[126]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.758ns  (logic 1.449ns (6.368%)  route 21.309ns (93.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W24                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  reset_IBUF_inst/O
                         net (fo=4268, routed)       21.309    22.758    aes_decrypt/key_exp/AR[0]
    SLICE_X65Y133        FDCE                                         f  aes_decrypt/key_exp/round7_key_reg[126]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.456    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.547 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.537     5.085    aes_decrypt/key_exp/CLK
    SLICE_X65Y133        FDCE                                         r  aes_decrypt/key_exp/round7_key_reg[126]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            aes_decrypt/key_exp/round7_key_reg[96]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.758ns  (logic 1.449ns (6.368%)  route 21.309ns (93.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W24                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  reset_IBUF_inst/O
                         net (fo=4268, routed)       21.309    22.758    aes_decrypt/key_exp/AR[0]
    SLICE_X65Y133        FDCE                                         f  aes_decrypt/key_exp/round7_key_reg[96]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.456    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.547 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.537     5.085    aes_decrypt/key_exp/CLK
    SLICE_X65Y133        FDCE                                         r  aes_decrypt/key_exp/round7_key_reg[96]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            aes_decrypt/key_exp/round7_key_reg[97]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.758ns  (logic 1.449ns (6.368%)  route 21.309ns (93.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W24                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  reset_IBUF_inst/O
                         net (fo=4268, routed)       21.309    22.758    aes_decrypt/key_exp/AR[0]
    SLICE_X65Y133        FDCE                                         f  aes_decrypt/key_exp/round7_key_reg[97]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.456    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.547 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.537     5.085    aes_decrypt/key_exp/CLK
    SLICE_X65Y133        FDCE                                         r  aes_decrypt/key_exp/round7_key_reg[97]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            aes_decrypt/key_exp/round9_key_reg[126]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.758ns  (logic 1.449ns (6.368%)  route 21.309ns (93.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W24                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  reset_IBUF_inst/O
                         net (fo=4268, routed)       21.309    22.758    aes_decrypt/key_exp/AR[0]
    SLICE_X64Y133        FDCE                                         f  aes_decrypt/key_exp/round9_key_reg[126]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.456    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.547 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.537     5.085    aes_decrypt/key_exp/CLK
    SLICE_X64Y133        FDCE                                         r  aes_decrypt/key_exp/round9_key_reg[126]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            aes_decrypt/key_exp/round9_key_reg[127]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.758ns  (logic 1.449ns (6.368%)  route 21.309ns (93.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W24                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  reset_IBUF_inst/O
                         net (fo=4268, routed)       21.309    22.758    aes_decrypt/key_exp/AR[0]
    SLICE_X64Y133        FDCE                                         f  aes_decrypt/key_exp/round9_key_reg[127]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.456    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.547 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.537     5.085    aes_decrypt/key_exp/CLK
    SLICE_X64Y133        FDCE                                         r  aes_decrypt/key_exp/round9_key_reg[127]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            aes_decrypt/key_exp/round9_key_reg[96]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.758ns  (logic 1.449ns (6.368%)  route 21.309ns (93.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W24                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W24                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  reset_IBUF_inst/O
                         net (fo=4268, routed)       21.309    22.758    aes_decrypt/key_exp/AR[0]
    SLICE_X64Y133        FDCE                                         f  aes_decrypt/key_exp/round9_key_reg[96]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.456    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.547 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        1.537     5.085    aes_decrypt/key_exp/CLK
    SLICE_X64Y133        FDCE                                         r  aes_decrypt/key_exp/round9_key_reg[96]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aes_decrypt/round_output[-1111111022]/G
                            (positive level-sensitive latch)
  Destination:            aes_decrypt/current_state_reg[89]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.203ns (75.962%)  route 0.064ns (24.038%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        LDCE                         0.000     0.000 r  aes_decrypt/round_output[-1111111022]/G
    SLICE_X85Y133        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  aes_decrypt/round_output[-1111111022]/Q
                         net (fo=2, routed)           0.064     0.222    aes_encrypt/current_state_reg[127]_1[89]
    SLICE_X84Y133        LUT4 (Prop_lut4_I3_O)        0.045     0.267 r  aes_encrypt/current_state[89]_i_1__0/O
                         net (fo=1, routed)           0.000     0.267    aes_decrypt/current_state_reg[127]_0[89]
    SLICE_X84Y133        FDCE                                         r  aes_decrypt/current_state_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.829     2.070    aes_decrypt/CLK
    SLICE_X84Y133        FDCE                                         r  aes_decrypt/current_state_reg[89]/C

Slack:                    inf
  Source:                 aes_decrypt/round_output[-1111111110]/G
                            (positive level-sensitive latch)
  Destination:            aes_decrypt/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.223ns (78.455%)  route 0.061ns (21.545%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        LDCE                         0.000     0.000 r  aes_decrypt/round_output[-1111111110]/G
    SLICE_X72Y133        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  aes_decrypt/round_output[-1111111110]/Q
                         net (fo=2, routed)           0.061     0.239    aes_encrypt/current_state_reg[127]_1[1]
    SLICE_X73Y133        LUT4 (Prop_lut4_I3_O)        0.045     0.284 r  aes_encrypt/current_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.284    aes_decrypt/current_state_reg[127]_0[1]
    SLICE_X73Y133        FDCE                                         r  aes_decrypt/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.841     2.082    aes_decrypt/CLK
    SLICE_X73Y133        FDCE                                         r  aes_decrypt/current_state_reg[1]/C

Slack:                    inf
  Source:                 uart_receiver/rx_msg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_input_handler/key_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.032%)  route 0.165ns (53.968%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y113        FDRE                         0.000     0.000 r  uart_receiver/rx_msg_reg[0]/C
    SLICE_X81Y113        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_receiver/rx_msg_reg[0]/Q
                         net (fo=2, routed)           0.165     0.306    uart_input_handler/key_buffer_reg[7]_0[0]
    SLICE_X79Y115        FDCE                                         r  uart_input_handler/key_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.831     2.072    uart_input_handler/CLK
    SLICE_X79Y115        FDCE                                         r  uart_input_handler/key_buffer_reg[0]/C

Slack:                    inf
  Source:                 aes_decrypt/round_output[-1111111100]/G
                            (positive level-sensitive latch)
  Destination:            aes_decrypt/plaintext_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.203ns (64.952%)  route 0.110ns (35.048%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        LDCE                         0.000     0.000 r  aes_decrypt/round_output[-1111111100]/G
    SLICE_X87Y138        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  aes_decrypt/round_output[-1111111100]/Q
                         net (fo=2, routed)           0.110     0.268    aes_decrypt/key_exp/plaintext_reg[127][11]
    SLICE_X84Y137        LUT2 (Prop_lut2_I1_O)        0.045     0.313 r  aes_decrypt/key_exp/plaintext[11]_i_1/O
                         net (fo=1, routed)           0.000     0.313    aes_decrypt/key_exp_n_189
    SLICE_X84Y137        FDCE                                         r  aes_decrypt/plaintext_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.832     2.073    aes_decrypt/CLK
    SLICE_X84Y137        FDCE                                         r  aes_decrypt/plaintext_reg[11]/C

Slack:                    inf
  Source:                 aes_decrypt/round_output[-1111111012]/G
                            (positive level-sensitive latch)
  Destination:            aes_decrypt/current_state_reg[99]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.203ns (63.775%)  route 0.115ns (36.225%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y133        LDCE                         0.000     0.000 r  aes_decrypt/round_output[-1111111012]/G
    SLICE_X91Y133        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  aes_decrypt/round_output[-1111111012]/Q
                         net (fo=2, routed)           0.115     0.273    aes_encrypt/current_state_reg[127]_1[99]
    SLICE_X91Y132        LUT4 (Prop_lut4_I3_O)        0.045     0.318 r  aes_encrypt/current_state[99]_i_1__0/O
                         net (fo=1, routed)           0.000     0.318    aes_decrypt/current_state_reg[127]_0[99]
    SLICE_X91Y132        FDCE                                         r  aes_decrypt/current_state_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.839     2.080    aes_decrypt/CLK
    SLICE_X91Y132        FDCE                                         r  aes_decrypt/current_state_reg[99]/C

Slack:                    inf
  Source:                 aes_decrypt/round_output[-1111111022]/G
                            (positive level-sensitive latch)
  Destination:            aes_decrypt/plaintext_reg[89]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.203ns (62.989%)  route 0.119ns (37.011%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        LDCE                         0.000     0.000 r  aes_decrypt/round_output[-1111111022]/G
    SLICE_X85Y133        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  aes_decrypt/round_output[-1111111022]/Q
                         net (fo=2, routed)           0.119     0.277    aes_decrypt/key_exp/plaintext_reg[127][89]
    SLICE_X84Y134        LUT2 (Prop_lut2_I1_O)        0.045     0.322 r  aes_decrypt/key_exp/plaintext[89]_i_1/O
                         net (fo=1, routed)           0.000     0.322    aes_decrypt/key_exp_n_111
    SLICE_X84Y134        FDCE                                         r  aes_decrypt/plaintext_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.830     2.071    aes_decrypt/CLK
    SLICE_X84Y134        FDCE                                         r  aes_decrypt/plaintext_reg[89]/C

Slack:                    inf
  Source:                 aes_decrypt/round_output[-1111110986]/G
                            (positive level-sensitive latch)
  Destination:            aes_decrypt/plaintext_reg[125]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.203ns (62.403%)  route 0.122ns (37.597%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y129        LDCE                         0.000     0.000 r  aes_decrypt/round_output[-1111110986]/G
    SLICE_X77Y129        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  aes_decrypt/round_output[-1111110986]/Q
                         net (fo=2, routed)           0.122     0.280    aes_decrypt/key_exp/plaintext_reg[127][125]
    SLICE_X76Y130        LUT2 (Prop_lut2_I1_O)        0.045     0.325 r  aes_decrypt/key_exp/plaintext[125]_i_1/O
                         net (fo=1, routed)           0.000     0.325    aes_decrypt/key_exp_n_75
    SLICE_X76Y130        FDCE                                         r  aes_decrypt/plaintext_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.834     2.075    aes_decrypt/CLK
    SLICE_X76Y130        FDCE                                         r  aes_decrypt/plaintext_reg[125]/C

Slack:                    inf
  Source:                 aes_decrypt/round_output[-1111110986]/G
                            (positive level-sensitive latch)
  Destination:            aes_decrypt/current_state_reg[125]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.203ns (62.303%)  route 0.123ns (37.697%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y129        LDCE                         0.000     0.000 r  aes_decrypt/round_output[-1111110986]/G
    SLICE_X77Y129        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  aes_decrypt/round_output[-1111110986]/Q
                         net (fo=2, routed)           0.123     0.281    aes_encrypt/current_state_reg[127]_1[125]
    SLICE_X75Y129        LUT4 (Prop_lut4_I3_O)        0.045     0.326 r  aes_encrypt/current_state[125]_i_1__0/O
                         net (fo=1, routed)           0.000     0.326    aes_decrypt/current_state_reg[127]_0[125]
    SLICE_X75Y129        FDCE                                         r  aes_decrypt/current_state_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.834     2.075    aes_decrypt/CLK
    SLICE_X75Y129        FDCE                                         r  aes_decrypt/current_state_reg[125]/C

Slack:                    inf
  Source:                 aes_decrypt/round_output[-1111111101]/G
                            (positive level-sensitive latch)
  Destination:            aes_decrypt/current_state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.203ns (61.419%)  route 0.128ns (38.581%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        LDCE                         0.000     0.000 r  aes_decrypt/round_output[-1111111101]/G
    SLICE_X89Y140        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  aes_decrypt/round_output[-1111111101]/Q
                         net (fo=2, routed)           0.128     0.286    aes_encrypt/current_state_reg[127]_1[10]
    SLICE_X88Y138        LUT4 (Prop_lut4_I3_O)        0.045     0.331 r  aes_encrypt/current_state[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.331    aes_decrypt/current_state_reg[127]_0[10]
    SLICE_X88Y138        FDCE                                         r  aes_decrypt/current_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.842     2.083    aes_decrypt/CLK
    SLICE_X88Y138        FDCE                                         r  aes_decrypt/current_state_reg[10]/C

Slack:                    inf
  Source:                 aes_decrypt/round_output[-1111111038]/G
                            (positive level-sensitive latch)
  Destination:            aes_decrypt/plaintext_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.223ns (65.377%)  route 0.118ns (34.623%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y140        LDCE                         0.000     0.000 r  aes_decrypt/round_output[-1111111038]/G
    SLICE_X84Y140        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  aes_decrypt/round_output[-1111111038]/Q
                         net (fo=2, routed)           0.118     0.296    aes_decrypt/key_exp/plaintext_reg[127][73]
    SLICE_X84Y139        LUT2 (Prop_lut2_I1_O)        0.045     0.341 r  aes_decrypt/key_exp/plaintext[73]_i_1/O
                         net (fo=1, routed)           0.000     0.341    aes_decrypt/key_exp_n_127
    SLICE_X84Y139        FDCE                                         r  aes_decrypt/plaintext_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=4274, routed)        0.834     2.075    aes_decrypt/CLK
    SLICE_X84Y139        FDCE                                         r  aes_decrypt/plaintext_reg[73]/C





