==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [HLS 200-10] Analyzing design file '../lab1/src/Timer.cpp' ... 
WARNING: [HLS 200-40] ../lab1/src/Timer.cpp:34:6: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
        auto tval = m_tval.read();
        ^
1 warning generated.

INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:41 ; elapsed = 00:01:34 . Memory (MB): peak = 348.844 ; gain = 12.586 ; free physical = 973 ; free virtual = 17328
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:41 ; elapsed = 00:01:35 . Memory (MB): peak = 348.844 ; gain = 12.586 ; free physical = 971 ; free virtual = 17328
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [SYNCHK 200-77] Found opaque type argument 'nm' of top function 'Timer::Timer'. Possible causes are: (1) the argument is passed by reference; (2) the argument is never used in the function; (3) the argument is of templated class type. 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:41 ; elapsed = 00:01:35 . Memory (MB): peak = 349.043 ; gain = 12.785 ; free physical = 964 ; free virtual = 17323
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:42 ; elapsed = 00:01:35 . Memory (MB): peak = 349.043 ; gain = 12.785 ; free physical = 961 ; free virtual = 17321
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:42 ; elapsed = 00:01:35 . Memory (MB): peak = 476.840 ; gain = 140.582 ; free physical = 938 ; free virtual = 17299
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:42 ; elapsed = 00:01:36 . Memory (MB): peak = 476.840 ; gain = 140.582 ; free physical = 927 ; free virtual = 17289
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'Timer'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'Timer::tick': 'clk_i'.
INFO: [SCA 200-201] Process 'Timer::tick' has no reset block.
WARNING: [SCA 200-202] Cannot find reset port in module 'Timer', an RTL reset port will be automatically inserted.
WARNING: [SCA 200-202] Port 'data_bo' has no reset.
INFO: [HLS 200-10] Synthesizing SystemC module [ Timer ]
INFO: [HLS 200-10] Found SystemC process: 'Timer_tick' 
INFO: [HLS 200-10] Synthesizing 'Timer_tick' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'Timer_tick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-35] Protocol 'SC_METHOD' contains conflicting I/O accesses:
   wire read on port 'm_tval' (../lab1/src/Timer.cpp:34) and wire read on port 'm_tval' (../lab1/src/Timer.cpp:44) occur in the same clock cycle.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 95.76 seconds; current allocated memory: 79.334 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 79.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Timer_tick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Timer_tick'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 79.763 MB.
INFO: [HLS 200-10] Synthesizing 'Timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'Timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 80.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 80.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Timer/clk_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Timer/rst_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Timer/addr_bi' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Timer/data_bi' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Timer/wr_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Timer/rd_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Timer/data_bo' to 'ap_vld'.
WARNING: [RTGEN 206-101] Port 'Timer/rd_i' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Timer'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 80.909 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:43 ; elapsed = 00:01:36 . Memory (MB): peak = 476.840 ; gain = 140.582 ; free physical = 921 ; free virtual = 17293
INFO: [SYSC 207-301] Generating SystemC RTL for Timer.
INFO: [VHDL 208-304] Generating VHDL RTL for Timer.
INFO: [VLOG 209-307] Generating Verilog RTL for Timer.
INFO: [HLS 200-112] Total elapsed time: 96.39 seconds; peak allocated memory: 80.909 MB.
