INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16_bit
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sources_1/new/MULTS_signed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_signed
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SSTU Dosyalar/project_experiment_7/project_experiment_7.srcs/sim_1/new/MULTS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULTS_tb
