/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [6:0] _02_;
  wire [23:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [2:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [12:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  reg [18:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [9:0] celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [12:0] celloutsig_0_34z;
  wire [20:0] celloutsig_0_35z;
  wire [21:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [11:0] celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire [3:0] celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [3:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_69z;
  wire celloutsig_0_70z;
  wire celloutsig_0_73z;
  wire [4:0] celloutsig_0_74z;
  wire [8:0] celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire [3:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_85z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_91z;
  wire celloutsig_0_92z;
  wire [18:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  reg [7:0] celloutsig_1_13z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [21:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire [24:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_28z = ~(celloutsig_0_11z[2] & celloutsig_0_12z);
  assign celloutsig_0_92z = ~(celloutsig_0_85z[3] & celloutsig_0_5z);
  assign celloutsig_0_8z = ~(in_data[51] & _00_);
  assign celloutsig_0_30z = !(celloutsig_0_19z[0] ? celloutsig_0_8z : celloutsig_0_2z[6]);
  assign celloutsig_0_63z = !(celloutsig_0_13z[0] ? celloutsig_0_19z[2] : celloutsig_0_32z[1]);
  assign celloutsig_0_70z = !(celloutsig_0_36z[17] ? celloutsig_0_10z : celloutsig_0_26z);
  assign celloutsig_1_7z = !(celloutsig_1_2z ? celloutsig_1_2z : celloutsig_1_4z[13]);
  assign celloutsig_0_23z = !(celloutsig_0_14z[0] ? celloutsig_0_13z[1] : celloutsig_0_8z);
  assign celloutsig_0_37z = ~(celloutsig_0_17z | celloutsig_0_19z[3]);
  assign celloutsig_0_41z = ~(celloutsig_0_18z[2] | celloutsig_0_40z);
  assign celloutsig_0_73z = ~(celloutsig_0_35z[13] | celloutsig_0_46z);
  assign celloutsig_0_79z = ~(celloutsig_0_23z | celloutsig_0_74z[3]);
  assign celloutsig_1_0z = ~(in_data[140] | in_data[98]);
  assign celloutsig_1_19z = ~(celloutsig_1_5z | celloutsig_1_12z);
  assign celloutsig_0_10z = ~(celloutsig_0_9z[8] | _01_);
  assign celloutsig_0_52z = ~celloutsig_0_19z[1];
  assign celloutsig_1_2z = ~celloutsig_1_1z;
  assign celloutsig_0_50z = ~((celloutsig_0_13z[0] | celloutsig_0_46z) & (celloutsig_0_11z[2] | celloutsig_0_7z[3]));
  assign celloutsig_0_1z = ~((in_data[93] | in_data[74]) & (in_data[35] | celloutsig_0_0z));
  assign celloutsig_0_27z = ~((celloutsig_0_8z | celloutsig_0_11z[2]) & (celloutsig_0_3z | celloutsig_0_21z[5]));
  assign celloutsig_0_26z = celloutsig_0_1z | ~(celloutsig_0_0z);
  assign celloutsig_0_3z = celloutsig_0_0z ^ in_data[59];
  assign celloutsig_1_12z = celloutsig_1_5z ^ celloutsig_1_4z[17];
  assign celloutsig_0_22z = celloutsig_0_7z[1] ^ celloutsig_0_15z[1];
  assign celloutsig_1_18z = { celloutsig_1_13z[3], celloutsig_1_10z, celloutsig_1_8z } + { celloutsig_1_4z[16:4], celloutsig_1_1z };
  assign celloutsig_0_11z = celloutsig_0_2z[6:3] + celloutsig_0_2z[4:1];
  reg [23:0] _30_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _30_ <= 24'h000000;
    else _30_ <= { in_data[38:18], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z };
  assign { _03_[23:12], _00_, _03_[10:6], _01_, _03_[4:0] } = _30_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _02_ <= 7'h00;
    else _02_ <= { celloutsig_0_70z, celloutsig_0_79z, celloutsig_0_24z, celloutsig_0_79z };
  assign celloutsig_0_32z = celloutsig_0_15z[3:1] & { celloutsig_0_21z[10], celloutsig_0_10z, celloutsig_0_17z };
  assign celloutsig_0_36z = { _03_[17:12], _00_, _03_[10:6], _01_, _03_[4:0], celloutsig_0_13z, celloutsig_0_1z } & { _03_[23:21], celloutsig_0_5z, celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_10z };
  assign celloutsig_0_42z = celloutsig_0_34z[12:1] & { celloutsig_0_18z[5:3], celloutsig_0_2z };
  assign celloutsig_1_8z = { celloutsig_1_4z[19:11], celloutsig_1_2z } & { celloutsig_1_4z[11:6], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_9z = in_data[127:103] & in_data[122:98];
  assign celloutsig_0_24z = { celloutsig_0_4z[8:6], celloutsig_0_22z } & { _03_[18:16], celloutsig_0_10z };
  assign celloutsig_0_21z = { in_data[94:83], celloutsig_0_12z } / { 1'h1, celloutsig_0_9z[6:3], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_12z = _03_[4:3] === { _01_, _03_[4] };
  assign celloutsig_0_0z = in_data[77:68] > in_data[11:2];
  assign celloutsig_0_46z = celloutsig_0_4z[6:4] > { celloutsig_0_15z[3:2], celloutsig_0_33z };
  assign celloutsig_1_5z = in_data[126:123] > { in_data[161:159], celloutsig_1_2z };
  assign celloutsig_0_16z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_13z } > { in_data[26:21], celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_0_17z = celloutsig_0_4z[6:3] > { celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_0_33z = { celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_32z, celloutsig_0_30z, celloutsig_0_29z, celloutsig_0_0z, celloutsig_0_32z, celloutsig_0_27z, celloutsig_0_16z, celloutsig_0_16z } <= { celloutsig_0_25z[18:4], celloutsig_0_7z, celloutsig_0_29z };
  assign celloutsig_0_49z = { celloutsig_0_9z[16:9], celloutsig_0_41z, celloutsig_0_12z } && { celloutsig_0_30z, celloutsig_0_41z, celloutsig_0_20z };
  assign celloutsig_0_31z = ! { celloutsig_0_18z[6:4], celloutsig_0_24z };
  assign celloutsig_1_1z = ! { in_data[133:128], celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z } % { 1'h1, celloutsig_1_9z[17:16] };
  assign celloutsig_0_47z = celloutsig_0_25z[14] ? { celloutsig_0_4z[9], celloutsig_0_13z } : { celloutsig_0_42z[2:1], celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_4z = celloutsig_0_0z ? { celloutsig_0_2z[7:0], 1'h1, celloutsig_0_3z } : { celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_91z = _02_[6] ? { _03_[4:0], celloutsig_0_50z, celloutsig_0_70z } : { celloutsig_0_74z[4:3], celloutsig_0_58z, celloutsig_0_73z };
  assign celloutsig_0_18z = celloutsig_0_2z[2] ? { celloutsig_0_2z[6:3], 1'h1, celloutsig_0_2z[1:0] } : { celloutsig_0_9z[6:1], celloutsig_0_12z };
  assign celloutsig_0_19z = celloutsig_0_12z ? celloutsig_0_4z[9:5] : { in_data[49:48], celloutsig_0_13z };
  assign celloutsig_0_2z = in_data[30] ? { in_data[50:47], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } : { in_data[75:68], celloutsig_0_0z };
  assign celloutsig_0_58z = - celloutsig_0_21z[8:5];
  assign celloutsig_0_53z = { celloutsig_0_14z[6:0], celloutsig_0_18z, celloutsig_0_47z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_52z } !== { in_data[80:57], celloutsig_0_47z };
  assign celloutsig_0_29z = ~ { _03_[15:12], _00_, _03_[10:8], celloutsig_0_26z, celloutsig_0_12z };
  assign celloutsig_0_74z = ~ { celloutsig_0_29z[4:3], celloutsig_0_32z };
  assign celloutsig_0_78z = ~ { celloutsig_0_63z, celloutsig_0_20z };
  assign celloutsig_0_40z = & celloutsig_0_29z[8:2];
  assign celloutsig_0_69z = & { celloutsig_0_37z, celloutsig_0_29z[8:2], celloutsig_0_28z, celloutsig_0_14z[3:1] };
  assign celloutsig_0_15z = { celloutsig_0_2z[2:0], celloutsig_0_12z, celloutsig_0_1z } >> { celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_9z = { _03_[23:12], _00_, _03_[10:6], _01_ } << { celloutsig_0_7z[3:2], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_34z = { celloutsig_0_25z[12:6], celloutsig_0_31z, celloutsig_0_7z, celloutsig_0_8z } - { _03_[21:12], _00_, _03_[10:9] };
  assign celloutsig_0_85z = { celloutsig_0_14z[5:2], _02_, celloutsig_0_49z, celloutsig_0_69z } - { celloutsig_0_78z[6:3], celloutsig_0_53z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_41z, celloutsig_0_27z, celloutsig_0_70z };
  assign celloutsig_1_4z = { in_data[135:115], celloutsig_1_1z } - { in_data[145:134], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_20z = { celloutsig_0_14z[3], celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_12z } - { celloutsig_0_4z[7:1], celloutsig_0_8z };
  assign celloutsig_0_7z = { in_data[56:55], celloutsig_0_0z, celloutsig_0_5z } ~^ in_data[19:16];
  assign celloutsig_0_14z = celloutsig_0_9z[12:5] ^ { _03_[13:12], _00_, _03_[10:6] };
  always_latch
    if (clkin_data[32]) celloutsig_1_13z = 8'h00;
    else if (clkin_data[96]) celloutsig_1_13z = { in_data[142:136], celloutsig_1_5z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_13z = 3'h0;
    else if (!clkin_data[64]) celloutsig_0_13z = { celloutsig_0_11z[3:2], celloutsig_0_10z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_25z = 19'h00000;
    else if (clkin_data[64]) celloutsig_0_25z = { celloutsig_0_20z[7:1], celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_5z = ~((celloutsig_0_4z[5] & in_data[79]) | (celloutsig_0_0z & celloutsig_0_2z[5]));
  assign celloutsig_1_6z = ~((celloutsig_1_5z & celloutsig_1_5z) | (celloutsig_1_2z & celloutsig_1_2z));
  assign { celloutsig_0_35z[20:14], celloutsig_0_35z[7], celloutsig_0_35z[3:0], celloutsig_0_35z[6], celloutsig_0_35z[4], celloutsig_0_35z[13], celloutsig_0_35z[5], celloutsig_0_35z[11:8] } = ~ { celloutsig_0_29z[6:0], celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_7z };
  assign { _03_[11], _03_[5] } = { _00_, _01_ };
  assign celloutsig_0_35z[12] = celloutsig_0_35z[13];
  assign { out_data[141:128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_91z, celloutsig_0_92z };
endmodule
