

================================================================
== Vitis HLS Report for 'solve_double_6u_4u_6_Pipeline_VITIS_LOOP_314_2'
================================================================
* Date:           Sun Feb  5 16:55:56 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.689 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_314_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1962|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    11|        0|     814|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|      230|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    11|      230|    2821|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U1542  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U1543   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|  11|  0|  814|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+------+------------+------------+
    |     Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+------+------------+------------+
    |add_ln314_fu_127_p2   |         +|   0|  0|    39|          32|           1|
    |newSecond_fu_163_p2   |         +|   0|  0|    18|           9|           9|
    |newFirst_fu_157_p2    |         -|   0|  0|    18|           9|           9|
    |icmp_ln314_fu_121_p2  |      icmp|   0|  0|    20|          32|          32|
    |lshr_ln316_fu_196_p2  |      lshr|   0|  0|  1865|         448|         448|
    |ap_enable_pp0         |       xor|   0|  0|     2|           1|           2|
    +----------------------+----------+----+---+------+------------+------------+
    |Total                 |          |   0|  0|  1962|         531|         501|
    +----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|   32|         64|
    |j_5_fu_58                |   9|          2|   32|         64|
    |s_5_fu_54                |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  130|        260|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln314_reg_248                |   1|   0|    1|          0|
    |j_5_fu_58                         |  32|   0|   32|          0|
    |mul_reg_262                       |  64|   0|   64|          0|
    |s_5_fu_54                         |  64|   0|   64|          0|
    |trunc_ln316_8_reg_257             |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 230|   0|  230|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+----------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_314_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_314_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_314_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_314_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_314_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_314_2|  return value|
|A_load_cast     |   in|   32|     ap_none|                                        A_load_cast|        scalar|
|trunc_ln311_5   |   in|    9|     ap_none|                                      trunc_ln311_5|        scalar|
|V_address0      |  out|    6|   ap_memory|                                                  V|         array|
|V_ce0           |  out|    1|   ap_memory|                                                  V|         array|
|V_q0            |   in|   64|   ap_memory|                                                  V|         array|
|p_read1         |   in|  448|     ap_none|                                            p_read1|        scalar|
|s_5_out         |  out|   64|      ap_vld|                                            s_5_out|       pointer|
|s_5_out_ap_vld  |  out|    1|      ap_vld|                                            s_5_out|       pointer|
+----------------+-----+-----+------------+---------------------------------------------------+--------------+

