; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_add_unsqueeze_5(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, i32 %8, i32 %9) local_unnamed_addr !dbg !7 {
  %11 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %12 = shl i32 %11, 4, !dbg !11
  %13 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %14 = lshr i32 %13, 3, !dbg !12
  %15 = and i32 %14, 15, !dbg !12
  %16 = shl i32 %13, 1, !dbg !12
  %17 = and i32 %16, 14, !dbg !12
  %18 = or disjoint i32 %12, %15, !dbg !13
  %19 = or disjoint i32 %12, %17, !dbg !13
  %20 = icmp slt i32 %18, 16, !dbg !14
  %21 = icmp slt i32 %19, 16, !dbg !14
  %22 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %23 = shl i32 %22, 4, !dbg !16
  %24 = or disjoint i32 %23, %17, !dbg !17
  %25 = or disjoint i32 %23, %15, !dbg !17
  %26 = icmp slt i32 %24, 256, !dbg !18
  %27 = icmp slt i32 %25, 256, !dbg !18
  %28 = shl i32 %18, 8, !dbg !19
  %29 = add i32 %24, %28, !dbg !20
  %30 = sext i32 %29 to i64, !dbg !21
  %31 = getelementptr float, ptr addrspace(1) %0, i64 %30, !dbg !21
  %32 = and i1 %20, %26, !dbg !22
  %33 = and i1 %21, %27, !dbg !22
  %34 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %31, i1 %32) #2, !dbg !23
  %35 = extractvalue { i32, i32 } %34, 0, !dbg !23
  %36 = extractvalue { i32, i32 } %34, 1, !dbg !23
  %37 = bitcast i32 %35 to float, !dbg !23
  %38 = bitcast i32 %36 to float, !dbg !23
  %39 = getelementptr float, ptr addrspace(1) %1, i64 %30, !dbg !24
  %40 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %39, i1 %32) #2, !dbg !25
  %41 = extractvalue { i32, i32 } %40, 0, !dbg !25
  %42 = extractvalue { i32, i32 } %40, 1, !dbg !25
  %43 = bitcast i32 %41 to float, !dbg !25
  %44 = bitcast i32 %42 to float, !dbg !25
  %45 = getelementptr float, ptr addrspace(1) %2, i64 %30, !dbg !26
  %46 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %45, i1 %32) #2, !dbg !27
  %47 = extractvalue { i32, i32 } %46, 0, !dbg !27
  %48 = extractvalue { i32, i32 } %46, 1, !dbg !27
  %49 = bitcast i32 %47 to float, !dbg !27
  %50 = bitcast i32 %48 to float, !dbg !27
  %51 = getelementptr float, ptr addrspace(1) %3, i64 %30, !dbg !28
  %52 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %51, i1 %32) #2, !dbg !29
  %53 = extractvalue { i32, i32 } %52, 0, !dbg !29
  %54 = extractvalue { i32, i32 } %52, 1, !dbg !29
  %55 = bitcast i32 %53 to float, !dbg !29
  %56 = bitcast i32 %54 to float, !dbg !29
  %57 = fadd float %37, %43, !dbg !30
  %58 = fadd float %38, %44, !dbg !30
  %59 = fadd float %57, %49, !dbg !31
  %60 = fadd float %58, %50, !dbg !31
  %61 = fadd float %59, %55, !dbg !32
  %62 = fadd float %60, %56, !dbg !32
  %63 = getelementptr float, ptr addrspace(1) %4, i64 %30, !dbg !33
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %35, i32 %36, ptr addrspace(1) %63, i1 %32) #2, !dbg !34
  %64 = shl i32 %25, 4, !dbg !35
  %65 = add i32 %64, %19, !dbg !36
  %66 = sext i32 %65 to i64, !dbg !37
  %67 = getelementptr float, ptr addrspace(1) %5, i64 %66, !dbg !37
  %68 = shl i32 %13, 5, !dbg !38
  %69 = and i32 %68, 224, !dbg !38
  %70 = or disjoint i32 %69, %15, !dbg !38
  %71 = and i32 %16, 254, !dbg !38
  %72 = lshr exact i32 %69, 1, !dbg !38
  %73 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %72, !dbg !38
  %74 = getelementptr float, ptr addrspace(3) %73, i32 %70, !dbg !38
  %75 = bitcast float %57 to <1 x i32>, !dbg !38
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %74, <1 x i32> %75, i1 true) #2, !dbg !38
  %76 = or disjoint i32 %70, 16, !dbg !38
  %77 = lshr i32 %76, 3, !dbg !38
  %78 = and i32 %77, 30, !dbg !38
  %79 = getelementptr float, ptr addrspace(3) @global_smem, i32 %78, !dbg !38
  %80 = getelementptr float, ptr addrspace(3) %79, i32 %76, !dbg !38
  %81 = bitcast float %58 to <1 x i32>, !dbg !38
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %80, <1 x i32> %81, i1 true) #2, !dbg !38
  tail call void @llvm.nvvm.barrier0(), !dbg !38
  %82 = lshr i32 %16, 3, !dbg !38
  %83 = and i32 %82, 30, !dbg !38
  %84 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %83, !dbg !38
  %85 = getelementptr inbounds float, ptr addrspace(3) %84, i32 %71, !dbg !38
  %.extract = load i32, ptr addrspace(3) %85, align 8, !dbg !38
  %86 = getelementptr inbounds i8, ptr addrspace(3) %85, i32 4, !dbg !38
  %.extract2 = load i32, ptr addrspace(3) %86, align 4, !dbg !38
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %.extract, i32 %.extract2, ptr addrspace(1) %67, i1 %33) #2, !dbg !38
  %87 = getelementptr float, ptr addrspace(1) %6, i64 %66, !dbg !39
  tail call void @llvm.nvvm.barrier0(), !dbg !40
  %88 = bitcast float %59 to <1 x i32>, !dbg !40
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %74, <1 x i32> %88, i1 true) #2, !dbg !40
  %89 = bitcast float %60 to <1 x i32>, !dbg !40
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %80, <1 x i32> %89, i1 true) #2, !dbg !40
  tail call void @llvm.nvvm.barrier0(), !dbg !40
  %.extract4 = load i32, ptr addrspace(3) %85, align 8, !dbg !40
  %.extract5 = load i32, ptr addrspace(3) %86, align 4, !dbg !40
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %.extract4, i32 %.extract5, ptr addrspace(1) %87, i1 %33) #2, !dbg !40
  %90 = getelementptr float, ptr addrspace(1) %7, i64 %66, !dbg !41
  tail call void @llvm.nvvm.barrier0(), !dbg !42
  %91 = bitcast float %61 to <1 x i32>, !dbg !42
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %74, <1 x i32> %91, i1 true) #2, !dbg !42
  %92 = bitcast float %62 to <1 x i32>, !dbg !42
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %80, <1 x i32> %92, i1 true) #2, !dbg !42
  tail call void @llvm.nvvm.barrier0(), !dbg !42
  %.extract7 = load i32, ptr addrspace(3) %85, align 8, !dbg !42
  %.extract8 = load i32, ptr addrspace(3) %86, align 4, !dbg !42
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %.extract7, i32 %.extract8, ptr addrspace(1) %90, i1 %33) #2, !dbg !42
  ret void, !dbg !43
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c46lohvunymdxqfk57ycmydw243fgfzyorvbxmbieje5o7tmqgdu.py", directory: "inductor_cache/46")
!4 = !{ptr @triton_poi_fused_add_unsqueeze_5, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_unsqueeze_5, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_unsqueeze_5", linkageName: "triton_poi_fused_add_unsqueeze_5", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 23, scope: !7)
!18 = !DILocation(line: 27, column: 21, scope: !7)
!19 = !DILocation(line: 30, column: 39, scope: !7)
!20 = !DILocation(line: 30, column: 35, scope: !7)
!21 = !DILocation(line: 30, column: 30, scope: !7)
!22 = !DILocation(line: 30, column: 52, scope: !7)
!23 = !DILocation(line: 30, column: 44, scope: !7)
!24 = !DILocation(line: 31, column: 30, scope: !7)
!25 = !DILocation(line: 31, column: 44, scope: !7)
!26 = !DILocation(line: 32, column: 30, scope: !7)
!27 = !DILocation(line: 32, column: 44, scope: !7)
!28 = !DILocation(line: 33, column: 30, scope: !7)
!29 = !DILocation(line: 33, column: 44, scope: !7)
!30 = !DILocation(line: 34, column: 18, scope: !7)
!31 = !DILocation(line: 35, column: 18, scope: !7)
!32 = !DILocation(line: 36, column: 18, scope: !7)
!33 = !DILocation(line: 37, column: 25, scope: !7)
!34 = !DILocation(line: 37, column: 45, scope: !7)
!35 = !DILocation(line: 38, column: 33, scope: !7)
!36 = !DILocation(line: 38, column: 30, scope: !7)
!37 = !DILocation(line: 38, column: 25, scope: !7)
!38 = !DILocation(line: 38, column: 44, scope: !7)
!39 = !DILocation(line: 39, column: 25, scope: !7)
!40 = !DILocation(line: 39, column: 44, scope: !7)
!41 = !DILocation(line: 40, column: 25, scope: !7)
!42 = !DILocation(line: 40, column: 44, scope: !7)
!43 = !DILocation(line: 40, column: 4, scope: !7)
