

================================================================
== Vitis HLS Report for 'D_drain_IO_L3_out_serialize_x0'
================================================================
* Date:           Sun Sep 18 13:53:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.645 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4100|     4100|  13.665 us|  13.665 us|  4100|  4100|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L3_out_serialize_x0_loop_1  |     4098|     4098|         5|          4|          4|  1024|       yes|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 7 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%br_ln12243 = br void" [./dut.cpp:12243]   --->   Operation 9 'br' 'br_ln12243' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.61>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_V = phi i11 0, void, i11 %i_V_1, void %.split7"   --->   Operation 10 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.61ns)   --->   "%icmp_ln878 = icmp_eq  i11 %i_V, i11 1024"   --->   Operation 11 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln12243 = br i1 %icmp_ln878, void %.split7, void" [./dut.cpp:12243]   --->   Operation 12 'br' 'br_ln12243' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 13 [1/1] (1.21ns)   --->   "%mem_data_split_V_0 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 13 'read' 'mem_data_split_V_0' <Predicate = (!icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 14 [1/1] (0.73ns)   --->   "%i_V_1 = add i11 %i_V, i11 1"   --->   Operation 14 'add' 'i_V_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (1.21ns)   --->   "%empty = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 16 'read' 'empty' <Predicate = (!icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i11 %i_V"   --->   Operation 17 'zext' 'zext_ln534' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%D_addr = getelementptr i128 %D, i64 0, i64 %zext_ln534" [./dut.cpp:12254]   --->   Operation 18 'getelementptr' 'D_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (1.64ns)   --->   "%store_ln12254 = store i128 %mem_data_split_V_0, i12 %D_addr" [./dut.cpp:12254]   --->   Operation 19 'store' 'store_ln12254' <Predicate = (!icmp_ln878)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 20 [1/1] (1.21ns)   --->   "%empty_2413 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'empty_2413' <Predicate = (!icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln12247 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:12247]   --->   Operation 21 'specpipeline' 'specpipeline_ln12247' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln12247 = specloopname void @_ssdm_op_SpecLoopName, void @empty_252" [./dut.cpp:12247]   --->   Operation 22 'specloopname' 'specloopname_ln12247' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (1.21ns)   --->   "%empty_2414 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'read' 'empty_2414' <Predicate = (!icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln12256 = ret" [./dut.cpp:12256]   --->   Operation 25 'ret' 'ret_ln12256' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i.V') with incoming values : ('i.V') [6]  (0.387 ns)

 <State 2>: 0.617ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V') [6]  (0 ns)
	'icmp' operation ('icmp_ln878') [8]  (0.617 ns)

 <State 3>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_D_drain_D_drain_IO_L3_out_serialize_x04' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [14]  (1.22 ns)

 <State 4>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('D_addr', ./dut.cpp:12254) [19]  (0 ns)
	'store' operation ('store_ln12254', ./dut.cpp:12254) of variable 'mem_data_split.V[0]', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'D' [20]  (1.65 ns)

 <State 5>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_D_drain_D_drain_IO_L3_out_serialize_x04' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [16]  (1.22 ns)

 <State 6>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_D_drain_D_drain_IO_L3_out_serialize_x04' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [17]  (1.22 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
