Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 14:24:08 2024
| Host         : LAPTOP-VB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     136         
LUTAR-1    Warning           LUT drives async reset alert    16          
SYNTH-16   Warning           Address collision               1           
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (172)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (258)
5. checking no_input_delay (12)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (172)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: set (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ffdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].div/clkDiv_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: singlepulser/enable_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uartBoardToBoard/baudrate_gen/baud_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uartMyKeyboardToMyBasys/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (258)
--------------------------------------------------
 There are 258 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.588        0.000                      0                  236        0.091        0.000                      0                  236        4.500        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.588        0.000                      0                  236        0.091        0.000                      0                  236        4.500        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 2.013ns (24.253%)  route 6.287ns (75.747%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.613     5.134    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     6.016 r  tsg/dp_ram/ram_reg/DOBDO[1]
                         net (fo=250, routed)         2.277     8.293    tsg/a_rom/DOBDO[1]
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.417 f  tsg/a_rom/rgb_reg[7]_i_265/O
                         net (fo=1, routed)           0.626     9.043    tsg/dp_ram/rgb_reg[7]_i_48_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.124     9.167 f  tsg/dp_ram/rgb_reg[7]_i_112/O
                         net (fo=1, routed)           0.721     9.887    tsg/dp_ram/rgb_reg[7]_i_112_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124    10.011 f  tsg/dp_ram/rgb_reg[7]_i_48/O
                         net (fo=1, routed)           0.000    10.011    tsg/dp_ram/rgb_reg[7]_i_48_n_0
    SLICE_X3Y11          MUXF7 (Prop_muxf7_I0_O)      0.212    10.223 f  tsg/dp_ram/rgb_reg_reg[7]_i_17/O
                         net (fo=1, routed)           0.806    11.029    tsg/dp_ram/rgb_reg_reg[7]_i_17_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.299    11.328 r  tsg/dp_ram/rgb_reg[7]_i_6/O
                         net (fo=1, routed)           0.554    11.882    tsg/dp_ram/rgb_reg[7]_i_6_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.006 r  tsg/dp_ram/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.666    12.672    vga/rgb_reg_reg[7]
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.124    12.796 r  vga/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.638    13.434    rgb_next[7]
    SLICE_X7Y5           FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y5           FDRE (Setup_fdre_C_D)       -0.061    15.022    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -13.434    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.247ns  (logic 2.013ns (24.408%)  route 6.234ns (75.592%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.613     5.134    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     6.016 r  tsg/dp_ram/ram_reg/DOBDO[1]
                         net (fo=250, routed)         2.277     8.293    tsg/a_rom/DOBDO[1]
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.417 f  tsg/a_rom/rgb_reg[7]_i_265/O
                         net (fo=1, routed)           0.626     9.043    tsg/dp_ram/rgb_reg[7]_i_48_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.124     9.167 f  tsg/dp_ram/rgb_reg[7]_i_112/O
                         net (fo=1, routed)           0.721     9.887    tsg/dp_ram/rgb_reg[7]_i_112_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124    10.011 f  tsg/dp_ram/rgb_reg[7]_i_48/O
                         net (fo=1, routed)           0.000    10.011    tsg/dp_ram/rgb_reg[7]_i_48_n_0
    SLICE_X3Y11          MUXF7 (Prop_muxf7_I0_O)      0.212    10.223 f  tsg/dp_ram/rgb_reg_reg[7]_i_17/O
                         net (fo=1, routed)           0.806    11.029    tsg/dp_ram/rgb_reg_reg[7]_i_17_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.299    11.328 r  tsg/dp_ram/rgb_reg[7]_i_6/O
                         net (fo=1, routed)           0.554    11.882    tsg/dp_ram/rgb_reg[7]_i_6_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.006 r  tsg/dp_ram/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.666    12.672    vga/rgb_reg_reg[7]
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.124    12.796 r  vga/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.585    13.381    rgb_next[7]
    SLICE_X7Y5           FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y5           FDRE (Setup_fdre_C_D)       -0.081    15.002    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -13.381    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.248ns  (logic 2.013ns (24.405%)  route 6.235ns (75.595%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.613     5.134    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     6.016 r  tsg/dp_ram/ram_reg/DOBDO[1]
                         net (fo=250, routed)         2.277     8.293    tsg/a_rom/DOBDO[1]
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.417 f  tsg/a_rom/rgb_reg[7]_i_265/O
                         net (fo=1, routed)           0.626     9.043    tsg/dp_ram/rgb_reg[7]_i_48_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.124     9.167 f  tsg/dp_ram/rgb_reg[7]_i_112/O
                         net (fo=1, routed)           0.721     9.887    tsg/dp_ram/rgb_reg[7]_i_112_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124    10.011 f  tsg/dp_ram/rgb_reg[7]_i_48/O
                         net (fo=1, routed)           0.000    10.011    tsg/dp_ram/rgb_reg[7]_i_48_n_0
    SLICE_X3Y11          MUXF7 (Prop_muxf7_I0_O)      0.212    10.223 f  tsg/dp_ram/rgb_reg_reg[7]_i_17/O
                         net (fo=1, routed)           0.806    11.029    tsg/dp_ram/rgb_reg_reg[7]_i_17_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.299    11.328 r  tsg/dp_ram/rgb_reg[7]_i_6/O
                         net (fo=1, routed)           0.554    11.882    tsg/dp_ram/rgb_reg[7]_i_6_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.006 r  tsg/dp_ram/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.666    12.672    vga/rgb_reg_reg[7]
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.124    12.796 r  vga/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.586    13.382    rgb_next[7]
    SLICE_X7Y5           FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y5           FDRE (Setup_fdre_C_D)       -0.058    15.025    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -13.382    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 2.013ns (24.437%)  route 6.224ns (75.563%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.613     5.134    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     6.016 r  tsg/dp_ram/ram_reg/DOBDO[1]
                         net (fo=250, routed)         2.277     8.293    tsg/a_rom/DOBDO[1]
    SLICE_X4Y12          LUT6 (Prop_lut6_I1_O)        0.124     8.417 f  tsg/a_rom/rgb_reg[7]_i_265/O
                         net (fo=1, routed)           0.626     9.043    tsg/dp_ram/rgb_reg[7]_i_48_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I3_O)        0.124     9.167 f  tsg/dp_ram/rgb_reg[7]_i_112/O
                         net (fo=1, routed)           0.721     9.887    tsg/dp_ram/rgb_reg[7]_i_112_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124    10.011 f  tsg/dp_ram/rgb_reg[7]_i_48/O
                         net (fo=1, routed)           0.000    10.011    tsg/dp_ram/rgb_reg[7]_i_48_n_0
    SLICE_X3Y11          MUXF7 (Prop_muxf7_I0_O)      0.212    10.223 f  tsg/dp_ram/rgb_reg_reg[7]_i_17/O
                         net (fo=1, routed)           0.806    11.029    tsg/dp_ram/rgb_reg_reg[7]_i_17_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I5_O)        0.299    11.328 r  tsg/dp_ram/rgb_reg[7]_i_6/O
                         net (fo=1, routed)           0.554    11.882    tsg/dp_ram/rgb_reg[7]_i_6_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.124    12.006 r  tsg/dp_ram/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.666    12.672    vga/rgb_reg_reg[7]
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.124    12.796 r  vga/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.575    13.371    rgb_next[7]
    SLICE_X7Y5           FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X7Y5           FDRE (Setup_fdre_C_D)       -0.067    15.016    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -13.371    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 uartBoardToBoard/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartBoardToBoard/baudrate_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 2.443ns (42.620%)  route 3.289ns (57.380%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.562     5.083    uartBoardToBoard/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uartBoardToBoard/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.125    uartBoardToBoard/baudrate_gen/counter_reg[5]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.781 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     6.781    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_11__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.895    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_12__0_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.009    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_13__0_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.123    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_14__0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_15__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.351    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_16__0_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.685 f  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_17__0/O[1]
                         net (fo=1, routed)           0.850     8.535    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_17__0_n_6
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.303     8.838 r  uartBoardToBoard/baudrate_gen/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.666     9.504    uartBoardToBoard/baudrate_gen/counter[0]_i_8__0_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.628 r  uartBoardToBoard/baudrate_gen/counter[0]_i_1__0/O
                         net (fo=33, routed)          1.187    10.815    uartBoardToBoard/baudrate_gen/counter[0]_i_1__0_n_0
    SLICE_X33Y37         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.441    14.782    uartBoardToBoard/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[0]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X33Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    uartBoardToBoard/baudrate_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 uartBoardToBoard/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartBoardToBoard/baudrate_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 2.443ns (42.620%)  route 3.289ns (57.380%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.562     5.083    uartBoardToBoard/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uartBoardToBoard/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.125    uartBoardToBoard/baudrate_gen/counter_reg[5]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.781 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     6.781    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_11__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.895    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_12__0_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.009    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_13__0_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.123    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_14__0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_15__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.351    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_16__0_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.685 f  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_17__0/O[1]
                         net (fo=1, routed)           0.850     8.535    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_17__0_n_6
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.303     8.838 r  uartBoardToBoard/baudrate_gen/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.666     9.504    uartBoardToBoard/baudrate_gen/counter[0]_i_8__0_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.628 r  uartBoardToBoard/baudrate_gen/counter[0]_i_1__0/O
                         net (fo=33, routed)          1.187    10.815    uartBoardToBoard/baudrate_gen/counter[0]_i_1__0_n_0
    SLICE_X33Y37         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.441    14.782    uartBoardToBoard/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[1]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X33Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    uartBoardToBoard/baudrate_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 uartBoardToBoard/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartBoardToBoard/baudrate_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 2.443ns (42.620%)  route 3.289ns (57.380%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.562     5.083    uartBoardToBoard/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uartBoardToBoard/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.125    uartBoardToBoard/baudrate_gen/counter_reg[5]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.781 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     6.781    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_11__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.895    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_12__0_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.009    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_13__0_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.123    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_14__0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_15__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.351    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_16__0_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.685 f  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_17__0/O[1]
                         net (fo=1, routed)           0.850     8.535    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_17__0_n_6
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.303     8.838 r  uartBoardToBoard/baudrate_gen/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.666     9.504    uartBoardToBoard/baudrate_gen/counter[0]_i_8__0_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.628 r  uartBoardToBoard/baudrate_gen/counter[0]_i_1__0/O
                         net (fo=33, routed)          1.187    10.815    uartBoardToBoard/baudrate_gen/counter[0]_i_1__0_n_0
    SLICE_X33Y37         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.441    14.782    uartBoardToBoard/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[2]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X33Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    uartBoardToBoard/baudrate_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 uartBoardToBoard/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartBoardToBoard/baudrate_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 2.443ns (42.620%)  route 3.289ns (57.380%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.562     5.083    uartBoardToBoard/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uartBoardToBoard/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.586     6.125    uartBoardToBoard/baudrate_gen/counter_reg[5]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.781 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     6.781    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_11__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.895    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_12__0_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.009    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_13__0_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.123 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.123    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_14__0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.237 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.237    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_15__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.351    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_16__0_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.685 f  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_17__0/O[1]
                         net (fo=1, routed)           0.850     8.535    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_17__0_n_6
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.303     8.838 r  uartBoardToBoard/baudrate_gen/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.666     9.504    uartBoardToBoard/baudrate_gen/counter[0]_i_8__0_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.628 r  uartBoardToBoard/baudrate_gen/counter[0]_i_1__0/O
                         net (fo=33, routed)          1.187    10.815    uartBoardToBoard/baudrate_gen/counter[0]_i_1__0_n_0
    SLICE_X33Y37         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.441    14.782    uartBoardToBoard/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[3]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X33Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    uartBoardToBoard/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 uartBoardToBoard/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartBoardToBoard/baudrate_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 2.481ns (43.958%)  route 3.163ns (56.042%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.561     5.082    uartBoardToBoard/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  uartBoardToBoard/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.552     6.090    uartBoardToBoard/baudrate_gen/counter_reg[0]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.670 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.670    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_10__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.784 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     6.784    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_11__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.898    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_12__0_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.012    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_13__0_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.126    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_14__0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.240    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_15__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.354    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_16__0_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.688 f  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_17__0/O[1]
                         net (fo=1, routed)           0.850     8.538    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_17__0_n_6
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.303     8.841 r  uartBoardToBoard/baudrate_gen/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.666     9.507    uartBoardToBoard/baudrate_gen/counter[0]_i_8__0_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.631 r  uartBoardToBoard/baudrate_gen/counter[0]_i_1__0/O
                         net (fo=33, routed)          1.095    10.726    uartBoardToBoard/baudrate_gen/counter[0]_i_1__0_n_0
    SLICE_X33Y38         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.442    14.783    uartBoardToBoard/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[4]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X33Y38         FDRE (Setup_fdre_C_R)       -0.429    14.594    uartBoardToBoard/baudrate_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 uartBoardToBoard/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartBoardToBoard/baudrate_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 2.481ns (43.958%)  route 3.163ns (56.042%))
  Logic Levels:           10  (CARRY4=8 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.561     5.082    uartBoardToBoard/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  uartBoardToBoard/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.552     6.090    uartBoardToBoard/baudrate_gen/counter_reg[0]
    SLICE_X32Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.670 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.670    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_10__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.784 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     6.784    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_11__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.898 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.898    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_12__0_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.012 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.012    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_13__0_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.126 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.126    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_14__0_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.240    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_15__0_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.354    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_16__0_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.688 f  uartBoardToBoard/baudrate_gen/counter_reg[0]_i_17__0/O[1]
                         net (fo=1, routed)           0.850     8.538    uartBoardToBoard/baudrate_gen/counter_reg[0]_i_17__0_n_6
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.303     8.841 r  uartBoardToBoard/baudrate_gen/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.666     9.507    uartBoardToBoard/baudrate_gen/counter[0]_i_8__0_n_0
    SLICE_X34Y41         LUT6 (Prop_lut6_I5_O)        0.124     9.631 r  uartBoardToBoard/baudrate_gen/counter[0]_i_1__0/O
                         net (fo=33, routed)          1.095    10.726    uartBoardToBoard/baudrate_gen/counter[0]_i_1__0_n_0
    SLICE_X33Y38         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.442    14.783    uartBoardToBoard/baudrate_gen/clk_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  uartBoardToBoard/baudrate_gen/counter_reg[5]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X33Y38         FDRE (Setup_fdre_C_R)       -0.429    14.594    uartBoardToBoard/baudrate_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  3.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.358%)  route 0.168ns (50.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    tsg/clk_IBUF_BUFG
    SLICE_X8Y4           FDCE                                         r  tsg/cur_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  tsg/cur_x_reg_reg[4]/Q
                         net (fo=6, routed)           0.168     1.781    tsg/dp_ram/ram_reg_4[4]
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.878     2.006    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.691    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 tsg/cur_y_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.994%)  route 0.203ns (59.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    tsg/clk_IBUF_BUFG
    SLICE_X9Y3           FDCE                                         r  tsg/cur_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  tsg/cur_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.203     1.793    tsg/dp_ram/ram_reg_3[2]
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.878     2.006    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.691    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.060%)  route 0.192ns (53.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    tsg/clk_IBUF_BUFG
    SLICE_X8Y3           FDCE                                         r  tsg/cur_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDCE (Prop_fdce_C_Q)         0.164     1.613 r  tsg/cur_x_reg_reg[0]/Q
                         net (fo=8, routed)           0.192     1.805    tsg/dp_ram/ram_reg_4[0]
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.878     2.006    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.691    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.306%)  route 0.190ns (59.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.128     1.577 r  vga/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           0.190     1.767    tsg/dp_ram/ADDRBWRADDR[11]
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.879     2.007    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.509    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.130     1.639    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.369%)  route 0.210ns (58.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X10Y3          FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.148     1.597 r  vga/v_count_reg_reg[6]/Q
                         net (fo=8, routed)           0.210     1.807    tsg/dp_ram/ADDRBWRADDR[9]
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.879     2.007    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.529    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130     1.659    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tsg/cur_y_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.929%)  route 0.219ns (63.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    tsg/clk_IBUF_BUFG
    SLICE_X9Y3           FDCE                                         r  tsg/cur_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.128     1.577 r  tsg/cur_y_reg_reg[4]/Q
                         net (fo=7, routed)           0.219     1.796    tsg/dp_ram/ram_reg_3[4]
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.878     2.006    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.130     1.638    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 tsg/cur_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.392%)  route 0.269ns (65.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    tsg/clk_IBUF_BUFG
    SLICE_X9Y3           FDCE                                         r  tsg/cur_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  tsg/cur_y_reg_reg[0]/Q
                         net (fo=8, routed)           0.269     1.859    tsg/dp_ram/ram_reg_3[0]
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.878     2.006    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.691    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.904%)  route 0.247ns (60.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    tsg/clk_IBUF_BUFG
    SLICE_X8Y3           FDPE                                         r  tsg/cur_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDPE (Prop_fdpe_C_Q)         0.164     1.613 r  tsg/cur_x_reg_reg[1]/Q
                         net (fo=7, routed)           0.247     1.860    tsg/dp_ram/ram_reg_4[1]
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.878     2.006    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.691    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.565     1.448    tsg/clk_IBUF_BUFG
    SLICE_X13Y7          FDCE                                         r  tsg/pix_x1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  tsg/pix_x1_reg_reg[2]/Q
                         net (fo=1, routed)           0.116     1.705    tsg/pix_x1_reg[2]
    SLICE_X12Y7          FDCE                                         r  tsg/pix_x2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.835     1.962    tsg/clk_IBUF_BUFG
    SLICE_X12Y7          FDCE                                         r  tsg/pix_x2_reg_reg[2]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X12Y7          FDCE (Hold_fdce_C_D)         0.059     1.520    tsg/pix_x2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.322%)  route 0.264ns (61.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    tsg/clk_IBUF_BUFG
    SLICE_X8Y4           FDPE                                         r  tsg/cur_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDPE (Prop_fdpe_C_Q)         0.164     1.613 r  tsg/cur_x_reg_reg[3]/Q
                         net (fo=7, routed)           0.264     1.877    tsg/dp_ram/ram_reg_4[3]
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.878     2.006    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.691    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0    tsg/dp_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0    tsg/dp_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y5     rgb_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y5     rgb_reg_reg[7]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y5     rgb_reg_reg[7]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y5     rgb_reg_reg[7]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y22    genblk1[0].div/clkDiv_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y15    singlepulser/FSM_sequential_stage_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y15    singlepulser/FSM_sequential_stage_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5     rgb_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5     rgb_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5     rgb_reg_reg[7]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5     rgb_reg_reg[7]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5     rgb_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5     rgb_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5     rgb_reg_reg[7]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5     rgb_reg_reg[7]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y22    genblk1[0].div/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y22    genblk1[0].div/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5     rgb_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5     rgb_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5     rgb_reg_reg[7]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5     rgb_reg_reg[7]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5     rgb_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5     rgb_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5     rgb_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y5     rgb_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y22    genblk1[0].div/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y22    genblk1[0].div/clkDiv_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           241 Endpoints
Min Delay           241 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_out_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.267ns  (logic 5.168ns (45.864%)  route 6.100ns (54.136%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         LDCE                         0.000     0.000 r  display_out_reg[6]_LDC/G
    SLICE_X10Y16         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  display_out_reg[6]_LDC/Q
                         net (fo=1, routed)           0.939     1.768    tdm/seg_OBUF[6]_inst_i_4_1
    SLICE_X10Y17         LUT5 (Prop_lut5_I1_O)        0.146     1.914 r  tdm/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.577     2.491    tdm/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I4_O)        0.328     2.819 r  tdm/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.630     4.449    tdm/sel0[2]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.150     4.599 r  tdm/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.953     7.553    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    11.267 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.267    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_out_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.972ns  (logic 4.995ns (45.527%)  route 5.977ns (54.473%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE                         0.000     0.000 r  display_out_reg[5]_C/C
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.689     0.689 r  display_out_reg[5]_C/Q
                         net (fo=1, routed)           0.798     1.487    tdm/seg_OBUF[6]_inst_i_5_0
    SLICE_X9Y17          LUT5 (Prop_lut5_I0_O)        0.152     1.639 r  tdm/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.090     2.729    tdm/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I4_O)        0.326     3.055 r  tdm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.232     4.287    tdm/sel0[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.117     4.404 r  tdm/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.857     7.261    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    10.972 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.972    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_out_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.922ns  (logic 5.215ns (47.742%)  route 5.708ns (52.258%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         LDCE                         0.000     0.000 r  display_out_reg[6]_LDC/G
    SLICE_X10Y16         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  display_out_reg[6]_LDC/Q
                         net (fo=1, routed)           0.939     1.768    tdm/seg_OBUF[6]_inst_i_4_1
    SLICE_X10Y17         LUT5 (Prop_lut5_I1_O)        0.146     1.914 r  tdm/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.577     2.491    tdm/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I4_O)        0.328     2.819 r  tdm/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.620     4.439    tdm/sel0[2]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.152     4.591 r  tdm/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.572     7.163    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    10.922 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.922    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_out_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.909ns  (logic 4.956ns (45.431%)  route 5.953ns (54.569%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         LDCE                         0.000     0.000 r  display_out_reg[6]_LDC/G
    SLICE_X10Y16         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  display_out_reg[6]_LDC/Q
                         net (fo=1, routed)           0.939     1.768    tdm/seg_OBUF[6]_inst_i_4_1
    SLICE_X10Y17         LUT5 (Prop_lut5_I1_O)        0.146     1.914 r  tdm/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.577     2.491    tdm/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I4_O)        0.328     2.819 r  tdm/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.630     4.449    tdm/sel0[2]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.124     4.573 r  tdm/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.807     7.380    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.909 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.909    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_out_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.869ns  (logic 4.962ns (45.652%)  route 5.907ns (54.348%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         LDCE                         0.000     0.000 r  display_out_reg[6]_LDC/G
    SLICE_X10Y16         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  display_out_reg[6]_LDC/Q
                         net (fo=1, routed)           0.939     1.768    tdm/seg_OBUF[6]_inst_i_4_1
    SLICE_X10Y17         LUT5 (Prop_lut5_I1_O)        0.146     1.914 r  tdm/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.577     2.491    tdm/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I4_O)        0.328     2.819 r  tdm/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.620     4.439    tdm/sel0[2]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.124     4.563 r  tdm/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.771     7.334    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.869 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.869    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_out_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.840ns  (logic 4.822ns (44.489%)  route 6.017ns (55.511%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE                         0.000     0.000 r  display_out_reg[5]_C/C
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.689     0.689 r  display_out_reg[5]_C/Q
                         net (fo=1, routed)           0.798     1.487    tdm/seg_OBUF[6]_inst_i_5_0
    SLICE_X9Y17          LUT5 (Prop_lut5_I0_O)        0.152     1.639 r  tdm/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.090     2.729    tdm/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I4_O)        0.326     3.055 r  tdm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.270     4.325    tdm/sel0[1]
    SLICE_X34Y14         LUT4 (Prop_lut4_I3_O)        0.124     4.449 r  tdm/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.860     7.308    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.840 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.840    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_out_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.830ns  (logic 4.811ns (44.420%)  route 6.020ns (55.580%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE                         0.000     0.000 r  display_out_reg[5]_C/C
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.689     0.689 f  display_out_reg[5]_C/Q
                         net (fo=1, routed)           0.798     1.487    tdm/seg_OBUF[6]_inst_i_5_0
    SLICE_X9Y17          LUT5 (Prop_lut5_I0_O)        0.152     1.639 f  tdm/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.090     2.729    tdm/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X11Y14         LUT6 (Prop_lut6_I4_O)        0.326     3.055 f  tdm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.232     4.287    tdm/sel0[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.124     4.411 r  tdm/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.899     7.311    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.830 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.830    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.665ns  (logic 4.036ns (41.756%)  route 5.629ns (58.244%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/bit_out_reg/C
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uartMyKeyboardToMyBasys/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.629     6.147    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     9.665 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     9.665    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ja2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.300ns  (logic 4.034ns (43.378%)  route 5.266ns (56.622%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/bit_out_reg/C
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uartBoardToBoard/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.266     5.784    ja2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     9.300 r  ja2_OBUF_inst/O
                         net (fo=0)                   0.000     9.300    ja2
    L2                                                                r  ja2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.087ns  (logic 4.313ns (47.464%)  route 4.774ns (52.536%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.147     1.603    tdm/ps[0]
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.152     1.755 r  tdm/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.627     5.382    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     9.087 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.087    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.560%)  route 0.113ns (44.440%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[0]/C
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[0]/Q
                         net (fo=3, routed)           0.113     0.254    uartMyKeyboardToMyBasys/transmitter/Q[0]
    SLICE_X13Y12         FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/temp_reg[7]/C
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/transmitter/temp_reg[7]/Q
                         net (fo=1, routed)           0.089     0.230    uartBoardToBoard/transmitter/temp_reg_n_0_[7]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.045     0.275 r  uartBoardToBoard/transmitter/bit_out_i_3__0/O
                         net (fo=1, routed)           0.000     0.275    uartBoardToBoard/transmitter/bit_out_i_3__0_n_0
    SLICE_X8Y16          FDRE                                         r  uartBoardToBoard/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/receiver/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_out_reg[7]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.648%)  route 0.137ns (49.352%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/data_out_reg[7]/C
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/receiver/data_out_reg[7]/Q
                         net (fo=3, routed)           0.137     0.278    data_out[7]
    SLICE_X11Y17         FDPE                                         r  display_out_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/last_bit_reg/C
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uartBoardToBoard/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.068     0.196    uartBoardToBoard/receiver/last_bit
    SLICE_X11Y20         LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  uartBoardToBoard/receiver/receiving_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    uartBoardToBoard/receiver/receiving_i_1__0_n_0
    SLICE_X11Y20         FDRE                                         r  uartBoardToBoard/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/last_bit_reg/C
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uartBoardToBoard/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.069     0.197    uartBoardToBoard/receiver/last_bit
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.099     0.296 r  uartBoardToBoard/receiver/received_i_1__0/O
                         net (fo=1, routed)           0.000     0.296    uartBoardToBoard/receiver/received_i_1__0_n_0
    SLICE_X11Y20         FDRE                                         r  uartBoardToBoard/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.125%)  route 0.158ns (52.875%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/C
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[3]/Q
                         net (fo=3, routed)           0.158     0.299    uartMyKeyboardToMyBasys/transmitter/Q[3]
    SLICE_X13Y12         FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y11         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/last_rec_reg/C
    SLICE_X14Y11         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  uartMyKeyboardToMyBasys/last_rec_reg/Q
                         net (fo=1, routed)           0.059     0.207    uartMyKeyboardToMyBasys/receiver/last_rec
    SLICE_X14Y11         LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  uartMyKeyboardToMyBasys/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.305    uartMyKeyboardToMyBasys/receiver_n_1
    SLICE_X14Y11         FDRE                                         r  uartMyKeyboardToMyBasys/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.190%)  route 0.178ns (55.810%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[7]/C
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/receiver/data_out_reg[7]/Q
                         net (fo=3, routed)           0.178     0.319    uartMyKeyboardToMyBasys/transmitter/Q[7]
    SLICE_X13Y12         FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/receiver/last_bit_reg/C
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  uartMyKeyboardToMyBasys/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.075     0.223    uartMyKeyboardToMyBasys/receiver/last_bit
    SLICE_X12Y13         LUT5 (Prop_lut5_I2_O)        0.098     0.321 r  uartMyKeyboardToMyBasys/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.321    uartMyKeyboardToMyBasys/receiver/received_i_1_n_0
    SLICE_X12Y13         FDRE                                         r  uartMyKeyboardToMyBasys/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/count_reg[1]/C
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartMyKeyboardToMyBasys/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.115     0.279    uartMyKeyboardToMyBasys/transmitter/count_reg[1]
    SLICE_X15Y12         LUT3 (Prop_lut3_I1_O)        0.048     0.327 r  uartMyKeyboardToMyBasys/transmitter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.327    uartMyKeyboardToMyBasys/transmitter/p_0_in__1[2]
    SLICE_X15Y12         FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.105ns  (logic 3.985ns (56.088%)  route 3.120ns (43.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           3.120     8.732    rgb_reg_reg[7]_lopt_replica_3_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.261 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.261    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.919ns  (logic 3.986ns (57.620%)  route 2.932ns (42.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.932     8.544    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.075 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.075    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.882ns  (logic 3.961ns (57.562%)  route 2.921ns (42.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           2.921     8.533    rgb_reg_reg[7]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.038 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.038    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.679ns  (logic 3.977ns (59.540%)  route 2.703ns (40.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X7Y5           FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.456     5.612 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.703     8.315    rgb_reg_reg[7]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.836 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.836    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.585ns  (logic 3.959ns (60.126%)  route 2.626ns (39.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.569     5.090    vga/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.456     5.546 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.626     8.172    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.675 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.675    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.573ns  (logic 3.953ns (60.132%)  route 2.621ns (39.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.569     5.090    vga/clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.456     5.546 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.621     8.167    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.663 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.663    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 1.002ns (27.266%)  route 2.673ns (72.734%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.569     5.090    vga/clk_IBUF_BUFG
    SLICE_X12Y5          FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  vga/h_count_reg_reg[3]/Q
                         net (fo=5, routed)           0.959     6.567    vga/h_count_reg_reg[9]_0[3]
    SLICE_X12Y6          LUT5 (Prop_lut5_I0_O)        0.153     6.720 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           0.992     7.713    vga/h_count_next[9]_i_3_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I4_O)        0.331     8.044 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          0.722     8.765    vga/v_count_next_1
    SLICE_X11Y4          FDCE                                         r  vga/v_count_next_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 1.002ns (27.266%)  route 2.673ns (72.734%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.569     5.090    vga/clk_IBUF_BUFG
    SLICE_X12Y5          FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  vga/h_count_reg_reg[3]/Q
                         net (fo=5, routed)           0.959     6.567    vga/h_count_reg_reg[9]_0[3]
    SLICE_X12Y6          LUT5 (Prop_lut5_I0_O)        0.153     6.720 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           0.992     7.713    vga/h_count_next[9]_i_3_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I4_O)        0.331     8.044 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          0.722     8.765    vga/v_count_next_1
    SLICE_X11Y4          FDCE                                         r  vga/v_count_next_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 1.002ns (27.266%)  route 2.673ns (72.734%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.569     5.090    vga/clk_IBUF_BUFG
    SLICE_X12Y5          FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  vga/h_count_reg_reg[3]/Q
                         net (fo=5, routed)           0.959     6.567    vga/h_count_reg_reg[9]_0[3]
    SLICE_X12Y6          LUT5 (Prop_lut5_I0_O)        0.153     6.720 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           0.992     7.713    vga/h_count_next[9]_i_3_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I4_O)        0.331     8.044 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          0.722     8.765    vga/v_count_next_1
    SLICE_X11Y4          FDCE                                         r  vga/v_count_next_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.486ns  (logic 1.002ns (28.746%)  route 2.484ns (71.254%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.569     5.090    vga/clk_IBUF_BUFG
    SLICE_X12Y5          FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  vga/h_count_reg_reg[3]/Q
                         net (fo=5, routed)           0.959     6.567    vga/h_count_reg_reg[9]_0[3]
    SLICE_X12Y6          LUT5 (Prop_lut5_I0_O)        0.153     6.720 f  vga/h_count_next[9]_i_3/O
                         net (fo=6, routed)           0.992     7.713    vga/h_count_next[9]_i_3_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I4_O)        0.331     8.044 r  vga/v_count_next[9]_i_1/O
                         net (fo=10, routed)          0.532     8.576    vga/v_count_next_1
    SLICE_X10Y4          FDCE                                         r  vga/v_count_next_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.186ns (62.387%)  route 0.112ns (37.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X13Y4          FDCE                                         r  vga/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.112     1.702    vga/Q[3]
    SLICE_X12Y4          LUT6 (Prop_lut6_I4_O)        0.045     1.747 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.747    vga/v_count_next[5]_i_1_n_0
    SLICE_X12Y4          FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.724%)  route 0.154ns (45.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[1]/Q
                         net (fo=12, routed)          0.154     1.744    vga/Q[1]
    SLICE_X10Y4          LUT6 (Prop_lut6_I5_O)        0.045     1.789 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.789    vga/v_count_next[9]_i_2_n_0
    SLICE_X10Y4          FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.041%)  route 0.158ns (45.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     1.590 f  vga/h_count_reg_reg[9]/Q
                         net (fo=8, routed)           0.158     1.748    vga/h_count_reg_reg[9]_0[9]
    SLICE_X10Y5          LUT6 (Prop_lut6_I2_O)        0.045     1.793 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.793    vga/h_count_next_0[5]
    SLICE_X10Y5          FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.172%)  route 0.177ns (48.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X13Y4          FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.177     1.768    vga/Q[2]
    SLICE_X12Y4          LUT6 (Prop_lut6_I5_O)        0.045     1.813 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.813    vga/v_count_next[2]_i_1_n_0
    SLICE_X12Y4          FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.615%)  route 0.181ns (49.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X13Y4          FDCE                                         r  vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.181     1.772    vga/Q[2]
    SLICE_X12Y4          LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.817    vga/v_count_next[3]_i_1_n_0
    SLICE_X12Y4          FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.209ns (56.040%)  route 0.164ns (43.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X12Y7          FDCE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.164     1.776    vga/h_count_reg_reg[9]_0[2]
    SLICE_X12Y6          LUT5 (Prop_lut5_I4_O)        0.045     1.821 r  vga/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.821    vga/h_count_next[4]_i_1_n_0
    SLICE_X12Y6          FDCE                                         r  vga/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.226ns (55.825%)  route 0.179ns (44.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.128     1.577 r  vga/h_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.179     1.756    vga/h_count_reg_reg[9]_0[6]
    SLICE_X10Y5          LUT6 (Prop_lut6_I2_O)        0.098     1.854 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.854    vga/h_count_next_0[8]
    SLICE_X10Y5          FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.187ns (45.288%)  route 0.226ns (54.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/h_count_reg_reg[7]/Q
                         net (fo=9, routed)           0.226     1.816    vga/h_count_reg_reg[9]_0[7]
    SLICE_X11Y5          LUT4 (Prop_lut4_I0_O)        0.046     1.862 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.862    vga/h_count_next_0[7]
    SLICE_X11Y5          FDCE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.186ns (44.924%)  route 0.228ns (55.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[1]/Q
                         net (fo=12, routed)          0.228     1.818    vga/Q[1]
    SLICE_X11Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.863 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.863    vga/v_count_next[1]_i_1_n_0
    SLICE_X11Y4          FDCE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.186ns (44.815%)  route 0.229ns (55.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[1]/Q
                         net (fo=12, routed)          0.229     1.819    vga/Q[1]
    SLICE_X11Y4          LUT5 (Prop_lut5_I2_O)        0.045     1.864 r  vga/v_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.864    vga/v_count_next[4]_i_1_n_0
    SLICE_X11Y4          FDCE                                         r  vga/v_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/cur_x_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.404ns  (logic 1.456ns (22.740%)  route 4.947ns (77.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.947     6.404    tsg/AR[0]
    SLICE_X8Y3           FDCE                                         f  tsg/cur_x_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.450     4.791    tsg/clk_IBUF_BUFG
    SLICE_X8Y3           FDCE                                         r  tsg/cur_x_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/cur_x_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.404ns  (logic 1.456ns (22.740%)  route 4.947ns (77.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.947     6.404    tsg/AR[0]
    SLICE_X8Y3           FDPE                                         f  tsg/cur_x_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.450     4.791    tsg/clk_IBUF_BUFG
    SLICE_X8Y3           FDPE                                         r  tsg/cur_x_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/cur_x_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.404ns  (logic 1.456ns (22.740%)  route 4.947ns (77.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.947     6.404    tsg/AR[0]
    SLICE_X8Y3           FDCE                                         f  tsg/cur_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.450     4.791    tsg/clk_IBUF_BUFG
    SLICE_X8Y3           FDCE                                         r  tsg/cur_x_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/cur_y_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.404ns  (logic 1.456ns (22.740%)  route 4.947ns (77.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.947     6.404    tsg/AR[0]
    SLICE_X9Y3           FDCE                                         f  tsg/cur_y_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.450     4.791    tsg/clk_IBUF_BUFG
    SLICE_X9Y3           FDCE                                         r  tsg/cur_y_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/cur_y_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.404ns  (logic 1.456ns (22.740%)  route 4.947ns (77.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.947     6.404    tsg/AR[0]
    SLICE_X9Y3           FDPE                                         f  tsg/cur_y_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.450     4.791    tsg/clk_IBUF_BUFG
    SLICE_X9Y3           FDPE                                         r  tsg/cur_y_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/cur_y_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.404ns  (logic 1.456ns (22.740%)  route 4.947ns (77.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.947     6.404    tsg/AR[0]
    SLICE_X9Y3           FDCE                                         f  tsg/cur_y_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.450     4.791    tsg/clk_IBUF_BUFG
    SLICE_X9Y3           FDCE                                         r  tsg/cur_y_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/cur_y_reg_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.404ns  (logic 1.456ns (22.740%)  route 4.947ns (77.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.947     6.404    tsg/AR[0]
    SLICE_X9Y3           FDPE                                         f  tsg/cur_y_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.450     4.791    tsg/clk_IBUF_BUFG
    SLICE_X9Y3           FDPE                                         r  tsg/cur_y_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/cur_y_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.404ns  (logic 1.456ns (22.740%)  route 4.947ns (77.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.947     6.404    tsg/AR[0]
    SLICE_X9Y3           FDCE                                         f  tsg/cur_y_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.450     4.791    tsg/clk_IBUF_BUFG
    SLICE_X9Y3           FDCE                                         r  tsg/cur_y_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_x1_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.117ns  (logic 1.456ns (23.806%)  route 4.661ns (76.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.661     6.117    tsg/AR[0]
    SLICE_X8Y1           FDCE                                         f  tsg/pix_x1_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.451     4.792    tsg/clk_IBUF_BUFG
    SLICE_X8Y1           FDCE                                         r  tsg/pix_x1_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/pix_x2_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.117ns  (logic 1.456ns (23.806%)  route 4.661ns (76.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=86, routed)          4.661     6.117    tsg/AR[0]
    SLICE_X8Y1           FDCE                                         f  tsg/pix_x2_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.451     4.792    tsg/clk_IBUF_BUFG
    SLICE_X8Y1           FDCE                                         r  tsg/pix_x2_reg_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    vga/v_count_next[0]
    SLICE_X11Y3          FDCE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X11Y3          FDCE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.579%)  route 0.113ns (44.421%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.113     0.254    vga/v_count_next[1]
    SLICE_X9Y4           FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.178%)  route 0.115ns (43.822%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.115     0.263    vga/h_count_next[1]
    SLICE_X12Y7          FDCE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X12Y7          FDCE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.215%)  route 0.108ns (39.785%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X10Y5          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.108     0.272    vga/h_count_next[9]
    SLICE_X9Y4           FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.110     0.274    vga/v_count_next[3]
    SLICE_X13Y4          FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X13Y4          FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.113     0.277    vga/h_count_next[4]
    SLICE_X13Y6          FDCE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X13Y6          FDCE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X10Y5          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.115     0.279    vga/h_count_next[8]
    SLICE_X9Y5           FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.116     0.280    vga/v_count_next[2]
    SLICE_X13Y4          FDCE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X13Y4          FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDCE                         0.000     0.000 r  vga/v_count_next_reg[5]/C
    SLICE_X12Y4          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.116     0.280    vga/v_count_next[5]
    SLICE_X13Y4          FDCE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X13Y4          FDCE                                         r  vga/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.208%)  route 0.164ns (53.792%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDCE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X11Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.164     0.305    vga/h_count_next[6]
    SLICE_X9Y5           FDCE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X9Y5           FDCE                                         r  vga/h_count_reg_reg[6]/C





