$date
	Fri Aug 25 16:55:11 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module RESDMAC_tb $end
$var wire 1 ! BGACK_IO_ $end
$var wire 1 " BR $end
$var wire 32 # DATA_IO [31:0] $end
$var wire 32 $ DATA_o [31:0] $end
$var wire 1 % INT $end
$var wire 8 & PD_PORT [7:0] $end
$var wire 1 ' R_W_IO $end
$var wire 1 ( R_W_o $end
$var wire 1 ) _AS_IO $end
$var wire 1 * _AS_o $end
$var wire 2 + _DSACK_IO [1:0] $end
$var wire 1 , _DS_IO $end
$var wire 1 - _DS_o $end
$var wire 1 . _SIZ1 $end
$var wire 1 / _LED_WR $end
$var wire 1 0 _LED_RD $end
$var wire 1 1 _LED_DMA $end
$var wire 1 2 _IOW $end
$var wire 1 3 _IOR $end
$var wire 1 4 _DMAEN $end
$var wire 1 5 _DACK $end
$var wire 1 6 _CSS $end
$var wire 1 7 PDATA_OE_ $end
$var wire 1 8 OWN $end
$var wire 1 9 DATA_OE_ $end
$var parameter 32 : CLK_FREQ $end
$var real 1 ; PERIOD $end
$var reg 32 < ADDR [31:0] $end
$var reg 32 = DATA_i [31:0] $end
$var reg 1 > INTA $end
$var reg 1 ? R_W_i $end
$var reg 1 @ SCLK $end
$var reg 1 A _AS_i $end
$var reg 1 B _BERR $end
$var reg 1 C _BG $end
$var reg 1 D _CS $end
$var reg 1 E _DREQ $end
$var reg 1 F _DS_i $end
$var reg 1 G _RST $end
$var reg 1 H _STERM $end
$scope module uut $end
$var wire 5 I ADDR [6:2] $end
$var wire 1 " BR $end
$var wire 1 J BnDS_O_ $end
$var wire 32 K DATA_IO [31:0] $end
$var wire 1 9 DATA_OE_ $end
$var wire 1 L DREQ_ $end
$var wire 1 M DSK0_IN_ $end
$var wire 1 N DSK1_IN_ $end
$var wire 32 O ID [31:0] $end
$var wire 1 P INCNI $end
$var wire 1 Q INCNO $end
$var wire 1 % INT $end
$var wire 1 > INTA $end
$var wire 1 8 OWN $end
$var wire 1 7 PDATA_OE_ $end
$var wire 16 R PD_PORT [15:0] $end
$var wire 1 S R_W $end
$var wire 1 ' R_W_IO $end
$var wire 1 @ SCLK $end
$var wire 1 T _AS $end
$var wire 1 ) _AS_IO $end
$var wire 1 U _BERR $end
$var wire 1 C _BG $end
$var wire 1 V _BGACK_I $end
$var wire 1 ! _BGACK_IO $end
$var wire 1 D _CS $end
$var wire 1 6 _CSS $end
$var wire 1 5 _DACK $end
$var wire 1 4 _DMAEN $end
$var wire 1 W _DREQ $end
$var wire 1 X _DS $end
$var wire 2 Y _DSACK_IO [1:0] $end
$var wire 1 , _DS_IO $end
$var wire 1 3 _IOR $end
$var wire 1 2 _IOW $end
$var wire 1 1 _LED_DMA $end
$var wire 1 G _RST $end
$var wire 1 . _SIZ1 $end
$var wire 1 Z _STERM $end
$var wire 1 [ nR_W $end
$var wire 1 \ n_AS $end
$var wire 1 ] n_DS $end
$var wire 1 ^ nCLK $end
$var wire 1 / _LED_WR $end
$var wire 1 0 _LED_RD $end
$var wire 1 _ _INT $end
$var wire 1 ` WE $end
$var wire 1 a WDREGREQ $end
$var wire 1 b STOPFLUSH $end
$var wire 1 c SIZE1_CPUSM $end
$var wire 1 d SCSI_CS $end
$var wire 1 e S2F $end
$var wire 1 f S2CPU $end
$var wire 1 g RIFIFO_o $end
$var wire 1 h REG_DSK_ $end
$var wire 1 i RE $end
$var wire 1 j RDFIFO_o $end
$var wire 1 k QnCPUCLK $end
$var wire 1 l PRESET $end
$var wire 1 m PLLW $end
$var wire 1 n PLLLOCKED $end
$var wire 1 o PLHW $end
$var wire 1 p PDS $end
$var wire 1 q PAS $end
$var wire 32 r OD [31:0] $end
$var wire 32 s MOD [31:0] $end
$var wire 32 t MID [31:0] $end
$var wire 1 u LS2CPU $end
$var wire 1 v LBYTE_ $end
$var wire 1 w INCNO_SCSI $end
$var wire 1 x INCNO_CPU $end
$var wire 1 y INCNI_SCSI $end
$var wire 1 z INCNI_CPU $end
$var wire 1 { INCFIFO $end
$var wire 1 | INCBO $end
$var wire 1 } H_0C $end
$var wire 1 ~ FLUSHFIFO $end
$var wire 1 !" FIFOFULL $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 #" F2S $end
$var wire 1 $" F2CPUL $end
$var wire 1 %" F2CPUH $end
$var wire 1 &" DMAENA $end
$var wire 1 '" DMADIR $end
$var wire 1 (" DIEL $end
$var wire 1 )" DIEH $end
$var wire 1 *" DECFIFO $end
$var wire 1 +" DACK_o $end
$var wire 1 ," CPUSM_BGACK $end
$var wire 1 -" CPU2S $end
$var wire 1 ." BRIDGEOUT $end
$var wire 1 /" BRIDGEIN $end
$var wire 1 0" BREQ $end
$var wire 1 1" BOEQ3 $end
$var wire 1 2" BOEQ0 $end
$var wire 1 3" BO1 $end
$var wire 1 4" BO0 $end
$var wire 1 5" BCLK $end
$var wire 1 6" BBCLK $end
$var wire 1 7" ACR_WR $end
$var wire 1 8" A3 $end
$var wire 1 9" A1 $end
$var reg 1 :" AS_O_ $end
$var reg 1 ;" DS_O_ $end
$var reg 1 <" LHW $end
$var reg 1 =" LLW $end
$scope module int_fifo $end
$var wire 1 @ CLK $end
$var wire 32 >" ID [31:0] $end
$var wire 1 P INCNI $end
$var wire 1 Q INCNO $end
$var wire 1 <" LHWORD $end
$var wire 1 =" LLWORD $end
$var wire 1 ?" MID25 $end
$var wire 3 @" WRITE_PTR [2:0] $end
$var wire 1 A" UUWS $end
$var wire 1 B" UMWS $end
$var wire 1 n RST_FIFO_ $end
$var wire 3 C" READ_PTR [2:0] $end
$var wire 1 D" LMWS $end
$var wire 1 E" LLWS $end
$var wire 1 v LBYTE_ $end
$var wire 1 { INCFIFO $end
$var wire 1 | INCBO $end
$var wire 1 } H_0C $end
$var wire 1 !" FIFOFULL $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 *" DECFIFO $end
$var wire 2 F" BYTE_PTR [1:0] $end
$var wire 1 1" BOEQ3 $end
$var wire 1 2" BOEQ0 $end
$var wire 1 3" BO1 $end
$var wire 1 4" BO0 $end
$var wire 1 5" BCLK $end
$var wire 1 6" BBCLK $end
$var wire 1 7" ACR_WR $end
$var reg 32 G" OD [31:0] $end
$scope module u_byte_ptr $end
$var wire 1 H" BO1_CLK $end
$var wire 1 ?" MID25 $end
$var wire 1 n RST_FIFO_ $end
$var wire 2 I" PTR [1:0] $end
$var wire 1 J" MUXZ $end
$var wire 1 | INCBO $end
$var wire 1 } H_0C $end
$var wire 1 6" CLK $end
$var wire 1 7" ACR_WR $end
$var reg 1 K" BO0 $end
$var reg 1 L" BO1 $end
$upscope $end
$scope module u_full_empty_ctr $end
$var wire 1 M" BCLK $end
$var wire 1 n RST_FIFO_ $end
$var wire 1 { INCFIFO $end
$var wire 1 *" DECFIFO $end
$var wire 1 6" CLK $end
$var reg 7 N" DOWN [6:0] $end
$var reg 1 "" FIFOEMPTY $end
$var reg 1 !" FIFOFULL $end
$var reg 8 O" UP [7:0] $end
$upscope $end
$scope module u_next_in_cntr $end
$var wire 1 P ClKEN $end
$var wire 1 n RST_ $end
$var wire 1 6" CLK $end
$var reg 3 P" COUNT [2:0] $end
$upscope $end
$scope module u_next_out_cntr $end
$var wire 1 Q ClKEN $end
$var wire 1 n RST_ $end
$var wire 1 6" CLK $end
$var reg 3 Q" COUNT [2:0] $end
$upscope $end
$scope module u_write_strobes $end
$var wire 1 <" LHWORD $end
$var wire 1 =" LLWORD $end
$var wire 1 E" LLWS $end
$var wire 1 D" LMWS $end
$var wire 2 R" PTR [1:0] $end
$var wire 1 B" UMWS $end
$var wire 1 A" UUWS $end
$var wire 1 v LBYTE_ $end
$var wire 1 S" BO1 $end
$var wire 1 T" BO0 $end
$upscope $end
$upscope $end
$scope module u_CPU_SM $end
$var wire 1 T AS_ $end
$var wire 1 V BGACK_I_ $end
$var wire 1 2" BOEQ0 $end
$var wire 1 1" BOEQ3 $end
$var wire 1 U" CYCLEDONE $end
$var wire 1 V" DSACK $end
$var wire 1 M DSACK0_ $end
$var wire 1 N DSACK1_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 W" LASTWORD $end
$var wire 1 X" RDFIFO_ $end
$var wire 1 Y" RIFIFO_ $end
$var wire 1 Z" STERM_ $end
$var wire 1 C aBGRANT_ $end
$var wire 1 [" aCYCLEDONE_ $end
$var wire 1 L aDREQ_ $end
$var wire 1 \" iDSACK $end
$var wire 1 Z iSTERM_ $end
$var wire 1 \ nAS_ $end
$var wire 1 ]" nDSACK $end
$var wire 1 ^" nSTERM_ $end
$var wire 1 _" nSTOPFLUSH_d $end
$var wire 1 `" nINCNI_d $end
$var wire 63 a" nE [62:0] $end
$var wire 1 ^ nCLK $end
$var wire 1 b" nBRIDGEIN_d $end
$var wire 1 c" nBREQ_d $end
$var wire 1 d" cpudff5_d $end
$var wire 1 e" cpudff4_d $end
$var wire 1 f" cpudff3_d $end
$var wire 1 g" cpudff2_d $end
$var wire 1 h" cpudff1_d $end
$var wire 1 n aRESET_ $end
$var wire 1 ~ aFLUSHFIFO $end
$var wire 1 &" aDMAENA $end
$var wire 1 i" SIZE1_d $end
$var wire 1 j" PLLW_d $end
$var wire 1 k" PLHW_d $end
$var wire 1 l" PDS_d $end
$var wire 1 m" PAS_d $end
$var wire 5 n" NEXT_STATE [4:0] $end
$var wire 1 o" INCNO_d $end
$var wire 1 p" INCFIFO_d $end
$var wire 1 q" F2CPUL_d $end
$var wire 1 r" F2CPUH_d $end
$var wire 63 s" E [62:0] $end
$var wire 1 '" DMADIR $end
$var wire 1 t" DIEL_d $end
$var wire 1 u" DIEH_d $end
$var wire 1 v" DECFIFO_d $end
$var wire 1 w" BRIDGEOUT_d $end
$var wire 1 x" BGACK_d $end
$var wire 1 5" BCLK $end
$var wire 1 6" BBCLK $end
$var wire 1 9" A1 $end
$var reg 1 ," BGACK $end
$var reg 1 y" BGRANT_ $end
$var reg 1 0" BREQ $end
$var reg 1 /" BRIDGEIN $end
$var reg 1 ." BRIDGEOUT $end
$var reg 1 z" CCRESET_ $end
$var reg 1 *" DECFIFO $end
$var reg 1 )" DIEH $end
$var reg 1 (" DIEL $end
$var reg 1 {" DMAENA $end
$var reg 1 |" DREQ_ $end
$var reg 2 }" DSACK_LATCHED_ [1:0] $end
$var reg 1 %" F2CPUH $end
$var reg 1 $" F2CPUL $end
$var reg 1 ~" FLUSHFIFO $end
$var reg 1 { INCFIFO $end
$var reg 1 z INCNI $end
$var reg 1 x INCNO $end
$var reg 1 q PAS $end
$var reg 1 p PDS $end
$var reg 1 o PLHW $end
$var reg 1 m PLLW $end
$var reg 1 c SIZE1 $end
$var reg 5 !# STATE [4:0] $end
$var reg 1 b STOPFLUSH $end
$var reg 1 "# nCYCLEDONE $end
$scope module u_CPU_SM_inputs $end
$var wire 1 y" BGRANT_ $end
$var wire 1 1" BOEQ3 $end
$var wire 1 U" CYCLEDONE $end
$var wire 1 {" DMAENA $end
$var wire 1 |" DREQ_ $end
$var wire 1 M DSACK0_ $end
$var wire 1 N DSACK1_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 ~" FLUSHFIFO $end
$var wire 1 W" LASTWORD $end
$var wire 5 ## STATE [4:0] $end
$var wire 1 $# nA1 $end
$var wire 1 %# nBGRANT_ $end
$var wire 1 &# nBOEQ3 $end
$var wire 1 '# nCYCLEDONE $end
$var wire 1 (# nDMADIR $end
$var wire 1 )# nDMAENA $end
$var wire 1 *# nDREQ_ $end
$var wire 1 +# nDSACK0_ $end
$var wire 1 ,# nDSACK1_ $end
$var wire 1 -# nFIFOEMPTY $end
$var wire 1 .# nFIFOFULL $end
$var wire 1 /# nLASTWORD $end
$var wire 63 0# nE [62:0] $end
$var wire 63 1# E [62:0] $end
$var wire 1 '" DMADIR $end
$var wire 1 9" A1 $end
$upscope $end
$scope module u_CPU_SM_outputs $end
$var wire 1 2# AA $end
$var wire 1 3# BB $end
$var wire 1 4# BGACK_W $end
$var wire 1 5# BGACK_X $end
$var wire 1 x" BGACK_d $end
$var wire 1 y" BGRANT_ $end
$var wire 1 6# BRIDGEOUT_X $end
$var wire 1 7# BRIDGEOUT_Y $end
$var wire 1 8# BRIDGEOUT_Z $end
$var wire 1 w" BRIDGEOUT_d $end
$var wire 1 9# CC $end
$var wire 1 U" CYCLEDONE $end
$var wire 1 :# DD $end
$var wire 1 v" DECFIFO_d $end
$var wire 1 ;# DIEH_X $end
$var wire 1 <# DIEH_Y $end
$var wire 1 =# DIEH_Z $end
$var wire 1 u" DIEH_d $end
$var wire 1 ># DIEL_X $end
$var wire 1 ?# DIEL_Y $end
$var wire 1 @# DIEL_Z $end
$var wire 1 t" DIEL_d $end
$var wire 1 V" DSACK $end
$var wire 63 A# E [62:0] $end
$var wire 1 B# EE $end
$var wire 1 C# F2CPUH_X $end
$var wire 1 D# F2CPUH_Y $end
$var wire 1 E# F2CPUH_Z $end
$var wire 1 r" F2CPUH_d $end
$var wire 1 F# F2CPUL_X $end
$var wire 1 G# F2CPUL_Y $end
$var wire 1 H# F2CPUL_Z $end
$var wire 1 q" F2CPUL_d $end
$var wire 1 I# FF $end
$var wire 1 p" INCFIFO_d $end
$var wire 1 o" INCNO_d $end
$var wire 1 J# PAS_X $end
$var wire 1 K# PAS_Y $end
$var wire 1 m" PAS_d $end
$var wire 1 L# PDS_X $end
$var wire 1 M# PDS_Y $end
$var wire 1 l" PDS_d $end
$var wire 1 k" PLHW_d $end
$var wire 1 N# PLLW_X $end
$var wire 1 O# PLLW_Y $end
$var wire 1 j" PLLW_d $end
$var wire 1 X" RDFIFO_ $end
$var wire 1 Y" RIFIFO_ $end
$var wire 1 P# S2ORS8 $end
$var wire 1 Q# SIZE1_X $end
$var wire 1 R# SIZE1_Y $end
$var wire 1 S# SIZE1_Z $end
$var wire 1 i" SIZE1_d $end
$var wire 5 T# STATE [4:0] $end
$var wire 1 Z" STERM_ $end
$var wire 1 c" nBREQ_d $end
$var wire 1 b" nBRIDGEIN_d $end
$var wire 1 ]" nDSACK $end
$var wire 63 U# nE [62:0] $end
$var wire 1 `" nINCNI_d $end
$var wire 1 ^" nSTERM_ $end
$var wire 1 _" nSTOPFLUSH_d $end
$upscope $end
$scope module u_cpudff1 $end
$var wire 1 V" DSACK $end
$var wire 63 V# E [62:0] $end
$var wire 1 Z" STERM_ $end
$var wire 1 h" cpudff1_d $end
$var wire 1 ]" nDSACK $end
$var wire 63 W# nE [62:0] $end
$var wire 1 ^" nSTERM_ $end
$var wire 1 X# p1a $end
$var wire 1 Y# p1b $end
$var wire 1 Z# p1c $end
$upscope $end
$scope module u_cpudff2 $end
$var wire 1 V" DSACK $end
$var wire 63 [# E [62:0] $end
$var wire 1 Z" STERM_ $end
$var wire 1 g" cpudff2_d $end
$var wire 1 ]" nDSACK $end
$var wire 63 \# nE [62:0] $end
$var wire 1 ^" nSTERM_ $end
$var wire 1 ]# p2a $end
$var wire 1 ^# p2b $end
$var wire 1 _# p2c $end
$upscope $end
$scope module u_cpudff3 $end
$var wire 1 V" DSACK $end
$var wire 63 `# E [62:0] $end
$var wire 1 Z" STERM_ $end
$var wire 1 f" cpudff3_d $end
$var wire 1 ]" nDSACK $end
$var wire 63 a# nE [62:0] $end
$var wire 1 ^" nSTERM_ $end
$var wire 1 b# p3a $end
$var wire 1 c# p3b $end
$var wire 1 d# p3c $end
$upscope $end
$scope module u_cpudff4 $end
$var wire 1 V" DSACK $end
$var wire 63 e# E [62:0] $end
$var wire 1 Z" STERM_ $end
$var wire 1 e" cpudff4_d $end
$var wire 1 ]" nDSACK $end
$var wire 63 f# nE [62:0] $end
$var wire 1 ^" nSTERM_ $end
$var wire 1 g# p4a $end
$var wire 1 h# p4b $end
$var wire 1 i# p4c $end
$upscope $end
$scope module u_cpudff5 $end
$var wire 1 V" DSACK $end
$var wire 63 j# E [62:0] $end
$var wire 1 Z" STERM_ $end
$var wire 1 d" cpudff5_d $end
$var wire 1 ]" nDSACK $end
$var wire 63 k# nE [62:0] $end
$var wire 1 ^" nSTERM_ $end
$var wire 1 l# p5a $end
$var wire 1 m# p5b $end
$var wire 1 n# p5c $end
$upscope $end
$upscope $end
$scope module u_PLL $end
$var wire 1 6" BBCLK $end
$var wire 1 5" BCLK $end
$var wire 1 @ CPUCLK_I $end
$var wire 1 k QnCPUCLK $end
$var wire 1 n locked $end
$var wire 1 ^ nCLK $end
$var wire 1 o# rst $end
$var reg 1 p# Slocked $end
$var reg 1 q# c1 $end
$var reg 1 r# c2 $end
$var reg 1 s# c3 $end
$upscope $end
$scope module u_SCSI_SM $end
$var wire 1 6" BBCLK $end
$var wire 1 5" BCLK $end
$var wire 1 1" BOEQ3 $end
$var wire 1 *" DECFIFO $end
$var wire 1 L DREQ_ $end
$var wire 1 t# DSACK_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 { INCFIFO $end
$var wire 1 v LBYTE_ $end
$var wire 1 u LS2CPU $end
$var wire 1 n RESET_ $end
$var wire 1 S RW $end
$var wire 1 \ nAS_ $end
$var wire 1 ^ nCLK $end
$var wire 1 u# WE $end
$var wire 1 v# SET_DSACK $end
$var wire 1 w# SCSI_CS $end
$var wire 1 x# S2F $end
$var wire 1 y# S2CPU $end
$var wire 1 z# RIFIFO $end
$var wire 1 {# RE $end
$var wire 1 |# RDFIFO $end
$var wire 1 }# INCNO $end
$var wire 1 ~# INCNI $end
$var wire 1 !$ INCBO $end
$var wire 1 "$ F2S $end
$var wire 1 '" DMADIR $end
$var wire 1 #$ DACK $end
$var wire 1 a CPUREQ $end
$var wire 1 $$ CPU2S $end
$var reg 1 %$ CCPUREQ $end
$var reg 1 &$ CDREQ_ $end
$var reg 1 '$ CDSACK_ $end
$var reg 1 -" CPU2S_o $end
$var reg 1 ($ CRESET_ $end
$var reg 1 +" DACK_o $end
$var reg 1 #" F2S_o $end
$var reg 1 | INCBO_o $end
$var reg 1 y INCNI_o $end
$var reg 1 w INCNO_o $end
$var reg 1 )$ RDFIFO_d $end
$var reg 1 j RDFIFO_o $end
$var reg 1 i RE_o $end
$var reg 1 *$ RIFIFO_d $end
$var reg 1 g RIFIFO_o $end
$var reg 1 f S2CPU_o $end
$var reg 1 e S2F_o $end
$var reg 1 d SCSI_CS_o $end
$var reg 1 ` WE_o $end
$var reg 1 +$ nLS2CPU $end
$scope module u_SCSI_SM_INTERNALS $end
$var wire 1 1" BOEQ3 $end
$var wire 1 %$ CCPUREQ $end
$var wire 1 &$ CDREQ_ $end
$var wire 1 '$ CDSACK_ $end
$var wire 1 5" CLK $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 j RDFIFO_o $end
$var wire 1 g RIFIFO_o $end
$var wire 1 S RW $end
$var wire 1 ($ nRESET $end
$var wire 1 '" DMADIR $end
$var parameter 5 ,$ s0 $end
$var parameter 5 -$ s1 $end
$var parameter 5 .$ s10 $end
$var parameter 5 /$ s12 $end
$var parameter 5 0$ s14 $end
$var parameter 5 1$ s16 $end
$var parameter 5 2$ s17 $end
$var parameter 5 3$ s18 $end
$var parameter 5 4$ s19 $end
$var parameter 5 5$ s2 $end
$var parameter 5 6$ s20 $end
$var parameter 5 7$ s22 $end
$var parameter 5 8$ s24 $end
$var parameter 5 9$ s25 $end
$var parameter 5 :$ s26 $end
$var parameter 5 ;$ s28 $end
$var parameter 5 <$ s3 $end
$var parameter 5 =$ s30 $end
$var parameter 5 >$ s4 $end
$var parameter 5 ?$ s6 $end
$var parameter 5 @$ s8 $end
$var parameter 5 A$ s9 $end
$var reg 1 $$ CPU2S $end
$var reg 1 #$ DACK $end
$var reg 1 "$ F2S $end
$var reg 1 !$ INCBO $end
$var reg 1 ~# INCNI $end
$var reg 1 }# INCNO $end
$var reg 1 |# RDFIFO $end
$var reg 1 {# RE $end
$var reg 1 z# RIFIFO $end
$var reg 1 y# S2CPU $end
$var reg 1 x# S2F $end
$var reg 1 w# SCSI_CS $end
$var reg 1 v# SET_DSACK $end
$var reg 1 u# WE $end
$var reg 5 B$ state_next [4:0] $end
$var reg 5 C$ state_reg [4:0] $end
$upscope $end
$upscope $end
$scope module u_datapath $end
$var wire 1 8" A3 $end
$var wire 1 6" BBCLK $end
$var wire 1 5" BCLK $end
$var wire 1 4" BO0 $end
$var wire 1 3" BO1 $end
$var wire 1 /" BRIDGEIN $end
$var wire 1 ." BRIDGEOUT $end
$var wire 1 J BnDS_O_ $end
$var wire 1 @ CLK $end
$var wire 1 -" CPU2S $end
$var wire 32 D$ DATA_IO [31:0] $end
$var wire 1 )" DIEH $end
$var wire 1 (" DIEL $end
$var wire 1 E$ DOEH_ $end
$var wire 1 F$ DOEL_ $end
$var wire 1 %" F2CPUH $end
$var wire 1 $" F2CPUL $end
$var wire 1 #" F2S $end
$var wire 32 G$ ID [31:0] $end
$var wire 1 u LS2CPU $end
$var wire 32 H$ OD [31:0] $end
$var wire 1 q PAS $end
$var wire 16 I$ PD [15:0] $end
$var wire 1 S RW $end
$var wire 1 f S2CPU $end
$var wire 1 e S2F $end
$var wire 1 J$ bBRIDGEIN $end
$var wire 1 K$ bDIEH $end
$var wire 1 L$ bDIEL $end
$var wire 1 M$ nDMAC_ $end
$var wire 1 ] nDS_ $end
$var wire 1 ," nOWN_ $end
$var wire 32 N$ MOD_TX [31:0] $end
$var wire 32 O$ MOD_SCSI [31:0] $end
$var wire 32 P$ MOD [31:0] $end
$var wire 32 Q$ MID [31:0] $end
$var wire 1 '" DMADIR $end
$scope module u_datapath_input $end
$var wire 1 J BnDS_O_ $end
$var wire 1 5" CLK $end
$var wire 32 R$ DATA [31:0] $end
$var wire 32 S$ ID [31:0] $end
$var wire 32 T$ MID [31:0] $end
$var wire 1 J$ bBRIDGEIN $end
$var wire 1 K$ bDIEH $end
$var wire 1 L$ bDIEL $end
$var wire 16 U$ UPPDER_OUTPUT_DATA [15:0] $end
$var wire 16 V$ UPPDER_INTPUT_DATA [15:0] $end
$var wire 16 W$ LOWER_OUTPUT_DATA [15:0] $end
$var wire 16 X$ LOWER_INPUT_DATA [15:0] $end
$var reg 16 Y$ UD_LATCH [15:0] $end
$upscope $end
$scope module u_datapath_output $end
$var wire 1 ." BRIDGEOUT $end
$var wire 1 6" CLK $end
$var wire 32 Z$ DATA [31:0] $end
$var wire 1 E$ DOEH_ $end
$var wire 1 F$ DOEL_ $end
$var wire 1 %" F2CPUH $end
$var wire 1 $" F2CPUL $end
$var wire 1 [$ LOD1_F2CPU $end
$var wire 1 \$ LOD2_F2CPU $end
$var wire 32 ]$ MOD [31:0] $end
$var wire 32 ^$ OD [31:0] $end
$var wire 1 q PAS $end
$var wire 1 f S2CPU $end
$var wire 16 _$ UPPER_OUTPUT_DATA [15:0] $end
$var wire 16 `$ UPPER_INPUT_DATA [15:0] $end
$var wire 16 a$ LOWER_OUTPUT_DATA [15:0] $end
$var wire 16 b$ LOWER_INPUT_DATA [15:0] $end
$var reg 16 c$ LD_LATCH [15:0] $end
$var reg 16 d$ UD_LATCH [15:0] $end
$upscope $end
$scope module u_datapath_scsi $end
$var wire 1 8" A3 $end
$var wire 1 4" BO0 $end
$var wire 1 3" BO1 $end
$var wire 1 @ CLK $end
$var wire 1 -" CPU2S $end
$var wire 1 #" F2S $end
$var wire 32 e$ ID [31:0] $end
$var wire 1 u LS2CPU $end
$var wire 32 f$ OD [31:0] $end
$var wire 1 f S2CPU $end
$var wire 1 e S2F $end
$var wire 16 g$ SCSI_DATA [15:0] $end
$var wire 1 h$ SCSI_IN $end
$var wire 1 i$ SCSI_OUT $end
$var wire 8 j$ SCSI_DATA_TX [7:0] $end
$var wire 8 k$ SCSI_DATA_RX [7:0] $end
$var wire 32 l$ MOD [31:0] $end
$var wire 1 m$ F2S_UUD $end
$var wire 1 n$ F2S_UMD $end
$var wire 1 o$ F2S_LMD $end
$var wire 1 p$ F2S_LLD $end
$var reg 8 q$ SCSI_DATA_LATCHED [7:0] $end
$scope module u_datapath_24dec $end
$var wire 1 4" A $end
$var wire 1 3" B $end
$var wire 1 #" G $end
$var wire 1 m$ Z0 $end
$var wire 1 n$ Z1 $end
$var wire 1 o$ Z2 $end
$var wire 1 p$ Z3 $end
$upscope $end
$scope module u_datapath_8b_MUX $end
$var wire 8 r$ A [7:0] $end
$var wire 8 s$ B [7:0] $end
$var wire 8 t$ C [7:0] $end
$var wire 8 u$ D [7:0] $end
$var wire 8 v$ E [7:0] $end
$var wire 8 w$ F [7:0] $end
$var wire 6 x$ S [5:0] $end
$var reg 8 y$ Z [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_registers $end
$var wire 8 z$ ADDR [7:0] $end
$var wire 1 T AS_ $end
$var wire 1 ^ CLK $end
$var wire 1 {$ CLR_FLUSHFIFO $end
$var wire 1 D DMAC_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 > INTA_I $end
$var wire 32 |$ MID [31:0] $end
$var wire 32 }$ MOD [31:0] $end
$var wire 1 n RST_ $end
$var wire 1 S RW $end
$var wire 1 b STOPFLUSH $end
$var wire 1 } h_0C $end
$var wire 1 ~$ WTC_RD_ $end
$var wire 32 !% WTC [31:0] $end
$var wire 1 a WDREGREQ $end
$var wire 1 "% ST_DMA $end
$var wire 1 #% SP_DMA $end
$var wire 1 h REG_DSK_ $end
$var wire 1 l PRESET $end
$var wire 1 $% ISTR_RD_ $end
$var wire 9 %% ISTR_O [8:0] $end
$var wire 32 &% ISTR [31:0] $end
$var wire 1 _ INT_O_ $end
$var wire 1 '% INTENA $end
$var wire 1 (% FLUSH_ $end
$var wire 1 &" DMAENA $end
$var wire 1 '" DMADIR $end
$var wire 1 )% CONTR_WR $end
$var wire 1 *% CONTR_RD_ $end
$var wire 9 +% CNTR_O [8:0] $end
$var wire 32 ,% CNTR [31:0] $end
$var wire 1 -% CLR_INT $end
$var wire 1 7" ACR_WR $end
$var reg 1 9" A1 $end
$var reg 1 ~ FLUSHFIFO $end
$scope module u_addr_decoder $end
$var wire 1 7" ACR_WR $end
$var wire 8 .% ADDR [7:0] $end
$var wire 1 /% ADDR_VALID $end
$var wire 1 T AS_ $end
$var wire 1 -% CLR_INT $end
$var wire 1 *% CONTR_RD_ $end
$var wire 1 )% CONTR_WR $end
$var wire 1 D DMAC_ $end
$var wire 1 (% FLUSH_ $end
$var wire 1 $% ISTR_RD_ $end
$var wire 1 S RW $end
$var wire 1 #% SP_DMA $end
$var wire 1 "% ST_DMA $end
$var wire 1 a WDREGREQ $end
$var wire 1 ~$ WTC_RD_ $end
$var wire 1 0% h_04 $end
$var wire 1 1% h_08 $end
$var wire 1 } h_0C $end
$var wire 1 2% h_10 $end
$var wire 1 3% h_14 $end
$var wire 1 4% h_18 $end
$var wire 1 5% h_1C $end
$var wire 1 6% h_3C $end
$var wire 1 '" DMADIR $end
$upscope $end
$scope module u_registers_cntr $end
$var wire 1 ^ CLK $end
$var wire 1 )% CONTR_WR $end
$var wire 9 7% MID [8:0] $end
$var wire 1 n RESET_ $end
$var wire 1 #% SP_DMA $end
$var wire 1 "% ST_DMA $end
$var reg 9 8% CNTR_O [8:0] $end
$var reg 1 '" DMADIR $end
$var reg 1 &" DMAENA $end
$var reg 1 '% INTENA $end
$var reg 1 l PRESET $end
$upscope $end
$scope module u_registers_istr $end
$var wire 1 ^ CLK $end
$var wire 1 -% CLR_INT $end
$var wire 1 9% CLR_INT_ $end
$var wire 1 "" FIFOEMPTY $end
$var wire 1 !" FIFOFULL $end
$var wire 1 :% INT $end
$var wire 1 > INTA_I $end
$var wire 1 '% INTENA $end
$var wire 1 $% ISTR_RD_ $end
$var wire 1 n RESET_ $end
$var reg 1 ;% E_INT $end
$var reg 1 <% FE $end
$var reg 1 =% FF $end
$var reg 1 >% INTS $end
$var reg 1 ?% INT_F $end
$var reg 1 _ INT_O_ $end
$var reg 1 @% INT_P $end
$var reg 9 A% ISTR_O [8:0] $end
$upscope $end
$scope module u_registers_term $end
$var wire 1 T AS_ $end
$var wire 1 ^ CLK $end
$var wire 1 B% CYCLE_ACTIVE $end
$var wire 1 D DMAC_ $end
$var wire 1 a WDREGREQ $end
$var wire 1 } h_0C $end
$var reg 1 h REG_DSK_ $end
$var reg 3 C% TERM_COUNTER [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope task wait_n_clk $end
$var integer 32 D% i [31:0] $end
$upscope $end
$scope task wait_n_clko $end
$var integer 32 E% i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1001 A$
b1000 @$
b110 ?$
b100 >$
b11110 =$
b11 <$
b11100 ;$
b11010 :$
b11001 9$
b11000 8$
b10110 7$
b10100 6$
b10 5$
b10011 4$
b10010 3$
b10001 2$
b10000 1$
b1110 0$
b1100 /$
b1010 .$
b1 -$
b0 ,$
r40 ;
b1011111010111100001000000 :
$end
#0
$dumpvars
bx E%
b1 D%
bx C%
0B%
b0xxxx00xx A%
x@%
x?%
x>%
x=%
x<%
x;%
0:%
19%
bx 8%
bx 7%
06%
05%
04%
03%
02%
01%
00%
0/%
b1111100 .%
0-%
bz ,%
bx +%
1*%
0)%
1(%
x'%
bz &%
b0xxxx00xx %%
1$%
0#%
0"%
bz !%
1~$
bz }$
bx |$
x{$
b1111100 z$
bz y$
b0xxxxx x$
bx w$
bx v$
bx u$
bx t$
bx s$
bx r$
bx q$
xp$
xo$
xn$
xm$
bxzzzzzzzzxxxxxxxxzzzzzzzz l$
bx k$
bz j$
xi$
xh$
b1111111111111111 g$
bx f$
bx e$
bx d$
bx c$
bx b$
bx a$
bx `$
bx _$
bx ^$
bxzzzzzzzzxxxxxxxxzzzzzzzz ]$
x\$
x[$
bx Z$
bx Y$
bx X$
bx W$
bx V$
bx U$
bx T$
bx S$
bx R$
bx Q$
bz P$
bxzzzzzzzzxxxxxxxxzzzzzzzz O$
bxzzzzzzzzxxxxxxxxzzzzzzzz N$
0M$
xL$
xK$
xJ$
b1111111111111111 I$
bx H$
bx G$
xF$
xE$
bx D$
bx C$
bx B$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
0s#
0r#
0q#
xp#
0o#
xn#
1m#
xl#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx k#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx j#
xi#
1h#
xg#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx f#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx e#
xd#
1c#
xb#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx a#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx `#
x_#
1^#
x]#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx \#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx [#
xZ#
1Y#
xX#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx W#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx V#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx U#
bx T#
xS#
1R#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
1G#
xF#
xE#
1D#
xC#
xB#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx A#
x@#
1?#
x>#
x=#
1<#
x;#
1:#
19#
x8#
17#
x6#
x5#
x4#
x3#
12#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 1#
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx 0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
bx ##
x"#
bx !#
x~"
b11 }"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx s"
xr"
xq"
xp"
0o"
bx n"
xm"
xl"
xk"
xj"
xi"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
bxzxxxxzxzxxzxzxxzxxzxxzxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx a"
x`"
x_"
0^"
1]"
0\"
x["
1Z"
xY"
xX"
xW"
0V"
xU"
xT"
xS"
bx R"
bx Q"
bx P"
bx O"
bx N"
1M"
xL"
xK"
xJ"
bx I"
xH"
bx G"
bx F"
xE"
xD"
bx C"
xB"
xA"
bx @"
x?"
bx >"
x="
x<"
x;"
x:"
x9"
18"
07"
06"
05"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
0}
x|
x{
xz
xy
xx
xw
xv
xu
bx t
bz s
bx r
xq
xp
xo
xn
xm
xl
1k
xj
xi
xh
xg
xf
xe
xd
xc
xb
0a
x`
1_
1^
x]
x\
x[
1Z
bx Y
xX
1W
xV
1U
xT
xS
b1111111111111111 R
xQ
xP
bx O
xN
xM
1L
bx K
xJ
b11111 I
1H
1G
1F
1E
1D
1C
1B
1A
0@
1?
0>
bx =
b11111111111111111111111111111111 <
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
bx +
x*
x)
x(
x'
b11111111 &
0%
bx $
bx #
x"
x!
$end
#200
b0 +%
b0 8%
0v"
1B#
1I#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 s"
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 1#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 A#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 V#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 [#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 `#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 e#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0xx0x0xx0x0000x0 j#
0o$
0n$
b0xx000 x$
0p$
1E$
1F$
1J"
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 a"
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 0#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 U#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 W#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 \#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 a#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 f#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1xx1x1xx1x1111x1 k#
1/#
10
1X"
1Y"
0T"
04"
0S"
1&#
03"
1.#
0W"
0-#
1$#
1(#
0v#
0u#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0j
0g
b0 O"
b0 N"
b0 @"
b0 P"
b0 C"
b0 Q"
12"
0K"
01"
b0 F"
b0 I"
b0 R"
0L"
0!"
1""
09"
0~
0&"
0l
0'%
0'"
1<%
0=%
0@%
0;%
0>%
0?%
0n
0p#
1o#
0M"
b1 E%
0G
0k
1@
#225
0^
1q#
#300
b0 q$
12
bz k$
13
1v
17
16
bz N$
bz ]$
0h$
bz O$
bz l$
0Q
0H"
0m$
15
0i$
b0 x$
0x
0*"
0`
0d
0e
0f
0*$
0i
0)$
0w
0y
0|
0#"
0+"
0-"
1&$
0%$
15"
1r#
#350
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 s"
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 1#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 A#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 V#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 [#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 `#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 e#
bxzxxxxzxzxxzxzxxzxxzxxzxxx0x0xxxxx0xxxx0xxxxx0x0000x00x000000 j#
04#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 a"
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 0#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 U#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 W#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 \#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 a#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 f#
bxzxxxxzxzxxzxzxxzxxzxxzxxx1x1xxxxx1xxxx1xxxxx1x1111x11x111111 k#
0*#
1)#
0%#
0~"
1|"
0{"
1y"
16"
1s#
#400
1M"
1k
0@
#425
0["
0+#
0,#
1M
1N
b11 +
b11 Y
1t#
1u
1h
0+$
0e"
0d"
1g#
1l#
1i"
0j"
0h"
0f"
b0 n"
0g"
1S#
1O#
1Z#
1d#
1i#
1n#
0Q#
0p"
0l"
1_#
0m"
0u"
1]#
0t"
1X#
1b#
1K#
1M#
0q"
1J#
13#
0r"
1;#
1c"
1H#
0w"
1b"
1N#
1F#
1>#
1E#
1C#
18#
16#
0k"
1L#
1`"
1=#
1@#
1_"
0x"
1X
1T
1S
bz w$
19
0]
0\
0[
05#
bz v$
bz W$
1/
1V
1!
1.
1-
1,
1*
1)
1(
1'
1'#
b10000 B$
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 a"
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 0#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 U#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 W#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 \#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 a#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 f#
b111z1111z1z11z1z11z11z11z11111111111111111111111111111111111111 k#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 s"
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 1#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 A#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 V#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 [#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 `#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 e#
b0z0000z0z00z0z00z00z00z00000000000000000000000000000000000000 j#
0P#
1{$
0P
bz a$
bz _$
0L$
bz O
bz >"
bz G$
bz S$
bz e$
bz U$
0"
11
14
0U"
1'$
b0 C$
b0 !#
b0 ##
b0 T#
0b
0c
0m
0o
0z
0{
0$"
0%"
0("
0K$
0)"
0."
0J$
0/"
00"
0p
0[$
0\$
0q
08
0,"
1"#
0v"
0o"
19#
1]"
0V"
0\"
b11 }"
0($
0z"
b1 %%
b1 A%
1^
0q#
#500
05"
0r#
#550
06"
0s#
#600
0M"
0k
1@
#610
0o#
b11 E%
1G
#625
0^
1q#
#700
1n
1p#
15"
1r#
#750
16"
1s#
#800
0A"
0B"
0D"
0E"
0J
0<"
0="
1;"
1:"
1M"
1k
0@
#825
b0 C%
1z"
1($
1^
0q#
#900
05"
0r#
#950
06"
0s#
#1000
0M"
0k
1@
#1025
0^
1q#
#1100
b0 B$
1c
b10000 C$
15"
1r#
#1150
0'#
1U"
0"#
16"
1s#
#1200
1M"
1k
0@
#1225
1^
0q#
#1300
05"
0r#
#1350
06"
0s#
#1400
0M"
0k
1@
#1425
0^
1q#
#1500
b10000 B$
b0 C$
15"
1r#
#1550
16"
1s#
#1600
1M"
1k
0@
#1625
1^
0q#
#1700
05"
0r#
#1750
06"
0s#
#1800
0M"
0k
1@
#1810
1M$
0D
08"
b1000000 z$
b1000000 .%
b10000 I
b110111010000000001000000 <
b1 E%
#1825
0^
1q#
#1900
b0 B$
b10000 C$
15"
1r#
#1950
16"
1s#
#2000
1M"
1k
0@
#2025
1^
0q#
#2100
05"
0r#
#2150
06"
0s#
#2200
0M"
0k
1@
#2210
b11011101 7%
1?"
b1100110011011101 X$
b1010101010111011 V$
b10101010101110111100110011011101 $
b10101010101110111100110011011101 t
b10101010101110111100110011011101 Q$
b10101010101110111100110011011101 T$
b10101010101110111100110011011101 |$
b10101010101110111100110011011101 #
b10101010101110111100110011011101 K
b10101010101110111100110011011101 D$
b10101010101110111100110011011101 R$
b10101010101110111100110011011101 Z$
b10101010101110111100110011011101 =
1["
0/
10
1a
0B%
09
1/%
b0 B$
0S
0T
1[
1\
0(
0'
0*
0)
0?
0A
#2225
0^
1q#
#2300
b1000 B$
b0 C$
1%$
15"
1r#
#2350
1'#
0U"
1"#
16"
1s#
#2400
1M"
1k
0@
#2425
1^
0q#
#2500
05"
0r#
#2550
06"
0s#
#2600
0M"
0k
1@
#2610
0X
1]
0-
0,
b101 E%
0F
#2625
0^
1q#
#2700
b10001 B$
1$$
1u#
1w#
b1000 C$
15"
1r#
#2750
16"
1s#
#2800
1M"
1k
0@
#2825
1^
0q#
#2900
05"
0r#
#2950
06"
0s#
#3000
0M"
0k
1@
#3025
0^
1q#
#3100
b11011101 &
b1101110111011101 R
b1101110111011101 I$
b1101110111011101 g$
b11011101 j$
b11011101 y$
b11011101 w$
02
07
bz1100110011011101 O
bz1100110011011101 >"
bz1100110011011101 G$
bz1100110011011101 S$
bz1100110011011101 e$
b1100110011011101 W$
06
1L$
1i$
b100000 x$
b11010 B$
1u#
1w#
1$$
1`
1d
1-"
b10001 C$
15"
1r#
#3150
16"
1s#
#3200
1M"
1k
0@
#3225
1^
0q#
#3300
05"
0r#
#3350
06"
0s#
#3400
0M"
0k
1@
#3425
0^
1q#
#3500
b110 B$
1u#
1w#
1$$
b11010 C$
15"
1r#
#3550
16"
1s#
#3600
1M"
1k
0@
#3625
1^
0q#
#3700
05"
0r#
#3750
06"
0s#
#3800
0M"
0k
1@
#3825
0^
1q#
#3900
b10110 B$
1v#
0u#
1w#
1$$
b110 C$
15"
1r#
#3950
16"
1s#
#4000
1M"
1k
0@
#4025
1^
0q#
#4100
05"
0r#
#4150
06"
0s#
#4200
0M"
0k
1@
#4225
0^
1q#
#4300
1+#
1,#
0M
0N
b0 +
b0 Y
12
0t#
0u
b1110 B$
0v#
0w#
0$$
1+$
0`
b10110 C$
15"
1r#
#4350
16"
1s#
#4400
0["
0+#
0,#
1M
1N
b11 +
b11 Y
1t#
1u
0+$
1/
0a
19
0/%
1X
1T
0]
0\
1-
1,
1*
1)
1F
1A
1M"
1k
0@
#4425
1^
0q#
#4500
05"
0r#
#4550
06"
0s#
#4600
0M"
0k
1@
#4610
0M$
1D
b11111111 &
b1111111111111111 R
b1111111111111111 I$
b1111111111111111 g$
b11111111 w$
bz j$
bz y$
bz1111111111111111 O
bz1111111111111111 >"
bz1111111111111111 G$
bz1111111111111111 S$
bz1111111111111111 e$
b1111111111111111 W$
b10000 x$
b111111111 7%
b1111111111111111 X$
b1111111111111111 V$
18"
b11111111111111111111111111111111 $
b11111111111111111111111111111111 t
b11111111111111111111111111111111 Q$
b11111111111111111111111111111111 T$
b11111111111111111111111111111111 |$
b11111111111111111111111111111111 #
b11111111111111111111111111111111 K
b11111111111111111111111111111111 D$
b11111111111111111111111111111111 R$
b11111111111111111111111111111111 Z$
b1111100 z$
b1111100 .%
b11111 I
b11111111111111111111111111111111 =
b11111111111111111111111111111111 <
b1110 B$
1S
0[
1(
1'
b100 E%
1?
#4625
0^
1q#
#4700
bz w$
17
bz O
bz >"
bz G$
bz S$
bz e$
bz W$
16
0L$
0i$
b0 x$
b0 B$
0d
0-"
b1110 C$
0%$
15"
1r#
#4750
0'#
1U"
0"#
16"
1s#
#4800
1M"
1k
0@
#4825
1^
0q#
#4900
05"
0r#
#4950
06"
0s#
#5000
0M"
0k
1@
#5025
0^
1q#
#5100
b10000 B$
b0 C$
15"
1r#
#5150
16"
1s#
#5200
1M"
1k
0@
#5225
1^
0q#
#5300
05"
0r#
#5350
06"
0s#
#5400
0M"
0k
1@
#5425
0^
1q#
#5500
b0 B$
b10000 C$
15"
1r#
#5550
16"
1s#
#5600
1M"
1k
0@
#5625
1^
0q#
#5700
05"
0r#
#5750
06"
0s#
#5800
0M"
0k
1@
#5825
0^
1q#
#5900
b10000 B$
b0 C$
15"
1r#
#5950
16"
1s#
#6000
1M"
1k
0@
#6025
1^
0q#
#6100
05"
0r#
#6150
06"
0s#
#6200
0M"
0k
1@
#6210
