# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/imports/rtl/core" --include "../../../../project_1.srcs/sources_1/imports/rtl/perips" \
"../../../../project_1.srcs/sources_1/ip/mmcm_1/mmcm_sim_netlist.v" \
"../../../../project_1.srcs/sources_1/imports/src/clkdivider.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_biu.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_clk_ctrl.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_clkgate.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_core.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_cpu.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_cpu_top.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ctrl.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_dtcm_ram.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_extend_csr.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_exu.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_bjp.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_csrctrl.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_dpath.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_lsuagu.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_muldiv.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_exu_alu_rglr.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_exu_branchslv.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_exu_commit.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_exu_csr.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_exu_decode.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_exu_disp.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_exu_excp.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_exu_longpwbck.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_exu_oitf.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_exu_regfile.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_exu_wbck.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_ifu.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ifetch.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_ifu_ift2icb.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_ifu_litebpu.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_ifu_minidec.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_irq_sync.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ctrl.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_itcm_ram.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_lsu.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_lsu_ctrl.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_reset_ctrl.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/soc/e203_soc_top.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/core/e203_srams.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_clint.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_gfcm.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_hclkgen_rstsync.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_main.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_mems.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_perips.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_plic.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pll.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_pllclkdiv.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/subsys/e203_subsys_top.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/i2c_master_bit_ctrl.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/i2c_master_byte_ctrl.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/i2c_master_top.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/general/sirv_1cyc_sram_ctrl.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetReg.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_1.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_129.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_36.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_AsyncResetRegVec_67.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_DeglitchShiftRegister.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_LevelGateway.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_ResetCatchAndSync_2.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_aon.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_lclkgen_regs.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_porrst.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_top.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_aon_wrapper.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_clint.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_clint_top.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_csr.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_module.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_ram.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/debug/sirv_debug_rom.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_apb_slv.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_expl_axi_slv.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_flash_qspi_top.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_bufs.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_dffs.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_icbs.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_ram.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_gpio_top.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_hclkgen_regs.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to16_bus.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to2_bus.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/fab/sirv_icb1to8_bus.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/debug/sirv_jtag_dtm.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_jtaggpioport.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/mems/sirv_mrom_top.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_otp_top.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_man.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_plic_top.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_pmu_core.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_core.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm16_top.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_core.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_pwm8_top.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_pwmgpioport.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_1cs_top.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_4cs_top.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_arbiter.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_fifo.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_1.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_media_2.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_1.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_qspi_physical_2.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_queue.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_queue_1.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_repeater_6.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_rtc.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/general/sirv_sim_ram.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_spi_flashmap.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_1.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_spigpioport_2.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/general/sirv_sram_icb_ctrl.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_tl_repeater_5.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_tlfragmenter_qspi_1.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_tlwidthwidget_qspi.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_uart.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_uart_top.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_uartgpioport.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_uartrx.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_uarttx.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/perips/sirv_wdog.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/system.v" \
"../../../../project_1.srcs/sources_1/imports/rtl/general/sirv_gnrl_xchecker.v" \
"../../../../project_1.srcs/sim_1/new/e200_tb.v" \
"E:/第七学期/计算机组织与系统结构实习/lab1.2/答疑/tb_top.v" \
"E:/第七学期/计算机组织与系统结构实习/lab1.2/答疑/lab1.2仿真测试代码示例/fsm.v" \
"E:/第七学期/计算机组织与系统结构实习/lab1.2/答疑/lab1.2仿真测试代码示例/fsm_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
