Assembler report for top
Wed Jul 29 19:57:11 2020
Quartus Prime Version 20.2.0 Build 50 06/11/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Parallel Compilation
  5. Assembler Messages
  6. Assembler Encrypted IP Cores Summary
  7. Assembler Generated Files
  8. Assembler Device Options: top.sof



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Wed Jul 29 19:57:11 2020 ;
; Revision Name         ; top                                   ;
; Top-level Entity Name ; top                                   ;
; Family                ; Stratix 10                            ;
; Device                ; 1SG280LU2F50E2VG                      ;
; Timing Models         ; Final                                 ;
; Power Models          ; Final                                 ;
; Device Status         ; Final                                 ;
+-----------------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                                    ;
+-----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                      ; Setting            ; Default Value      ;
+-----------------------------------------------------------------------------+--------------------+--------------------+
; Maximum processors allowed for parallel compilation                         ; 16                 ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation            ; On                 ; On                 ;
; Enable compact report table                                                 ; Off                ; Off                ;
; Enable Design Assistant in the compilation flow                             ; On                 ; On                 ;
; Design Assistant include IP blocks                                          ; Off                ; Off                ;
; High fanout net threshold for RAM inference                                 ; 15                 ; 15                 ;
; Design Assistant limit on reported violations per rule                      ; 500                ; 500                ;
; Allow RAM Retiming                                                          ; Off                ; Off                ;
; Allow DSP Retiming                                                          ; Off                ; Off                ;
; Use Checkered Pattern as Uninitialized RAM Content                          ; Off                ; Off                ;
; Generate compressed bitstreams                                              ; On                 ; On                 ;
; Compression mode                                                            ; Off                ; Off                ;
; Clock source for configuration device                                       ; Internal           ; Internal           ;
; Clock frequency of the configuration device                                 ; 10 MHz             ; 10 MHz             ;
; Divide clock frequency by                                                   ; 1                  ; 1                  ;
; Auto user code                                                              ; On                 ; On                 ;
; Configuration device                                                        ; Auto               ; Auto               ;
; Never expose to user                                                        ; 1                  ; 1                  ;
; Voltage stable delay                                                        ; 10                 ; 10                 ;
; FPGA release delay                                                          ; 10                 ; 10                 ;
; Initial delay                                                               ; 0                  ; 0                  ;
; Bus speed mode                                                              ; 100 KHz            ; 100 KHz            ;
; Slave device type                                                           ; LTM4677            ; LTM4677            ;
; Device address in PMBus Slave mode                                          ; 00                 ; 00                 ;
; PMBus device 0 slave address                                                ; 00                 ; 00                 ;
; PMBus device 1 slave address                                                ; 00                 ; 00                 ;
; PMBus device 2 slave address                                                ; 00                 ; 00                 ;
; PMBus device 3 slave address                                                ; 00                 ; 00                 ;
; PMBus device 4 slave address                                                ; 00                 ; 00                 ;
; PMBus device 5 slave address                                                ; 00                 ; 00                 ;
; PMBus device 6 slave address                                                ; 00                 ; 00                 ;
; PMBus device 7 slave address                                                ; 00                 ; 00                 ;
; Voltage output format                                                       ; Auto discovery     ; Auto discovery     ;
; Direct format coefficient m                                                 ; 0                  ; 0                  ;
; Direct format coefficient b                                                 ; 0                  ; 0                  ;
; Direct format coefficient R                                                 ; 0                  ; 0                  ;
; Linear format N                                                             ; 0                  ; 0                  ;
; Translated voltage value unit                                               ; Volts              ; Volts              ;
; obsolete - Data setup time in nanoseconds                                   ; 0                  ; 0                  ;
; obsolete - Data hold time in nanoseconds                                    ; 0                  ; 0                  ;
; obsolete - Clock/data fall time in nanoseconds                              ; 0                  ; 0                  ;
; obsolete - Clock/data rise time in nanoseconds                              ; 0                  ; 0                  ;
; Enable PAGE command                                                         ; Off                ; Off                ;
; VOUT reading error margin index                                             ; 0                  ; 0                  ;
; Configuration device auto user code                                         ; Off                ; Off                ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off                ; Off                ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off                ; Off                ;
; Generate Partial Reconfiguration Raw Binary File (.rbf)                     ; On                 ; On                 ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off                ; Off                ;
; Hexadecimal Output File start address                                       ; 0                  ; 0                  ;
; Hexadecimal Output File count direction                                     ; Up                 ; Up                 ;
; HPS/FPGA configuration order                                                ; After INIT_DONE    ; After INIT_DONE    ;
; HPS debug access port (DAP)                                                 ; Disabled           ; Disabled           ;
; Enable configuration bitstream encryption                                   ; Off                ; Off                ;
; Encryption key storage location                                             ; Battery Backup RAM ; Battery Backup RAM ;
; Encryption update ratio                                                     ; 0                  ; 0                  ;
; Enable scrambling                                                           ; Off                ; Off                ;
; Allow HPS debug without certificate                                         ; Off                ; Off                ;
; Remote system update max retry count                                        ; 1                  ; 1                  ;
; Disable JTAG                                                                ; Off                ; Off                ;
; Force SDM clock to internal oscillator                                      ; Off                ; Off                ;
; Force encryption key update                                                 ; Off                ; Off                ;
; Disable virtual eFuses                                                      ; Off                ; Off                ;
; Lock security eFuses                                                        ; Off                ; Off                ;
; Disable HPS debug                                                           ; Off                ; Off                ;
; Disable encryption key in eFuses                                            ; Off                ; Off                ;
; Disable encryption key in BBRAM                                             ; Off                ; Off                ;
; Disable Intrinsic ID PUF-wrapped encryption key in Quad SPI                 ; Off                ; Off                ;
; Enable frequency tamper detection                                           ; Off                ; Off                ;
; Enable temperature tamper detection                                         ; Off                ; Off                ;
; Enable voltage tamper detection                                             ; Off                ; Off                ;
; Anti-tamper response                                                        ; Disabled           ; Disabled           ;
; Frequency tamper detection range                                            ; 0                  ; 0                  ;
; Temperature tamper upper bound                                              ; 110                ; 110                ;
; Temperature tamper lower bound                                              ; -40                ; -40                ;
; Enable VCCL voltage tamper detection                                        ; Off                ; Off                ;
; Enable VCCL SDM voltage tamper detection                                    ; Off                ; Off                ;
; Voltage tamper detection trigger                                            ; 5                  ; 5                  ;
; VCCL voltage difference in percentage                                       ; 0                  ; 0                  ;
; VCCL_SDM voltage difference in percentage                                   ; 0                  ; 0                  ;
; Run configuration CPU from internal oscillator                              ; Off                ; Off                ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off                ; Off                ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off                ; Off                ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off                ; Off                ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On                 ; On                 ;
+-----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 20.2.0 Build 50 06/11/2020 SC Pro Edition
    Info: Processing started: Wed Jul 29 19:56:05 2020
    Info: System process ID: 1997647
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off top -c top
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:14.
Critical Warning (19238): Incomplete power management settings for a VID device. As a result, the tool may not generate device bitstream.
    Critical Warning (19239): Missing required setting "SDM PWRMGT SCL output"
    Critical Warning (19239): Missing required setting "SDM PWRMGT SDA output"
    Critical Warning (19239): Missing required setting "PMBus device 0 slave address"
Info (20553): Using CVP Hash 2CA3DB9DB3781AC8327006D6423596515869CB541586A519D27A03FF22CF7A11
Info: Quartus Prime Assembler was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 9877 megabytes
    Info: Processing ended: Wed Jul 29 19:57:13 2020
    Info: Elapsed time: 00:01:08
    Info: System process ID: 1997647


+----------------------------------------------------+
; Assembler Encrypted IP Cores Summary               ;
+------------+------------------------+--------------+
; Vendor     ; IP Core Name           ; License Type ;
+------------+------------------------+--------------+
; Intel FPGA ; Signal Tap (6AF7 BCE1) ; Licensed     ;
; Intel FPGA ; Signal Tap (6AF7 BCEC) ; Licensed     ;
+------------+------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------+
; /home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/output_files/top.sof ;
+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Assembler Device Options: top.sof                                                  ;
+----------------+-------------------------------------------------------------------+
; Option         ; Setting                                                           ;
+----------------+-------------------------------------------------------------------+
; JTAG usercode  ; 0xFFFFFFFF                                                        ;
; Checksum       ; 0x3E68FE6F                                                        ;
; Design hash    ; 3237BC3B3E1AEC0C9FDBB8D2516BF0601426924361B25761D05FB33D8BFF569A  ;
+----------------+-------------------------------------------------------------------+


