part=xck26-sfvc784-2LV-c

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
clock=150Mhz
clock_uncertainty=1%
syn.file=./complex_div.cpp
syn.file=./complex_div.h
tb.file=./complex_div_tb.cpp
csim.clean=1
syn.top=complex_div