{
  "connect_flexibility_coarse" : {
    "num_otrack_per_opin" : 18,
    "num_itrack_per_ipin" : 18,
    "num_ipin_per_opin" : 6
  },
  "connect_flexibility_fine" : {
    "num_otrack_per_opin" : 18,
    "num_itrack_per_ipin" : 18,
    "num_ipin_per_opin" : 6
  },
  "diag_iopin_connect" : true,
  "num_row" : 4,
  "num_colum" : 4,
  "num_track_coarse" : 9,
  "num_track_fine": 9,
  "track_reged_mode" : 2,
  "data_width" : 16,
  "cfg_data_width" : 32,
  "cfg_addr_width" : 32,
  "cfg_addr_width_Unit" : 8,
  "cfg_blk_offset" : 4,
  "PEinputnum" : [3, 3],
  "operations" : {
    "Add" : 0,
    "Sub" : 1,
    "Adc" : 2,
    "Sbc" : 3,
    "Abs" : 4,
    "GTE_Max" : 5,
    "LTE_Min" : 6,
    "Sel" : 7,
    "Mult0" : 8,
    "Mult1" : 9,
    "Mult2" : 10,
    "SHR" : 11,
    "SHL" : 12,
    "Or" : 13,
    "And" : 14,
    "XOr" : 15

},
  "has_3input" : 1,
  "lut_n" : 3,
  "interconnect_output_ports" : 2,
  "mem_width": 64,
  "mem_depth": 512,
  "use_sram_stub" : 0,
  "iterator_support" : 6,
  "config_width" : 16,
  "interconnect_input_ports" : 2,
  "agg_addr_width" : 4,
  "agg_iter_support" : 6,
  "agg_range_width" : 16,
  "tb_range_width" : 16,
  "tb_addr_width" : 4,
  "banks" : 1,
  "tb_height" : 2,
  "agg_height" : 4,
  "agg_rd_addr_gen_width" : 8


}