Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/FDRE.v" Line 150: Timing violation in scope /circuit_tb/uut/inst_datapath/Ry_reg[1]/TChk150_1022 at time 154924 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_b_reg[10]/TChk170_6684 at time 266521 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_b_reg[8]/TChk170_6684 at time 266521 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_b_reg[9]/TChk170_6684 at time 266521 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_a_reg[10]/TChk170_6684 at time 266956 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_a_reg[8]/TChk170_6684 at time 266956 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_a_reg[9]/TChk170_6684 at time 266956 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/DSP48E1.v" Line 2124: Timing violation in scope /circuit_tb/uut/inst_datapath/RC_reg/TChk2124_2486 at time 504646 ps $setuphold (posedge CLK,posedge RSTA,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rsta_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /circuit_tb/uut/inst_datapath/Ry_reg[1]/TChk153_1025 at time 604924 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/DSP48E1.v" Line 2087: Timing violation in scope /circuit_tb/uut/inst_datapath/RC_reg/TChk2087_2449 at time 764646 ps $setuphold (posedge CLK,negedge RSTA,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rsta_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/FDRE.v" Line 151: Timing violation in scope /circuit_tb/uut/inst_control/FSM_onehot_currstate_reg[1]/TChk151_1023 at time 764715 ps $setuphold (posedge C,negedge R,(0:0:0),(0:0:0),notifier,rst_clk_enable_p,rst_clk_enable_p,C_dly,R_dly) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_b_reg[10]/TChk170_6684 at time 826521 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_b_reg[8]/TChk170_6684 at time 826521 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_b_reg[9]/TChk170_6684 at time 826521 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_a_reg[10]/TChk170_6684 at time 826956 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_a_reg[8]/TChk170_6684 at time 826956 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "/home/josecoelho/xilinx/Vivado/2018.2/data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /circuit_tb/uut/inst_datapath/adder2_entry_a_reg[9]/TChk170_6684 at time 826956 ps $width (posedge CLR,(0:0:0),0,notifier) 
