============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Apr 08 2025  03:36:50 pm
  Module:                 rapid_x_cpu
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (5830 ps) Setup Check with Pin memory_unit_ir_data_in_reg[31]/CK->D
          Group: i_clk
     Startpoint: (R) memory_unit_dcache_line_read_reg[meta][tag][11]/CK
          Clock: (R) i_clk
       Endpoint: (F) memory_unit_ir_data_in_reg[31]/D
          Clock: (R) i_clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=    9859                  
      Launch Clock:-       0                  
         Data Path:-    4029                  
             Slack:=    5830                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                             Timing Point                               Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  memory_unit_dcache_line_read_reg[meta][tag][11]/CK                     -       -      R     (arrival)   1963     -   400     0       0    (-,-) 
  memory_unit_dcache_line_read_reg[meta][tag][11]/Q                      -       CK->Q  F     DFFR_X1        3   5.8     9   175     175    (-,-) 
  g109886/Z                                                              -       B->Z   F     XOR2_X1        1   1.8     9    70     245    (-,-) 
  g109590/ZN                                                             -       A4->ZN R     NOR4_X1        1   1.8    28    72     317    (-,-) 
  g109372__5115/ZN                                                       -       A1->ZN F     NAND4_X1       1   1.6    16    43     360    (-,-) 
  g109063__5115/ZN                                                       -       A1->ZN R     NOR4_X1        3   5.8    55    83     443    (-,-) 
  g108987__1666/ZN                                                       -       A1->ZN F     NAND2_X1       2   3.6    18    49     492    (-,-) 
  g108903__7410/ZN                                                       -       A1->ZN R     NAND2_X1       2   3.2     9    35     526    (-,-) 
  g108883__5526/Z                                                        -       B->Z   R     MUX2_X1        6  33.5    59   107     634    (-,-) 
  g108844__2346/ZN                                                       -       A1->ZN F     NAND2_X1       9  17.0    36    88     722    (-,-) 
  g108813__9945/ZN                                                       -       A->ZN  F     XNOR2_X1       1   1.8    12    80     802    (-,-) 
  g108809__7482/ZN                                                       -       A4->ZN F     OR4_X2        32  81.0    52   171     973    (-,-) 
  g108781__7482/Z                                                        -       S->Z   R     MUX2_X1        6  10.5    21   125    1098    (-,-) 
  g108701__8428/ZN                                                       -       A1->ZN R     AND2_X1        1   3.4    10    51    1149    (-,-) 
  g108668__6131/ZN                                                       -       A1->ZN R     OR2_X4        94 219.6    94   144    1292    (-,-) 
  g108636__1705/ZN                                                       -       A1->ZN F     AOI22_X1       1   2.4    27    79    1372    (-,-) 
  g211052/ZN                                                             -       A->ZN  F     XNOR2_X1       1   3.8    25    67    1438    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3489/CO -       A->CO  F     FA_X1          1   2.9    12    98    1537    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3488/CO -       CI->CO F     FA_X1          1   2.9    12    81    1618    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3487/CO -       CI->CO F     FA_X1          1   2.9    12    81    1699    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3486/CO -       CI->CO F     FA_X1          1   2.9    12    81    1780    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3485/CO -       CI->CO F     FA_X1          1   2.9    12    81    1861    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3484/CO -       CI->CO F     FA_X1          1   2.9    12    81    1942    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3483/CO -       CI->CO F     FA_X1          1   2.9    12    81    2023    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3482/CO -       CI->CO F     FA_X1          1   2.9    12    81    2104    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3481/CO -       CI->CO F     FA_X1          1   2.9    12    81    2185    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3480/CO -       CI->CO F     FA_X1          1   2.9    12    81    2266    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3479/CO -       CI->CO F     FA_X1          1   2.9    12    81    2348    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3478/CO -       CI->CO F     FA_X1          1   2.9    12    81    2429    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3477/CO -       CI->CO F     FA_X1          1   2.9    12    81    2510    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3476/CO -       CI->CO F     FA_X1          1   2.9    12    81    2591    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3475/CO -       CI->CO F     FA_X1          1   2.9    12    81    2672    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3474/CO -       CI->CO F     FA_X1          1   2.9    12    81    2753    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3473/CO -       CI->CO F     FA_X1          1   2.9    12    81    2834    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3472/CO -       CI->CO F     FA_X1          1   2.9    12    81    2915    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3471/CO -       CI->CO F     FA_X1          1   2.9    12    81    2996    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3470/CO -       CI->CO F     FA_X1          1   2.9    12    81    3078    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3469/CO -       CI->CO F     FA_X1          1   2.9    12    81    3159    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3468/CO -       CI->CO F     FA_X1          1   2.9    12    81    3240    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3467/CO -       CI->CO F     FA_X1          1   2.9    12    81    3321    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3466/CO -       CI->CO F     FA_X1          1   2.9    12    81    3402    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3465/CO -       CI->CO F     FA_X1          1   2.9    12    81    3483    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3464/CO -       CI->CO F     FA_X1          1   2.9    12    81    3564    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3463/CO -       CI->CO F     FA_X1          1   2.9    12    81    3645    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3462/CO -       CI->CO F     FA_X1          1   2.9    12    81    3726    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3461/CO -       CI->CO F     FA_X1          1   2.9    12    81    3807    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3460/CO -       CI->CO F     FA_X1          1   2.4    11    80    3887    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3459/ZN -       A->ZN  F     XNOR2_X1       1   1.7     9    52    3939    (-,-) 
  g206563/ZN                                                             -       C1->ZN R     AOI221_X1      1   1.7    29    47    3986    (-,-) 
  ex_logic_g59/ZN                                                        -       I->ZN  F     TINV_X1        1   2.1     8    34    4020    (-,-) 
  memory_unit_ir_data_in_reg[31]/D                                       <<<     -      F     SDFFR_X1       1     -     -     9    4029    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------

