From c1c28e8d56d71dd001fe058b839fec2aa658b618 Mon Sep 17 00:00:00 2001
From: Marc Karasek <mkarasek@inspiresemi.com>
Date: Thu, 1 Aug 2024 21:18:48 -0500
Subject: [PATCH 07/21] Update baud rate and clint
 locationUpdate-baud-rate-and-clint-location

---
 arch/riscv/boot/dts/inspiresemi/inspire_core.dts | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/arch/riscv/boot/dts/inspiresemi/inspire_core.dts b/arch/riscv/boot/dts/inspiresemi/inspire_core.dts
index 6fcaada67eeb..49d5a49feab7 100644
--- a/arch/riscv/boot/dts/inspiresemi/inspire_core.dts
+++ b/arch/riscv/boot/dts/inspiresemi/inspire_core.dts
@@ -80,7 +80,7 @@ soc {
 		serial@70010100 {
 			interrupts = <0x0a>;
 			interrupt-parent = <0x03>;
-			current-speed = <115200>;
+			current-speed = <3000000>;
 			reg = <0x00 0x70010100 0x00 0x100>;
 			compatible = "ns16550a";
 		};
@@ -96,9 +96,9 @@ plic0: plic@60000000 {
 			#interrupt-cells = <0x01>;
 		};
 
-		clint@20000000 {
+		clint@20004000 {
 			interrupts-extended = <&intc0 0x03 &intc0 0x07>;
-			reg = <0x00 0x20000000 0x00 0x10000>;
+			reg = <0x00 0x20004000 0x00 0x10000>;
 			compatible = "inspire,clint0";
 		};
 	};
-- 
2.39.3

