Code is done in Verilog. With Vivado 2019.1
All projects are designed with the intent of being programmed on a Digilent Nexys A7-50t FPGA
If there is no .xdc file, then the project is meant to be tested via simulation.
