

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s'
================================================================
* Date:           Mon Feb 23 22:02:34 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.893 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.89>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 5 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 6 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.07ns)   --->   "%icmp_ln45 = icmp_sgt  i16 %data_0_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 7 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 8 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %data_0_val_read, i32 2, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 9 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 10 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%trunc_ln46 = trunc i16 %data_0_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 11 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 12 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 13 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%or_ln46 = or i1 %tmp_3, i1 %trunc_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 14 'or' 'or_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%and_ln46 = and i1 %or_ln46, i1 %tmp_1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 15 'and' 'and_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%zext_ln46 = zext i1 %and_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 16 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln46 = add i8 %trunc_ln, i8 %zext_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 17 'add' 'add_ln46' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_0_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 18 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.82ns)   --->   "%icmp_ln46 = icmp_eq  i6 %tmp_s, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 19 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln46, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 20 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%not_tmp_3 = xor i1 %tmp_2, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 21 'xor' 'not_tmp_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln46_1 = or i1 %tmp_4, i1 %not_tmp_3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 22 'or' 'and_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty = and i1 %icmp_ln46, i1 %and_ln46_1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 23 'and' 'empty' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.07ns)   --->   "%icmp_ln45_1 = icmp_sgt  i16 %data_1_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 24 'icmp' 'icmp_ln45_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 25 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%trunc_ln46_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %data_1_val_read, i32 2, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 26 'partselect' 'trunc_ln46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 27 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%trunc_ln46_4 = trunc i16 %data_1_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 28 'trunc' 'trunc_ln46_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node empty_31)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 29 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 30 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%or_ln46_3 = or i1 %tmp_8, i1 %trunc_ln46_4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 31 'or' 'or_ln46_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%and_ln46_2 = and i1 %or_ln46_3, i1 %tmp_6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 32 'and' 'and_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_1)   --->   "%zext_ln46_1 = zext i1 %and_ln46_2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 33 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln46_1 = add i8 %trunc_ln46_1, i8 %zext_ln46_1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 34 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_1_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 35 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.82ns)   --->   "%icmp_ln46_1 = icmp_eq  i6 %tmp_9, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 36 'icmp' 'icmp_ln46_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node empty_31)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln46_1, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 37 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node empty_31)   --->   "%not_tmp_s = xor i1 %tmp_7, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 38 'xor' 'not_tmp_s' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node empty_31)   --->   "%and_ln46_3 = or i1 %tmp_10, i1 %not_tmp_s" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 39 'or' 'and_ln46_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_31 = and i1 %icmp_ln46_1, i1 %and_ln46_3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 40 'and' 'empty_31' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.07ns)   --->   "%icmp_ln45_2 = icmp_sgt  i16 %data_2_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 41 'icmp' 'icmp_ln45_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 42 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%trunc_ln46_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %data_2_val_read, i32 2, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 43 'partselect' 'trunc_ln46_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 44 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%trunc_ln46_5 = trunc i16 %data_2_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 45 'trunc' 'trunc_ln46_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node empty_32)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 46 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 47 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%or_ln46_6 = or i1 %tmp_14, i1 %trunc_ln46_5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 48 'or' 'or_ln46_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%and_ln46_4 = and i1 %or_ln46_6, i1 %tmp_12" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 49 'and' 'and_ln46_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_2)   --->   "%zext_ln46_2 = zext i1 %and_ln46_4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 50 'zext' 'zext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln46_2 = add i8 %trunc_ln46_2, i8 %zext_ln46_2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 51 'add' 'add_ln46_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_2_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 52 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.82ns)   --->   "%icmp_ln46_2 = icmp_eq  i6 %tmp_15, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 53 'icmp' 'icmp_ln46_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node empty_32)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln46_2, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 54 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node empty_32)   --->   "%not_tmp_16 = xor i1 %tmp_13, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 55 'xor' 'not_tmp_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node empty_32)   --->   "%and_ln46_5 = or i1 %tmp_16, i1 %not_tmp_16" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 56 'or' 'and_ln46_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_32 = and i1 %icmp_ln46_2, i1 %and_ln46_5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 57 'and' 'empty_32' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.07ns)   --->   "%icmp_ln45_3 = icmp_sgt  i16 %data_3_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 58 'icmp' 'icmp_ln45_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 59 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%trunc_ln46_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %data_3_val_read, i32 2, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 60 'partselect' 'trunc_ln46_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 61 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%trunc_ln46_6 = trunc i16 %data_3_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 62 'trunc' 'trunc_ln46_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node empty_33)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 63 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 64 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%or_ln46_9 = or i1 %tmp_20, i1 %trunc_ln46_6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 65 'or' 'or_ln46_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%and_ln46_6 = and i1 %or_ln46_9, i1 %tmp_18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 66 'and' 'and_ln46_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_3)   --->   "%zext_ln46_3 = zext i1 %and_ln46_6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 67 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln46_3 = add i8 %trunc_ln46_3, i8 %zext_ln46_3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 68 'add' 'add_ln46_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_3_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 69 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.82ns)   --->   "%icmp_ln46_3 = icmp_eq  i6 %tmp_21, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 70 'icmp' 'icmp_ln46_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node empty_33)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln46_3, i32 7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 71 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node empty_33)   --->   "%not_tmp_23 = xor i1 %tmp_19, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 72 'xor' 'not_tmp_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node empty_33)   --->   "%and_ln46_7 = or i1 %tmp_22, i1 %not_tmp_23" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 73 'or' 'and_ln46_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_33 = and i1 %icmp_ln46_3, i1 %and_ln46_7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 74 'and' 'empty_33' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 75 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_1)   --->   "%or_ln46_1 = or i1 %empty, i1 %tmp" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 76 'or' 'or_ln46_1' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%xor_ln46 = xor i1 %empty, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 77 'xor' 'xor_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%or_ln46_2 = or i1 %tmp, i1 %xor_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 78 'or' 'or_ln46_2' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_1)   --->   "%select_ln46 = select i1 %tmp, i8 0, i8 %add_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 79 'select' 'select_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln46_1 = select i1 %or_ln46_1, i8 %select_ln46, i8 255" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 80 'select' 'select_ln46_1' <Predicate = (icmp_ln45)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%select_ln46_2 = select i1 %or_ln46_2, i8 %select_ln46_1, i8 %add_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 81 'select' 'select_ln46_2' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.24ns) (out node of the LUT)   --->   "%res_0_0 = select i1 %icmp_ln45, i8 %select_ln46_2, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 82 'select' 'res_0_0' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_4)   --->   "%or_ln46_4 = or i1 %empty_31, i1 %tmp_5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 83 'or' 'or_ln46_4' <Predicate = (icmp_ln45_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%xor_ln46_1 = xor i1 %empty_31, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 84 'xor' 'xor_ln46_1' <Predicate = (icmp_ln45_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%or_ln46_5 = or i1 %tmp_5, i1 %xor_ln46_1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 85 'or' 'or_ln46_5' <Predicate = (icmp_ln45_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_4)   --->   "%select_ln46_3 = select i1 %tmp_5, i8 0, i8 %add_ln46_1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 86 'select' 'select_ln46_3' <Predicate = (icmp_ln45_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln46_4 = select i1 %or_ln46_4, i8 %select_ln46_3, i8 255" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 87 'select' 'select_ln46_4' <Predicate = (icmp_ln45_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%select_ln46_5 = select i1 %or_ln46_5, i8 %select_ln46_4, i8 %add_ln46_1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 88 'select' 'select_ln46_5' <Predicate = (icmp_ln45_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.24ns) (out node of the LUT)   --->   "%res_1_0 = select i1 %icmp_ln45_1, i8 %select_ln46_5, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 89 'select' 'res_1_0' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_7)   --->   "%or_ln46_7 = or i1 %empty_32, i1 %tmp_11" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 90 'or' 'or_ln46_7' <Predicate = (icmp_ln45_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%xor_ln46_2 = xor i1 %empty_32, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 91 'xor' 'xor_ln46_2' <Predicate = (icmp_ln45_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%or_ln46_8 = or i1 %tmp_11, i1 %xor_ln46_2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 92 'or' 'or_ln46_8' <Predicate = (icmp_ln45_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_7)   --->   "%select_ln46_6 = select i1 %tmp_11, i8 0, i8 %add_ln46_2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 93 'select' 'select_ln46_6' <Predicate = (icmp_ln45_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln46_7 = select i1 %or_ln46_7, i8 %select_ln46_6, i8 255" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 94 'select' 'select_ln46_7' <Predicate = (icmp_ln45_2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%select_ln46_8 = select i1 %or_ln46_8, i8 %select_ln46_7, i8 %add_ln46_2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 95 'select' 'select_ln46_8' <Predicate = (icmp_ln45_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (1.24ns) (out node of the LUT)   --->   "%res_2_0 = select i1 %icmp_ln45_2, i8 %select_ln46_8, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 96 'select' 'res_2_0' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_10)   --->   "%or_ln46_10 = or i1 %empty_33, i1 %tmp_17" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 97 'or' 'or_ln46_10' <Predicate = (icmp_ln45_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%xor_ln46_3 = xor i1 %empty_33, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 98 'xor' 'xor_ln46_3' <Predicate = (icmp_ln45_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%or_ln46_11 = or i1 %tmp_17, i1 %xor_ln46_3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 99 'or' 'or_ln46_11' <Predicate = (icmp_ln45_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_10)   --->   "%select_ln46_9 = select i1 %tmp_17, i8 0, i8 %add_ln46_3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 100 'select' 'select_ln46_9' <Predicate = (icmp_ln45_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln46_10 = select i1 %or_ln46_10, i8 %select_ln46_9, i8 255" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 101 'select' 'select_ln46_10' <Predicate = (icmp_ln45_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%select_ln46_11 = select i1 %or_ln46_11, i8 %select_ln46_10, i8 %add_ln46_3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 102 'select' 'select_ln46_11' <Predicate = (icmp_ln45_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (1.24ns) (out node of the LUT)   --->   "%res_3_0 = select i1 %icmp_ln45_3, i8 %select_ln46_11, i8 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 103 'select' 'res_3_0' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i8 %res_0_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 104 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i8 %res_1_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 105 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i32 %mrv_1, i8 %res_2_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 106 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i32 %mrv_2, i8 %res_3_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 107 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i32 %mrv_3" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 108 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 2.893ns
The critical path consists of the following:
	wire read operation ('data_0_val_read', firmware/nnet_utils/nnet_activation.h:42) on port 'data_0_val' (firmware/nnet_utils/nnet_activation.h:42) [9]  (0.000 ns)
	'or' operation 1 bit ('or_ln46', firmware/nnet_utils/nnet_activation.h:46) [17]  (0.000 ns)
	'and' operation 1 bit ('and_ln46', firmware/nnet_utils/nnet_activation.h:46) [18]  (0.000 ns)
	'add' operation 8 bit ('add_ln46', firmware/nnet_utils/nnet_activation.h:46) [20]  (1.915 ns)
	'or' operation 1 bit ('and_ln46_1', firmware/nnet_utils/nnet_activation.h:46) [25]  (0.000 ns)
	'and' operation 1 bit ('empty', firmware/nnet_utils/nnet_activation.h:46) [26]  (0.978 ns)

 <State 2>: 2.496ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln46_1', firmware/nnet_utils/nnet_activation.h:46) [27]  (0.000 ns)
	'select' operation 8 bit ('select_ln46_1', firmware/nnet_utils/nnet_activation.h:46) [31]  (1.248 ns)
	'select' operation 8 bit ('select_ln46_2', firmware/nnet_utils/nnet_activation.h:46) [32]  (0.000 ns)
	'select' operation 8 bit ('res_0_0', firmware/nnet_utils/nnet_activation.h:45) [33]  (1.248 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
