
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;



entity Lab4_TB is
--  Port ( );
end Lab4_TB;

architecture Behavioral of Lab4_TB is
component Lab_4 is 
Port (A: in std_logic; 
      B: in std_logic; 
      C: in std_logic;
      D: in std_logic;
      Z: out std_logic);
end component;
--entradas
signal A  : std_logic;
signal B : std_logic;
signal C : std_logic;
signal D : std_logic;
--salida
signal Z : std_logic;

begin
--diseno bajo prueba
DUT: Lab_4 port map (A=>A,
                        B=>B,
                        C=>C,
                        D=>D,
                        Z=>Z);
--generar todas las entradas asignando valores por la tabla de verdad
process
begin
A<='0';
B<='0';
C<='0';
D<='0';
wait for 50ns;
A<='0';
B<='0';
C<='0';
D<='1';
wait for 50ns;
A<='0';
B<='0';
C<='1';
D<='0';
wait for 50ns;
A<='0';
B<='0';
C<='1';
D<='1';
wait for 50ns;
A<='0';
B<='1';
C<='0';
D<='0';
wait for 50ns;
A<='0';
B<='1';
C<='0';
D<='1';
wait for 50ns;
A<='0';
B<='1';
C<='1';
D<='0';
wait for 50ns;
A<='0';
B<='1';
C<='1';
D<='1';
wait for 50ns;
A<='1';
B<='0';
C<='0';
D<='0';
wait for 50ns;
A<='1';
B<='0';
C<='0';
D<='1';
wait for 50ns;
A<='1';
B<='0';
C<='1';
D<='0';
wait for 50ns;
A<='1';
B<='0';
C<='1';
D<='1';
wait for 50ns;
A<='1';
B<='1';
C<='0';
D<='0';
wait for 50ns;
A<='1';
B<='1';
C<='0';
D<='1';
wait for 50ns;
A<='1';
B<='1';
C<='1';
D<='0';
wait for 50ns;
A<='1';
B<='1';
C<='1';
D<='1';
wait for 50ns;

end process;

end Behavioral;
