-y /home/Xilinx/Vivado/2015.2/data/verilog/src/unisims
-y /home/Xilinx/Vivado/2015.2/data/verilog/src/unimacro
-y /home/Xilinx/Vivado/2015.2/data/verilog/src/retarget
-y /home/Xilinx/Vivado/2015.2/data/verilog/src/
+libext+.v
/home/Xilinx/Vivado/2015.2/data/verilog/src/unisim_comp.v
// /home/Xilinx/Vivado/2015.2/data/verilog/src/glbl.v
// /home/Xilinx/Vivado/2015.2/data/verilog/src/unisims/BUFG.v
// /home/Xilinx/Vivado/2015.2/data/verilog/src/unisims/IBUF.v
// /home/Xilinx/Vivado/2015.2/data/verilog/src/unisims/MMCME2_ADV.v
// /home/Xilinx/Vivado/2015.2/data/verilog/src/unisims/LUT1.v


// simulation IP
../../sim_model/clk_wiz_0_funcsim.v

// DUT
../../../src/seg7/seg7decoder.v
../../../src/top/top.sv

// UVM platform
../../ps2_port/ps2_if.sv
../../ps2_port/ps2_transaction.sv
../../ps2_port/ps2_sequence.sv
../../ps2_port/ps2_sequencer.sv
// ../../ps2_port/ps2_monitor.sv
../../ps2_port/ps2_driver.sv
../../ps2_port/ps2_agent.sv
 
// ../../model/my_model.sv
// ../../scoreboard/my_scoreboard.sv
../../env/Env.sv
../../top/base_test.sv
../../top/top_tb.sv
