Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 07:20:57 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -max_paths 10 -file ./report/SgdLR_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 1.061ns (27.004%)  route 2.868ns (72.996%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3644, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[0]_rep__1/Q
                         net (fo=99, unplaced)        1.064     2.555    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[0]_rep__1_n_2
                         LUT6 (Prop_lut6_I0_O)        0.295     2.850 r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/g10_b21/O
                         net (fo=1, unplaced)         0.902     3.752    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/g10_b21_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     3.876 r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/g_rom_table_lat1.mem[21]_i_3/O
                         net (fo=1, unplaced)         0.902     4.778    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/g_rom_table_lat1.mem[21]_i_3_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     4.902 r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/g_rom_table_lat1.mem[21]_i_1/O
                         net (fo=1, unplaced)         0.000     4.902    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/p_0_out[21]
                         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3644, unset)         0.924     5.924    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[21]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_D)        0.077     5.966    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[21]
  -------------------------------------------------------------------
                         required time                          5.966    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.937ns (29.530%)  route 2.236ns (70.470%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3644, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/Q
                         net (fo=2, unplaced)         0.976     2.467    bd_0_i/hls_inst/inst/training_id_fu_64[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_2/O
                         net (fo=1, unplaced)         0.449     3.211    bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_2_n_2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.335 r  bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_1/O
                         net (fo=7, unplaced)         0.811     4.146    bd_0_i/hls_inst/inst/select_ln60_reg_256
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3644, unset)         0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[0]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[0]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -4.146    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.937ns (29.530%)  route 2.236ns (70.470%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3644, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/Q
                         net (fo=2, unplaced)         0.976     2.467    bd_0_i/hls_inst/inst/training_id_fu_64[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_2/O
                         net (fo=1, unplaced)         0.449     3.211    bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_2_n_2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.335 r  bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_1/O
                         net (fo=7, unplaced)         0.811     4.146    bd_0_i/hls_inst/inst/select_ln60_reg_256
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3644, unset)         0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[1]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[1]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -4.146    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.937ns (29.530%)  route 2.236ns (70.470%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3644, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/Q
                         net (fo=2, unplaced)         0.976     2.467    bd_0_i/hls_inst/inst/training_id_fu_64[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_2/O
                         net (fo=1, unplaced)         0.449     3.211    bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_2_n_2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.335 r  bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_1/O
                         net (fo=7, unplaced)         0.811     4.146    bd_0_i/hls_inst/inst/select_ln60_reg_256
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3644, unset)         0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[2]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[2]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -4.146    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.937ns (29.530%)  route 2.236ns (70.470%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3644, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/Q
                         net (fo=2, unplaced)         0.976     2.467    bd_0_i/hls_inst/inst/training_id_fu_64[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_2/O
                         net (fo=1, unplaced)         0.449     3.211    bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_2_n_2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.335 r  bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_1/O
                         net (fo=7, unplaced)         0.811     4.146    bd_0_i/hls_inst/inst/select_ln60_reg_256
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3644, unset)         0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[3]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[3]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -4.146    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.937ns (29.530%)  route 2.236ns (70.470%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3644, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/Q
                         net (fo=2, unplaced)         0.976     2.467    bd_0_i/hls_inst/inst/training_id_fu_64[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_2/O
                         net (fo=1, unplaced)         0.449     3.211    bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_2_n_2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.335 r  bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_1/O
                         net (fo=7, unplaced)         0.811     4.146    bd_0_i/hls_inst/inst/select_ln60_reg_256
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3644, unset)         0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[4]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[4]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -4.146    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.937ns (29.530%)  route 2.236ns (70.470%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3644, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/Q
                         net (fo=2, unplaced)         0.976     2.467    bd_0_i/hls_inst/inst/training_id_fu_64[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_2/O
                         net (fo=1, unplaced)         0.449     3.211    bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_2_n_2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.335 r  bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_1/O
                         net (fo=7, unplaced)         0.811     4.146    bd_0_i/hls_inst/inst/select_ln60_reg_256
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3644, unset)         0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[5]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[5]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -4.146    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.937ns (29.530%)  route 2.236ns (70.470%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3644, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/training_id_fu_64_reg[4]/Q
                         net (fo=2, unplaced)         0.976     2.467    bd_0_i/hls_inst/inst/training_id_fu_64[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_2/O
                         net (fo=1, unplaced)         0.449     3.211    bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_2_n_2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.335 r  bd_0_i/hls_inst/inst/select_ln60_reg_256[6]_i_1/O
                         net (fo=7, unplaced)         0.811     4.146    bd_0_i/hls_inst/inst/select_ln60_reg_256
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3644, unset)         0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[6]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/select_ln60_reg_256_reg[6]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -4.146    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 1.085ns (29.088%)  route 2.645ns (70.912%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3644, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[3]_rep__1/Q
                         net (fo=103, unplaced)       0.841     2.332    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/opt_has_pipe.first_q_reg[3]_rep__1_n_2
                         LUT3 (Prop_lut3_I0_O)        0.319     2.651 r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/g13_b23/O
                         net (fo=1, unplaced)         0.902     3.553    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/g13_b23_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     3.677 r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/g_rom_table_lat1.mem[23]_i_2/O
                         net (fo=1, unplaced)         0.902     4.579    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/g_rom_table_lat1.mem[23]_i_2_n_2
                         LUT5 (Prop_lut5_I0_O)        0.124     4.703 r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.i_extra_delay/i_pipe/g_rom_table_lat1.mem[23]_i_1/O
                         net (fo=1, unplaced)         0.000     4.703    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/p_0_out[23]
                         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3644, unset)         0.924     5.924    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[23]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_D)        0.077     5.966    bd_0_i/hls_inst/inst/fexp_32ns_32ns_32_31_full_dsp_1_U19/SgdLR_fexp_32ns_32ns_32_31_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[23]
  -------------------------------------------------------------------
                         required time                          5.966    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.061ns (28.660%)  route 2.641ns (71.340%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3644, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[87]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[87]/Q
                         net (fo=87, unplaced)        0.837     2.328    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_UPDATE_fu_112/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1][87]
                         LUT5 (Prop_lut5_I2_O)        0.295     2.623 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_UPDATE_fu_112/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[89]_i_9/O
                         net (fo=1, unplaced)         0.902     3.525    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_UPDATE_fu_112/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[89]_i_9_n_2
                         LUT4 (Prop_lut4_I1_O)        0.124     3.649 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_UPDATE_fu_112/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[89]_i_2/O
                         net (fo=1, unplaced)         0.902     4.551    bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_UPDATE_fu_112/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[89]_i_2_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     4.675 r  bd_0_i/hls_inst/inst/grp_SgdLR_Pipeline_UPDATE_fu_112/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[89]_i_1/O
                         net (fo=1, unplaced)         0.000     4.675    bd_0_i/hls_inst/inst/ap_NS_fsm[89]
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=3644, unset)         0.924     5.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_D)        0.077     5.966    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[89]
  -------------------------------------------------------------------
                         required time                          5.966    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  1.291    




