Classic Timing Analyzer report for RingJohnson
Tue Mar 19 11:10:53 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.869 ns                                       ; i[3]      ; o[3]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.794 ns                                       ; o[3]~reg0 ; o[3]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.670 ns                                       ; s         ; o[0]~reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[2]~reg0 ; o[0]~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[2]~reg0 ; o[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.344 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[2]~reg0 ; o[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.340 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[0]~reg0 ; o[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[0]~reg0 ; o[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.235 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[2]~reg0 ; o[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.212 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[2]~reg0 ; o[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.207 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[4]~reg0 ; o[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.125 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[4]~reg0 ; o[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.120 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[4]~reg0 ; o[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.097 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[3]~reg0 ; o[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.094 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[3]~reg0 ; o[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.090 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[2]~reg0 ; o[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.060 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[3]~reg0 ; o[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.015 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[3]~reg0 ; o[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.013 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[0]~reg0 ; o[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.003 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[1]~reg0 ; o[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.980 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[1]~reg0 ; o[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.975 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[1]~reg0 ; o[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.963 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[1]~reg0 ; o[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[4]~reg0 ; o[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[1]~reg0 ; o[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[4]~reg0 ; o[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.704 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[0]~reg0 ; o[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[0]~reg0 ; o[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.655 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; o[3]~reg0 ; o[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To        ; To Clock ;
+-------+--------------+------------+------+-----------+----------+
; N/A   ; None         ; 4.869 ns   ; i[3] ; o[3]~reg0 ; clk      ;
; N/A   ; None         ; 4.615 ns   ; i[0] ; o[0]~reg0 ; clk      ;
; N/A   ; None         ; 4.593 ns   ; i[1] ; o[1]~reg0 ; clk      ;
; N/A   ; None         ; 4.273 ns   ; i[2] ; o[2]~reg0 ; clk      ;
; N/A   ; None         ; 4.199 ns   ; i[4] ; o[4]~reg0 ; clk      ;
; N/A   ; None         ; 0.068 ns   ; s    ; o[0]~reg0 ; clk      ;
; N/A   ; None         ; 0.064 ns   ; s    ; o[2]~reg0 ; clk      ;
; N/A   ; None         ; -0.065 ns  ; s    ; o[4]~reg0 ; clk      ;
; N/A   ; None         ; -0.070 ns  ; s    ; o[1]~reg0 ; clk      ;
; N/A   ; None         ; -0.091 ns  ; s    ; o[3]~reg0 ; clk      ;
+-------+--------------+------------+------+-----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 7.794 ns   ; o[3]~reg0 ; o[3] ; clk        ;
; N/A   ; None         ; 7.769 ns   ; o[4]~reg0 ; o[4] ; clk        ;
; N/A   ; None         ; 7.577 ns   ; o[0]~reg0 ; o[0] ; clk        ;
; N/A   ; None         ; 7.531 ns   ; o[1]~reg0 ; o[1] ; clk        ;
; N/A   ; None         ; 7.523 ns   ; o[2]~reg0 ; o[2] ; clk        ;
+-------+--------------+------------+-----------+------+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To        ; To Clock ;
+---------------+-------------+-----------+------+-----------+----------+
; N/A           ; None        ; 0.670 ns  ; s    ; o[0]~reg0 ; clk      ;
; N/A           ; None        ; 0.321 ns  ; s    ; o[3]~reg0 ; clk      ;
; N/A           ; None        ; 0.300 ns  ; s    ; o[1]~reg0 ; clk      ;
; N/A           ; None        ; 0.295 ns  ; s    ; o[4]~reg0 ; clk      ;
; N/A           ; None        ; 0.166 ns  ; s    ; o[2]~reg0 ; clk      ;
; N/A           ; None        ; -3.969 ns ; i[4] ; o[4]~reg0 ; clk      ;
; N/A           ; None        ; -4.043 ns ; i[2] ; o[2]~reg0 ; clk      ;
; N/A           ; None        ; -4.363 ns ; i[1] ; o[1]~reg0 ; clk      ;
; N/A           ; None        ; -4.385 ns ; i[0] ; o[0]~reg0 ; clk      ;
; N/A           ; None        ; -4.639 ns ; i[3] ; o[3]~reg0 ; clk      ;
+---------------+-------------+-----------+------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Tue Mar 19 11:10:53 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RingJohnson -c RingJohnson --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 450.05 MHz between source register "o[2]~reg0" and destination register "o[0]~reg0"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.344 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y11_N5; Fanout = 4; REG Node = 'o[2]~reg0'
            Info: 2: + IC(0.338 ns) + CELL(0.371 ns) = 0.709 ns; Loc. = LCCOMB_X62_Y11_N14; Fanout = 2; COMB Node = 'o~4'
            Info: 3: + IC(0.280 ns) + CELL(0.271 ns) = 1.260 ns; Loc. = LCCOMB_X62_Y11_N24; Fanout = 1; COMB Node = 'o~8'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.344 ns; Loc. = LCFF_X62_Y11_N25; Fanout = 5; REG Node = 'o[0]~reg0'
            Info: Total cell delay = 0.726 ns ( 54.02 % )
            Info: Total interconnect delay = 0.618 ns ( 45.98 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 3.169 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'clk'
                Info: 2: + IC(1.770 ns) + CELL(0.537 ns) = 3.169 ns; Loc. = LCFF_X62_Y11_N25; Fanout = 5; REG Node = 'o[0]~reg0'
                Info: Total cell delay = 1.399 ns ( 44.15 % )
                Info: Total interconnect delay = 1.770 ns ( 55.85 % )
            Info: - Longest clock path from clock "clk" to source register is 3.169 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'clk'
                Info: 2: + IC(1.770 ns) + CELL(0.537 ns) = 3.169 ns; Loc. = LCFF_X62_Y11_N5; Fanout = 4; REG Node = 'o[2]~reg0'
                Info: Total cell delay = 1.399 ns ( 44.15 % )
                Info: Total interconnect delay = 1.770 ns ( 55.85 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "o[3]~reg0" (data pin = "i[3]", clock pin = "clk") is 4.869 ns
    Info: + Longest pin to register delay is 8.074 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'i[3]'
        Info: 2: + IC(6.340 ns) + CELL(0.416 ns) = 7.598 ns; Loc. = LCCOMB_X62_Y11_N12; Fanout = 1; COMB Node = 'o~2'
        Info: 3: + IC(0.242 ns) + CELL(0.150 ns) = 7.990 ns; Loc. = LCCOMB_X62_Y11_N10; Fanout = 1; COMB Node = 'o~3'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.074 ns; Loc. = LCFF_X62_Y11_N11; Fanout = 5; REG Node = 'o[3]~reg0'
        Info: Total cell delay = 1.492 ns ( 18.48 % )
        Info: Total interconnect delay = 6.582 ns ( 81.52 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.169 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(1.770 ns) + CELL(0.537 ns) = 3.169 ns; Loc. = LCFF_X62_Y11_N11; Fanout = 5; REG Node = 'o[3]~reg0'
        Info: Total cell delay = 1.399 ns ( 44.15 % )
        Info: Total interconnect delay = 1.770 ns ( 55.85 % )
Info: tco from clock "clk" to destination pin "o[3]" through register "o[3]~reg0" is 7.794 ns
    Info: + Longest clock path from clock "clk" to source register is 3.169 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(1.770 ns) + CELL(0.537 ns) = 3.169 ns; Loc. = LCFF_X62_Y11_N11; Fanout = 5; REG Node = 'o[3]~reg0'
        Info: Total cell delay = 1.399 ns ( 44.15 % )
        Info: Total interconnect delay = 1.770 ns ( 55.85 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.375 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y11_N11; Fanout = 5; REG Node = 'o[3]~reg0'
        Info: 2: + IC(1.557 ns) + CELL(2.818 ns) = 4.375 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'o[3]'
        Info: Total cell delay = 2.818 ns ( 64.41 % )
        Info: Total interconnect delay = 1.557 ns ( 35.59 % )
Info: th for register "o[0]~reg0" (data pin = "s", clock pin = "clk") is 0.670 ns
    Info: + Longest clock path from clock "clk" to destination register is 3.169 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(1.770 ns) + CELL(0.537 ns) = 3.169 ns; Loc. = LCFF_X62_Y11_N25; Fanout = 5; REG Node = 'o[0]~reg0'
        Info: Total cell delay = 1.399 ns ( 44.15 % )
        Info: Total interconnect delay = 1.770 ns ( 55.85 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.765 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 4; PIN Node = 's'
        Info: 2: + IC(1.244 ns) + CELL(0.438 ns) = 2.681 ns; Loc. = LCCOMB_X62_Y11_N24; Fanout = 1; COMB Node = 'o~8'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.765 ns; Loc. = LCFF_X62_Y11_N25; Fanout = 5; REG Node = 'o[0]~reg0'
        Info: Total cell delay = 1.521 ns ( 55.01 % )
        Info: Total interconnect delay = 1.244 ns ( 44.99 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Tue Mar 19 11:10:53 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


