// Seed: 3694604832
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8, id_9;
  wire id_10;
  wor  id_11 = 1;
  wire id_12;
  assign id_4 = 1'b0;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input tri0 id_2,
    inout tri1 id_3,
    input supply0 id_4,
    input wire id_5,
    input wand id_6,
    input supply0 id_7,
    output uwire id_8,
    output uwire id_9,
    input tri0 id_10,
    input wand id_11,
    input tri id_12,
    input tri0 id_13,
    input wire id_14,
    input supply0 id_15,
    output uwire id_16
);
  integer id_18;
  module_0(
      id_18, id_18, id_18, id_18, id_18, id_18, id_18
  );
endmodule
