{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/740-US20210134366(Pending) (Done on website already).pdf"}, "page_content": "[0074] Operation 1 Populating Operation (DxW TCAM)\n\n[0067] With reference to FIG. 7, the electronic memory device 700 comprises a plurality of registers 702 each pairing up with a respective lookup table 704 in the basic memory blocks 706, the plurality of pairs of lookup tables 704 in the D-TCAM memory blocks 706 as discussed earlier and registers 702 combine to form a pipelining memory\n\nInput: TCAM Table (D x W)\n\n1: fort<-Ototmxndo\n\n2: for i<- 0 to i<-mdo\n\n[0073]\n\nFor example, the TCAM table\n\nbe partitioned\n\nOutput: D-TCAM Table (m x\n\nn sub-tables)\n\n3:\n\nfor j\n\n<- 0 toj <-ndo\n\nMay 6 , 2021\n\nUS 2021/0134366 A1\n\n5\n\n[ 0081 ] A large number of TCAM dimensions were imple\n\ncontinued\n\nmented by varying the depth ( D ) and width ( W ) of the\n\nemulated TCAM which proves the scalability and modular\n\nD - CAM [ i ] [ j ] < = TCAM sub - table [ t ]\n\n4 :\n\nend for\n\n5 :\n\nstructure of the TCAM architecture .\n\n6 :\n\nend for\n\n[ 0082 ] Advantageously , speed of all emulated designs of\n\n7 : end for\n\nD - TCAM is greater than the speed of the design without\n\nmx n : Total number of sub - tables in TCAM which is\n\npipeline registers . The memory device of the present inven\n\nequal to the number of D - CAM blocks in D - TCAM\n\nm : Number of sub - tables in a column\n\ntion shows improvement in speed of TCAM without using\n\nn : Number of sub - tables in a row\n\nadditional hardware resources on FPGAs .\n\n[ 0083 ]\n\nIt will be appreciated by persons skilled in the art\n\n[ 0075 ]\n\nIn this operation , the update latency of RAM - based\n\nthat numerous variations and / or modifications may be made\n\nTCAMs may be proportional to the depth of the utilized\n\nto the invention as shown in the specific embodiments\n\nRAM blocks . Comparing BRAM - based TCAMs have a\n\nwithout departing from the spirit or scope of the invention as\n\n513 - clock cycle update latency , distributed - RAM based\n\nbroadly described . The present embodiments are , therefore ,\n\nTCAMs in accordance with embodiments of the present", "type": "Document"}}