\hypertarget{group__LLWU__Peripheral__Access__Layer}{}\section{L\+L\+WU Peripheral Access Layer}
\label{group__LLWU__Peripheral__Access__Layer}\index{L\+L\+W\+U Peripheral Access Layer@{L\+L\+W\+U Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__LLWU__Register__Accessor__Macros}{L\+L\+W\+U -\/ Register accessor macros}
\item 
\hyperlink{group__LLWU__Register__Masks}{L\+L\+W\+U Register Masks}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structLLWU__Type}{L\+L\+W\+U\+\_\+\+Type}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__LLWU__Peripheral__Access__Layer_ga5596067d46debe317ac368bfc5db21f8}{L\+L\+W\+U\+\_\+\+B\+A\+SE}~(0x4007\+C000u)
\item 
\#define \hyperlink{group__LLWU__Peripheral__Access__Layer_gaed2d6ced03dff7739533096e53983dbe}{L\+L\+WU}~((\hyperlink{structLLWU__Type}{L\+L\+W\+U\+\_\+\+Type} $\ast$)\hyperlink{group__LLWU__Peripheral__Access__Layer_ga5596067d46debe317ac368bfc5db21f8}{L\+L\+W\+U\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__LLWU__Peripheral__Access__Layer_gaed2d6ced03dff7739533096e53983dbe}{L\+L\+WU})\hypertarget{group__LLWU__Peripheral__Access__Layer_ga89c97b9e8756088cb3d8617c022ae6ac}{}\label{group__LLWU__Peripheral__Access__Layer_ga89c97b9e8756088cb3d8617c022ae6ac}

\item 
\#define \hyperlink{group__LLWU__Peripheral__Access__Layer_ga3d947ff94f2db32873659ceeeb8bc767}{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__LLWU__Peripheral__Access__Layer_ga5596067d46debe317ac368bfc5db21f8}{L\+L\+W\+U\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__LLWU__Peripheral__Access__Layer_ga4826d688973513cc02a2f1d4f67c336b}{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__LLWU__Peripheral__Access__Layer_gaed2d6ced03dff7739533096e53983dbe}{L\+L\+WU} \}
\item 
\#define \hyperlink{group__LLWU__Peripheral__Access__Layer_ga00f85a14dffe324ff8e867f8b06f1461}{L\+L\+W\+U\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50}{L\+L\+W\+\_\+\+I\+R\+Qn} \}
\item 
\#define \hyperlink{group__LLWU__Peripheral__Access__Layer_ga5596067d46debe317ac368bfc5db21f8}{L\+L\+W\+U\+\_\+\+B\+A\+SE}~(0x4007\+C000u)
\item 
\#define \hyperlink{group__LLWU__Peripheral__Access__Layer_gaed2d6ced03dff7739533096e53983dbe}{L\+L\+WU}~((\hyperlink{structLLWU__Type}{L\+L\+W\+U\+\_\+\+Type} $\ast$)\hyperlink{group__LLWU__Peripheral__Access__Layer_ga5596067d46debe317ac368bfc5db21f8}{L\+L\+W\+U\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__LLWU__Peripheral__Access__Layer_gaed2d6ced03dff7739533096e53983dbe}{L\+L\+WU})\hypertarget{group__LLWU__Peripheral__Access__Layer_ga89c97b9e8756088cb3d8617c022ae6ac}{}\label{group__LLWU__Peripheral__Access__Layer_ga89c97b9e8756088cb3d8617c022ae6ac}

\item 
\#define \hyperlink{group__LLWU__Peripheral__Access__Layer_ga3d947ff94f2db32873659ceeeb8bc767}{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__LLWU__Peripheral__Access__Layer_ga5596067d46debe317ac368bfc5db21f8}{L\+L\+W\+U\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__LLWU__Peripheral__Access__Layer_ga4826d688973513cc02a2f1d4f67c336b}{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__LLWU__Peripheral__Access__Layer_gaed2d6ced03dff7739533096e53983dbe}{L\+L\+WU} \}
\item 
\#define \hyperlink{group__LLWU__Peripheral__Access__Layer_ga00f85a14dffe324ff8e867f8b06f1461}{L\+L\+W\+U\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a072e6f3fb1f5403cfb71eeaefe647a50}{L\+L\+W\+\_\+\+I\+R\+Qn} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{structLLWU__Type}{L\+L\+W\+U\+\_\+\+Type} $\ast$ {\bfseries L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__LLWU__Peripheral__Access__Layer_gaf93c3f7cb6f9aab387dbeafff610076d}{}\label{group__LLWU__Peripheral__Access__Layer_gaf93c3f7cb6f9aab387dbeafff610076d}

\item 
typedef struct \hyperlink{structLLWU__Type}{L\+L\+W\+U\+\_\+\+Type} $\ast$ {\bfseries L\+L\+W\+U\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__LLWU__Peripheral__Access__Layer_gaf93c3f7cb6f9aab387dbeafff610076d}{}\label{group__LLWU__Peripheral__Access__Layer_gaf93c3f7cb6f9aab387dbeafff610076d}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{L\+L\+W\+U Peripheral Access Layer@{L\+L\+W\+U Peripheral Access Layer}!L\+L\+WU@{L\+L\+WU}}
\index{L\+L\+WU@{L\+L\+WU}!L\+L\+W\+U Peripheral Access Layer@{L\+L\+W\+U Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{L\+L\+WU}{LLWU}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+L\+WU~(({\bf L\+L\+W\+U\+\_\+\+Type} $\ast$){\bf L\+L\+W\+U\+\_\+\+B\+A\+SE})}\hypertarget{group__LLWU__Peripheral__Access__Layer_gaed2d6ced03dff7739533096e53983dbe}{}\label{group__LLWU__Peripheral__Access__Layer_gaed2d6ced03dff7739533096e53983dbe}
Peripheral L\+L\+WU base pointer \index{L\+L\+W\+U Peripheral Access Layer@{L\+L\+W\+U Peripheral Access Layer}!L\+L\+WU@{L\+L\+WU}}
\index{L\+L\+WU@{L\+L\+WU}!L\+L\+W\+U Peripheral Access Layer@{L\+L\+W\+U Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{L\+L\+WU}{LLWU}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+L\+WU~(({\bf L\+L\+W\+U\+\_\+\+Type} $\ast$){\bf L\+L\+W\+U\+\_\+\+B\+A\+SE})}\hypertarget{group__LLWU__Peripheral__Access__Layer_gaed2d6ced03dff7739533096e53983dbe}{}\label{group__LLWU__Peripheral__Access__Layer_gaed2d6ced03dff7739533096e53983dbe}
Peripheral L\+L\+WU base pointer \index{L\+L\+W\+U Peripheral Access Layer@{L\+L\+W\+U Peripheral Access Layer}!L\+L\+W\+U\+\_\+\+B\+A\+SE@{L\+L\+W\+U\+\_\+\+B\+A\+SE}}
\index{L\+L\+W\+U\+\_\+\+B\+A\+SE@{L\+L\+W\+U\+\_\+\+B\+A\+SE}!L\+L\+W\+U Peripheral Access Layer@{L\+L\+W\+U Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{L\+L\+W\+U\+\_\+\+B\+A\+SE}{LLWU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+L\+W\+U\+\_\+\+B\+A\+SE~(0x4007\+C000u)}\hypertarget{group__LLWU__Peripheral__Access__Layer_ga5596067d46debe317ac368bfc5db21f8}{}\label{group__LLWU__Peripheral__Access__Layer_ga5596067d46debe317ac368bfc5db21f8}
Peripheral L\+L\+WU base address \index{L\+L\+W\+U Peripheral Access Layer@{L\+L\+W\+U Peripheral Access Layer}!L\+L\+W\+U\+\_\+\+B\+A\+SE@{L\+L\+W\+U\+\_\+\+B\+A\+SE}}
\index{L\+L\+W\+U\+\_\+\+B\+A\+SE@{L\+L\+W\+U\+\_\+\+B\+A\+SE}!L\+L\+W\+U Peripheral Access Layer@{L\+L\+W\+U Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{L\+L\+W\+U\+\_\+\+B\+A\+SE}{LLWU_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+L\+W\+U\+\_\+\+B\+A\+SE~(0x4007\+C000u)}\hypertarget{group__LLWU__Peripheral__Access__Layer_ga5596067d46debe317ac368bfc5db21f8}{}\label{group__LLWU__Peripheral__Access__Layer_ga5596067d46debe317ac368bfc5db21f8}
Peripheral L\+L\+WU base address \index{L\+L\+W\+U Peripheral Access Layer@{L\+L\+W\+U Peripheral Access Layer}!L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!L\+L\+W\+U Peripheral Access Layer@{L\+L\+W\+U Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{LLWU_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf L\+L\+W\+U\+\_\+\+B\+A\+SE} \}}\hypertarget{group__LLWU__Peripheral__Access__Layer_ga3d947ff94f2db32873659ceeeb8bc767}{}\label{group__LLWU__Peripheral__Access__Layer_ga3d947ff94f2db32873659ceeeb8bc767}
Array initializer of L\+L\+WU peripheral base addresses \index{L\+L\+W\+U Peripheral Access Layer@{L\+L\+W\+U Peripheral Access Layer}!L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!L\+L\+W\+U Peripheral Access Layer@{L\+L\+W\+U Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{LLWU_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf L\+L\+W\+U\+\_\+\+B\+A\+SE} \}}\hypertarget{group__LLWU__Peripheral__Access__Layer_ga3d947ff94f2db32873659ceeeb8bc767}{}\label{group__LLWU__Peripheral__Access__Layer_ga3d947ff94f2db32873659ceeeb8bc767}
Array initializer of L\+L\+WU peripheral base addresses \index{L\+L\+W\+U Peripheral Access Layer@{L\+L\+W\+U Peripheral Access Layer}!L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!L\+L\+W\+U Peripheral Access Layer@{L\+L\+W\+U Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{LLWU_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf L\+L\+WU} \}}\hypertarget{group__LLWU__Peripheral__Access__Layer_ga4826d688973513cc02a2f1d4f67c336b}{}\label{group__LLWU__Peripheral__Access__Layer_ga4826d688973513cc02a2f1d4f67c336b}
Array initializer of L\+L\+WU peripheral base pointers \index{L\+L\+W\+U Peripheral Access Layer@{L\+L\+W\+U Peripheral Access Layer}!L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!L\+L\+W\+U Peripheral Access Layer@{L\+L\+W\+U Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{LLWU_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+L\+W\+U\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf L\+L\+WU} \}}\hypertarget{group__LLWU__Peripheral__Access__Layer_ga4826d688973513cc02a2f1d4f67c336b}{}\label{group__LLWU__Peripheral__Access__Layer_ga4826d688973513cc02a2f1d4f67c336b}
Array initializer of L\+L\+WU peripheral base pointers \index{L\+L\+W\+U Peripheral Access Layer@{L\+L\+W\+U Peripheral Access Layer}!L\+L\+W\+U\+\_\+\+I\+R\+QS@{L\+L\+W\+U\+\_\+\+I\+R\+QS}}
\index{L\+L\+W\+U\+\_\+\+I\+R\+QS@{L\+L\+W\+U\+\_\+\+I\+R\+QS}!L\+L\+W\+U Peripheral Access Layer@{L\+L\+W\+U Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{L\+L\+W\+U\+\_\+\+I\+R\+QS}{LLWU_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+L\+W\+U\+\_\+\+I\+R\+QS~\{ {\bf L\+L\+W\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__LLWU__Peripheral__Access__Layer_ga00f85a14dffe324ff8e867f8b06f1461}{}\label{group__LLWU__Peripheral__Access__Layer_ga00f85a14dffe324ff8e867f8b06f1461}
Interrupt vectors for the L\+L\+WU peripheral type \index{L\+L\+W\+U Peripheral Access Layer@{L\+L\+W\+U Peripheral Access Layer}!L\+L\+W\+U\+\_\+\+I\+R\+QS@{L\+L\+W\+U\+\_\+\+I\+R\+QS}}
\index{L\+L\+W\+U\+\_\+\+I\+R\+QS@{L\+L\+W\+U\+\_\+\+I\+R\+QS}!L\+L\+W\+U Peripheral Access Layer@{L\+L\+W\+U Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{L\+L\+W\+U\+\_\+\+I\+R\+QS}{LLWU_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+L\+W\+U\+\_\+\+I\+R\+QS~\{ {\bf L\+L\+W\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__LLWU__Peripheral__Access__Layer_ga00f85a14dffe324ff8e867f8b06f1461}{}\label{group__LLWU__Peripheral__Access__Layer_ga00f85a14dffe324ff8e867f8b06f1461}
Interrupt vectors for the L\+L\+WU peripheral type 