{
  "design": {
    "design_info": {
      "boundary_crc": "0xD5C58DD80461DD26",
      "device": "xc7a200tfbg676-2",
      "gen_directory": "../../../../emperor.gen/sources_1/bd/top",
      "name": "top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz": "",
      "microblaze_riscv_0": "",
      "microblaze_riscv_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "mdm_1": "",
      "rst_clk_wiz_100M": "",
      "ila_1": "",
      "mmio_subsystem_1": ""
    },
    "interface_ports": {
      "rs232_uart": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "sys_diff_clock": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "sys_diff_clock_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "sys_diff_clock_clk_p",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "GPO": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "GPI": {
        "direction": "I",
        "left": "8",
        "right": "0"
      },
      "RX": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "TX": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "SCLK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "SS_N": {
        "direction": "O"
      },
      "MOSI": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "MISO": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "top_clk_wiz_2",
        "xci_path": "ip/top_clk_wiz_2/top_clk_wiz_2.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "50.0"
          },
          "CLKOUT1_JITTER": {
            "value": "112.316"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "89.971"
          },
          "CLKOUT2_JITTER": {
            "value": "112.316"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "89.971"
          },
          "CLKOUT2_REQUESTED_PHASE": {
            "value": "1"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_diff_clock"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_out2"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "5.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "5.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "microblaze_riscv_0": {
        "vlnv": "xilinx.com:ip:microblaze_riscv:1.0",
        "ip_revision": "3",
        "xci_name": "top_microblaze_riscv_0_0",
        "xci_path": "ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.xci",
        "inst_hier_path": "microblaze_riscv_0",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          }
        },
        "interface_ports": {
          "DLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "riscv > top microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_riscv_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "14",
            "xci_name": "top_dlmb_v10_0",
            "xci_path": "ip/top_dlmb_v10_0/top_dlmb_v10_0.xci",
            "inst_hier_path": "microblaze_riscv_0_local_memory/dlmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "14",
            "xci_name": "top_ilmb_v10_0",
            "xci_path": "ip/top_ilmb_v10_0/top_ilmb_v10_0.xci",
            "inst_hier_path": "microblaze_riscv_0_local_memory/ilmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "25",
            "xci_name": "top_dlmb_bram_if_cntlr_0",
            "xci_path": "ip/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > top microblaze_riscv_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "25",
            "xci_name": "top_ilmb_bram_if_cntlr_0",
            "xci_path": "ip/top_ilmb_bram_if_cntlr_0/top_ilmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "9",
            "xci_name": "top_lmb_bram_0",
            "xci_path": "ip/top_lmb_bram_0/top_lmb_bram_0.xci",
            "inst_hier_path": "microblaze_riscv_0_local_memory/lmb_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_riscv_0_dlmb": {
            "interface_ports": [
              "dlmb_v10/LMB_M",
              "DLMB"
            ]
          },
          "microblaze_riscv_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_riscv_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_riscv_0_ilmb": {
            "interface_ports": [
              "ilmb_v10/LMB_M",
              "ILMB"
            ]
          },
          "microblaze_riscv_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_riscv_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          },
          "microblaze_riscv_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm_riscv:1.0",
        "ip_revision": "3",
        "xci_name": "top_mdm_1_0",
        "xci_path": "ip/top_mdm_1_0/top_mdm_1_0.xci",
        "inst_hier_path": "mdm_1"
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "16",
        "xci_name": "top_rst_clk_wiz_100M_1",
        "xci_path": "ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.xci",
        "inst_hier_path": "rst_clk_wiz_100M"
      },
      "ila_1": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "16",
        "xci_name": "top_ila_1_0",
        "xci_path": "ip/top_ila_1_0/top_ila_1_0.xci",
        "inst_hier_path": "ila_1",
        "parameters": {
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "22"
          },
          "C_PROBE0_WIDTH": {
            "value": "3"
          },
          "C_PROBE11_WIDTH": {
            "value": "16"
          },
          "C_PROBE13_WIDTH": {
            "value": "1"
          },
          "C_PROBE14_WIDTH": {
            "value": "1"
          },
          "C_PROBE1_WIDTH": {
            "value": "8"
          },
          "C_PROBE20_WIDTH": {
            "value": "32"
          },
          "C_PROBE2_WIDTH": {
            "value": "32"
          },
          "C_PROBE3_WIDTH": {
            "value": "1"
          },
          "C_PROBE4_WIDTH": {
            "value": "16"
          },
          "C_PROBE5_WIDTH": {
            "value": "1"
          },
          "C_PROBE8_WIDTH": {
            "value": "32"
          },
          "C_PROBE9_WIDTH": {
            "value": "2"
          }
        }
      },
      "mmio_subsystem_1": {
        "vlnv": "user.org:user:mmio_subsystem:2.1",
        "ip_revision": "9",
        "xci_name": "top_mmio_subsystem_1_0",
        "xci_path": "ip/top_mmio_subsystem_1_0/top_mmio_subsystem_1_0.xci",
        "inst_hier_path": "mmio_subsystem_1",
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI"
          }
        }
      }
    },
    "interface_nets": {
      "microblaze_riscv_0_M_AXI_DP": {
        "interface_ports": [
          "microblaze_riscv_0/M_AXI_DP",
          "mmio_subsystem_1/S_AXI"
        ]
      },
      "microblaze_riscv_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_riscv_0/DEBUG"
        ]
      },
      "microblaze_riscv_0_dlmb_1": {
        "interface_ports": [
          "microblaze_riscv_0/DLMB",
          "microblaze_riscv_0_local_memory/DLMB"
        ]
      },
      "microblaze_riscv_0_ilmb_1": {
        "interface_ports": [
          "microblaze_riscv_0/ILMB",
          "microblaze_riscv_0_local_memory/ILMB"
        ]
      },
      "mmio_subsystem_1_UART": {
        "interface_ports": [
          "rs232_uart",
          "mmio_subsystem_1/UART"
        ]
      },
      "sys_diff_clock_1": {
        "interface_ports": [
          "sys_diff_clock",
          "clk_wiz/CLK_IN1_D"
        ]
      }
    },
    "nets": {
      "GPI_1": {
        "ports": [
          "GPI",
          "mmio_subsystem_1/in_ports"
        ]
      },
      "MISO_1": {
        "ports": [
          "MISO",
          "mmio_subsystem_1/miso"
        ]
      },
      "RX_1": {
        "ports": [
          "RX",
          "mmio_subsystem_1/rx"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "microblaze_riscv_0/Clk",
          "microblaze_riscv_0_local_memory/LMB_Clk",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "ila_1/clk",
          "mmio_subsystem_1/aclk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_100M/mb_debug_sys_rst"
        ]
      },
      "microblaze_riscv_0_M_AXI_DP_ARADDR": {
        "ports": [
          "microblaze_riscv_0/M_AXI_DP_ARADDR",
          "mmio_subsystem_1/S_AXI_araddr"
        ]
      },
      "microblaze_riscv_0_M_AXI_DP_ARPROT": {
        "ports": [
          "microblaze_riscv_0/M_AXI_DP_ARPROT",
          "mmio_subsystem_1/S_AXI_arprot"
        ]
      },
      "microblaze_riscv_0_M_AXI_DP_ARVALID": {
        "ports": [
          "microblaze_riscv_0/M_AXI_DP_ARVALID",
          "ila_1/probe16",
          "mmio_subsystem_1/S_AXI_arvalid"
        ]
      },
      "microblaze_riscv_0_M_AXI_DP_AWADDR": {
        "ports": [
          "microblaze_riscv_0/M_AXI_DP_AWADDR",
          "ila_1/probe2",
          "mmio_subsystem_1/S_AXI_awaddr"
        ]
      },
      "microblaze_riscv_0_M_AXI_DP_AWPROT": {
        "ports": [
          "microblaze_riscv_0/M_AXI_DP_AWPROT",
          "mmio_subsystem_1/S_AXI_awprot"
        ]
      },
      "microblaze_riscv_0_M_AXI_DP_AWVALID": {
        "ports": [
          "microblaze_riscv_0/M_AXI_DP_AWVALID",
          "ila_1/probe7",
          "mmio_subsystem_1/S_AXI_awvalid"
        ]
      },
      "microblaze_riscv_0_M_AXI_DP_BREADY": {
        "ports": [
          "microblaze_riscv_0/M_AXI_DP_BREADY",
          "ila_1/probe10",
          "mmio_subsystem_1/S_AXI_bready"
        ]
      },
      "microblaze_riscv_0_M_AXI_DP_RREADY": {
        "ports": [
          "microblaze_riscv_0/M_AXI_DP_RREADY",
          "ila_1/probe19",
          "mmio_subsystem_1/S_AXI_rready"
        ]
      },
      "microblaze_riscv_0_M_AXI_DP_WDATA": {
        "ports": [
          "microblaze_riscv_0/M_AXI_DP_WDATA",
          "ila_1/probe8",
          "mmio_subsystem_1/S_AXI_wdata"
        ]
      },
      "microblaze_riscv_0_M_AXI_DP_WSTRB": {
        "ports": [
          "microblaze_riscv_0/M_AXI_DP_WSTRB",
          "mmio_subsystem_1/S_AXI_wstrb"
        ]
      },
      "microblaze_riscv_0_M_AXI_DP_WVALID": {
        "ports": [
          "microblaze_riscv_0/M_AXI_DP_WVALID",
          "ila_1/probe6",
          "mmio_subsystem_1/S_AXI_wvalid"
        ]
      },
      "mmio_subsystem_1_S_AXI_arready": {
        "ports": [
          "mmio_subsystem_1/S_AXI_arready",
          "microblaze_riscv_0/M_AXI_DP_ARREADY",
          "ila_1/probe17"
        ]
      },
      "mmio_subsystem_1_S_AXI_awready": {
        "ports": [
          "mmio_subsystem_1/S_AXI_awready",
          "microblaze_riscv_0/M_AXI_DP_AWREADY",
          "ila_1/probe3"
        ]
      },
      "mmio_subsystem_1_S_AXI_bresp": {
        "ports": [
          "mmio_subsystem_1/S_AXI_bresp",
          "microblaze_riscv_0/M_AXI_DP_BRESP",
          "ila_1/probe9"
        ]
      },
      "mmio_subsystem_1_S_AXI_bvalid": {
        "ports": [
          "mmio_subsystem_1/S_AXI_bvalid",
          "microblaze_riscv_0/M_AXI_DP_BVALID",
          "ila_1/probe5"
        ]
      },
      "mmio_subsystem_1_S_AXI_rdata": {
        "ports": [
          "mmio_subsystem_1/S_AXI_rdata",
          "microblaze_riscv_0/M_AXI_DP_RDATA",
          "ila_1/probe20"
        ]
      },
      "mmio_subsystem_1_S_AXI_rresp": {
        "ports": [
          "mmio_subsystem_1/S_AXI_rresp",
          "microblaze_riscv_0/M_AXI_DP_RRESP"
        ]
      },
      "mmio_subsystem_1_S_AXI_rvalid": {
        "ports": [
          "mmio_subsystem_1/S_AXI_rvalid",
          "microblaze_riscv_0/M_AXI_DP_RVALID",
          "ila_1/probe18"
        ]
      },
      "mmio_subsystem_1_S_AXI_wready": {
        "ports": [
          "mmio_subsystem_1/S_AXI_wready",
          "microblaze_riscv_0/M_AXI_DP_WREADY",
          "ila_1/probe15"
        ]
      },
      "mmio_subsystem_1_debug_addr": {
        "ports": [
          "mmio_subsystem_1/debug_addr",
          "ila_1/probe1"
        ]
      },
      "mmio_subsystem_1_debug_front_addr": {
        "ports": [
          "mmio_subsystem_1/debug_slot_chip_select",
          "ila_1/probe4"
        ]
      },
      "mmio_subsystem_1_debug_r_state": {
        "ports": [
          "mmio_subsystem_1/debug_r_state",
          "ila_1/probe0"
        ]
      },
      "mmio_subsystem_1_debug_slot_wr_done": {
        "ports": [
          "mmio_subsystem_1/debug_slot_wr_done",
          "ila_1/probe11"
        ]
      },
      "mmio_subsystem_1_mosi": {
        "ports": [
          "mmio_subsystem_1/mosi",
          "ila_1/probe13",
          "MOSI"
        ]
      },
      "mmio_subsystem_1_out_ports": {
        "ports": [
          "mmio_subsystem_1/out_ports",
          "GPO"
        ]
      },
      "mmio_subsystem_1_sclk": {
        "ports": [
          "mmio_subsystem_1/sclk",
          "ila_1/probe12",
          "SCLK"
        ]
      },
      "mmio_subsystem_1_ss_n": {
        "ports": [
          "mmio_subsystem_1/ss_n",
          "ila_1/probe14",
          "SS_N"
        ]
      },
      "mmio_subsystem_1_tx": {
        "ports": [
          "mmio_subsystem_1/tx",
          "ila_1/probe21",
          "TX"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz/reset",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_100M/bus_struct_reset",
          "microblaze_riscv_0_local_memory/SYS_Rst"
        ]
      },
      "rst_clk_wiz_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_100M/mb_reset",
          "microblaze_riscv_0/Reset"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "mmio_subsystem_1/arst_n"
        ]
      }
    },
    "addressing": {
      "/microblaze_riscv_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_mmio_subsystem_1_reg0": {
                "address_block": "/mmio_subsystem_1/S_AXI/reg0",
                "offset": "0x46000000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "16K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}