Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Windows/System32/thdl/ttrig_TB3_isim_beh.exe -prj C:/Windows/System32/thdl/ttrig_TB3_beh.prj work.ttrig_TB3 work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Windows/System32/thdl/ttrig_TB3.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Windows/System32/thdl/ttrig.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module ttrig_TB3
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity ttrig [ttrig_default]
Time Resolution for simulation is 1ps.
Compiled 4 VHDL Units
Compiled 2 Verilog Units
Built simulation executable C:/Windows/System32/thdl/ttrig_TB3_isim_beh.exe
Fuse Memory Usage: 31976 KB
Fuse CPU Usage: 2437 ms
