
GEN Charger Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f3f4  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000aac  0800f580  0800f580  0001f580  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801002c  0801002c  00030238  2**0
                  CONTENTS
  4 .ARM          00000008  0801002c  0801002c  0002002c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010034  08010034  00030238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010034  08010034  00020034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010038  08010038  00020038  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000238  20000000  0801003c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d44  20000238  08010274  00030238  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f7c  08010274  00030f7c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030238  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001deda  00000000  00000000  00030261  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000038e5  00000000  00000000  0004e13b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000013c0  00000000  00000000  00051a20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000011f8  00000000  00000000  00052de0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021acf  00000000  00000000  00053fd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013993  00000000  00000000  00075aa7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c218c  00000000  00000000  0008943a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014b5c6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005cfc  00000000  00000000  0014b644  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000238 	.word	0x20000238
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800f564 	.word	0x0800f564

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000023c 	.word	0x2000023c
 80001c4:	0800f564 	.word	0x0800f564

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_frsub>:
 8000ba0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ba4:	e002      	b.n	8000bac <__addsf3>
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_fsub>:
 8000ba8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bac <__addsf3>:
 8000bac:	0042      	lsls	r2, r0, #1
 8000bae:	bf1f      	itttt	ne
 8000bb0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bb4:	ea92 0f03 	teqne	r2, r3
 8000bb8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bbc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc0:	d06a      	beq.n	8000c98 <__addsf3+0xec>
 8000bc2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bc6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bca:	bfc1      	itttt	gt
 8000bcc:	18d2      	addgt	r2, r2, r3
 8000bce:	4041      	eorgt	r1, r0
 8000bd0:	4048      	eorgt	r0, r1
 8000bd2:	4041      	eorgt	r1, r0
 8000bd4:	bfb8      	it	lt
 8000bd6:	425b      	neglt	r3, r3
 8000bd8:	2b19      	cmp	r3, #25
 8000bda:	bf88      	it	hi
 8000bdc:	4770      	bxhi	lr
 8000bde:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bea:	bf18      	it	ne
 8000bec:	4240      	negne	r0, r0
 8000bee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bf2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bf6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bfa:	bf18      	it	ne
 8000bfc:	4249      	negne	r1, r1
 8000bfe:	ea92 0f03 	teq	r2, r3
 8000c02:	d03f      	beq.n	8000c84 <__addsf3+0xd8>
 8000c04:	f1a2 0201 	sub.w	r2, r2, #1
 8000c08:	fa41 fc03 	asr.w	ip, r1, r3
 8000c0c:	eb10 000c 	adds.w	r0, r0, ip
 8000c10:	f1c3 0320 	rsb	r3, r3, #32
 8000c14:	fa01 f103 	lsl.w	r1, r1, r3
 8000c18:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c1c:	d502      	bpl.n	8000c24 <__addsf3+0x78>
 8000c1e:	4249      	negs	r1, r1
 8000c20:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c24:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c28:	d313      	bcc.n	8000c52 <__addsf3+0xa6>
 8000c2a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c2e:	d306      	bcc.n	8000c3e <__addsf3+0x92>
 8000c30:	0840      	lsrs	r0, r0, #1
 8000c32:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c36:	f102 0201 	add.w	r2, r2, #1
 8000c3a:	2afe      	cmp	r2, #254	; 0xfe
 8000c3c:	d251      	bcs.n	8000ce2 <__addsf3+0x136>
 8000c3e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c42:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c46:	bf08      	it	eq
 8000c48:	f020 0001 	biceq.w	r0, r0, #1
 8000c4c:	ea40 0003 	orr.w	r0, r0, r3
 8000c50:	4770      	bx	lr
 8000c52:	0049      	lsls	r1, r1, #1
 8000c54:	eb40 0000 	adc.w	r0, r0, r0
 8000c58:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c5c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c60:	d1ed      	bne.n	8000c3e <__addsf3+0x92>
 8000c62:	fab0 fc80 	clz	ip, r0
 8000c66:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c6a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c6e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c72:	bfaa      	itet	ge
 8000c74:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c78:	4252      	neglt	r2, r2
 8000c7a:	4318      	orrge	r0, r3
 8000c7c:	bfbc      	itt	lt
 8000c7e:	40d0      	lsrlt	r0, r2
 8000c80:	4318      	orrlt	r0, r3
 8000c82:	4770      	bx	lr
 8000c84:	f092 0f00 	teq	r2, #0
 8000c88:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c8c:	bf06      	itte	eq
 8000c8e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c92:	3201      	addeq	r2, #1
 8000c94:	3b01      	subne	r3, #1
 8000c96:	e7b5      	b.n	8000c04 <__addsf3+0x58>
 8000c98:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c9c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca0:	bf18      	it	ne
 8000ca2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca6:	d021      	beq.n	8000cec <__addsf3+0x140>
 8000ca8:	ea92 0f03 	teq	r2, r3
 8000cac:	d004      	beq.n	8000cb8 <__addsf3+0x10c>
 8000cae:	f092 0f00 	teq	r2, #0
 8000cb2:	bf08      	it	eq
 8000cb4:	4608      	moveq	r0, r1
 8000cb6:	4770      	bx	lr
 8000cb8:	ea90 0f01 	teq	r0, r1
 8000cbc:	bf1c      	itt	ne
 8000cbe:	2000      	movne	r0, #0
 8000cc0:	4770      	bxne	lr
 8000cc2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cc6:	d104      	bne.n	8000cd2 <__addsf3+0x126>
 8000cc8:	0040      	lsls	r0, r0, #1
 8000cca:	bf28      	it	cs
 8000ccc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cd0:	4770      	bx	lr
 8000cd2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cd6:	bf3c      	itt	cc
 8000cd8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cdc:	4770      	bxcc	lr
 8000cde:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ce2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ce6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cea:	4770      	bx	lr
 8000cec:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf0:	bf16      	itet	ne
 8000cf2:	4608      	movne	r0, r1
 8000cf4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cf8:	4601      	movne	r1, r0
 8000cfa:	0242      	lsls	r2, r0, #9
 8000cfc:	bf06      	itte	eq
 8000cfe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d02:	ea90 0f01 	teqeq	r0, r1
 8000d06:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d0a:	4770      	bx	lr

08000d0c <__aeabi_ui2f>:
 8000d0c:	f04f 0300 	mov.w	r3, #0
 8000d10:	e004      	b.n	8000d1c <__aeabi_i2f+0x8>
 8000d12:	bf00      	nop

08000d14 <__aeabi_i2f>:
 8000d14:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d18:	bf48      	it	mi
 8000d1a:	4240      	negmi	r0, r0
 8000d1c:	ea5f 0c00 	movs.w	ip, r0
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d28:	4601      	mov	r1, r0
 8000d2a:	f04f 0000 	mov.w	r0, #0
 8000d2e:	e01c      	b.n	8000d6a <__aeabi_l2f+0x2a>

08000d30 <__aeabi_ul2f>:
 8000d30:	ea50 0201 	orrs.w	r2, r0, r1
 8000d34:	bf08      	it	eq
 8000d36:	4770      	bxeq	lr
 8000d38:	f04f 0300 	mov.w	r3, #0
 8000d3c:	e00a      	b.n	8000d54 <__aeabi_l2f+0x14>
 8000d3e:	bf00      	nop

08000d40 <__aeabi_l2f>:
 8000d40:	ea50 0201 	orrs.w	r2, r0, r1
 8000d44:	bf08      	it	eq
 8000d46:	4770      	bxeq	lr
 8000d48:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d4c:	d502      	bpl.n	8000d54 <__aeabi_l2f+0x14>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	ea5f 0c01 	movs.w	ip, r1
 8000d58:	bf02      	ittt	eq
 8000d5a:	4684      	moveq	ip, r0
 8000d5c:	4601      	moveq	r1, r0
 8000d5e:	2000      	moveq	r0, #0
 8000d60:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d64:	bf08      	it	eq
 8000d66:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d6a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d6e:	fabc f28c 	clz	r2, ip
 8000d72:	3a08      	subs	r2, #8
 8000d74:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d78:	db10      	blt.n	8000d9c <__aeabi_l2f+0x5c>
 8000d7a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d7e:	4463      	add	r3, ip
 8000d80:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d84:	f1c2 0220 	rsb	r2, r2, #32
 8000d88:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d90:	eb43 0002 	adc.w	r0, r3, r2
 8000d94:	bf08      	it	eq
 8000d96:	f020 0001 	biceq.w	r0, r0, #1
 8000d9a:	4770      	bx	lr
 8000d9c:	f102 0220 	add.w	r2, r2, #32
 8000da0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000da4:	f1c2 0220 	rsb	r2, r2, #32
 8000da8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dac:	fa21 f202 	lsr.w	r2, r1, r2
 8000db0:	eb43 0002 	adc.w	r0, r3, r2
 8000db4:	bf08      	it	eq
 8000db6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dba:	4770      	bx	lr

08000dbc <__aeabi_fmul>:
 8000dbc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000dc0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dc4:	bf1e      	ittt	ne
 8000dc6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dca:	ea92 0f0c 	teqne	r2, ip
 8000dce:	ea93 0f0c 	teqne	r3, ip
 8000dd2:	d06f      	beq.n	8000eb4 <__aeabi_fmul+0xf8>
 8000dd4:	441a      	add	r2, r3
 8000dd6:	ea80 0c01 	eor.w	ip, r0, r1
 8000dda:	0240      	lsls	r0, r0, #9
 8000ddc:	bf18      	it	ne
 8000dde:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000de2:	d01e      	beq.n	8000e22 <__aeabi_fmul+0x66>
 8000de4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000de8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dec:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000df0:	fba0 3101 	umull	r3, r1, r0, r1
 8000df4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000df8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dfc:	bf3e      	ittt	cc
 8000dfe:	0049      	lslcc	r1, r1, #1
 8000e00:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e04:	005b      	lslcc	r3, r3, #1
 8000e06:	ea40 0001 	orr.w	r0, r0, r1
 8000e0a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e0e:	2afd      	cmp	r2, #253	; 0xfd
 8000e10:	d81d      	bhi.n	8000e4e <__aeabi_fmul+0x92>
 8000e12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e1a:	bf08      	it	eq
 8000e1c:	f020 0001 	biceq.w	r0, r0, #1
 8000e20:	4770      	bx	lr
 8000e22:	f090 0f00 	teq	r0, #0
 8000e26:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e2a:	bf08      	it	eq
 8000e2c:	0249      	lsleq	r1, r1, #9
 8000e2e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e32:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e36:	3a7f      	subs	r2, #127	; 0x7f
 8000e38:	bfc2      	ittt	gt
 8000e3a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e3e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e42:	4770      	bxgt	lr
 8000e44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e48:	f04f 0300 	mov.w	r3, #0
 8000e4c:	3a01      	subs	r2, #1
 8000e4e:	dc5d      	bgt.n	8000f0c <__aeabi_fmul+0x150>
 8000e50:	f112 0f19 	cmn.w	r2, #25
 8000e54:	bfdc      	itt	le
 8000e56:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e5a:	4770      	bxle	lr
 8000e5c:	f1c2 0200 	rsb	r2, r2, #0
 8000e60:	0041      	lsls	r1, r0, #1
 8000e62:	fa21 f102 	lsr.w	r1, r1, r2
 8000e66:	f1c2 0220 	rsb	r2, r2, #32
 8000e6a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e6e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e72:	f140 0000 	adc.w	r0, r0, #0
 8000e76:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e7a:	bf08      	it	eq
 8000e7c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e80:	4770      	bx	lr
 8000e82:	f092 0f00 	teq	r2, #0
 8000e86:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e8a:	bf02      	ittt	eq
 8000e8c:	0040      	lsleq	r0, r0, #1
 8000e8e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e92:	3a01      	subeq	r2, #1
 8000e94:	d0f9      	beq.n	8000e8a <__aeabi_fmul+0xce>
 8000e96:	ea40 000c 	orr.w	r0, r0, ip
 8000e9a:	f093 0f00 	teq	r3, #0
 8000e9e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ea2:	bf02      	ittt	eq
 8000ea4:	0049      	lsleq	r1, r1, #1
 8000ea6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eaa:	3b01      	subeq	r3, #1
 8000eac:	d0f9      	beq.n	8000ea2 <__aeabi_fmul+0xe6>
 8000eae:	ea41 010c 	orr.w	r1, r1, ip
 8000eb2:	e78f      	b.n	8000dd4 <__aeabi_fmul+0x18>
 8000eb4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	bf18      	it	ne
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d00a      	beq.n	8000eda <__aeabi_fmul+0x11e>
 8000ec4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ec8:	bf18      	it	ne
 8000eca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ece:	d1d8      	bne.n	8000e82 <__aeabi_fmul+0xc6>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	4770      	bx	lr
 8000eda:	f090 0f00 	teq	r0, #0
 8000ede:	bf17      	itett	ne
 8000ee0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ee4:	4608      	moveq	r0, r1
 8000ee6:	f091 0f00 	teqne	r1, #0
 8000eea:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eee:	d014      	beq.n	8000f1a <__aeabi_fmul+0x15e>
 8000ef0:	ea92 0f0c 	teq	r2, ip
 8000ef4:	d101      	bne.n	8000efa <__aeabi_fmul+0x13e>
 8000ef6:	0242      	lsls	r2, r0, #9
 8000ef8:	d10f      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000efa:	ea93 0f0c 	teq	r3, ip
 8000efe:	d103      	bne.n	8000f08 <__aeabi_fmul+0x14c>
 8000f00:	024b      	lsls	r3, r1, #9
 8000f02:	bf18      	it	ne
 8000f04:	4608      	movne	r0, r1
 8000f06:	d108      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000f08:	ea80 0001 	eor.w	r0, r0, r1
 8000f0c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f18:	4770      	bx	lr
 8000f1a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f1e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f22:	4770      	bx	lr

08000f24 <__aeabi_fdiv>:
 8000f24:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f28:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f2c:	bf1e      	ittt	ne
 8000f2e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f32:	ea92 0f0c 	teqne	r2, ip
 8000f36:	ea93 0f0c 	teqne	r3, ip
 8000f3a:	d069      	beq.n	8001010 <__aeabi_fdiv+0xec>
 8000f3c:	eba2 0203 	sub.w	r2, r2, r3
 8000f40:	ea80 0c01 	eor.w	ip, r0, r1
 8000f44:	0249      	lsls	r1, r1, #9
 8000f46:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f4a:	d037      	beq.n	8000fbc <__aeabi_fdiv+0x98>
 8000f4c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f50:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f54:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f58:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f5c:	428b      	cmp	r3, r1
 8000f5e:	bf38      	it	cc
 8000f60:	005b      	lslcc	r3, r3, #1
 8000f62:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f66:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f6a:	428b      	cmp	r3, r1
 8000f6c:	bf24      	itt	cs
 8000f6e:	1a5b      	subcs	r3, r3, r1
 8000f70:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f74:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f78:	bf24      	itt	cs
 8000f7a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f7e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f82:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f86:	bf24      	itt	cs
 8000f88:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f8c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f90:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f94:	bf24      	itt	cs
 8000f96:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f9a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f9e:	011b      	lsls	r3, r3, #4
 8000fa0:	bf18      	it	ne
 8000fa2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fa6:	d1e0      	bne.n	8000f6a <__aeabi_fdiv+0x46>
 8000fa8:	2afd      	cmp	r2, #253	; 0xfd
 8000faa:	f63f af50 	bhi.w	8000e4e <__aeabi_fmul+0x92>
 8000fae:	428b      	cmp	r3, r1
 8000fb0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fb4:	bf08      	it	eq
 8000fb6:	f020 0001 	biceq.w	r0, r0, #1
 8000fba:	4770      	bx	lr
 8000fbc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fc0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fc4:	327f      	adds	r2, #127	; 0x7f
 8000fc6:	bfc2      	ittt	gt
 8000fc8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fcc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fd0:	4770      	bxgt	lr
 8000fd2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fd6:	f04f 0300 	mov.w	r3, #0
 8000fda:	3a01      	subs	r2, #1
 8000fdc:	e737      	b.n	8000e4e <__aeabi_fmul+0x92>
 8000fde:	f092 0f00 	teq	r2, #0
 8000fe2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fe6:	bf02      	ittt	eq
 8000fe8:	0040      	lsleq	r0, r0, #1
 8000fea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fee:	3a01      	subeq	r2, #1
 8000ff0:	d0f9      	beq.n	8000fe6 <__aeabi_fdiv+0xc2>
 8000ff2:	ea40 000c 	orr.w	r0, r0, ip
 8000ff6:	f093 0f00 	teq	r3, #0
 8000ffa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ffe:	bf02      	ittt	eq
 8001000:	0049      	lsleq	r1, r1, #1
 8001002:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001006:	3b01      	subeq	r3, #1
 8001008:	d0f9      	beq.n	8000ffe <__aeabi_fdiv+0xda>
 800100a:	ea41 010c 	orr.w	r1, r1, ip
 800100e:	e795      	b.n	8000f3c <__aeabi_fdiv+0x18>
 8001010:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001014:	ea92 0f0c 	teq	r2, ip
 8001018:	d108      	bne.n	800102c <__aeabi_fdiv+0x108>
 800101a:	0242      	lsls	r2, r0, #9
 800101c:	f47f af7d 	bne.w	8000f1a <__aeabi_fmul+0x15e>
 8001020:	ea93 0f0c 	teq	r3, ip
 8001024:	f47f af70 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001028:	4608      	mov	r0, r1
 800102a:	e776      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800102c:	ea93 0f0c 	teq	r3, ip
 8001030:	d104      	bne.n	800103c <__aeabi_fdiv+0x118>
 8001032:	024b      	lsls	r3, r1, #9
 8001034:	f43f af4c 	beq.w	8000ed0 <__aeabi_fmul+0x114>
 8001038:	4608      	mov	r0, r1
 800103a:	e76e      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800103c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001040:	bf18      	it	ne
 8001042:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001046:	d1ca      	bne.n	8000fde <__aeabi_fdiv+0xba>
 8001048:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800104c:	f47f af5c 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001050:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001054:	f47f af3c 	bne.w	8000ed0 <__aeabi_fmul+0x114>
 8001058:	e75f      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800105a:	bf00      	nop

0800105c <__gesf2>:
 800105c:	f04f 3cff 	mov.w	ip, #4294967295
 8001060:	e006      	b.n	8001070 <__cmpsf2+0x4>
 8001062:	bf00      	nop

08001064 <__lesf2>:
 8001064:	f04f 0c01 	mov.w	ip, #1
 8001068:	e002      	b.n	8001070 <__cmpsf2+0x4>
 800106a:	bf00      	nop

0800106c <__cmpsf2>:
 800106c:	f04f 0c01 	mov.w	ip, #1
 8001070:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001074:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001078:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800107c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001080:	bf18      	it	ne
 8001082:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001086:	d011      	beq.n	80010ac <__cmpsf2+0x40>
 8001088:	b001      	add	sp, #4
 800108a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800108e:	bf18      	it	ne
 8001090:	ea90 0f01 	teqne	r0, r1
 8001094:	bf58      	it	pl
 8001096:	ebb2 0003 	subspl.w	r0, r2, r3
 800109a:	bf88      	it	hi
 800109c:	17c8      	asrhi	r0, r1, #31
 800109e:	bf38      	it	cc
 80010a0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80010a4:	bf18      	it	ne
 80010a6:	f040 0001 	orrne.w	r0, r0, #1
 80010aa:	4770      	bx	lr
 80010ac:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010b0:	d102      	bne.n	80010b8 <__cmpsf2+0x4c>
 80010b2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010b6:	d105      	bne.n	80010c4 <__cmpsf2+0x58>
 80010b8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010bc:	d1e4      	bne.n	8001088 <__cmpsf2+0x1c>
 80010be:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010c2:	d0e1      	beq.n	8001088 <__cmpsf2+0x1c>
 80010c4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop

080010cc <__aeabi_cfrcmple>:
 80010cc:	4684      	mov	ip, r0
 80010ce:	4608      	mov	r0, r1
 80010d0:	4661      	mov	r1, ip
 80010d2:	e7ff      	b.n	80010d4 <__aeabi_cfcmpeq>

080010d4 <__aeabi_cfcmpeq>:
 80010d4:	b50f      	push	{r0, r1, r2, r3, lr}
 80010d6:	f7ff ffc9 	bl	800106c <__cmpsf2>
 80010da:	2800      	cmp	r0, #0
 80010dc:	bf48      	it	mi
 80010de:	f110 0f00 	cmnmi.w	r0, #0
 80010e2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010e4 <__aeabi_fcmpeq>:
 80010e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e8:	f7ff fff4 	bl	80010d4 <__aeabi_cfcmpeq>
 80010ec:	bf0c      	ite	eq
 80010ee:	2001      	moveq	r0, #1
 80010f0:	2000      	movne	r0, #0
 80010f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010f6:	bf00      	nop

080010f8 <__aeabi_fcmplt>:
 80010f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010fc:	f7ff ffea 	bl	80010d4 <__aeabi_cfcmpeq>
 8001100:	bf34      	ite	cc
 8001102:	2001      	movcc	r0, #1
 8001104:	2000      	movcs	r0, #0
 8001106:	f85d fb08 	ldr.w	pc, [sp], #8
 800110a:	bf00      	nop

0800110c <__aeabi_fcmple>:
 800110c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001110:	f7ff ffe0 	bl	80010d4 <__aeabi_cfcmpeq>
 8001114:	bf94      	ite	ls
 8001116:	2001      	movls	r0, #1
 8001118:	2000      	movhi	r0, #0
 800111a:	f85d fb08 	ldr.w	pc, [sp], #8
 800111e:	bf00      	nop

08001120 <__aeabi_fcmpge>:
 8001120:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001124:	f7ff ffd2 	bl	80010cc <__aeabi_cfrcmple>
 8001128:	bf94      	ite	ls
 800112a:	2001      	movls	r0, #1
 800112c:	2000      	movhi	r0, #0
 800112e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001132:	bf00      	nop

08001134 <__aeabi_fcmpgt>:
 8001134:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001138:	f7ff ffc8 	bl	80010cc <__aeabi_cfrcmple>
 800113c:	bf34      	ite	cc
 800113e:	2001      	movcc	r0, #1
 8001140:	2000      	movcs	r0, #0
 8001142:	f85d fb08 	ldr.w	pc, [sp], #8
 8001146:	bf00      	nop

08001148 <__aeabi_f2uiz>:
 8001148:	0042      	lsls	r2, r0, #1
 800114a:	d20e      	bcs.n	800116a <__aeabi_f2uiz+0x22>
 800114c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001150:	d30b      	bcc.n	800116a <__aeabi_f2uiz+0x22>
 8001152:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001156:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800115a:	d409      	bmi.n	8001170 <__aeabi_f2uiz+0x28>
 800115c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001160:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001164:	fa23 f002 	lsr.w	r0, r3, r2
 8001168:	4770      	bx	lr
 800116a:	f04f 0000 	mov.w	r0, #0
 800116e:	4770      	bx	lr
 8001170:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001174:	d101      	bne.n	800117a <__aeabi_f2uiz+0x32>
 8001176:	0242      	lsls	r2, r0, #9
 8001178:	d102      	bne.n	8001180 <__aeabi_f2uiz+0x38>
 800117a:	f04f 30ff 	mov.w	r0, #4294967295
 800117e:	4770      	bx	lr
 8001180:	f04f 0000 	mov.w	r0, #0
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop

08001188 <__aeabi_uldivmod>:
 8001188:	b953      	cbnz	r3, 80011a0 <__aeabi_uldivmod+0x18>
 800118a:	b94a      	cbnz	r2, 80011a0 <__aeabi_uldivmod+0x18>
 800118c:	2900      	cmp	r1, #0
 800118e:	bf08      	it	eq
 8001190:	2800      	cmpeq	r0, #0
 8001192:	bf1c      	itt	ne
 8001194:	f04f 31ff 	movne.w	r1, #4294967295
 8001198:	f04f 30ff 	movne.w	r0, #4294967295
 800119c:	f000 b974 	b.w	8001488 <__aeabi_idiv0>
 80011a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80011a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011a8:	f000 f806 	bl	80011b8 <__udivmoddi4>
 80011ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011b4:	b004      	add	sp, #16
 80011b6:	4770      	bx	lr

080011b8 <__udivmoddi4>:
 80011b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011bc:	468c      	mov	ip, r1
 80011be:	4604      	mov	r4, r0
 80011c0:	9e08      	ldr	r6, [sp, #32]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d14b      	bne.n	800125e <__udivmoddi4+0xa6>
 80011c6:	428a      	cmp	r2, r1
 80011c8:	4615      	mov	r5, r2
 80011ca:	d967      	bls.n	800129c <__udivmoddi4+0xe4>
 80011cc:	fab2 f282 	clz	r2, r2
 80011d0:	b14a      	cbz	r2, 80011e6 <__udivmoddi4+0x2e>
 80011d2:	f1c2 0720 	rsb	r7, r2, #32
 80011d6:	fa01 f302 	lsl.w	r3, r1, r2
 80011da:	fa20 f707 	lsr.w	r7, r0, r7
 80011de:	4095      	lsls	r5, r2
 80011e0:	ea47 0c03 	orr.w	ip, r7, r3
 80011e4:	4094      	lsls	r4, r2
 80011e6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80011ea:	fbbc f7fe 	udiv	r7, ip, lr
 80011ee:	fa1f f885 	uxth.w	r8, r5
 80011f2:	fb0e c317 	mls	r3, lr, r7, ip
 80011f6:	fb07 f908 	mul.w	r9, r7, r8
 80011fa:	0c21      	lsrs	r1, r4, #16
 80011fc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8001200:	4599      	cmp	r9, r3
 8001202:	d909      	bls.n	8001218 <__udivmoddi4+0x60>
 8001204:	18eb      	adds	r3, r5, r3
 8001206:	f107 31ff 	add.w	r1, r7, #4294967295
 800120a:	f080 811c 	bcs.w	8001446 <__udivmoddi4+0x28e>
 800120e:	4599      	cmp	r9, r3
 8001210:	f240 8119 	bls.w	8001446 <__udivmoddi4+0x28e>
 8001214:	3f02      	subs	r7, #2
 8001216:	442b      	add	r3, r5
 8001218:	eba3 0309 	sub.w	r3, r3, r9
 800121c:	fbb3 f0fe 	udiv	r0, r3, lr
 8001220:	fb0e 3310 	mls	r3, lr, r0, r3
 8001224:	fb00 f108 	mul.w	r1, r0, r8
 8001228:	b2a4      	uxth	r4, r4
 800122a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800122e:	42a1      	cmp	r1, r4
 8001230:	d909      	bls.n	8001246 <__udivmoddi4+0x8e>
 8001232:	192c      	adds	r4, r5, r4
 8001234:	f100 33ff 	add.w	r3, r0, #4294967295
 8001238:	f080 8107 	bcs.w	800144a <__udivmoddi4+0x292>
 800123c:	42a1      	cmp	r1, r4
 800123e:	f240 8104 	bls.w	800144a <__udivmoddi4+0x292>
 8001242:	3802      	subs	r0, #2
 8001244:	442c      	add	r4, r5
 8001246:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800124a:	2700      	movs	r7, #0
 800124c:	1a64      	subs	r4, r4, r1
 800124e:	b11e      	cbz	r6, 8001258 <__udivmoddi4+0xa0>
 8001250:	2300      	movs	r3, #0
 8001252:	40d4      	lsrs	r4, r2
 8001254:	e9c6 4300 	strd	r4, r3, [r6]
 8001258:	4639      	mov	r1, r7
 800125a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800125e:	428b      	cmp	r3, r1
 8001260:	d909      	bls.n	8001276 <__udivmoddi4+0xbe>
 8001262:	2e00      	cmp	r6, #0
 8001264:	f000 80ec 	beq.w	8001440 <__udivmoddi4+0x288>
 8001268:	2700      	movs	r7, #0
 800126a:	e9c6 0100 	strd	r0, r1, [r6]
 800126e:	4638      	mov	r0, r7
 8001270:	4639      	mov	r1, r7
 8001272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001276:	fab3 f783 	clz	r7, r3
 800127a:	2f00      	cmp	r7, #0
 800127c:	d148      	bne.n	8001310 <__udivmoddi4+0x158>
 800127e:	428b      	cmp	r3, r1
 8001280:	d302      	bcc.n	8001288 <__udivmoddi4+0xd0>
 8001282:	4282      	cmp	r2, r0
 8001284:	f200 80fb 	bhi.w	800147e <__udivmoddi4+0x2c6>
 8001288:	1a84      	subs	r4, r0, r2
 800128a:	eb61 0303 	sbc.w	r3, r1, r3
 800128e:	2001      	movs	r0, #1
 8001290:	469c      	mov	ip, r3
 8001292:	2e00      	cmp	r6, #0
 8001294:	d0e0      	beq.n	8001258 <__udivmoddi4+0xa0>
 8001296:	e9c6 4c00 	strd	r4, ip, [r6]
 800129a:	e7dd      	b.n	8001258 <__udivmoddi4+0xa0>
 800129c:	b902      	cbnz	r2, 80012a0 <__udivmoddi4+0xe8>
 800129e:	deff      	udf	#255	; 0xff
 80012a0:	fab2 f282 	clz	r2, r2
 80012a4:	2a00      	cmp	r2, #0
 80012a6:	f040 808f 	bne.w	80013c8 <__udivmoddi4+0x210>
 80012aa:	2701      	movs	r7, #1
 80012ac:	1b49      	subs	r1, r1, r5
 80012ae:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80012b2:	fa1f f985 	uxth.w	r9, r5
 80012b6:	fbb1 fef8 	udiv	lr, r1, r8
 80012ba:	fb08 111e 	mls	r1, r8, lr, r1
 80012be:	fb09 f00e 	mul.w	r0, r9, lr
 80012c2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80012c6:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 80012ca:	4298      	cmp	r0, r3
 80012cc:	d907      	bls.n	80012de <__udivmoddi4+0x126>
 80012ce:	18eb      	adds	r3, r5, r3
 80012d0:	f10e 31ff 	add.w	r1, lr, #4294967295
 80012d4:	d202      	bcs.n	80012dc <__udivmoddi4+0x124>
 80012d6:	4298      	cmp	r0, r3
 80012d8:	f200 80cd 	bhi.w	8001476 <__udivmoddi4+0x2be>
 80012dc:	468e      	mov	lr, r1
 80012de:	1a1b      	subs	r3, r3, r0
 80012e0:	fbb3 f0f8 	udiv	r0, r3, r8
 80012e4:	fb08 3310 	mls	r3, r8, r0, r3
 80012e8:	fb09 f900 	mul.w	r9, r9, r0
 80012ec:	b2a4      	uxth	r4, r4
 80012ee:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80012f2:	45a1      	cmp	r9, r4
 80012f4:	d907      	bls.n	8001306 <__udivmoddi4+0x14e>
 80012f6:	192c      	adds	r4, r5, r4
 80012f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80012fc:	d202      	bcs.n	8001304 <__udivmoddi4+0x14c>
 80012fe:	45a1      	cmp	r9, r4
 8001300:	f200 80b6 	bhi.w	8001470 <__udivmoddi4+0x2b8>
 8001304:	4618      	mov	r0, r3
 8001306:	eba4 0409 	sub.w	r4, r4, r9
 800130a:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800130e:	e79e      	b.n	800124e <__udivmoddi4+0x96>
 8001310:	f1c7 0520 	rsb	r5, r7, #32
 8001314:	40bb      	lsls	r3, r7
 8001316:	fa22 fc05 	lsr.w	ip, r2, r5
 800131a:	ea4c 0c03 	orr.w	ip, ip, r3
 800131e:	fa21 f405 	lsr.w	r4, r1, r5
 8001322:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8001326:	fbb4 f9fe 	udiv	r9, r4, lr
 800132a:	fa1f f88c 	uxth.w	r8, ip
 800132e:	fb0e 4419 	mls	r4, lr, r9, r4
 8001332:	fa20 f305 	lsr.w	r3, r0, r5
 8001336:	40b9      	lsls	r1, r7
 8001338:	fb09 fa08 	mul.w	sl, r9, r8
 800133c:	4319      	orrs	r1, r3
 800133e:	0c0b      	lsrs	r3, r1, #16
 8001340:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001344:	45a2      	cmp	sl, r4
 8001346:	fa02 f207 	lsl.w	r2, r2, r7
 800134a:	fa00 f307 	lsl.w	r3, r0, r7
 800134e:	d90b      	bls.n	8001368 <__udivmoddi4+0x1b0>
 8001350:	eb1c 0404 	adds.w	r4, ip, r4
 8001354:	f109 30ff 	add.w	r0, r9, #4294967295
 8001358:	f080 8088 	bcs.w	800146c <__udivmoddi4+0x2b4>
 800135c:	45a2      	cmp	sl, r4
 800135e:	f240 8085 	bls.w	800146c <__udivmoddi4+0x2b4>
 8001362:	f1a9 0902 	sub.w	r9, r9, #2
 8001366:	4464      	add	r4, ip
 8001368:	eba4 040a 	sub.w	r4, r4, sl
 800136c:	fbb4 f0fe 	udiv	r0, r4, lr
 8001370:	fb0e 4410 	mls	r4, lr, r0, r4
 8001374:	fb00 fa08 	mul.w	sl, r0, r8
 8001378:	b289      	uxth	r1, r1
 800137a:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 800137e:	45a2      	cmp	sl, r4
 8001380:	d908      	bls.n	8001394 <__udivmoddi4+0x1dc>
 8001382:	eb1c 0404 	adds.w	r4, ip, r4
 8001386:	f100 31ff 	add.w	r1, r0, #4294967295
 800138a:	d26b      	bcs.n	8001464 <__udivmoddi4+0x2ac>
 800138c:	45a2      	cmp	sl, r4
 800138e:	d969      	bls.n	8001464 <__udivmoddi4+0x2ac>
 8001390:	3802      	subs	r0, #2
 8001392:	4464      	add	r4, ip
 8001394:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001398:	fba0 8902 	umull	r8, r9, r0, r2
 800139c:	eba4 040a 	sub.w	r4, r4, sl
 80013a0:	454c      	cmp	r4, r9
 80013a2:	4641      	mov	r1, r8
 80013a4:	46ce      	mov	lr, r9
 80013a6:	d354      	bcc.n	8001452 <__udivmoddi4+0x29a>
 80013a8:	d051      	beq.n	800144e <__udivmoddi4+0x296>
 80013aa:	2e00      	cmp	r6, #0
 80013ac:	d069      	beq.n	8001482 <__udivmoddi4+0x2ca>
 80013ae:	1a5a      	subs	r2, r3, r1
 80013b0:	eb64 040e 	sbc.w	r4, r4, lr
 80013b4:	fa04 f505 	lsl.w	r5, r4, r5
 80013b8:	fa22 f307 	lsr.w	r3, r2, r7
 80013bc:	40fc      	lsrs	r4, r7
 80013be:	431d      	orrs	r5, r3
 80013c0:	e9c6 5400 	strd	r5, r4, [r6]
 80013c4:	2700      	movs	r7, #0
 80013c6:	e747      	b.n	8001258 <__udivmoddi4+0xa0>
 80013c8:	4095      	lsls	r5, r2
 80013ca:	f1c2 0320 	rsb	r3, r2, #32
 80013ce:	fa21 f003 	lsr.w	r0, r1, r3
 80013d2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80013d6:	fbb0 f7f8 	udiv	r7, r0, r8
 80013da:	fa1f f985 	uxth.w	r9, r5
 80013de:	fb08 0017 	mls	r0, r8, r7, r0
 80013e2:	fa24 f303 	lsr.w	r3, r4, r3
 80013e6:	4091      	lsls	r1, r2
 80013e8:	fb07 fc09 	mul.w	ip, r7, r9
 80013ec:	430b      	orrs	r3, r1
 80013ee:	0c19      	lsrs	r1, r3, #16
 80013f0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80013f4:	458c      	cmp	ip, r1
 80013f6:	fa04 f402 	lsl.w	r4, r4, r2
 80013fa:	d907      	bls.n	800140c <__udivmoddi4+0x254>
 80013fc:	1869      	adds	r1, r5, r1
 80013fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8001402:	d231      	bcs.n	8001468 <__udivmoddi4+0x2b0>
 8001404:	458c      	cmp	ip, r1
 8001406:	d92f      	bls.n	8001468 <__udivmoddi4+0x2b0>
 8001408:	3f02      	subs	r7, #2
 800140a:	4429      	add	r1, r5
 800140c:	eba1 010c 	sub.w	r1, r1, ip
 8001410:	fbb1 f0f8 	udiv	r0, r1, r8
 8001414:	fb08 1c10 	mls	ip, r8, r0, r1
 8001418:	fb00 fe09 	mul.w	lr, r0, r9
 800141c:	b299      	uxth	r1, r3
 800141e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001422:	458e      	cmp	lr, r1
 8001424:	d907      	bls.n	8001436 <__udivmoddi4+0x27e>
 8001426:	1869      	adds	r1, r5, r1
 8001428:	f100 33ff 	add.w	r3, r0, #4294967295
 800142c:	d218      	bcs.n	8001460 <__udivmoddi4+0x2a8>
 800142e:	458e      	cmp	lr, r1
 8001430:	d916      	bls.n	8001460 <__udivmoddi4+0x2a8>
 8001432:	3802      	subs	r0, #2
 8001434:	4429      	add	r1, r5
 8001436:	eba1 010e 	sub.w	r1, r1, lr
 800143a:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800143e:	e73a      	b.n	80012b6 <__udivmoddi4+0xfe>
 8001440:	4637      	mov	r7, r6
 8001442:	4630      	mov	r0, r6
 8001444:	e708      	b.n	8001258 <__udivmoddi4+0xa0>
 8001446:	460f      	mov	r7, r1
 8001448:	e6e6      	b.n	8001218 <__udivmoddi4+0x60>
 800144a:	4618      	mov	r0, r3
 800144c:	e6fb      	b.n	8001246 <__udivmoddi4+0x8e>
 800144e:	4543      	cmp	r3, r8
 8001450:	d2ab      	bcs.n	80013aa <__udivmoddi4+0x1f2>
 8001452:	ebb8 0102 	subs.w	r1, r8, r2
 8001456:	eb69 020c 	sbc.w	r2, r9, ip
 800145a:	3801      	subs	r0, #1
 800145c:	4696      	mov	lr, r2
 800145e:	e7a4      	b.n	80013aa <__udivmoddi4+0x1f2>
 8001460:	4618      	mov	r0, r3
 8001462:	e7e8      	b.n	8001436 <__udivmoddi4+0x27e>
 8001464:	4608      	mov	r0, r1
 8001466:	e795      	b.n	8001394 <__udivmoddi4+0x1dc>
 8001468:	4607      	mov	r7, r0
 800146a:	e7cf      	b.n	800140c <__udivmoddi4+0x254>
 800146c:	4681      	mov	r9, r0
 800146e:	e77b      	b.n	8001368 <__udivmoddi4+0x1b0>
 8001470:	3802      	subs	r0, #2
 8001472:	442c      	add	r4, r5
 8001474:	e747      	b.n	8001306 <__udivmoddi4+0x14e>
 8001476:	f1ae 0e02 	sub.w	lr, lr, #2
 800147a:	442b      	add	r3, r5
 800147c:	e72f      	b.n	80012de <__udivmoddi4+0x126>
 800147e:	4638      	mov	r0, r7
 8001480:	e707      	b.n	8001292 <__udivmoddi4+0xda>
 8001482:	4637      	mov	r7, r6
 8001484:	e6e8      	b.n	8001258 <__udivmoddi4+0xa0>
 8001486:	bf00      	nop

08001488 <__aeabi_idiv0>:
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	0000      	movs	r0, r0
	...

08001490 <Constant_Current>:
float 	SetPoint_CC;
float	CC_Value = 0.33*Battery_Capacity;

//test git2
void Constant_Current()
{
 8001490:	b598      	push	{r3, r4, r7, lr}
 8001492:	af00      	add	r7, sp, #0
	if(Batt_SOC.m_uint16t <= 15)
 8001494:	4b92      	ldr	r3, [pc, #584]	; (80016e0 <Constant_Current+0x250>)
 8001496:	881b      	ldrh	r3, [r3, #0]
 8001498:	2b0f      	cmp	r3, #15
 800149a:	d80b      	bhi.n	80014b4 <Constant_Current+0x24>
		SetPoint_CC = 0.5*CC_Value;
 800149c:	4b91      	ldr	r3, [pc, #580]	; (80016e4 <Constant_Current+0x254>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff fc89 	bl	8000dbc <__aeabi_fmul>
 80014aa:	4603      	mov	r3, r0
 80014ac:	461a      	mov	r2, r3
 80014ae:	4b8e      	ldr	r3, [pc, #568]	; (80016e8 <Constant_Current+0x258>)
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	e073      	b.n	800159c <Constant_Current+0x10c>
	else {
		if(flag_Derating==1)
 80014b4:	4b8d      	ldr	r3, [pc, #564]	; (80016ec <Constant_Current+0x25c>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	d10b      	bne.n	80014d4 <Constant_Current+0x44>
			SetPoint_CC = 0.5*CC_Value;
 80014bc:	4b89      	ldr	r3, [pc, #548]	; (80016e4 <Constant_Current+0x254>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff fc79 	bl	8000dbc <__aeabi_fmul>
 80014ca:	4603      	mov	r3, r0
 80014cc:	461a      	mov	r2, r3
 80014ce:	4b86      	ldr	r3, [pc, #536]	; (80016e8 <Constant_Current+0x258>)
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	e063      	b.n	800159c <Constant_Current+0x10c>
		else {
			if(Batt_temp.m_uint16t <= 10)
 80014d4:	4b86      	ldr	r3, [pc, #536]	; (80016f0 <Constant_Current+0x260>)
 80014d6:	881b      	ldrh	r3, [r3, #0]
 80014d8:	2b0a      	cmp	r3, #10
 80014da:	d80a      	bhi.n	80014f2 <Constant_Current+0x62>
				SetPoint_CC = 0.5*CC_Value;
 80014dc:	4b81      	ldr	r3, [pc, #516]	; (80016e4 <Constant_Current+0x254>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7ff fc69 	bl	8000dbc <__aeabi_fmul>
 80014ea:	4603      	mov	r3, r0
 80014ec:	461a      	mov	r2, r3
 80014ee:	4b7e      	ldr	r3, [pc, #504]	; (80016e8 <Constant_Current+0x258>)
 80014f0:	601a      	str	r2, [r3, #0]

			if(Batt_temp.m_uint16t >10 && Batt_temp.m_uint16t <= 20) // Temperature 10 ~ 20
 80014f2:	4b7f      	ldr	r3, [pc, #508]	; (80016f0 <Constant_Current+0x260>)
 80014f4:	881b      	ldrh	r3, [r3, #0]
 80014f6:	2b0a      	cmp	r3, #10
 80014f8:	d90e      	bls.n	8001518 <Constant_Current+0x88>
 80014fa:	4b7d      	ldr	r3, [pc, #500]	; (80016f0 <Constant_Current+0x260>)
 80014fc:	881b      	ldrh	r3, [r3, #0]
 80014fe:	2b14      	cmp	r3, #20
 8001500:	d80a      	bhi.n	8001518 <Constant_Current+0x88>
				SetPoint_CC = 0.5*CC_Value;
 8001502:	4b78      	ldr	r3, [pc, #480]	; (80016e4 <Constant_Current+0x254>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff fc56 	bl	8000dbc <__aeabi_fmul>
 8001510:	4603      	mov	r3, r0
 8001512:	461a      	mov	r2, r3
 8001514:	4b74      	ldr	r3, [pc, #464]	; (80016e8 <Constant_Current+0x258>)
 8001516:	601a      	str	r2, [r3, #0]

			if(Batt_temp.m_uint16t > 20 && Batt_temp.m_uint16t <= 30) // Temperature 20 ~ 30
 8001518:	4b75      	ldr	r3, [pc, #468]	; (80016f0 <Constant_Current+0x260>)
 800151a:	881b      	ldrh	r3, [r3, #0]
 800151c:	2b14      	cmp	r3, #20
 800151e:	d916      	bls.n	800154e <Constant_Current+0xbe>
 8001520:	4b73      	ldr	r3, [pc, #460]	; (80016f0 <Constant_Current+0x260>)
 8001522:	881b      	ldrh	r3, [r3, #0]
 8001524:	2b1e      	cmp	r3, #30
 8001526:	d812      	bhi.n	800154e <Constant_Current+0xbe>
				SetPoint_CC = 0.7*CC_Value;
 8001528:	4b6e      	ldr	r3, [pc, #440]	; (80016e4 <Constant_Current+0x254>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4618      	mov	r0, r3
 800152e:	f7fe ffb7 	bl	80004a0 <__aeabi_f2d>
 8001532:	a367      	add	r3, pc, #412	; (adr r3, 80016d0 <Constant_Current+0x240>)
 8001534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001538:	f7ff f80a 	bl	8000550 <__aeabi_dmul>
 800153c:	4603      	mov	r3, r0
 800153e:	460c      	mov	r4, r1
 8001540:	4618      	mov	r0, r3
 8001542:	4621      	mov	r1, r4
 8001544:	f7ff fadc 	bl	8000b00 <__aeabi_d2f>
 8001548:	4602      	mov	r2, r0
 800154a:	4b67      	ldr	r3, [pc, #412]	; (80016e8 <Constant_Current+0x258>)
 800154c:	601a      	str	r2, [r3, #0]

			if(Batt_temp.m_uint16t > 30 && Batt_temp.m_uint16t <= 40)
 800154e:	4b68      	ldr	r3, [pc, #416]	; (80016f0 <Constant_Current+0x260>)
 8001550:	881b      	ldrh	r3, [r3, #0]
 8001552:	2b1e      	cmp	r3, #30
 8001554:	d907      	bls.n	8001566 <Constant_Current+0xd6>
 8001556:	4b66      	ldr	r3, [pc, #408]	; (80016f0 <Constant_Current+0x260>)
 8001558:	881b      	ldrh	r3, [r3, #0]
 800155a:	2b28      	cmp	r3, #40	; 0x28
 800155c:	d803      	bhi.n	8001566 <Constant_Current+0xd6>
				SetPoint_CC = CC_Value;
 800155e:	4b61      	ldr	r3, [pc, #388]	; (80016e4 <Constant_Current+0x254>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a61      	ldr	r2, [pc, #388]	; (80016e8 <Constant_Current+0x258>)
 8001564:	6013      	str	r3, [r2, #0]

			if(Batt_temp.m_uint16t > 40 && Batt_temp.m_uint16t <= 50)
 8001566:	4b62      	ldr	r3, [pc, #392]	; (80016f0 <Constant_Current+0x260>)
 8001568:	881b      	ldrh	r3, [r3, #0]
 800156a:	2b28      	cmp	r3, #40	; 0x28
 800156c:	d916      	bls.n	800159c <Constant_Current+0x10c>
 800156e:	4b60      	ldr	r3, [pc, #384]	; (80016f0 <Constant_Current+0x260>)
 8001570:	881b      	ldrh	r3, [r3, #0]
 8001572:	2b32      	cmp	r3, #50	; 0x32
 8001574:	d812      	bhi.n	800159c <Constant_Current+0x10c>
				SetPoint_CC = 0.3*CC_Value;
 8001576:	4b5b      	ldr	r3, [pc, #364]	; (80016e4 <Constant_Current+0x254>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4618      	mov	r0, r3
 800157c:	f7fe ff90 	bl	80004a0 <__aeabi_f2d>
 8001580:	a355      	add	r3, pc, #340	; (adr r3, 80016d8 <Constant_Current+0x248>)
 8001582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001586:	f7fe ffe3 	bl	8000550 <__aeabi_dmul>
 800158a:	4603      	mov	r3, r0
 800158c:	460c      	mov	r4, r1
 800158e:	4618      	mov	r0, r3
 8001590:	4621      	mov	r1, r4
 8001592:	f7ff fab5 	bl	8000b00 <__aeabi_d2f>
 8001596:	4602      	mov	r2, r0
 8001598:	4b53      	ldr	r3, [pc, #332]	; (80016e8 <Constant_Current+0x258>)
 800159a:	601a      	str	r2, [r3, #0]
		}
	}

	sp = SetPoint_CC;
 800159c:	4b52      	ldr	r3, [pc, #328]	; (80016e8 <Constant_Current+0x258>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a54      	ldr	r2, [pc, #336]	; (80016f4 <Constant_Current+0x264>)
 80015a2:	6013      	str	r3, [r2, #0]
	pv = Current_Charger;
 80015a4:	4b54      	ldr	r3, [pc, #336]	; (80016f8 <Constant_Current+0x268>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a54      	ldr	r2, [pc, #336]	; (80016fc <Constant_Current+0x26c>)
 80015aa:	6013      	str	r3, [r2, #0]
	e = sp-pv;
 80015ac:	4b51      	ldr	r3, [pc, #324]	; (80016f4 <Constant_Current+0x264>)
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	4b52      	ldr	r3, [pc, #328]	; (80016fc <Constant_Current+0x26c>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4619      	mov	r1, r3
 80015b6:	4610      	mov	r0, r2
 80015b8:	f7ff faf6 	bl	8000ba8 <__aeabi_fsub>
 80015bc:	4603      	mov	r3, r0
 80015be:	461a      	mov	r2, r3
 80015c0:	4b4f      	ldr	r3, [pc, #316]	; (8001700 <Constant_Current+0x270>)
 80015c2:	601a      	str	r2, [r3, #0]
	d = e-esblm;
 80015c4:	4b4e      	ldr	r3, [pc, #312]	; (8001700 <Constant_Current+0x270>)
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	4b4e      	ldr	r3, [pc, #312]	; (8001704 <Constant_Current+0x274>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4619      	mov	r1, r3
 80015ce:	4610      	mov	r0, r2
 80015d0:	f7ff faea 	bl	8000ba8 <__aeabi_fsub>
 80015d4:	4603      	mov	r3, r0
 80015d6:	461a      	mov	r2, r3
 80015d8:	4b4b      	ldr	r3, [pc, #300]	; (8001708 <Constant_Current+0x278>)
 80015da:	601a      	str	r2, [r3, #0]
	esblm = e;
 80015dc:	4b48      	ldr	r3, [pc, #288]	; (8001700 <Constant_Current+0x270>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a48      	ldr	r2, [pc, #288]	; (8001704 <Constant_Current+0x274>)
 80015e2:	6013      	str	r3, [r2, #0]

	///////////////////////////fuzzifikasi error//////////////////////////////

	if(e<=-6)
 80015e4:	4b46      	ldr	r3, [pc, #280]	; (8001700 <Constant_Current+0x270>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4948      	ldr	r1, [pc, #288]	; (800170c <Constant_Current+0x27c>)
 80015ea:	4618      	mov	r0, r3
 80015ec:	f7ff fd8e 	bl	800110c <__aeabi_fcmple>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d01b      	beq.n	800162e <Constant_Current+0x19e>
	{ eNB=1;  eNM=eNS=eZ=ePS=ePM=ePB=0;}
 80015f6:	4b46      	ldr	r3, [pc, #280]	; (8001710 <Constant_Current+0x280>)
 80015f8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80015fc:	601a      	str	r2, [r3, #0]
 80015fe:	4b45      	ldr	r3, [pc, #276]	; (8001714 <Constant_Current+0x284>)
 8001600:	f04f 0200 	mov.w	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	4b43      	ldr	r3, [pc, #268]	; (8001714 <Constant_Current+0x284>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a43      	ldr	r2, [pc, #268]	; (8001718 <Constant_Current+0x288>)
 800160c:	6013      	str	r3, [r2, #0]
 800160e:	4b42      	ldr	r3, [pc, #264]	; (8001718 <Constant_Current+0x288>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a42      	ldr	r2, [pc, #264]	; (800171c <Constant_Current+0x28c>)
 8001614:	6013      	str	r3, [r2, #0]
 8001616:	4b41      	ldr	r3, [pc, #260]	; (800171c <Constant_Current+0x28c>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a41      	ldr	r2, [pc, #260]	; (8001720 <Constant_Current+0x290>)
 800161c:	6013      	str	r3, [r2, #0]
 800161e:	4b40      	ldr	r3, [pc, #256]	; (8001720 <Constant_Current+0x290>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a40      	ldr	r2, [pc, #256]	; (8001724 <Constant_Current+0x294>)
 8001624:	6013      	str	r3, [r2, #0]
 8001626:	4b3f      	ldr	r3, [pc, #252]	; (8001724 <Constant_Current+0x294>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a3f      	ldr	r2, [pc, #252]	; (8001728 <Constant_Current+0x298>)
 800162c:	6013      	str	r3, [r2, #0]

	if(e>=-6&&e<=-4)
 800162e:	4b34      	ldr	r3, [pc, #208]	; (8001700 <Constant_Current+0x270>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4936      	ldr	r1, [pc, #216]	; (800170c <Constant_Current+0x27c>)
 8001634:	4618      	mov	r0, r3
 8001636:	f7ff fd73 	bl	8001120 <__aeabi_fcmpge>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d079      	beq.n	8001734 <Constant_Current+0x2a4>
 8001640:	4b2f      	ldr	r3, [pc, #188]	; (8001700 <Constant_Current+0x270>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4939      	ldr	r1, [pc, #228]	; (800172c <Constant_Current+0x29c>)
 8001646:	4618      	mov	r0, r3
 8001648:	f7ff fd60 	bl	800110c <__aeabi_fcmple>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d070      	beq.n	8001734 <Constant_Current+0x2a4>
	{ eNB=(-(e+6)/2)+1;
 8001652:	4b2b      	ldr	r3, [pc, #172]	; (8001700 <Constant_Current+0x270>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4936      	ldr	r1, [pc, #216]	; (8001730 <Constant_Current+0x2a0>)
 8001658:	4618      	mov	r0, r3
 800165a:	f7ff faa7 	bl	8000bac <__addsf3>
 800165e:	4603      	mov	r3, r0
 8001660:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001664:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff fc5b 	bl	8000f24 <__aeabi_fdiv>
 800166e:	4603      	mov	r3, r0
 8001670:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff fa99 	bl	8000bac <__addsf3>
 800167a:	4603      	mov	r3, r0
 800167c:	461a      	mov	r2, r3
 800167e:	4b24      	ldr	r3, [pc, #144]	; (8001710 <Constant_Current+0x280>)
 8001680:	601a      	str	r2, [r3, #0]
	   eNM=(e+6)/2;
 8001682:	4b1f      	ldr	r3, [pc, #124]	; (8001700 <Constant_Current+0x270>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	492a      	ldr	r1, [pc, #168]	; (8001730 <Constant_Current+0x2a0>)
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff fa8f 	bl	8000bac <__addsf3>
 800168e:	4603      	mov	r3, r0
 8001690:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001694:	4618      	mov	r0, r3
 8001696:	f7ff fc45 	bl	8000f24 <__aeabi_fdiv>
 800169a:	4603      	mov	r3, r0
 800169c:	461a      	mov	r2, r3
 800169e:	4b22      	ldr	r3, [pc, #136]	; (8001728 <Constant_Current+0x298>)
 80016a0:	601a      	str	r2, [r3, #0]
	   eNS=eZ=ePS=ePM=ePB=0;
 80016a2:	4b1c      	ldr	r3, [pc, #112]	; (8001714 <Constant_Current+0x284>)
 80016a4:	f04f 0200 	mov.w	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]
 80016aa:	4b1a      	ldr	r3, [pc, #104]	; (8001714 <Constant_Current+0x284>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a1a      	ldr	r2, [pc, #104]	; (8001718 <Constant_Current+0x288>)
 80016b0:	6013      	str	r3, [r2, #0]
 80016b2:	4b19      	ldr	r3, [pc, #100]	; (8001718 <Constant_Current+0x288>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a19      	ldr	r2, [pc, #100]	; (800171c <Constant_Current+0x28c>)
 80016b8:	6013      	str	r3, [r2, #0]
 80016ba:	4b18      	ldr	r3, [pc, #96]	; (800171c <Constant_Current+0x28c>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a18      	ldr	r2, [pc, #96]	; (8001720 <Constant_Current+0x290>)
 80016c0:	6013      	str	r3, [r2, #0]
 80016c2:	4b17      	ldr	r3, [pc, #92]	; (8001720 <Constant_Current+0x290>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a17      	ldr	r2, [pc, #92]	; (8001724 <Constant_Current+0x294>)
 80016c8:	6013      	str	r3, [r2, #0]
 80016ca:	e1fa      	b.n	8001ac2 <Constant_Current+0x632>
 80016cc:	f3af 8000 	nop.w
 80016d0:	66666666 	.word	0x66666666
 80016d4:	3fe66666 	.word	0x3fe66666
 80016d8:	33333333 	.word	0x33333333
 80016dc:	3fd33333 	.word	0x3fd33333
 80016e0:	20000a1c 	.word	0x20000a1c
 80016e4:	20000020 	.word	0x20000020
 80016e8:	20000908 	.word	0x20000908
 80016ec:	20000acc 	.word	0x20000acc
 80016f0:	20000a64 	.word	0x20000a64
 80016f4:	20000ab0 	.word	0x20000ab0
 80016f8:	20000adc 	.word	0x20000adc
 80016fc:	20000ad0 	.word	0x20000ad0
 8001700:	20000ae8 	.word	0x20000ae8
 8001704:	20000aec 	.word	0x20000aec
 8001708:	20000a78 	.word	0x20000a78
 800170c:	c0c00000 	.word	0xc0c00000
 8001710:	20000af0 	.word	0x20000af0
 8001714:	2000090c 	.word	0x2000090c
 8001718:	20000a84 	.word	0x20000a84
 800171c:	20000a08 	.word	0x20000a08
 8001720:	20000b38 	.word	0x20000b38
 8001724:	20000774 	.word	0x20000774
 8001728:	20000b24 	.word	0x20000b24
 800172c:	c0800000 	.word	0xc0800000
 8001730:	40c00000 	.word	0x40c00000
	}

	else if(e>=-4&&e<=-2)
 8001734:	4b9e      	ldr	r3, [pc, #632]	; (80019b0 <Constant_Current+0x520>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	499e      	ldr	r1, [pc, #632]	; (80019b4 <Constant_Current+0x524>)
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff fcf0 	bl	8001120 <__aeabi_fcmpge>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d048      	beq.n	80017d8 <Constant_Current+0x348>
 8001746:	4b9a      	ldr	r3, [pc, #616]	; (80019b0 <Constant_Current+0x520>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 800174e:	4618      	mov	r0, r3
 8001750:	f7ff fcdc 	bl	800110c <__aeabi_fcmple>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d03e      	beq.n	80017d8 <Constant_Current+0x348>
	{ eNM=(-(e+4)/2)+1;
 800175a:	4b95      	ldr	r3, [pc, #596]	; (80019b0 <Constant_Current+0x520>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001762:	4618      	mov	r0, r3
 8001764:	f7ff fa22 	bl	8000bac <__addsf3>
 8001768:	4603      	mov	r3, r0
 800176a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800176e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001772:	4618      	mov	r0, r3
 8001774:	f7ff fbd6 	bl	8000f24 <__aeabi_fdiv>
 8001778:	4603      	mov	r3, r0
 800177a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800177e:	4618      	mov	r0, r3
 8001780:	f7ff fa14 	bl	8000bac <__addsf3>
 8001784:	4603      	mov	r3, r0
 8001786:	461a      	mov	r2, r3
 8001788:	4b8b      	ldr	r3, [pc, #556]	; (80019b8 <Constant_Current+0x528>)
 800178a:	601a      	str	r2, [r3, #0]
	   eNS=(e+4)/2;
 800178c:	4b88      	ldr	r3, [pc, #544]	; (80019b0 <Constant_Current+0x520>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001794:	4618      	mov	r0, r3
 8001796:	f7ff fa09 	bl	8000bac <__addsf3>
 800179a:	4603      	mov	r3, r0
 800179c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff fbbf 	bl	8000f24 <__aeabi_fdiv>
 80017a6:	4603      	mov	r3, r0
 80017a8:	461a      	mov	r2, r3
 80017aa:	4b84      	ldr	r3, [pc, #528]	; (80019bc <Constant_Current+0x52c>)
 80017ac:	601a      	str	r2, [r3, #0]
	   eNB=eZ=ePS=ePM=ePB=0;
 80017ae:	4b84      	ldr	r3, [pc, #528]	; (80019c0 <Constant_Current+0x530>)
 80017b0:	f04f 0200 	mov.w	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	4b82      	ldr	r3, [pc, #520]	; (80019c0 <Constant_Current+0x530>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a82      	ldr	r2, [pc, #520]	; (80019c4 <Constant_Current+0x534>)
 80017bc:	6013      	str	r3, [r2, #0]
 80017be:	4b81      	ldr	r3, [pc, #516]	; (80019c4 <Constant_Current+0x534>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a81      	ldr	r2, [pc, #516]	; (80019c8 <Constant_Current+0x538>)
 80017c4:	6013      	str	r3, [r2, #0]
 80017c6:	4b80      	ldr	r3, [pc, #512]	; (80019c8 <Constant_Current+0x538>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a80      	ldr	r2, [pc, #512]	; (80019cc <Constant_Current+0x53c>)
 80017cc:	6013      	str	r3, [r2, #0]
 80017ce:	4b7f      	ldr	r3, [pc, #508]	; (80019cc <Constant_Current+0x53c>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a7f      	ldr	r2, [pc, #508]	; (80019d0 <Constant_Current+0x540>)
 80017d4:	6013      	str	r3, [r2, #0]
 80017d6:	e174      	b.n	8001ac2 <Constant_Current+0x632>
	}

	else if(e>=-2&&e<=0)
 80017d8:	4b75      	ldr	r3, [pc, #468]	; (80019b0 <Constant_Current+0x520>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff fc9d 	bl	8001120 <__aeabi_fcmpge>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d048      	beq.n	800187e <Constant_Current+0x3ee>
 80017ec:	4b70      	ldr	r3, [pc, #448]	; (80019b0 <Constant_Current+0x520>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f04f 0100 	mov.w	r1, #0
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff fc89 	bl	800110c <__aeabi_fcmple>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d03e      	beq.n	800187e <Constant_Current+0x3ee>
	{ eNS=(-(e+2)/2)+1;
 8001800:	4b6b      	ldr	r3, [pc, #428]	; (80019b0 <Constant_Current+0x520>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001808:	4618      	mov	r0, r3
 800180a:	f7ff f9cf 	bl	8000bac <__addsf3>
 800180e:	4603      	mov	r3, r0
 8001810:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001814:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001818:	4618      	mov	r0, r3
 800181a:	f7ff fb83 	bl	8000f24 <__aeabi_fdiv>
 800181e:	4603      	mov	r3, r0
 8001820:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff f9c1 	bl	8000bac <__addsf3>
 800182a:	4603      	mov	r3, r0
 800182c:	461a      	mov	r2, r3
 800182e:	4b63      	ldr	r3, [pc, #396]	; (80019bc <Constant_Current+0x52c>)
 8001830:	601a      	str	r2, [r3, #0]
	   eZ=(e/2)+1;
 8001832:	4b5f      	ldr	r3, [pc, #380]	; (80019b0 <Constant_Current+0x520>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff fb72 	bl	8000f24 <__aeabi_fdiv>
 8001840:	4603      	mov	r3, r0
 8001842:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001846:	4618      	mov	r0, r3
 8001848:	f7ff f9b0 	bl	8000bac <__addsf3>
 800184c:	4603      	mov	r3, r0
 800184e:	461a      	mov	r2, r3
 8001850:	4b5e      	ldr	r3, [pc, #376]	; (80019cc <Constant_Current+0x53c>)
 8001852:	601a      	str	r2, [r3, #0]
	   eNB=eNM=ePS=ePM=ePB=0;
 8001854:	4b5a      	ldr	r3, [pc, #360]	; (80019c0 <Constant_Current+0x530>)
 8001856:	f04f 0200 	mov.w	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	4b58      	ldr	r3, [pc, #352]	; (80019c0 <Constant_Current+0x530>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a58      	ldr	r2, [pc, #352]	; (80019c4 <Constant_Current+0x534>)
 8001862:	6013      	str	r3, [r2, #0]
 8001864:	4b57      	ldr	r3, [pc, #348]	; (80019c4 <Constant_Current+0x534>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a57      	ldr	r2, [pc, #348]	; (80019c8 <Constant_Current+0x538>)
 800186a:	6013      	str	r3, [r2, #0]
 800186c:	4b56      	ldr	r3, [pc, #344]	; (80019c8 <Constant_Current+0x538>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a51      	ldr	r2, [pc, #324]	; (80019b8 <Constant_Current+0x528>)
 8001872:	6013      	str	r3, [r2, #0]
 8001874:	4b50      	ldr	r3, [pc, #320]	; (80019b8 <Constant_Current+0x528>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a55      	ldr	r2, [pc, #340]	; (80019d0 <Constant_Current+0x540>)
 800187a:	6013      	str	r3, [r2, #0]
 800187c:	e121      	b.n	8001ac2 <Constant_Current+0x632>
	}

	else if(e>=0&&e<=2)
 800187e:	4b4c      	ldr	r3, [pc, #304]	; (80019b0 <Constant_Current+0x520>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f04f 0100 	mov.w	r1, #0
 8001886:	4618      	mov	r0, r3
 8001888:	f7ff fc4a 	bl	8001120 <__aeabi_fcmpge>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d03a      	beq.n	8001908 <Constant_Current+0x478>
 8001892:	4b47      	ldr	r3, [pc, #284]	; (80019b0 <Constant_Current+0x520>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800189a:	4618      	mov	r0, r3
 800189c:	f7ff fc36 	bl	800110c <__aeabi_fcmple>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d030      	beq.n	8001908 <Constant_Current+0x478>
	{ eZ=-(e/2)+1;
 80018a6:	4b42      	ldr	r3, [pc, #264]	; (80019b0 <Constant_Current+0x520>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff fb38 	bl	8000f24 <__aeabi_fdiv>
 80018b4:	4603      	mov	r3, r0
 80018b6:	4619      	mov	r1, r3
 80018b8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80018bc:	f7ff f974 	bl	8000ba8 <__aeabi_fsub>
 80018c0:	4603      	mov	r3, r0
 80018c2:	461a      	mov	r2, r3
 80018c4:	4b41      	ldr	r3, [pc, #260]	; (80019cc <Constant_Current+0x53c>)
 80018c6:	601a      	str	r2, [r3, #0]
	   ePS=e/2;
 80018c8:	4b39      	ldr	r3, [pc, #228]	; (80019b0 <Constant_Current+0x520>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff fb27 	bl	8000f24 <__aeabi_fdiv>
 80018d6:	4603      	mov	r3, r0
 80018d8:	461a      	mov	r2, r3
 80018da:	4b3b      	ldr	r3, [pc, #236]	; (80019c8 <Constant_Current+0x538>)
 80018dc:	601a      	str	r2, [r3, #0]
	   eNB=eNM=eNS=ePM=ePB=0;
 80018de:	4b38      	ldr	r3, [pc, #224]	; (80019c0 <Constant_Current+0x530>)
 80018e0:	f04f 0200 	mov.w	r2, #0
 80018e4:	601a      	str	r2, [r3, #0]
 80018e6:	4b36      	ldr	r3, [pc, #216]	; (80019c0 <Constant_Current+0x530>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a36      	ldr	r2, [pc, #216]	; (80019c4 <Constant_Current+0x534>)
 80018ec:	6013      	str	r3, [r2, #0]
 80018ee:	4b35      	ldr	r3, [pc, #212]	; (80019c4 <Constant_Current+0x534>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a32      	ldr	r2, [pc, #200]	; (80019bc <Constant_Current+0x52c>)
 80018f4:	6013      	str	r3, [r2, #0]
 80018f6:	4b31      	ldr	r3, [pc, #196]	; (80019bc <Constant_Current+0x52c>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a2f      	ldr	r2, [pc, #188]	; (80019b8 <Constant_Current+0x528>)
 80018fc:	6013      	str	r3, [r2, #0]
 80018fe:	4b2e      	ldr	r3, [pc, #184]	; (80019b8 <Constant_Current+0x528>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a33      	ldr	r2, [pc, #204]	; (80019d0 <Constant_Current+0x540>)
 8001904:	6013      	str	r3, [r2, #0]
 8001906:	e0dc      	b.n	8001ac2 <Constant_Current+0x632>
	}

	else if(e>=2&&e<=4)
 8001908:	4b29      	ldr	r3, [pc, #164]	; (80019b0 <Constant_Current+0x520>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff fc05 	bl	8001120 <__aeabi_fcmpge>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d05b      	beq.n	80019d4 <Constant_Current+0x544>
 800191c:	4b24      	ldr	r3, [pc, #144]	; (80019b0 <Constant_Current+0x520>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff fbf1 	bl	800110c <__aeabi_fcmple>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d051      	beq.n	80019d4 <Constant_Current+0x544>
	{ ePS=(-(e-2)/2)+1;
 8001930:	4b1f      	ldr	r3, [pc, #124]	; (80019b0 <Constant_Current+0x520>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff f935 	bl	8000ba8 <__aeabi_fsub>
 800193e:	4603      	mov	r3, r0
 8001940:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001944:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff faeb 	bl	8000f24 <__aeabi_fdiv>
 800194e:	4603      	mov	r3, r0
 8001950:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff f929 	bl	8000bac <__addsf3>
 800195a:	4603      	mov	r3, r0
 800195c:	461a      	mov	r2, r3
 800195e:	4b1a      	ldr	r3, [pc, #104]	; (80019c8 <Constant_Current+0x538>)
 8001960:	601a      	str	r2, [r3, #0]
	   ePM=(e-2)/2;
 8001962:	4b13      	ldr	r3, [pc, #76]	; (80019b0 <Constant_Current+0x520>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800196a:	4618      	mov	r0, r3
 800196c:	f7ff f91c 	bl	8000ba8 <__aeabi_fsub>
 8001970:	4603      	mov	r3, r0
 8001972:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff fad4 	bl	8000f24 <__aeabi_fdiv>
 800197c:	4603      	mov	r3, r0
 800197e:	461a      	mov	r2, r3
 8001980:	4b10      	ldr	r3, [pc, #64]	; (80019c4 <Constant_Current+0x534>)
 8001982:	601a      	str	r2, [r3, #0]
	   eNB=eNM=eNS=eZ=ePB=0;
 8001984:	4b0e      	ldr	r3, [pc, #56]	; (80019c0 <Constant_Current+0x530>)
 8001986:	f04f 0200 	mov.w	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	4b0c      	ldr	r3, [pc, #48]	; (80019c0 <Constant_Current+0x530>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a0e      	ldr	r2, [pc, #56]	; (80019cc <Constant_Current+0x53c>)
 8001992:	6013      	str	r3, [r2, #0]
 8001994:	4b0d      	ldr	r3, [pc, #52]	; (80019cc <Constant_Current+0x53c>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a08      	ldr	r2, [pc, #32]	; (80019bc <Constant_Current+0x52c>)
 800199a:	6013      	str	r3, [r2, #0]
 800199c:	4b07      	ldr	r3, [pc, #28]	; (80019bc <Constant_Current+0x52c>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a05      	ldr	r2, [pc, #20]	; (80019b8 <Constant_Current+0x528>)
 80019a2:	6013      	str	r3, [r2, #0]
 80019a4:	4b04      	ldr	r3, [pc, #16]	; (80019b8 <Constant_Current+0x528>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a09      	ldr	r2, [pc, #36]	; (80019d0 <Constant_Current+0x540>)
 80019aa:	6013      	str	r3, [r2, #0]
 80019ac:	e089      	b.n	8001ac2 <Constant_Current+0x632>
 80019ae:	bf00      	nop
 80019b0:	20000ae8 	.word	0x20000ae8
 80019b4:	c0800000 	.word	0xc0800000
 80019b8:	20000b24 	.word	0x20000b24
 80019bc:	20000774 	.word	0x20000774
 80019c0:	2000090c 	.word	0x2000090c
 80019c4:	20000a84 	.word	0x20000a84
 80019c8:	20000a08 	.word	0x20000a08
 80019cc:	20000b38 	.word	0x20000b38
 80019d0:	20000af0 	.word	0x20000af0
	}

	else if(e>=4&&e<=6)
 80019d4:	4b75      	ldr	r3, [pc, #468]	; (8001bac <Constant_Current+0x71c>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80019dc:	4618      	mov	r0, r3
 80019de:	f7ff fb9f 	bl	8001120 <__aeabi_fcmpge>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d047      	beq.n	8001a78 <Constant_Current+0x5e8>
 80019e8:	4b70      	ldr	r3, [pc, #448]	; (8001bac <Constant_Current+0x71c>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4970      	ldr	r1, [pc, #448]	; (8001bb0 <Constant_Current+0x720>)
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7ff fb8c 	bl	800110c <__aeabi_fcmple>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d03e      	beq.n	8001a78 <Constant_Current+0x5e8>
	{ ePM=(-(e-4)/2)+1;
 80019fa:	4b6c      	ldr	r3, [pc, #432]	; (8001bac <Constant_Current+0x71c>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7ff f8d0 	bl	8000ba8 <__aeabi_fsub>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001a0e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7ff fa86 	bl	8000f24 <__aeabi_fdiv>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7ff f8c4 	bl	8000bac <__addsf3>
 8001a24:	4603      	mov	r3, r0
 8001a26:	461a      	mov	r2, r3
 8001a28:	4b62      	ldr	r3, [pc, #392]	; (8001bb4 <Constant_Current+0x724>)
 8001a2a:	601a      	str	r2, [r3, #0]
	   ePB=(e-4)/2;
 8001a2c:	4b5f      	ldr	r3, [pc, #380]	; (8001bac <Constant_Current+0x71c>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7ff f8b7 	bl	8000ba8 <__aeabi_fsub>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff fa6f 	bl	8000f24 <__aeabi_fdiv>
 8001a46:	4603      	mov	r3, r0
 8001a48:	461a      	mov	r2, r3
 8001a4a:	4b5b      	ldr	r3, [pc, #364]	; (8001bb8 <Constant_Current+0x728>)
 8001a4c:	601a      	str	r2, [r3, #0]
	   eNB=eNM=eNS=eZ=ePS=0;
 8001a4e:	4b5b      	ldr	r3, [pc, #364]	; (8001bbc <Constant_Current+0x72c>)
 8001a50:	f04f 0200 	mov.w	r2, #0
 8001a54:	601a      	str	r2, [r3, #0]
 8001a56:	4b59      	ldr	r3, [pc, #356]	; (8001bbc <Constant_Current+0x72c>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a59      	ldr	r2, [pc, #356]	; (8001bc0 <Constant_Current+0x730>)
 8001a5c:	6013      	str	r3, [r2, #0]
 8001a5e:	4b58      	ldr	r3, [pc, #352]	; (8001bc0 <Constant_Current+0x730>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a58      	ldr	r2, [pc, #352]	; (8001bc4 <Constant_Current+0x734>)
 8001a64:	6013      	str	r3, [r2, #0]
 8001a66:	4b57      	ldr	r3, [pc, #348]	; (8001bc4 <Constant_Current+0x734>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a57      	ldr	r2, [pc, #348]	; (8001bc8 <Constant_Current+0x738>)
 8001a6c:	6013      	str	r3, [r2, #0]
 8001a6e:	4b56      	ldr	r3, [pc, #344]	; (8001bc8 <Constant_Current+0x738>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a56      	ldr	r2, [pc, #344]	; (8001bcc <Constant_Current+0x73c>)
 8001a74:	6013      	str	r3, [r2, #0]
 8001a76:	e024      	b.n	8001ac2 <Constant_Current+0x632>
	}

	else if(e>=6)
 8001a78:	4b4c      	ldr	r3, [pc, #304]	; (8001bac <Constant_Current+0x71c>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	494c      	ldr	r1, [pc, #304]	; (8001bb0 <Constant_Current+0x720>)
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7ff fb4e 	bl	8001120 <__aeabi_fcmpge>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d01b      	beq.n	8001ac2 <Constant_Current+0x632>
	{ ePB=1; eNB=eNM=eNS=eZ=ePS=ePM=0;}
 8001a8a:	4b4b      	ldr	r3, [pc, #300]	; (8001bb8 <Constant_Current+0x728>)
 8001a8c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001a90:	601a      	str	r2, [r3, #0]
 8001a92:	4b48      	ldr	r3, [pc, #288]	; (8001bb4 <Constant_Current+0x724>)
 8001a94:	f04f 0200 	mov.w	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	4b46      	ldr	r3, [pc, #280]	; (8001bb4 <Constant_Current+0x724>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a47      	ldr	r2, [pc, #284]	; (8001bbc <Constant_Current+0x72c>)
 8001aa0:	6013      	str	r3, [r2, #0]
 8001aa2:	4b46      	ldr	r3, [pc, #280]	; (8001bbc <Constant_Current+0x72c>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a46      	ldr	r2, [pc, #280]	; (8001bc0 <Constant_Current+0x730>)
 8001aa8:	6013      	str	r3, [r2, #0]
 8001aaa:	4b45      	ldr	r3, [pc, #276]	; (8001bc0 <Constant_Current+0x730>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a45      	ldr	r2, [pc, #276]	; (8001bc4 <Constant_Current+0x734>)
 8001ab0:	6013      	str	r3, [r2, #0]
 8001ab2:	4b44      	ldr	r3, [pc, #272]	; (8001bc4 <Constant_Current+0x734>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a44      	ldr	r2, [pc, #272]	; (8001bc8 <Constant_Current+0x738>)
 8001ab8:	6013      	str	r3, [r2, #0]
 8001aba:	4b43      	ldr	r3, [pc, #268]	; (8001bc8 <Constant_Current+0x738>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a43      	ldr	r2, [pc, #268]	; (8001bcc <Constant_Current+0x73c>)
 8001ac0:	6013      	str	r3, [r2, #0]

	/////////////////////fuzzifikasi delta error //////////////
	if(d<=-6)
 8001ac2:	4b43      	ldr	r3, [pc, #268]	; (8001bd0 <Constant_Current+0x740>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4943      	ldr	r1, [pc, #268]	; (8001bd4 <Constant_Current+0x744>)
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff fb1f 	bl	800110c <__aeabi_fcmple>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d01b      	beq.n	8001b0c <Constant_Current+0x67c>
	{ dNB=1;  dNM=dNS=dZ=dPS=dPM=dPB=0;}
 8001ad4:	4b40      	ldr	r3, [pc, #256]	; (8001bd8 <Constant_Current+0x748>)
 8001ad6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	4b3f      	ldr	r3, [pc, #252]	; (8001bdc <Constant_Current+0x74c>)
 8001ade:	f04f 0200 	mov.w	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
 8001ae4:	4b3d      	ldr	r3, [pc, #244]	; (8001bdc <Constant_Current+0x74c>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a3d      	ldr	r2, [pc, #244]	; (8001be0 <Constant_Current+0x750>)
 8001aea:	6013      	str	r3, [r2, #0]
 8001aec:	4b3c      	ldr	r3, [pc, #240]	; (8001be0 <Constant_Current+0x750>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a3c      	ldr	r2, [pc, #240]	; (8001be4 <Constant_Current+0x754>)
 8001af2:	6013      	str	r3, [r2, #0]
 8001af4:	4b3b      	ldr	r3, [pc, #236]	; (8001be4 <Constant_Current+0x754>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a3b      	ldr	r2, [pc, #236]	; (8001be8 <Constant_Current+0x758>)
 8001afa:	6013      	str	r3, [r2, #0]
 8001afc:	4b3a      	ldr	r3, [pc, #232]	; (8001be8 <Constant_Current+0x758>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a3a      	ldr	r2, [pc, #232]	; (8001bec <Constant_Current+0x75c>)
 8001b02:	6013      	str	r3, [r2, #0]
 8001b04:	4b39      	ldr	r3, [pc, #228]	; (8001bec <Constant_Current+0x75c>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a39      	ldr	r2, [pc, #228]	; (8001bf0 <Constant_Current+0x760>)
 8001b0a:	6013      	str	r3, [r2, #0]

	if(d>=-6&&d<=-4)
 8001b0c:	4b30      	ldr	r3, [pc, #192]	; (8001bd0 <Constant_Current+0x740>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4930      	ldr	r1, [pc, #192]	; (8001bd4 <Constant_Current+0x744>)
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7ff fb04 	bl	8001120 <__aeabi_fcmpge>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d06c      	beq.n	8001bf8 <Constant_Current+0x768>
 8001b1e:	4b2c      	ldr	r3, [pc, #176]	; (8001bd0 <Constant_Current+0x740>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4934      	ldr	r1, [pc, #208]	; (8001bf4 <Constant_Current+0x764>)
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7ff faf1 	bl	800110c <__aeabi_fcmple>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d063      	beq.n	8001bf8 <Constant_Current+0x768>
	{ dNB=(-(d+6)/2)+1;
 8001b30:	4b27      	ldr	r3, [pc, #156]	; (8001bd0 <Constant_Current+0x740>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	491e      	ldr	r1, [pc, #120]	; (8001bb0 <Constant_Current+0x720>)
 8001b36:	4618      	mov	r0, r3
 8001b38:	f7ff f838 	bl	8000bac <__addsf3>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001b42:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7ff f9ec 	bl	8000f24 <__aeabi_fdiv>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7ff f82a 	bl	8000bac <__addsf3>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	4b1e      	ldr	r3, [pc, #120]	; (8001bd8 <Constant_Current+0x748>)
 8001b5e:	601a      	str	r2, [r3, #0]
	   dNM=(d+6)/2;
 8001b60:	4b1b      	ldr	r3, [pc, #108]	; (8001bd0 <Constant_Current+0x740>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4912      	ldr	r1, [pc, #72]	; (8001bb0 <Constant_Current+0x720>)
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7ff f820 	bl	8000bac <__addsf3>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7ff f9d6 	bl	8000f24 <__aeabi_fdiv>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	4b1c      	ldr	r3, [pc, #112]	; (8001bf0 <Constant_Current+0x760>)
 8001b7e:	601a      	str	r2, [r3, #0]
	   dNS=dZ=dPS=dPM=dPB=0;
 8001b80:	4b16      	ldr	r3, [pc, #88]	; (8001bdc <Constant_Current+0x74c>)
 8001b82:	f04f 0200 	mov.w	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	4b14      	ldr	r3, [pc, #80]	; (8001bdc <Constant_Current+0x74c>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a14      	ldr	r2, [pc, #80]	; (8001be0 <Constant_Current+0x750>)
 8001b8e:	6013      	str	r3, [r2, #0]
 8001b90:	4b13      	ldr	r3, [pc, #76]	; (8001be0 <Constant_Current+0x750>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a13      	ldr	r2, [pc, #76]	; (8001be4 <Constant_Current+0x754>)
 8001b96:	6013      	str	r3, [r2, #0]
 8001b98:	4b12      	ldr	r3, [pc, #72]	; (8001be4 <Constant_Current+0x754>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a12      	ldr	r2, [pc, #72]	; (8001be8 <Constant_Current+0x758>)
 8001b9e:	6013      	str	r3, [r2, #0]
 8001ba0:	4b11      	ldr	r3, [pc, #68]	; (8001be8 <Constant_Current+0x758>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a11      	ldr	r2, [pc, #68]	; (8001bec <Constant_Current+0x75c>)
 8001ba6:	6013      	str	r3, [r2, #0]
 8001ba8:	e1ff      	b.n	8001faa <Constant_Current+0xb1a>
 8001baa:	bf00      	nop
 8001bac:	20000ae8 	.word	0x20000ae8
 8001bb0:	40c00000 	.word	0x40c00000
 8001bb4:	20000a84 	.word	0x20000a84
 8001bb8:	2000090c 	.word	0x2000090c
 8001bbc:	20000a08 	.word	0x20000a08
 8001bc0:	20000b38 	.word	0x20000b38
 8001bc4:	20000774 	.word	0x20000774
 8001bc8:	20000b24 	.word	0x20000b24
 8001bcc:	20000af0 	.word	0x20000af0
 8001bd0:	20000a78 	.word	0x20000a78
 8001bd4:	c0c00000 	.word	0xc0c00000
 8001bd8:	20000798 	.word	0x20000798
 8001bdc:	20000a8c 	.word	0x20000a8c
 8001be0:	200007a4 	.word	0x200007a4
 8001be4:	20000b00 	.word	0x20000b00
 8001be8:	20000b18 	.word	0x20000b18
 8001bec:	200008d4 	.word	0x200008d4
 8001bf0:	20000a04 	.word	0x20000a04
 8001bf4:	c0800000 	.word	0xc0800000
	}

	else if(d>=-4&&d<=-2)
 8001bf8:	4b9e      	ldr	r3, [pc, #632]	; (8001e74 <Constant_Current+0x9e4>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	499e      	ldr	r1, [pc, #632]	; (8001e78 <Constant_Current+0x9e8>)
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7ff fa8e 	bl	8001120 <__aeabi_fcmpge>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d048      	beq.n	8001c9c <Constant_Current+0x80c>
 8001c0a:	4b9a      	ldr	r3, [pc, #616]	; (8001e74 <Constant_Current+0x9e4>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8001c12:	4618      	mov	r0, r3
 8001c14:	f7ff fa7a 	bl	800110c <__aeabi_fcmple>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d03e      	beq.n	8001c9c <Constant_Current+0x80c>
	{ dNM=(-(d+4)/2)+1;
 8001c1e:	4b95      	ldr	r3, [pc, #596]	; (8001e74 <Constant_Current+0x9e4>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7fe ffc0 	bl	8000bac <__addsf3>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001c32:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7ff f974 	bl	8000f24 <__aeabi_fdiv>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7fe ffb2 	bl	8000bac <__addsf3>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	4b8b      	ldr	r3, [pc, #556]	; (8001e7c <Constant_Current+0x9ec>)
 8001c4e:	601a      	str	r2, [r3, #0]
	   dNS=(d+4)/2;
 8001c50:	4b88      	ldr	r3, [pc, #544]	; (8001e74 <Constant_Current+0x9e4>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7fe ffa7 	bl	8000bac <__addsf3>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7ff f95d 	bl	8000f24 <__aeabi_fdiv>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	4b84      	ldr	r3, [pc, #528]	; (8001e80 <Constant_Current+0x9f0>)
 8001c70:	601a      	str	r2, [r3, #0]
	   dNB=dZ=dPS=dPM=dPB=0;
 8001c72:	4b84      	ldr	r3, [pc, #528]	; (8001e84 <Constant_Current+0x9f4>)
 8001c74:	f04f 0200 	mov.w	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	4b82      	ldr	r3, [pc, #520]	; (8001e84 <Constant_Current+0x9f4>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4a82      	ldr	r2, [pc, #520]	; (8001e88 <Constant_Current+0x9f8>)
 8001c80:	6013      	str	r3, [r2, #0]
 8001c82:	4b81      	ldr	r3, [pc, #516]	; (8001e88 <Constant_Current+0x9f8>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a81      	ldr	r2, [pc, #516]	; (8001e8c <Constant_Current+0x9fc>)
 8001c88:	6013      	str	r3, [r2, #0]
 8001c8a:	4b80      	ldr	r3, [pc, #512]	; (8001e8c <Constant_Current+0x9fc>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a80      	ldr	r2, [pc, #512]	; (8001e90 <Constant_Current+0xa00>)
 8001c90:	6013      	str	r3, [r2, #0]
 8001c92:	4b7f      	ldr	r3, [pc, #508]	; (8001e90 <Constant_Current+0xa00>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a7f      	ldr	r2, [pc, #508]	; (8001e94 <Constant_Current+0xa04>)
 8001c98:	6013      	str	r3, [r2, #0]
 8001c9a:	e186      	b.n	8001faa <Constant_Current+0xb1a>
	}

	else if(d>=-2&&d<=0)
 8001c9c:	4b75      	ldr	r3, [pc, #468]	; (8001e74 <Constant_Current+0x9e4>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7ff fa3b 	bl	8001120 <__aeabi_fcmpge>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d048      	beq.n	8001d42 <Constant_Current+0x8b2>
 8001cb0:	4b70      	ldr	r3, [pc, #448]	; (8001e74 <Constant_Current+0x9e4>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f04f 0100 	mov.w	r1, #0
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7ff fa27 	bl	800110c <__aeabi_fcmple>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d03e      	beq.n	8001d42 <Constant_Current+0x8b2>
	{ dNS=(-(d+2)/2)+1;
 8001cc4:	4b6b      	ldr	r3, [pc, #428]	; (8001e74 <Constant_Current+0x9e4>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7fe ff6d 	bl	8000bac <__addsf3>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001cd8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff f921 	bl	8000f24 <__aeabi_fdiv>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7fe ff5f 	bl	8000bac <__addsf3>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	4b63      	ldr	r3, [pc, #396]	; (8001e80 <Constant_Current+0x9f0>)
 8001cf4:	601a      	str	r2, [r3, #0]
	   dZ=(d+2)/2;
 8001cf6:	4b5f      	ldr	r3, [pc, #380]	; (8001e74 <Constant_Current+0x9e4>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7fe ff54 	bl	8000bac <__addsf3>
 8001d04:	4603      	mov	r3, r0
 8001d06:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff f90a 	bl	8000f24 <__aeabi_fdiv>
 8001d10:	4603      	mov	r3, r0
 8001d12:	461a      	mov	r2, r3
 8001d14:	4b5e      	ldr	r3, [pc, #376]	; (8001e90 <Constant_Current+0xa00>)
 8001d16:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dPS=dPM=dPB=0;
 8001d18:	4b5a      	ldr	r3, [pc, #360]	; (8001e84 <Constant_Current+0x9f4>)
 8001d1a:	f04f 0200 	mov.w	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	4b58      	ldr	r3, [pc, #352]	; (8001e84 <Constant_Current+0x9f4>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a58      	ldr	r2, [pc, #352]	; (8001e88 <Constant_Current+0x9f8>)
 8001d26:	6013      	str	r3, [r2, #0]
 8001d28:	4b57      	ldr	r3, [pc, #348]	; (8001e88 <Constant_Current+0x9f8>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a57      	ldr	r2, [pc, #348]	; (8001e8c <Constant_Current+0x9fc>)
 8001d2e:	6013      	str	r3, [r2, #0]
 8001d30:	4b56      	ldr	r3, [pc, #344]	; (8001e8c <Constant_Current+0x9fc>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a51      	ldr	r2, [pc, #324]	; (8001e7c <Constant_Current+0x9ec>)
 8001d36:	6013      	str	r3, [r2, #0]
 8001d38:	4b50      	ldr	r3, [pc, #320]	; (8001e7c <Constant_Current+0x9ec>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a55      	ldr	r2, [pc, #340]	; (8001e94 <Constant_Current+0xa04>)
 8001d3e:	6013      	str	r3, [r2, #0]
 8001d40:	e133      	b.n	8001faa <Constant_Current+0xb1a>
	}

	else if(d>=0&&d<=2)
 8001d42:	4b4c      	ldr	r3, [pc, #304]	; (8001e74 <Constant_Current+0x9e4>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f04f 0100 	mov.w	r1, #0
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7ff f9e8 	bl	8001120 <__aeabi_fcmpge>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d03a      	beq.n	8001dcc <Constant_Current+0x93c>
 8001d56:	4b47      	ldr	r3, [pc, #284]	; (8001e74 <Constant_Current+0x9e4>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7ff f9d4 	bl	800110c <__aeabi_fcmple>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d030      	beq.n	8001dcc <Constant_Current+0x93c>
	{ dZ=-(d/2)+1;
 8001d6a:	4b42      	ldr	r3, [pc, #264]	; (8001e74 <Constant_Current+0x9e4>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7ff f8d6 	bl	8000f24 <__aeabi_fdiv>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8001d80:	f7fe ff12 	bl	8000ba8 <__aeabi_fsub>
 8001d84:	4603      	mov	r3, r0
 8001d86:	461a      	mov	r2, r3
 8001d88:	4b41      	ldr	r3, [pc, #260]	; (8001e90 <Constant_Current+0xa00>)
 8001d8a:	601a      	str	r2, [r3, #0]
	   dPS=d/2;
 8001d8c:	4b39      	ldr	r3, [pc, #228]	; (8001e74 <Constant_Current+0x9e4>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff f8c5 	bl	8000f24 <__aeabi_fdiv>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	4b3b      	ldr	r3, [pc, #236]	; (8001e8c <Constant_Current+0x9fc>)
 8001da0:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dNS=dPM=dPB=0;
 8001da2:	4b38      	ldr	r3, [pc, #224]	; (8001e84 <Constant_Current+0x9f4>)
 8001da4:	f04f 0200 	mov.w	r2, #0
 8001da8:	601a      	str	r2, [r3, #0]
 8001daa:	4b36      	ldr	r3, [pc, #216]	; (8001e84 <Constant_Current+0x9f4>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a36      	ldr	r2, [pc, #216]	; (8001e88 <Constant_Current+0x9f8>)
 8001db0:	6013      	str	r3, [r2, #0]
 8001db2:	4b35      	ldr	r3, [pc, #212]	; (8001e88 <Constant_Current+0x9f8>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a32      	ldr	r2, [pc, #200]	; (8001e80 <Constant_Current+0x9f0>)
 8001db8:	6013      	str	r3, [r2, #0]
 8001dba:	4b31      	ldr	r3, [pc, #196]	; (8001e80 <Constant_Current+0x9f0>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a2f      	ldr	r2, [pc, #188]	; (8001e7c <Constant_Current+0x9ec>)
 8001dc0:	6013      	str	r3, [r2, #0]
 8001dc2:	4b2e      	ldr	r3, [pc, #184]	; (8001e7c <Constant_Current+0x9ec>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a33      	ldr	r2, [pc, #204]	; (8001e94 <Constant_Current+0xa04>)
 8001dc8:	6013      	str	r3, [r2, #0]
 8001dca:	e0ee      	b.n	8001faa <Constant_Current+0xb1a>
	}

	else if(d>=2&&d<=4)
 8001dcc:	4b29      	ldr	r3, [pc, #164]	; (8001e74 <Constant_Current+0x9e4>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7ff f9a3 	bl	8001120 <__aeabi_fcmpge>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d05b      	beq.n	8001e98 <Constant_Current+0xa08>
 8001de0:	4b24      	ldr	r3, [pc, #144]	; (8001e74 <Constant_Current+0x9e4>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff f98f 	bl	800110c <__aeabi_fcmple>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d051      	beq.n	8001e98 <Constant_Current+0xa08>
	{ dPS=(-(d-2)/2)+1;
 8001df4:	4b1f      	ldr	r3, [pc, #124]	; (8001e74 <Constant_Current+0x9e4>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7fe fed3 	bl	8000ba8 <__aeabi_fsub>
 8001e02:	4603      	mov	r3, r0
 8001e04:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001e08:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7ff f889 	bl	8000f24 <__aeabi_fdiv>
 8001e12:	4603      	mov	r3, r0
 8001e14:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7fe fec7 	bl	8000bac <__addsf3>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	461a      	mov	r2, r3
 8001e22:	4b1a      	ldr	r3, [pc, #104]	; (8001e8c <Constant_Current+0x9fc>)
 8001e24:	601a      	str	r2, [r3, #0]
	   dPM=(d-2)/2;
 8001e26:	4b13      	ldr	r3, [pc, #76]	; (8001e74 <Constant_Current+0x9e4>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7fe feba 	bl	8000ba8 <__aeabi_fsub>
 8001e34:	4603      	mov	r3, r0
 8001e36:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7ff f872 	bl	8000f24 <__aeabi_fdiv>
 8001e40:	4603      	mov	r3, r0
 8001e42:	461a      	mov	r2, r3
 8001e44:	4b10      	ldr	r3, [pc, #64]	; (8001e88 <Constant_Current+0x9f8>)
 8001e46:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dNS=dZ=dPB=0;
 8001e48:	4b0e      	ldr	r3, [pc, #56]	; (8001e84 <Constant_Current+0x9f4>)
 8001e4a:	f04f 0200 	mov.w	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	4b0c      	ldr	r3, [pc, #48]	; (8001e84 <Constant_Current+0x9f4>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a0e      	ldr	r2, [pc, #56]	; (8001e90 <Constant_Current+0xa00>)
 8001e56:	6013      	str	r3, [r2, #0]
 8001e58:	4b0d      	ldr	r3, [pc, #52]	; (8001e90 <Constant_Current+0xa00>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a08      	ldr	r2, [pc, #32]	; (8001e80 <Constant_Current+0x9f0>)
 8001e5e:	6013      	str	r3, [r2, #0]
 8001e60:	4b07      	ldr	r3, [pc, #28]	; (8001e80 <Constant_Current+0x9f0>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a05      	ldr	r2, [pc, #20]	; (8001e7c <Constant_Current+0x9ec>)
 8001e66:	6013      	str	r3, [r2, #0]
 8001e68:	4b04      	ldr	r3, [pc, #16]	; (8001e7c <Constant_Current+0x9ec>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a09      	ldr	r2, [pc, #36]	; (8001e94 <Constant_Current+0xa04>)
 8001e6e:	6013      	str	r3, [r2, #0]
 8001e70:	e09b      	b.n	8001faa <Constant_Current+0xb1a>
 8001e72:	bf00      	nop
 8001e74:	20000a78 	.word	0x20000a78
 8001e78:	c0800000 	.word	0xc0800000
 8001e7c:	20000a04 	.word	0x20000a04
 8001e80:	200008d4 	.word	0x200008d4
 8001e84:	20000a8c 	.word	0x20000a8c
 8001e88:	200007a4 	.word	0x200007a4
 8001e8c:	20000b00 	.word	0x20000b00
 8001e90:	20000b18 	.word	0x20000b18
 8001e94:	20000798 	.word	0x20000798
	}

	else if(d>=4&&d<=6)
 8001e98:	4b28      	ldr	r3, [pc, #160]	; (8001f3c <Constant_Current+0xaac>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff f93d 	bl	8001120 <__aeabi_fcmpge>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d059      	beq.n	8001f60 <Constant_Current+0xad0>
 8001eac:	4b23      	ldr	r3, [pc, #140]	; (8001f3c <Constant_Current+0xaac>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4923      	ldr	r1, [pc, #140]	; (8001f40 <Constant_Current+0xab0>)
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7ff f92a 	bl	800110c <__aeabi_fcmple>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d050      	beq.n	8001f60 <Constant_Current+0xad0>
	{ dPM=(-(d-4)/2)+1;
 8001ebe:	4b1f      	ldr	r3, [pc, #124]	; (8001f3c <Constant_Current+0xaac>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7fe fe6e 	bl	8000ba8 <__aeabi_fsub>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001ed2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7ff f824 	bl	8000f24 <__aeabi_fdiv>
 8001edc:	4603      	mov	r3, r0
 8001ede:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7fe fe62 	bl	8000bac <__addsf3>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	461a      	mov	r2, r3
 8001eec:	4b15      	ldr	r3, [pc, #84]	; (8001f44 <Constant_Current+0xab4>)
 8001eee:	601a      	str	r2, [r3, #0]
	   dPB=(d-4)/2;
 8001ef0:	4b12      	ldr	r3, [pc, #72]	; (8001f3c <Constant_Current+0xaac>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7fe fe55 	bl	8000ba8 <__aeabi_fsub>
 8001efe:	4603      	mov	r3, r0
 8001f00:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7ff f80d 	bl	8000f24 <__aeabi_fdiv>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	4b0e      	ldr	r3, [pc, #56]	; (8001f48 <Constant_Current+0xab8>)
 8001f10:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dNS=dZ=dPS=0;
 8001f12:	4b0e      	ldr	r3, [pc, #56]	; (8001f4c <Constant_Current+0xabc>)
 8001f14:	f04f 0200 	mov.w	r2, #0
 8001f18:	601a      	str	r2, [r3, #0]
 8001f1a:	4b0c      	ldr	r3, [pc, #48]	; (8001f4c <Constant_Current+0xabc>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a0c      	ldr	r2, [pc, #48]	; (8001f50 <Constant_Current+0xac0>)
 8001f20:	6013      	str	r3, [r2, #0]
 8001f22:	4b0b      	ldr	r3, [pc, #44]	; (8001f50 <Constant_Current+0xac0>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a0b      	ldr	r2, [pc, #44]	; (8001f54 <Constant_Current+0xac4>)
 8001f28:	6013      	str	r3, [r2, #0]
 8001f2a:	4b0a      	ldr	r3, [pc, #40]	; (8001f54 <Constant_Current+0xac4>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a0a      	ldr	r2, [pc, #40]	; (8001f58 <Constant_Current+0xac8>)
 8001f30:	6013      	str	r3, [r2, #0]
 8001f32:	4b09      	ldr	r3, [pc, #36]	; (8001f58 <Constant_Current+0xac8>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a09      	ldr	r2, [pc, #36]	; (8001f5c <Constant_Current+0xacc>)
 8001f38:	6013      	str	r3, [r2, #0]
 8001f3a:	e036      	b.n	8001faa <Constant_Current+0xb1a>
 8001f3c:	20000a78 	.word	0x20000a78
 8001f40:	40c00000 	.word	0x40c00000
 8001f44:	200007a4 	.word	0x200007a4
 8001f48:	20000a8c 	.word	0x20000a8c
 8001f4c:	20000b00 	.word	0x20000b00
 8001f50:	20000b18 	.word	0x20000b18
 8001f54:	200008d4 	.word	0x200008d4
 8001f58:	20000a04 	.word	0x20000a04
 8001f5c:	20000798 	.word	0x20000798
	}

	else if(d>=6)
 8001f60:	4b8d      	ldr	r3, [pc, #564]	; (8002198 <Constant_Current+0xd08>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	498d      	ldr	r1, [pc, #564]	; (800219c <Constant_Current+0xd0c>)
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7ff f8da 	bl	8001120 <__aeabi_fcmpge>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d01b      	beq.n	8001faa <Constant_Current+0xb1a>
	{ dPB=1; dNB=dNM=dNS=dZ=dPS=dPM=0;}
 8001f72:	4b8b      	ldr	r3, [pc, #556]	; (80021a0 <Constant_Current+0xd10>)
 8001f74:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	4b8a      	ldr	r3, [pc, #552]	; (80021a4 <Constant_Current+0xd14>)
 8001f7c:	f04f 0200 	mov.w	r2, #0
 8001f80:	601a      	str	r2, [r3, #0]
 8001f82:	4b88      	ldr	r3, [pc, #544]	; (80021a4 <Constant_Current+0xd14>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a88      	ldr	r2, [pc, #544]	; (80021a8 <Constant_Current+0xd18>)
 8001f88:	6013      	str	r3, [r2, #0]
 8001f8a:	4b87      	ldr	r3, [pc, #540]	; (80021a8 <Constant_Current+0xd18>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a87      	ldr	r2, [pc, #540]	; (80021ac <Constant_Current+0xd1c>)
 8001f90:	6013      	str	r3, [r2, #0]
 8001f92:	4b86      	ldr	r3, [pc, #536]	; (80021ac <Constant_Current+0xd1c>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a86      	ldr	r2, [pc, #536]	; (80021b0 <Constant_Current+0xd20>)
 8001f98:	6013      	str	r3, [r2, #0]
 8001f9a:	4b85      	ldr	r3, [pc, #532]	; (80021b0 <Constant_Current+0xd20>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a85      	ldr	r2, [pc, #532]	; (80021b4 <Constant_Current+0xd24>)
 8001fa0:	6013      	str	r3, [r2, #0]
 8001fa2:	4b84      	ldr	r3, [pc, #528]	; (80021b4 <Constant_Current+0xd24>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a84      	ldr	r2, [pc, #528]	; (80021b8 <Constant_Current+0xd28>)
 8001fa8:	6013      	str	r3, [r2, #0]

	/////////////////////inferensi///////////////////////

	r1=dPB; if(eNB<dPB) r1=eNB;		//max(dPB,eNB);
 8001faa:	4b7d      	ldr	r3, [pc, #500]	; (80021a0 <Constant_Current+0xd10>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a83      	ldr	r2, [pc, #524]	; (80021bc <Constant_Current+0xd2c>)
 8001fb0:	6013      	str	r3, [r2, #0]
 8001fb2:	4b83      	ldr	r3, [pc, #524]	; (80021c0 <Constant_Current+0xd30>)
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	4b7a      	ldr	r3, [pc, #488]	; (80021a0 <Constant_Current+0xd10>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4619      	mov	r1, r3
 8001fbc:	4610      	mov	r0, r2
 8001fbe:	f7ff f89b 	bl	80010f8 <__aeabi_fcmplt>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d003      	beq.n	8001fd0 <Constant_Current+0xb40>
 8001fc8:	4b7d      	ldr	r3, [pc, #500]	; (80021c0 <Constant_Current+0xd30>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a7b      	ldr	r2, [pc, #492]	; (80021bc <Constant_Current+0xd2c>)
 8001fce:	6013      	str	r3, [r2, #0]
	r2=dPB; if(eNM<dPB) r2=eNM;
 8001fd0:	4b73      	ldr	r3, [pc, #460]	; (80021a0 <Constant_Current+0xd10>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a7b      	ldr	r2, [pc, #492]	; (80021c4 <Constant_Current+0xd34>)
 8001fd6:	6013      	str	r3, [r2, #0]
 8001fd8:	4b7b      	ldr	r3, [pc, #492]	; (80021c8 <Constant_Current+0xd38>)
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	4b70      	ldr	r3, [pc, #448]	; (80021a0 <Constant_Current+0xd10>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4610      	mov	r0, r2
 8001fe4:	f7ff f888 	bl	80010f8 <__aeabi_fcmplt>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d003      	beq.n	8001ff6 <Constant_Current+0xb66>
 8001fee:	4b76      	ldr	r3, [pc, #472]	; (80021c8 <Constant_Current+0xd38>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a74      	ldr	r2, [pc, #464]	; (80021c4 <Constant_Current+0xd34>)
 8001ff4:	6013      	str	r3, [r2, #0]
	r3=dPB; if(eNS<dPB) r3=eNS;
 8001ff6:	4b6a      	ldr	r3, [pc, #424]	; (80021a0 <Constant_Current+0xd10>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a74      	ldr	r2, [pc, #464]	; (80021cc <Constant_Current+0xd3c>)
 8001ffc:	6013      	str	r3, [r2, #0]
 8001ffe:	4b74      	ldr	r3, [pc, #464]	; (80021d0 <Constant_Current+0xd40>)
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	4b67      	ldr	r3, [pc, #412]	; (80021a0 <Constant_Current+0xd10>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4619      	mov	r1, r3
 8002008:	4610      	mov	r0, r2
 800200a:	f7ff f875 	bl	80010f8 <__aeabi_fcmplt>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d003      	beq.n	800201c <Constant_Current+0xb8c>
 8002014:	4b6e      	ldr	r3, [pc, #440]	; (80021d0 <Constant_Current+0xd40>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a6c      	ldr	r2, [pc, #432]	; (80021cc <Constant_Current+0xd3c>)
 800201a:	6013      	str	r3, [r2, #0]
	r4=dPB; if(eZ<dPB) r4=eZ;
 800201c:	4b60      	ldr	r3, [pc, #384]	; (80021a0 <Constant_Current+0xd10>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a6c      	ldr	r2, [pc, #432]	; (80021d4 <Constant_Current+0xd44>)
 8002022:	6013      	str	r3, [r2, #0]
 8002024:	4b6c      	ldr	r3, [pc, #432]	; (80021d8 <Constant_Current+0xd48>)
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	4b5d      	ldr	r3, [pc, #372]	; (80021a0 <Constant_Current+0xd10>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4619      	mov	r1, r3
 800202e:	4610      	mov	r0, r2
 8002030:	f7ff f862 	bl	80010f8 <__aeabi_fcmplt>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d003      	beq.n	8002042 <Constant_Current+0xbb2>
 800203a:	4b67      	ldr	r3, [pc, #412]	; (80021d8 <Constant_Current+0xd48>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a65      	ldr	r2, [pc, #404]	; (80021d4 <Constant_Current+0xd44>)
 8002040:	6013      	str	r3, [r2, #0]
	r5=dPB; if(ePS<dPB) r5=ePS;
 8002042:	4b57      	ldr	r3, [pc, #348]	; (80021a0 <Constant_Current+0xd10>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a65      	ldr	r2, [pc, #404]	; (80021dc <Constant_Current+0xd4c>)
 8002048:	6013      	str	r3, [r2, #0]
 800204a:	4b65      	ldr	r3, [pc, #404]	; (80021e0 <Constant_Current+0xd50>)
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	4b54      	ldr	r3, [pc, #336]	; (80021a0 <Constant_Current+0xd10>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4619      	mov	r1, r3
 8002054:	4610      	mov	r0, r2
 8002056:	f7ff f84f 	bl	80010f8 <__aeabi_fcmplt>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d003      	beq.n	8002068 <Constant_Current+0xbd8>
 8002060:	4b5f      	ldr	r3, [pc, #380]	; (80021e0 <Constant_Current+0xd50>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a5d      	ldr	r2, [pc, #372]	; (80021dc <Constant_Current+0xd4c>)
 8002066:	6013      	str	r3, [r2, #0]
	r6=dPB; if(ePM<dPB) r6=ePM;
 8002068:	4b4d      	ldr	r3, [pc, #308]	; (80021a0 <Constant_Current+0xd10>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a5d      	ldr	r2, [pc, #372]	; (80021e4 <Constant_Current+0xd54>)
 800206e:	6013      	str	r3, [r2, #0]
 8002070:	4b5d      	ldr	r3, [pc, #372]	; (80021e8 <Constant_Current+0xd58>)
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	4b4a      	ldr	r3, [pc, #296]	; (80021a0 <Constant_Current+0xd10>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4619      	mov	r1, r3
 800207a:	4610      	mov	r0, r2
 800207c:	f7ff f83c 	bl	80010f8 <__aeabi_fcmplt>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d003      	beq.n	800208e <Constant_Current+0xbfe>
 8002086:	4b58      	ldr	r3, [pc, #352]	; (80021e8 <Constant_Current+0xd58>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a56      	ldr	r2, [pc, #344]	; (80021e4 <Constant_Current+0xd54>)
 800208c:	6013      	str	r3, [r2, #0]
	r7=dPB; if(ePB<dPB) r7=ePB;
 800208e:	4b44      	ldr	r3, [pc, #272]	; (80021a0 <Constant_Current+0xd10>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a56      	ldr	r2, [pc, #344]	; (80021ec <Constant_Current+0xd5c>)
 8002094:	6013      	str	r3, [r2, #0]
 8002096:	4b56      	ldr	r3, [pc, #344]	; (80021f0 <Constant_Current+0xd60>)
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	4b41      	ldr	r3, [pc, #260]	; (80021a0 <Constant_Current+0xd10>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4619      	mov	r1, r3
 80020a0:	4610      	mov	r0, r2
 80020a2:	f7ff f829 	bl	80010f8 <__aeabi_fcmplt>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d003      	beq.n	80020b4 <Constant_Current+0xc24>
 80020ac:	4b50      	ldr	r3, [pc, #320]	; (80021f0 <Constant_Current+0xd60>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a4e      	ldr	r2, [pc, #312]	; (80021ec <Constant_Current+0xd5c>)
 80020b2:	6013      	str	r3, [r2, #0]


	r8=dPM; if(eNB<dPM) r8=eNB;		//r8=max(dPM,eNB);
 80020b4:	4b3b      	ldr	r3, [pc, #236]	; (80021a4 <Constant_Current+0xd14>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a4e      	ldr	r2, [pc, #312]	; (80021f4 <Constant_Current+0xd64>)
 80020ba:	6013      	str	r3, [r2, #0]
 80020bc:	4b40      	ldr	r3, [pc, #256]	; (80021c0 <Constant_Current+0xd30>)
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	4b38      	ldr	r3, [pc, #224]	; (80021a4 <Constant_Current+0xd14>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4619      	mov	r1, r3
 80020c6:	4610      	mov	r0, r2
 80020c8:	f7ff f816 	bl	80010f8 <__aeabi_fcmplt>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d003      	beq.n	80020da <Constant_Current+0xc4a>
 80020d2:	4b3b      	ldr	r3, [pc, #236]	; (80021c0 <Constant_Current+0xd30>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a47      	ldr	r2, [pc, #284]	; (80021f4 <Constant_Current+0xd64>)
 80020d8:	6013      	str	r3, [r2, #0]
	r9=dPM; if(eNM<dPM) r9=eNM;		//r9=max(dPM,eNM);
 80020da:	4b32      	ldr	r3, [pc, #200]	; (80021a4 <Constant_Current+0xd14>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a46      	ldr	r2, [pc, #280]	; (80021f8 <Constant_Current+0xd68>)
 80020e0:	6013      	str	r3, [r2, #0]
 80020e2:	4b39      	ldr	r3, [pc, #228]	; (80021c8 <Constant_Current+0xd38>)
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	4b2f      	ldr	r3, [pc, #188]	; (80021a4 <Constant_Current+0xd14>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4619      	mov	r1, r3
 80020ec:	4610      	mov	r0, r2
 80020ee:	f7ff f803 	bl	80010f8 <__aeabi_fcmplt>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d003      	beq.n	8002100 <Constant_Current+0xc70>
 80020f8:	4b33      	ldr	r3, [pc, #204]	; (80021c8 <Constant_Current+0xd38>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a3e      	ldr	r2, [pc, #248]	; (80021f8 <Constant_Current+0xd68>)
 80020fe:	6013      	str	r3, [r2, #0]
	r10=dPM; if(eNS<dPM) r10=eNS;	//r10=max(dPM,eNS);
 8002100:	4b28      	ldr	r3, [pc, #160]	; (80021a4 <Constant_Current+0xd14>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a3d      	ldr	r2, [pc, #244]	; (80021fc <Constant_Current+0xd6c>)
 8002106:	6013      	str	r3, [r2, #0]
 8002108:	4b31      	ldr	r3, [pc, #196]	; (80021d0 <Constant_Current+0xd40>)
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	4b25      	ldr	r3, [pc, #148]	; (80021a4 <Constant_Current+0xd14>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4619      	mov	r1, r3
 8002112:	4610      	mov	r0, r2
 8002114:	f7fe fff0 	bl	80010f8 <__aeabi_fcmplt>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d003      	beq.n	8002126 <Constant_Current+0xc96>
 800211e:	4b2c      	ldr	r3, [pc, #176]	; (80021d0 <Constant_Current+0xd40>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a36      	ldr	r2, [pc, #216]	; (80021fc <Constant_Current+0xd6c>)
 8002124:	6013      	str	r3, [r2, #0]
	r11=dPM; if(eZ<dPM) r11=eZ;		//r11=max(dPM,eZ);
 8002126:	4b1f      	ldr	r3, [pc, #124]	; (80021a4 <Constant_Current+0xd14>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a35      	ldr	r2, [pc, #212]	; (8002200 <Constant_Current+0xd70>)
 800212c:	6013      	str	r3, [r2, #0]
 800212e:	4b2a      	ldr	r3, [pc, #168]	; (80021d8 <Constant_Current+0xd48>)
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	4b1c      	ldr	r3, [pc, #112]	; (80021a4 <Constant_Current+0xd14>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4619      	mov	r1, r3
 8002138:	4610      	mov	r0, r2
 800213a:	f7fe ffdd 	bl	80010f8 <__aeabi_fcmplt>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d003      	beq.n	800214c <Constant_Current+0xcbc>
 8002144:	4b24      	ldr	r3, [pc, #144]	; (80021d8 <Constant_Current+0xd48>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a2d      	ldr	r2, [pc, #180]	; (8002200 <Constant_Current+0xd70>)
 800214a:	6013      	str	r3, [r2, #0]
	r12=dPM; if(ePS<dPM) r12=ePS;	//r12=max(dPM,ePS);
 800214c:	4b15      	ldr	r3, [pc, #84]	; (80021a4 <Constant_Current+0xd14>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a2c      	ldr	r2, [pc, #176]	; (8002204 <Constant_Current+0xd74>)
 8002152:	6013      	str	r3, [r2, #0]
 8002154:	4b22      	ldr	r3, [pc, #136]	; (80021e0 <Constant_Current+0xd50>)
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	4b12      	ldr	r3, [pc, #72]	; (80021a4 <Constant_Current+0xd14>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4619      	mov	r1, r3
 800215e:	4610      	mov	r0, r2
 8002160:	f7fe ffca 	bl	80010f8 <__aeabi_fcmplt>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d003      	beq.n	8002172 <Constant_Current+0xce2>
 800216a:	4b1d      	ldr	r3, [pc, #116]	; (80021e0 <Constant_Current+0xd50>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a25      	ldr	r2, [pc, #148]	; (8002204 <Constant_Current+0xd74>)
 8002170:	6013      	str	r3, [r2, #0]
	r13=dPM; if(ePM<dPM) r13=ePM;	//r13=max(dPM,ePM);
 8002172:	4b0c      	ldr	r3, [pc, #48]	; (80021a4 <Constant_Current+0xd14>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a24      	ldr	r2, [pc, #144]	; (8002208 <Constant_Current+0xd78>)
 8002178:	6013      	str	r3, [r2, #0]
 800217a:	4b1b      	ldr	r3, [pc, #108]	; (80021e8 <Constant_Current+0xd58>)
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	4b09      	ldr	r3, [pc, #36]	; (80021a4 <Constant_Current+0xd14>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4619      	mov	r1, r3
 8002184:	4610      	mov	r0, r2
 8002186:	f7fe ffb7 	bl	80010f8 <__aeabi_fcmplt>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d03f      	beq.n	8002210 <Constant_Current+0xd80>
 8002190:	4b15      	ldr	r3, [pc, #84]	; (80021e8 <Constant_Current+0xd58>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	e03a      	b.n	800220c <Constant_Current+0xd7c>
 8002196:	bf00      	nop
 8002198:	20000a78 	.word	0x20000a78
 800219c:	40c00000 	.word	0x40c00000
 80021a0:	20000a8c 	.word	0x20000a8c
 80021a4:	200007a4 	.word	0x200007a4
 80021a8:	20000b00 	.word	0x20000b00
 80021ac:	20000b18 	.word	0x20000b18
 80021b0:	200008d4 	.word	0x200008d4
 80021b4:	20000a04 	.word	0x20000a04
 80021b8:	20000798 	.word	0x20000798
 80021bc:	20000b3c 	.word	0x20000b3c
 80021c0:	20000af0 	.word	0x20000af0
 80021c4:	20000ab8 	.word	0x20000ab8
 80021c8:	20000b24 	.word	0x20000b24
 80021cc:	2000078c 	.word	0x2000078c
 80021d0:	20000774 	.word	0x20000774
 80021d4:	200007e0 	.word	0x200007e0
 80021d8:	20000b38 	.word	0x20000b38
 80021dc:	20000b2c 	.word	0x20000b2c
 80021e0:	20000a08 	.word	0x20000a08
 80021e4:	200007d4 	.word	0x200007d4
 80021e8:	20000a84 	.word	0x20000a84
 80021ec:	20000a68 	.word	0x20000a68
 80021f0:	2000090c 	.word	0x2000090c
 80021f4:	2000091c 	.word	0x2000091c
 80021f8:	200007ac 	.word	0x200007ac
 80021fc:	20000900 	.word	0x20000900
 8002200:	20000ab4 	.word	0x20000ab4
 8002204:	20000b0c 	.word	0x20000b0c
 8002208:	20000b40 	.word	0x20000b40
 800220c:	4a8d      	ldr	r2, [pc, #564]	; (8002444 <Constant_Current+0xfb4>)
 800220e:	6013      	str	r3, [r2, #0]
	r14=dPM; if(ePB<dPM) r14=ePB;	//r14=max(dPM,ePB);
 8002210:	4b8d      	ldr	r3, [pc, #564]	; (8002448 <Constant_Current+0xfb8>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a8d      	ldr	r2, [pc, #564]	; (800244c <Constant_Current+0xfbc>)
 8002216:	6013      	str	r3, [r2, #0]
 8002218:	4b8d      	ldr	r3, [pc, #564]	; (8002450 <Constant_Current+0xfc0>)
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	4b8a      	ldr	r3, [pc, #552]	; (8002448 <Constant_Current+0xfb8>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4619      	mov	r1, r3
 8002222:	4610      	mov	r0, r2
 8002224:	f7fe ff68 	bl	80010f8 <__aeabi_fcmplt>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d003      	beq.n	8002236 <Constant_Current+0xda6>
 800222e:	4b88      	ldr	r3, [pc, #544]	; (8002450 <Constant_Current+0xfc0>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a86      	ldr	r2, [pc, #536]	; (800244c <Constant_Current+0xfbc>)
 8002234:	6013      	str	r3, [r2, #0]

	r15=dPS; if(eNB<dPS) r15=eNB;	//r15=max(dPS,eNB);
 8002236:	4b87      	ldr	r3, [pc, #540]	; (8002454 <Constant_Current+0xfc4>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a87      	ldr	r2, [pc, #540]	; (8002458 <Constant_Current+0xfc8>)
 800223c:	6013      	str	r3, [r2, #0]
 800223e:	4b87      	ldr	r3, [pc, #540]	; (800245c <Constant_Current+0xfcc>)
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	4b84      	ldr	r3, [pc, #528]	; (8002454 <Constant_Current+0xfc4>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4619      	mov	r1, r3
 8002248:	4610      	mov	r0, r2
 800224a:	f7fe ff55 	bl	80010f8 <__aeabi_fcmplt>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d003      	beq.n	800225c <Constant_Current+0xdcc>
 8002254:	4b81      	ldr	r3, [pc, #516]	; (800245c <Constant_Current+0xfcc>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a7f      	ldr	r2, [pc, #508]	; (8002458 <Constant_Current+0xfc8>)
 800225a:	6013      	str	r3, [r2, #0]
	r16=dPS; if(eNM<dPS) r16=eNM;	//r16=max(dPS,eNM);
 800225c:	4b7d      	ldr	r3, [pc, #500]	; (8002454 <Constant_Current+0xfc4>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a7f      	ldr	r2, [pc, #508]	; (8002460 <Constant_Current+0xfd0>)
 8002262:	6013      	str	r3, [r2, #0]
 8002264:	4b7f      	ldr	r3, [pc, #508]	; (8002464 <Constant_Current+0xfd4>)
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	4b7a      	ldr	r3, [pc, #488]	; (8002454 <Constant_Current+0xfc4>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4619      	mov	r1, r3
 800226e:	4610      	mov	r0, r2
 8002270:	f7fe ff42 	bl	80010f8 <__aeabi_fcmplt>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d003      	beq.n	8002282 <Constant_Current+0xdf2>
 800227a:	4b7a      	ldr	r3, [pc, #488]	; (8002464 <Constant_Current+0xfd4>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a78      	ldr	r2, [pc, #480]	; (8002460 <Constant_Current+0xfd0>)
 8002280:	6013      	str	r3, [r2, #0]
	r17=dPS; if(eNS<dPS) r17=eNS;	//r17=max(dPS,eNS);
 8002282:	4b74      	ldr	r3, [pc, #464]	; (8002454 <Constant_Current+0xfc4>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a78      	ldr	r2, [pc, #480]	; (8002468 <Constant_Current+0xfd8>)
 8002288:	6013      	str	r3, [r2, #0]
 800228a:	4b78      	ldr	r3, [pc, #480]	; (800246c <Constant_Current+0xfdc>)
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	4b71      	ldr	r3, [pc, #452]	; (8002454 <Constant_Current+0xfc4>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4619      	mov	r1, r3
 8002294:	4610      	mov	r0, r2
 8002296:	f7fe ff2f 	bl	80010f8 <__aeabi_fcmplt>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d003      	beq.n	80022a8 <Constant_Current+0xe18>
 80022a0:	4b72      	ldr	r3, [pc, #456]	; (800246c <Constant_Current+0xfdc>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a70      	ldr	r2, [pc, #448]	; (8002468 <Constant_Current+0xfd8>)
 80022a6:	6013      	str	r3, [r2, #0]
	r18=dPS; if(eZ<dPS) r18=eZ;		//r18=max(dPS,eZ);
 80022a8:	4b6a      	ldr	r3, [pc, #424]	; (8002454 <Constant_Current+0xfc4>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a70      	ldr	r2, [pc, #448]	; (8002470 <Constant_Current+0xfe0>)
 80022ae:	6013      	str	r3, [r2, #0]
 80022b0:	4b70      	ldr	r3, [pc, #448]	; (8002474 <Constant_Current+0xfe4>)
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	4b67      	ldr	r3, [pc, #412]	; (8002454 <Constant_Current+0xfc4>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4619      	mov	r1, r3
 80022ba:	4610      	mov	r0, r2
 80022bc:	f7fe ff1c 	bl	80010f8 <__aeabi_fcmplt>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d003      	beq.n	80022ce <Constant_Current+0xe3e>
 80022c6:	4b6b      	ldr	r3, [pc, #428]	; (8002474 <Constant_Current+0xfe4>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a69      	ldr	r2, [pc, #420]	; (8002470 <Constant_Current+0xfe0>)
 80022cc:	6013      	str	r3, [r2, #0]
	r19=dPS; if(ePS<dPS) r19=ePS;	//r19=max(dPS,ePS);
 80022ce:	4b61      	ldr	r3, [pc, #388]	; (8002454 <Constant_Current+0xfc4>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a69      	ldr	r2, [pc, #420]	; (8002478 <Constant_Current+0xfe8>)
 80022d4:	6013      	str	r3, [r2, #0]
 80022d6:	4b69      	ldr	r3, [pc, #420]	; (800247c <Constant_Current+0xfec>)
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	4b5e      	ldr	r3, [pc, #376]	; (8002454 <Constant_Current+0xfc4>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4619      	mov	r1, r3
 80022e0:	4610      	mov	r0, r2
 80022e2:	f7fe ff09 	bl	80010f8 <__aeabi_fcmplt>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d003      	beq.n	80022f4 <Constant_Current+0xe64>
 80022ec:	4b63      	ldr	r3, [pc, #396]	; (800247c <Constant_Current+0xfec>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a61      	ldr	r2, [pc, #388]	; (8002478 <Constant_Current+0xfe8>)
 80022f2:	6013      	str	r3, [r2, #0]
	r20=dPS; if(ePM<dPS) r20=ePM;	//r20=max(dPS,ePM);
 80022f4:	4b57      	ldr	r3, [pc, #348]	; (8002454 <Constant_Current+0xfc4>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a61      	ldr	r2, [pc, #388]	; (8002480 <Constant_Current+0xff0>)
 80022fa:	6013      	str	r3, [r2, #0]
 80022fc:	4b61      	ldr	r3, [pc, #388]	; (8002484 <Constant_Current+0xff4>)
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	4b54      	ldr	r3, [pc, #336]	; (8002454 <Constant_Current+0xfc4>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4619      	mov	r1, r3
 8002306:	4610      	mov	r0, r2
 8002308:	f7fe fef6 	bl	80010f8 <__aeabi_fcmplt>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d003      	beq.n	800231a <Constant_Current+0xe8a>
 8002312:	4b5c      	ldr	r3, [pc, #368]	; (8002484 <Constant_Current+0xff4>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a5a      	ldr	r2, [pc, #360]	; (8002480 <Constant_Current+0xff0>)
 8002318:	6013      	str	r3, [r2, #0]
	r21=dPS; if(ePB<dPS) r21=ePB;	//r21=max(dPS,ePB);
 800231a:	4b4e      	ldr	r3, [pc, #312]	; (8002454 <Constant_Current+0xfc4>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a5a      	ldr	r2, [pc, #360]	; (8002488 <Constant_Current+0xff8>)
 8002320:	6013      	str	r3, [r2, #0]
 8002322:	4b4b      	ldr	r3, [pc, #300]	; (8002450 <Constant_Current+0xfc0>)
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	4b4b      	ldr	r3, [pc, #300]	; (8002454 <Constant_Current+0xfc4>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4619      	mov	r1, r3
 800232c:	4610      	mov	r0, r2
 800232e:	f7fe fee3 	bl	80010f8 <__aeabi_fcmplt>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d003      	beq.n	8002340 <Constant_Current+0xeb0>
 8002338:	4b45      	ldr	r3, [pc, #276]	; (8002450 <Constant_Current+0xfc0>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a52      	ldr	r2, [pc, #328]	; (8002488 <Constant_Current+0xff8>)
 800233e:	6013      	str	r3, [r2, #0]

	r22=dZ; if(eNB<dZ) r22=eNB;		//r22=max(dZ,eNB);
 8002340:	4b52      	ldr	r3, [pc, #328]	; (800248c <Constant_Current+0xffc>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a52      	ldr	r2, [pc, #328]	; (8002490 <Constant_Current+0x1000>)
 8002346:	6013      	str	r3, [r2, #0]
 8002348:	4b44      	ldr	r3, [pc, #272]	; (800245c <Constant_Current+0xfcc>)
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	4b4f      	ldr	r3, [pc, #316]	; (800248c <Constant_Current+0xffc>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4619      	mov	r1, r3
 8002352:	4610      	mov	r0, r2
 8002354:	f7fe fed0 	bl	80010f8 <__aeabi_fcmplt>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d003      	beq.n	8002366 <Constant_Current+0xed6>
 800235e:	4b3f      	ldr	r3, [pc, #252]	; (800245c <Constant_Current+0xfcc>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a4b      	ldr	r2, [pc, #300]	; (8002490 <Constant_Current+0x1000>)
 8002364:	6013      	str	r3, [r2, #0]
	r23=dZ; if(eNM<dZ) r23=eNM;		//r23=max(dZ,eNM);
 8002366:	4b49      	ldr	r3, [pc, #292]	; (800248c <Constant_Current+0xffc>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a4a      	ldr	r2, [pc, #296]	; (8002494 <Constant_Current+0x1004>)
 800236c:	6013      	str	r3, [r2, #0]
 800236e:	4b3d      	ldr	r3, [pc, #244]	; (8002464 <Constant_Current+0xfd4>)
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	4b46      	ldr	r3, [pc, #280]	; (800248c <Constant_Current+0xffc>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4619      	mov	r1, r3
 8002378:	4610      	mov	r0, r2
 800237a:	f7fe febd 	bl	80010f8 <__aeabi_fcmplt>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d003      	beq.n	800238c <Constant_Current+0xefc>
 8002384:	4b37      	ldr	r3, [pc, #220]	; (8002464 <Constant_Current+0xfd4>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a42      	ldr	r2, [pc, #264]	; (8002494 <Constant_Current+0x1004>)
 800238a:	6013      	str	r3, [r2, #0]
	r24=dZ; if(eNS<dZ) r24=eNS;		//r24=max(dZ,eNS);
 800238c:	4b3f      	ldr	r3, [pc, #252]	; (800248c <Constant_Current+0xffc>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a41      	ldr	r2, [pc, #260]	; (8002498 <Constant_Current+0x1008>)
 8002392:	6013      	str	r3, [r2, #0]
 8002394:	4b35      	ldr	r3, [pc, #212]	; (800246c <Constant_Current+0xfdc>)
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	4b3c      	ldr	r3, [pc, #240]	; (800248c <Constant_Current+0xffc>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4619      	mov	r1, r3
 800239e:	4610      	mov	r0, r2
 80023a0:	f7fe feaa 	bl	80010f8 <__aeabi_fcmplt>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d003      	beq.n	80023b2 <Constant_Current+0xf22>
 80023aa:	4b30      	ldr	r3, [pc, #192]	; (800246c <Constant_Current+0xfdc>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a3a      	ldr	r2, [pc, #232]	; (8002498 <Constant_Current+0x1008>)
 80023b0:	6013      	str	r3, [r2, #0]
	r25=dZ; if(eZ<dZ) r25=eZ;		//r25=max(dZ,eZ);
 80023b2:	4b36      	ldr	r3, [pc, #216]	; (800248c <Constant_Current+0xffc>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a39      	ldr	r2, [pc, #228]	; (800249c <Constant_Current+0x100c>)
 80023b8:	6013      	str	r3, [r2, #0]
 80023ba:	4b2e      	ldr	r3, [pc, #184]	; (8002474 <Constant_Current+0xfe4>)
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	4b33      	ldr	r3, [pc, #204]	; (800248c <Constant_Current+0xffc>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4619      	mov	r1, r3
 80023c4:	4610      	mov	r0, r2
 80023c6:	f7fe fe97 	bl	80010f8 <__aeabi_fcmplt>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d003      	beq.n	80023d8 <Constant_Current+0xf48>
 80023d0:	4b28      	ldr	r3, [pc, #160]	; (8002474 <Constant_Current+0xfe4>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a31      	ldr	r2, [pc, #196]	; (800249c <Constant_Current+0x100c>)
 80023d6:	6013      	str	r3, [r2, #0]
	r26=dZ; if(ePS<dZ) r26=ePS;		//r26=max(dZ,ePS);
 80023d8:	4b2c      	ldr	r3, [pc, #176]	; (800248c <Constant_Current+0xffc>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a30      	ldr	r2, [pc, #192]	; (80024a0 <Constant_Current+0x1010>)
 80023de:	6013      	str	r3, [r2, #0]
 80023e0:	4b26      	ldr	r3, [pc, #152]	; (800247c <Constant_Current+0xfec>)
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	4b29      	ldr	r3, [pc, #164]	; (800248c <Constant_Current+0xffc>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4619      	mov	r1, r3
 80023ea:	4610      	mov	r0, r2
 80023ec:	f7fe fe84 	bl	80010f8 <__aeabi_fcmplt>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d003      	beq.n	80023fe <Constant_Current+0xf6e>
 80023f6:	4b21      	ldr	r3, [pc, #132]	; (800247c <Constant_Current+0xfec>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a29      	ldr	r2, [pc, #164]	; (80024a0 <Constant_Current+0x1010>)
 80023fc:	6013      	str	r3, [r2, #0]
	r27=dZ; if(ePM<dZ) r27=ePM;		//r27=max(dZ,ePM);
 80023fe:	4b23      	ldr	r3, [pc, #140]	; (800248c <Constant_Current+0xffc>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a28      	ldr	r2, [pc, #160]	; (80024a4 <Constant_Current+0x1014>)
 8002404:	6013      	str	r3, [r2, #0]
 8002406:	4b1f      	ldr	r3, [pc, #124]	; (8002484 <Constant_Current+0xff4>)
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	4b20      	ldr	r3, [pc, #128]	; (800248c <Constant_Current+0xffc>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4619      	mov	r1, r3
 8002410:	4610      	mov	r0, r2
 8002412:	f7fe fe71 	bl	80010f8 <__aeabi_fcmplt>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d003      	beq.n	8002424 <Constant_Current+0xf94>
 800241c:	4b19      	ldr	r3, [pc, #100]	; (8002484 <Constant_Current+0xff4>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a20      	ldr	r2, [pc, #128]	; (80024a4 <Constant_Current+0x1014>)
 8002422:	6013      	str	r3, [r2, #0]
	r28=dZ; if(ePB<dZ) r28=ePB;		//r28=max(dZ,ePB);
 8002424:	4b19      	ldr	r3, [pc, #100]	; (800248c <Constant_Current+0xffc>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a1f      	ldr	r2, [pc, #124]	; (80024a8 <Constant_Current+0x1018>)
 800242a:	6013      	str	r3, [r2, #0]
 800242c:	4b08      	ldr	r3, [pc, #32]	; (8002450 <Constant_Current+0xfc0>)
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	4b16      	ldr	r3, [pc, #88]	; (800248c <Constant_Current+0xffc>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4619      	mov	r1, r3
 8002436:	4610      	mov	r0, r2
 8002438:	f7fe fe5e 	bl	80010f8 <__aeabi_fcmplt>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d038      	beq.n	80024b4 <Constant_Current+0x1024>
 8002442:	e033      	b.n	80024ac <Constant_Current+0x101c>
 8002444:	20000b40 	.word	0x20000b40
 8002448:	200007a4 	.word	0x200007a4
 800244c:	20000678 	.word	0x20000678
 8002450:	2000090c 	.word	0x2000090c
 8002454:	20000b00 	.word	0x20000b00
 8002458:	20000b10 	.word	0x20000b10
 800245c:	20000af0 	.word	0x20000af0
 8002460:	20000a80 	.word	0x20000a80
 8002464:	20000b24 	.word	0x20000b24
 8002468:	200007c4 	.word	0x200007c4
 800246c:	20000774 	.word	0x20000774
 8002470:	20000a0c 	.word	0x20000a0c
 8002474:	20000b38 	.word	0x20000b38
 8002478:	20000b08 	.word	0x20000b08
 800247c:	20000a08 	.word	0x20000a08
 8002480:	20000914 	.word	0x20000914
 8002484:	20000a84 	.word	0x20000a84
 8002488:	200007dc 	.word	0x200007dc
 800248c:	20000b18 	.word	0x20000b18
 8002490:	20000ad8 	.word	0x20000ad8
 8002494:	20000b20 	.word	0x20000b20
 8002498:	20000b34 	.word	0x20000b34
 800249c:	20000770 	.word	0x20000770
 80024a0:	200007b8 	.word	0x200007b8
 80024a4:	2000092c 	.word	0x2000092c
 80024a8:	2000067c 	.word	0x2000067c
 80024ac:	4b8d      	ldr	r3, [pc, #564]	; (80026e4 <Constant_Current+0x1254>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a8d      	ldr	r2, [pc, #564]	; (80026e8 <Constant_Current+0x1258>)
 80024b2:	6013      	str	r3, [r2, #0]

	r29=dNS; if(eNB<dNS) r29=eNB;	//r29=max(dNS,eNB);
 80024b4:	4b8d      	ldr	r3, [pc, #564]	; (80026ec <Constant_Current+0x125c>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a8d      	ldr	r2, [pc, #564]	; (80026f0 <Constant_Current+0x1260>)
 80024ba:	6013      	str	r3, [r2, #0]
 80024bc:	4b8d      	ldr	r3, [pc, #564]	; (80026f4 <Constant_Current+0x1264>)
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	4b8a      	ldr	r3, [pc, #552]	; (80026ec <Constant_Current+0x125c>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4619      	mov	r1, r3
 80024c6:	4610      	mov	r0, r2
 80024c8:	f7fe fe16 	bl	80010f8 <__aeabi_fcmplt>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d003      	beq.n	80024da <Constant_Current+0x104a>
 80024d2:	4b88      	ldr	r3, [pc, #544]	; (80026f4 <Constant_Current+0x1264>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a86      	ldr	r2, [pc, #536]	; (80026f0 <Constant_Current+0x1260>)
 80024d8:	6013      	str	r3, [r2, #0]
	r30=dNS; if(eNM<dNS) r30=eNM;	//r30=max(dNS,eNM);
 80024da:	4b84      	ldr	r3, [pc, #528]	; (80026ec <Constant_Current+0x125c>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a86      	ldr	r2, [pc, #536]	; (80026f8 <Constant_Current+0x1268>)
 80024e0:	6013      	str	r3, [r2, #0]
 80024e2:	4b86      	ldr	r3, [pc, #536]	; (80026fc <Constant_Current+0x126c>)
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	4b81      	ldr	r3, [pc, #516]	; (80026ec <Constant_Current+0x125c>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4619      	mov	r1, r3
 80024ec:	4610      	mov	r0, r2
 80024ee:	f7fe fe03 	bl	80010f8 <__aeabi_fcmplt>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d003      	beq.n	8002500 <Constant_Current+0x1070>
 80024f8:	4b80      	ldr	r3, [pc, #512]	; (80026fc <Constant_Current+0x126c>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a7e      	ldr	r2, [pc, #504]	; (80026f8 <Constant_Current+0x1268>)
 80024fe:	6013      	str	r3, [r2, #0]
	r31=dNS; if(eNS<dNS) r31=eNS;	//r31=max(dNS,eNS);
 8002500:	4b7a      	ldr	r3, [pc, #488]	; (80026ec <Constant_Current+0x125c>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a7e      	ldr	r2, [pc, #504]	; (8002700 <Constant_Current+0x1270>)
 8002506:	6013      	str	r3, [r2, #0]
 8002508:	4b7e      	ldr	r3, [pc, #504]	; (8002704 <Constant_Current+0x1274>)
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	4b77      	ldr	r3, [pc, #476]	; (80026ec <Constant_Current+0x125c>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4619      	mov	r1, r3
 8002512:	4610      	mov	r0, r2
 8002514:	f7fe fdf0 	bl	80010f8 <__aeabi_fcmplt>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d003      	beq.n	8002526 <Constant_Current+0x1096>
 800251e:	4b79      	ldr	r3, [pc, #484]	; (8002704 <Constant_Current+0x1274>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a77      	ldr	r2, [pc, #476]	; (8002700 <Constant_Current+0x1270>)
 8002524:	6013      	str	r3, [r2, #0]
	r32=dNS; if(eZ<dNS) r32=eZ;		//r32=max(dNS,eZ);
 8002526:	4b71      	ldr	r3, [pc, #452]	; (80026ec <Constant_Current+0x125c>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a77      	ldr	r2, [pc, #476]	; (8002708 <Constant_Current+0x1278>)
 800252c:	6013      	str	r3, [r2, #0]
 800252e:	4b77      	ldr	r3, [pc, #476]	; (800270c <Constant_Current+0x127c>)
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	4b6e      	ldr	r3, [pc, #440]	; (80026ec <Constant_Current+0x125c>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4619      	mov	r1, r3
 8002538:	4610      	mov	r0, r2
 800253a:	f7fe fddd 	bl	80010f8 <__aeabi_fcmplt>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d003      	beq.n	800254c <Constant_Current+0x10bc>
 8002544:	4b71      	ldr	r3, [pc, #452]	; (800270c <Constant_Current+0x127c>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a6f      	ldr	r2, [pc, #444]	; (8002708 <Constant_Current+0x1278>)
 800254a:	6013      	str	r3, [r2, #0]
	r33=dNS; if(ePS<dNS) r33=ePS;	//r33=max(dNS,ePS);
 800254c:	4b67      	ldr	r3, [pc, #412]	; (80026ec <Constant_Current+0x125c>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a6f      	ldr	r2, [pc, #444]	; (8002710 <Constant_Current+0x1280>)
 8002552:	6013      	str	r3, [r2, #0]
 8002554:	4b6f      	ldr	r3, [pc, #444]	; (8002714 <Constant_Current+0x1284>)
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	4b64      	ldr	r3, [pc, #400]	; (80026ec <Constant_Current+0x125c>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4619      	mov	r1, r3
 800255e:	4610      	mov	r0, r2
 8002560:	f7fe fdca 	bl	80010f8 <__aeabi_fcmplt>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d003      	beq.n	8002572 <Constant_Current+0x10e2>
 800256a:	4b6a      	ldr	r3, [pc, #424]	; (8002714 <Constant_Current+0x1284>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a68      	ldr	r2, [pc, #416]	; (8002710 <Constant_Current+0x1280>)
 8002570:	6013      	str	r3, [r2, #0]
	r34=dNS; if(ePM<dNS) r34=ePM;	//r34=max(dNS,ePM);
 8002572:	4b5e      	ldr	r3, [pc, #376]	; (80026ec <Constant_Current+0x125c>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a68      	ldr	r2, [pc, #416]	; (8002718 <Constant_Current+0x1288>)
 8002578:	6013      	str	r3, [r2, #0]
 800257a:	4b68      	ldr	r3, [pc, #416]	; (800271c <Constant_Current+0x128c>)
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	4b5b      	ldr	r3, [pc, #364]	; (80026ec <Constant_Current+0x125c>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4619      	mov	r1, r3
 8002584:	4610      	mov	r0, r2
 8002586:	f7fe fdb7 	bl	80010f8 <__aeabi_fcmplt>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d003      	beq.n	8002598 <Constant_Current+0x1108>
 8002590:	4b62      	ldr	r3, [pc, #392]	; (800271c <Constant_Current+0x128c>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a60      	ldr	r2, [pc, #384]	; (8002718 <Constant_Current+0x1288>)
 8002596:	6013      	str	r3, [r2, #0]
	r35=dNS; if(ePB<dNS) r35=ePB;	//r35=max(dNS,ePB);
 8002598:	4b54      	ldr	r3, [pc, #336]	; (80026ec <Constant_Current+0x125c>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a60      	ldr	r2, [pc, #384]	; (8002720 <Constant_Current+0x1290>)
 800259e:	6013      	str	r3, [r2, #0]
 80025a0:	4b50      	ldr	r3, [pc, #320]	; (80026e4 <Constant_Current+0x1254>)
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	4b51      	ldr	r3, [pc, #324]	; (80026ec <Constant_Current+0x125c>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4619      	mov	r1, r3
 80025aa:	4610      	mov	r0, r2
 80025ac:	f7fe fda4 	bl	80010f8 <__aeabi_fcmplt>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d003      	beq.n	80025be <Constant_Current+0x112e>
 80025b6:	4b4b      	ldr	r3, [pc, #300]	; (80026e4 <Constant_Current+0x1254>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a59      	ldr	r2, [pc, #356]	; (8002720 <Constant_Current+0x1290>)
 80025bc:	6013      	str	r3, [r2, #0]

	r36=dNM; if(eNB<dNM) r36=eNB;	//r36=max(dNM,eNB);
 80025be:	4b59      	ldr	r3, [pc, #356]	; (8002724 <Constant_Current+0x1294>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a59      	ldr	r2, [pc, #356]	; (8002728 <Constant_Current+0x1298>)
 80025c4:	6013      	str	r3, [r2, #0]
 80025c6:	4b4b      	ldr	r3, [pc, #300]	; (80026f4 <Constant_Current+0x1264>)
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	4b56      	ldr	r3, [pc, #344]	; (8002724 <Constant_Current+0x1294>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4619      	mov	r1, r3
 80025d0:	4610      	mov	r0, r2
 80025d2:	f7fe fd91 	bl	80010f8 <__aeabi_fcmplt>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d003      	beq.n	80025e4 <Constant_Current+0x1154>
 80025dc:	4b45      	ldr	r3, [pc, #276]	; (80026f4 <Constant_Current+0x1264>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a51      	ldr	r2, [pc, #324]	; (8002728 <Constant_Current+0x1298>)
 80025e2:	6013      	str	r3, [r2, #0]
	r37=dNM; if(eNM<dNM) r37=eNM;	//r37=max(dNM,eNM);
 80025e4:	4b4f      	ldr	r3, [pc, #316]	; (8002724 <Constant_Current+0x1294>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a50      	ldr	r2, [pc, #320]	; (800272c <Constant_Current+0x129c>)
 80025ea:	6013      	str	r3, [r2, #0]
 80025ec:	4b43      	ldr	r3, [pc, #268]	; (80026fc <Constant_Current+0x126c>)
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	4b4c      	ldr	r3, [pc, #304]	; (8002724 <Constant_Current+0x1294>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4619      	mov	r1, r3
 80025f6:	4610      	mov	r0, r2
 80025f8:	f7fe fd7e 	bl	80010f8 <__aeabi_fcmplt>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d003      	beq.n	800260a <Constant_Current+0x117a>
 8002602:	4b3e      	ldr	r3, [pc, #248]	; (80026fc <Constant_Current+0x126c>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4a49      	ldr	r2, [pc, #292]	; (800272c <Constant_Current+0x129c>)
 8002608:	6013      	str	r3, [r2, #0]
	r38=dNM; if(eNS<dNM) r38=eNS;	//r38=max(dNM,eNS);
 800260a:	4b46      	ldr	r3, [pc, #280]	; (8002724 <Constant_Current+0x1294>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a48      	ldr	r2, [pc, #288]	; (8002730 <Constant_Current+0x12a0>)
 8002610:	6013      	str	r3, [r2, #0]
 8002612:	4b3c      	ldr	r3, [pc, #240]	; (8002704 <Constant_Current+0x1274>)
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	4b43      	ldr	r3, [pc, #268]	; (8002724 <Constant_Current+0x1294>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4619      	mov	r1, r3
 800261c:	4610      	mov	r0, r2
 800261e:	f7fe fd6b 	bl	80010f8 <__aeabi_fcmplt>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d003      	beq.n	8002630 <Constant_Current+0x11a0>
 8002628:	4b36      	ldr	r3, [pc, #216]	; (8002704 <Constant_Current+0x1274>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a40      	ldr	r2, [pc, #256]	; (8002730 <Constant_Current+0x12a0>)
 800262e:	6013      	str	r3, [r2, #0]
	r39=dNM; if(eZ<dNM) r39=eZ;		//r39=max(dNM,eZ);
 8002630:	4b3c      	ldr	r3, [pc, #240]	; (8002724 <Constant_Current+0x1294>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a3f      	ldr	r2, [pc, #252]	; (8002734 <Constant_Current+0x12a4>)
 8002636:	6013      	str	r3, [r2, #0]
 8002638:	4b34      	ldr	r3, [pc, #208]	; (800270c <Constant_Current+0x127c>)
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	4b39      	ldr	r3, [pc, #228]	; (8002724 <Constant_Current+0x1294>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4619      	mov	r1, r3
 8002642:	4610      	mov	r0, r2
 8002644:	f7fe fd58 	bl	80010f8 <__aeabi_fcmplt>
 8002648:	4603      	mov	r3, r0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d003      	beq.n	8002656 <Constant_Current+0x11c6>
 800264e:	4b2f      	ldr	r3, [pc, #188]	; (800270c <Constant_Current+0x127c>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a38      	ldr	r2, [pc, #224]	; (8002734 <Constant_Current+0x12a4>)
 8002654:	6013      	str	r3, [r2, #0]
	r40=dNM; if(ePS<dNM) r40=ePS;	//r40=max(dNM,ePS);
 8002656:	4b33      	ldr	r3, [pc, #204]	; (8002724 <Constant_Current+0x1294>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a37      	ldr	r2, [pc, #220]	; (8002738 <Constant_Current+0x12a8>)
 800265c:	6013      	str	r3, [r2, #0]
 800265e:	4b2d      	ldr	r3, [pc, #180]	; (8002714 <Constant_Current+0x1284>)
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	4b30      	ldr	r3, [pc, #192]	; (8002724 <Constant_Current+0x1294>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4619      	mov	r1, r3
 8002668:	4610      	mov	r0, r2
 800266a:	f7fe fd45 	bl	80010f8 <__aeabi_fcmplt>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d003      	beq.n	800267c <Constant_Current+0x11ec>
 8002674:	4b27      	ldr	r3, [pc, #156]	; (8002714 <Constant_Current+0x1284>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a2f      	ldr	r2, [pc, #188]	; (8002738 <Constant_Current+0x12a8>)
 800267a:	6013      	str	r3, [r2, #0]
	r41=dNM; if(ePM<dNM) r41=ePM;	//r41=max(dNM,ePM);
 800267c:	4b29      	ldr	r3, [pc, #164]	; (8002724 <Constant_Current+0x1294>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a2e      	ldr	r2, [pc, #184]	; (800273c <Constant_Current+0x12ac>)
 8002682:	6013      	str	r3, [r2, #0]
 8002684:	4b25      	ldr	r3, [pc, #148]	; (800271c <Constant_Current+0x128c>)
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	4b26      	ldr	r3, [pc, #152]	; (8002724 <Constant_Current+0x1294>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4619      	mov	r1, r3
 800268e:	4610      	mov	r0, r2
 8002690:	f7fe fd32 	bl	80010f8 <__aeabi_fcmplt>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d003      	beq.n	80026a2 <Constant_Current+0x1212>
 800269a:	4b20      	ldr	r3, [pc, #128]	; (800271c <Constant_Current+0x128c>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a27      	ldr	r2, [pc, #156]	; (800273c <Constant_Current+0x12ac>)
 80026a0:	6013      	str	r3, [r2, #0]
	r42=dNM; if(ePB<dNM) r42=ePB;	//r42=max(dNM,ePB);
 80026a2:	4b20      	ldr	r3, [pc, #128]	; (8002724 <Constant_Current+0x1294>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a26      	ldr	r2, [pc, #152]	; (8002740 <Constant_Current+0x12b0>)
 80026a8:	6013      	str	r3, [r2, #0]
 80026aa:	4b0e      	ldr	r3, [pc, #56]	; (80026e4 <Constant_Current+0x1254>)
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	4b1d      	ldr	r3, [pc, #116]	; (8002724 <Constant_Current+0x1294>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4619      	mov	r1, r3
 80026b4:	4610      	mov	r0, r2
 80026b6:	f7fe fd1f 	bl	80010f8 <__aeabi_fcmplt>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d003      	beq.n	80026c8 <Constant_Current+0x1238>
 80026c0:	4b08      	ldr	r3, [pc, #32]	; (80026e4 <Constant_Current+0x1254>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a1e      	ldr	r2, [pc, #120]	; (8002740 <Constant_Current+0x12b0>)
 80026c6:	6013      	str	r3, [r2, #0]

	r43=dNB; if(eNB<dNB) r43=eNB;	//r43=max(dNB,eNB);
 80026c8:	4b1e      	ldr	r3, [pc, #120]	; (8002744 <Constant_Current+0x12b4>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a1e      	ldr	r2, [pc, #120]	; (8002748 <Constant_Current+0x12b8>)
 80026ce:	6013      	str	r3, [r2, #0]
 80026d0:	4b08      	ldr	r3, [pc, #32]	; (80026f4 <Constant_Current+0x1264>)
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	4b1b      	ldr	r3, [pc, #108]	; (8002744 <Constant_Current+0x12b4>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4619      	mov	r1, r3
 80026da:	4610      	mov	r0, r2
 80026dc:	f7fe fd0c 	bl	80010f8 <__aeabi_fcmplt>
 80026e0:	e034      	b.n	800274c <Constant_Current+0x12bc>
 80026e2:	bf00      	nop
 80026e4:	2000090c 	.word	0x2000090c
 80026e8:	2000067c 	.word	0x2000067c
 80026ec:	200008d4 	.word	0x200008d4
 80026f0:	20000764 	.word	0x20000764
 80026f4:	20000af0 	.word	0x20000af0
 80026f8:	20000aa0 	.word	0x20000aa0
 80026fc:	20000b24 	.word	0x20000b24
 8002700:	200007cc 	.word	0x200007cc
 8002704:	20000774 	.word	0x20000774
 8002708:	200008d8 	.word	0x200008d8
 800270c:	20000b38 	.word	0x20000b38
 8002710:	20000a00 	.word	0x20000a00
 8002714:	20000a08 	.word	0x20000a08
 8002718:	20000a9c 	.word	0x20000a9c
 800271c:	20000a84 	.word	0x20000a84
 8002720:	20000ad4 	.word	0x20000ad4
 8002724:	20000a04 	.word	0x20000a04
 8002728:	20000790 	.word	0x20000790
 800272c:	200008f8 	.word	0x200008f8
 8002730:	20000910 	.word	0x20000910
 8002734:	20000afc 	.word	0x20000afc
 8002738:	20000a60 	.word	0x20000a60
 800273c:	2000077c 	.word	0x2000077c
 8002740:	20000784 	.word	0x20000784
 8002744:	20000798 	.word	0x20000798
 8002748:	20000b04 	.word	0x20000b04
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d003      	beq.n	800275a <Constant_Current+0x12ca>
 8002752:	4b8f      	ldr	r3, [pc, #572]	; (8002990 <Constant_Current+0x1500>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a8f      	ldr	r2, [pc, #572]	; (8002994 <Constant_Current+0x1504>)
 8002758:	6013      	str	r3, [r2, #0]
	r44=dNB; if(eNM<dNB) r44=eNM;	//r44=max(dNB,eNM);
 800275a:	4b8f      	ldr	r3, [pc, #572]	; (8002998 <Constant_Current+0x1508>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a8f      	ldr	r2, [pc, #572]	; (800299c <Constant_Current+0x150c>)
 8002760:	6013      	str	r3, [r2, #0]
 8002762:	4b8f      	ldr	r3, [pc, #572]	; (80029a0 <Constant_Current+0x1510>)
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	4b8c      	ldr	r3, [pc, #560]	; (8002998 <Constant_Current+0x1508>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4619      	mov	r1, r3
 800276c:	4610      	mov	r0, r2
 800276e:	f7fe fcc3 	bl	80010f8 <__aeabi_fcmplt>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d003      	beq.n	8002780 <Constant_Current+0x12f0>
 8002778:	4b89      	ldr	r3, [pc, #548]	; (80029a0 <Constant_Current+0x1510>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a87      	ldr	r2, [pc, #540]	; (800299c <Constant_Current+0x150c>)
 800277e:	6013      	str	r3, [r2, #0]
	r45=dNB; if(eNS<dNB) r45=eNS;	//r45=max(dNB,eNS);
 8002780:	4b85      	ldr	r3, [pc, #532]	; (8002998 <Constant_Current+0x1508>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a87      	ldr	r2, [pc, #540]	; (80029a4 <Constant_Current+0x1514>)
 8002786:	6013      	str	r3, [r2, #0]
 8002788:	4b87      	ldr	r3, [pc, #540]	; (80029a8 <Constant_Current+0x1518>)
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	4b82      	ldr	r3, [pc, #520]	; (8002998 <Constant_Current+0x1508>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4619      	mov	r1, r3
 8002792:	4610      	mov	r0, r2
 8002794:	f7fe fcb0 	bl	80010f8 <__aeabi_fcmplt>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d003      	beq.n	80027a6 <Constant_Current+0x1316>
 800279e:	4b82      	ldr	r3, [pc, #520]	; (80029a8 <Constant_Current+0x1518>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a80      	ldr	r2, [pc, #512]	; (80029a4 <Constant_Current+0x1514>)
 80027a4:	6013      	str	r3, [r2, #0]
	r46=dNB; if(eZ<dNB) r46=eZ;		//r46=max(dNB,eZ);
 80027a6:	4b7c      	ldr	r3, [pc, #496]	; (8002998 <Constant_Current+0x1508>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a80      	ldr	r2, [pc, #512]	; (80029ac <Constant_Current+0x151c>)
 80027ac:	6013      	str	r3, [r2, #0]
 80027ae:	4b80      	ldr	r3, [pc, #512]	; (80029b0 <Constant_Current+0x1520>)
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	4b79      	ldr	r3, [pc, #484]	; (8002998 <Constant_Current+0x1508>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4619      	mov	r1, r3
 80027b8:	4610      	mov	r0, r2
 80027ba:	f7fe fc9d 	bl	80010f8 <__aeabi_fcmplt>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d003      	beq.n	80027cc <Constant_Current+0x133c>
 80027c4:	4b7a      	ldr	r3, [pc, #488]	; (80029b0 <Constant_Current+0x1520>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a78      	ldr	r2, [pc, #480]	; (80029ac <Constant_Current+0x151c>)
 80027ca:	6013      	str	r3, [r2, #0]
	r47=dNB; if(ePS<dNB) r47=ePS;	//r47=max(dNB,ePS);
 80027cc:	4b72      	ldr	r3, [pc, #456]	; (8002998 <Constant_Current+0x1508>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a78      	ldr	r2, [pc, #480]	; (80029b4 <Constant_Current+0x1524>)
 80027d2:	6013      	str	r3, [r2, #0]
 80027d4:	4b78      	ldr	r3, [pc, #480]	; (80029b8 <Constant_Current+0x1528>)
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	4b6f      	ldr	r3, [pc, #444]	; (8002998 <Constant_Current+0x1508>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4619      	mov	r1, r3
 80027de:	4610      	mov	r0, r2
 80027e0:	f7fe fc8a 	bl	80010f8 <__aeabi_fcmplt>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d003      	beq.n	80027f2 <Constant_Current+0x1362>
 80027ea:	4b73      	ldr	r3, [pc, #460]	; (80029b8 <Constant_Current+0x1528>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a71      	ldr	r2, [pc, #452]	; (80029b4 <Constant_Current+0x1524>)
 80027f0:	6013      	str	r3, [r2, #0]
	r48=dNB; if(ePM<dNB) r48=ePM;	//r48=max(dNB,ePM);
 80027f2:	4b69      	ldr	r3, [pc, #420]	; (8002998 <Constant_Current+0x1508>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a71      	ldr	r2, [pc, #452]	; (80029bc <Constant_Current+0x152c>)
 80027f8:	6013      	str	r3, [r2, #0]
 80027fa:	4b71      	ldr	r3, [pc, #452]	; (80029c0 <Constant_Current+0x1530>)
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	4b66      	ldr	r3, [pc, #408]	; (8002998 <Constant_Current+0x1508>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4619      	mov	r1, r3
 8002804:	4610      	mov	r0, r2
 8002806:	f7fe fc77 	bl	80010f8 <__aeabi_fcmplt>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d003      	beq.n	8002818 <Constant_Current+0x1388>
 8002810:	4b6b      	ldr	r3, [pc, #428]	; (80029c0 <Constant_Current+0x1530>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a69      	ldr	r2, [pc, #420]	; (80029bc <Constant_Current+0x152c>)
 8002816:	6013      	str	r3, [r2, #0]
	r49=dNB; if(ePB<dNB) r49=ePB;	//r49=max(dNB,ePB);
 8002818:	4b5f      	ldr	r3, [pc, #380]	; (8002998 <Constant_Current+0x1508>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a69      	ldr	r2, [pc, #420]	; (80029c4 <Constant_Current+0x1534>)
 800281e:	6013      	str	r3, [r2, #0]
 8002820:	4b69      	ldr	r3, [pc, #420]	; (80029c8 <Constant_Current+0x1538>)
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	4b5c      	ldr	r3, [pc, #368]	; (8002998 <Constant_Current+0x1508>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4619      	mov	r1, r3
 800282a:	4610      	mov	r0, r2
 800282c:	f7fe fc64 	bl	80010f8 <__aeabi_fcmplt>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d003      	beq.n	800283e <Constant_Current+0x13ae>
 8002836:	4b64      	ldr	r3, [pc, #400]	; (80029c8 <Constant_Current+0x1538>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a62      	ldr	r2, [pc, #392]	; (80029c4 <Constant_Current+0x1534>)
 800283c:	6013      	str	r3, [r2, #0]

	///////////////////////////////DEFUZZIFIKASI///////////////////////////////////

	A=(r1*outZ)+(r2*outPS)+(r3*outPM)+(r4*outPB)+(r5*outPH)+(r6*outPH)+(r7*outPH);
 800283e:	4b63      	ldr	r3, [pc, #396]	; (80029cc <Constant_Current+0x153c>)
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	4b63      	ldr	r3, [pc, #396]	; (80029d0 <Constant_Current+0x1540>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4619      	mov	r1, r3
 8002848:	4610      	mov	r0, r2
 800284a:	f7fe fab7 	bl	8000dbc <__aeabi_fmul>
 800284e:	4603      	mov	r3, r0
 8002850:	461c      	mov	r4, r3
 8002852:	4b60      	ldr	r3, [pc, #384]	; (80029d4 <Constant_Current+0x1544>)
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	4b60      	ldr	r3, [pc, #384]	; (80029d8 <Constant_Current+0x1548>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4619      	mov	r1, r3
 800285c:	4610      	mov	r0, r2
 800285e:	f7fe faad 	bl	8000dbc <__aeabi_fmul>
 8002862:	4603      	mov	r3, r0
 8002864:	4619      	mov	r1, r3
 8002866:	4620      	mov	r0, r4
 8002868:	f7fe f9a0 	bl	8000bac <__addsf3>
 800286c:	4603      	mov	r3, r0
 800286e:	461c      	mov	r4, r3
 8002870:	4b5a      	ldr	r3, [pc, #360]	; (80029dc <Constant_Current+0x154c>)
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	4b5a      	ldr	r3, [pc, #360]	; (80029e0 <Constant_Current+0x1550>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4619      	mov	r1, r3
 800287a:	4610      	mov	r0, r2
 800287c:	f7fe fa9e 	bl	8000dbc <__aeabi_fmul>
 8002880:	4603      	mov	r3, r0
 8002882:	4619      	mov	r1, r3
 8002884:	4620      	mov	r0, r4
 8002886:	f7fe f991 	bl	8000bac <__addsf3>
 800288a:	4603      	mov	r3, r0
 800288c:	461c      	mov	r4, r3
 800288e:	4b55      	ldr	r3, [pc, #340]	; (80029e4 <Constant_Current+0x1554>)
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	4b55      	ldr	r3, [pc, #340]	; (80029e8 <Constant_Current+0x1558>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4619      	mov	r1, r3
 8002898:	4610      	mov	r0, r2
 800289a:	f7fe fa8f 	bl	8000dbc <__aeabi_fmul>
 800289e:	4603      	mov	r3, r0
 80028a0:	4619      	mov	r1, r3
 80028a2:	4620      	mov	r0, r4
 80028a4:	f7fe f982 	bl	8000bac <__addsf3>
 80028a8:	4603      	mov	r3, r0
 80028aa:	461c      	mov	r4, r3
 80028ac:	4b4f      	ldr	r3, [pc, #316]	; (80029ec <Constant_Current+0x155c>)
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	4b4f      	ldr	r3, [pc, #316]	; (80029f0 <Constant_Current+0x1560>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4619      	mov	r1, r3
 80028b6:	4610      	mov	r0, r2
 80028b8:	f7fe fa80 	bl	8000dbc <__aeabi_fmul>
 80028bc:	4603      	mov	r3, r0
 80028be:	4619      	mov	r1, r3
 80028c0:	4620      	mov	r0, r4
 80028c2:	f7fe f973 	bl	8000bac <__addsf3>
 80028c6:	4603      	mov	r3, r0
 80028c8:	461c      	mov	r4, r3
 80028ca:	4b4a      	ldr	r3, [pc, #296]	; (80029f4 <Constant_Current+0x1564>)
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	4b48      	ldr	r3, [pc, #288]	; (80029f0 <Constant_Current+0x1560>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4619      	mov	r1, r3
 80028d4:	4610      	mov	r0, r2
 80028d6:	f7fe fa71 	bl	8000dbc <__aeabi_fmul>
 80028da:	4603      	mov	r3, r0
 80028dc:	4619      	mov	r1, r3
 80028de:	4620      	mov	r0, r4
 80028e0:	f7fe f964 	bl	8000bac <__addsf3>
 80028e4:	4603      	mov	r3, r0
 80028e6:	461c      	mov	r4, r3
 80028e8:	4b43      	ldr	r3, [pc, #268]	; (80029f8 <Constant_Current+0x1568>)
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	4b40      	ldr	r3, [pc, #256]	; (80029f0 <Constant_Current+0x1560>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4619      	mov	r1, r3
 80028f2:	4610      	mov	r0, r2
 80028f4:	f7fe fa62 	bl	8000dbc <__aeabi_fmul>
 80028f8:	4603      	mov	r3, r0
 80028fa:	4619      	mov	r1, r3
 80028fc:	4620      	mov	r0, r4
 80028fe:	f7fe f955 	bl	8000bac <__addsf3>
 8002902:	4603      	mov	r3, r0
 8002904:	461a      	mov	r2, r3
 8002906:	4b3d      	ldr	r3, [pc, #244]	; (80029fc <Constant_Current+0x156c>)
 8002908:	601a      	str	r2, [r3, #0]
	B=(r8*outNS)+(r9*outZ)+(r10*outPS)+(r11*outPM)+(r12*outPB)+(r13*outPH)+(r14*outPH);
 800290a:	4b3d      	ldr	r3, [pc, #244]	; (8002a00 <Constant_Current+0x1570>)
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	4b3d      	ldr	r3, [pc, #244]	; (8002a04 <Constant_Current+0x1574>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4619      	mov	r1, r3
 8002914:	4610      	mov	r0, r2
 8002916:	f7fe fa51 	bl	8000dbc <__aeabi_fmul>
 800291a:	4603      	mov	r3, r0
 800291c:	461c      	mov	r4, r3
 800291e:	4b3a      	ldr	r3, [pc, #232]	; (8002a08 <Constant_Current+0x1578>)
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	4b2b      	ldr	r3, [pc, #172]	; (80029d0 <Constant_Current+0x1540>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4619      	mov	r1, r3
 8002928:	4610      	mov	r0, r2
 800292a:	f7fe fa47 	bl	8000dbc <__aeabi_fmul>
 800292e:	4603      	mov	r3, r0
 8002930:	4619      	mov	r1, r3
 8002932:	4620      	mov	r0, r4
 8002934:	f7fe f93a 	bl	8000bac <__addsf3>
 8002938:	4603      	mov	r3, r0
 800293a:	461c      	mov	r4, r3
 800293c:	4b33      	ldr	r3, [pc, #204]	; (8002a0c <Constant_Current+0x157c>)
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	4b25      	ldr	r3, [pc, #148]	; (80029d8 <Constant_Current+0x1548>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4619      	mov	r1, r3
 8002946:	4610      	mov	r0, r2
 8002948:	f7fe fa38 	bl	8000dbc <__aeabi_fmul>
 800294c:	4603      	mov	r3, r0
 800294e:	4619      	mov	r1, r3
 8002950:	4620      	mov	r0, r4
 8002952:	f7fe f92b 	bl	8000bac <__addsf3>
 8002956:	4603      	mov	r3, r0
 8002958:	461c      	mov	r4, r3
 800295a:	4b2d      	ldr	r3, [pc, #180]	; (8002a10 <Constant_Current+0x1580>)
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	4b20      	ldr	r3, [pc, #128]	; (80029e0 <Constant_Current+0x1550>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4619      	mov	r1, r3
 8002964:	4610      	mov	r0, r2
 8002966:	f7fe fa29 	bl	8000dbc <__aeabi_fmul>
 800296a:	4603      	mov	r3, r0
 800296c:	4619      	mov	r1, r3
 800296e:	4620      	mov	r0, r4
 8002970:	f7fe f91c 	bl	8000bac <__addsf3>
 8002974:	4603      	mov	r3, r0
 8002976:	461c      	mov	r4, r3
 8002978:	4b26      	ldr	r3, [pc, #152]	; (8002a14 <Constant_Current+0x1584>)
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	4b1a      	ldr	r3, [pc, #104]	; (80029e8 <Constant_Current+0x1558>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4619      	mov	r1, r3
 8002982:	4610      	mov	r0, r2
 8002984:	f7fe fa1a 	bl	8000dbc <__aeabi_fmul>
 8002988:	4603      	mov	r3, r0
 800298a:	4619      	mov	r1, r3
 800298c:	4620      	mov	r0, r4
 800298e:	e043      	b.n	8002a18 <Constant_Current+0x1588>
 8002990:	20000af0 	.word	0x20000af0
 8002994:	20000b04 	.word	0x20000b04
 8002998:	20000798 	.word	0x20000798
 800299c:	200008e0 	.word	0x200008e0
 80029a0:	20000b24 	.word	0x20000b24
 80029a4:	200008d0 	.word	0x200008d0
 80029a8:	20000774 	.word	0x20000774
 80029ac:	200007b0 	.word	0x200007b0
 80029b0:	20000b38 	.word	0x20000b38
 80029b4:	20000af8 	.word	0x20000af8
 80029b8:	20000a08 	.word	0x20000a08
 80029bc:	20000a6c 	.word	0x20000a6c
 80029c0:	20000a84 	.word	0x20000a84
 80029c4:	200009fc 	.word	0x200009fc
 80029c8:	2000090c 	.word	0x2000090c
 80029cc:	20000b3c 	.word	0x20000b3c
 80029d0:	20000254 	.word	0x20000254
 80029d4:	20000ab8 	.word	0x20000ab8
 80029d8:	20000010 	.word	0x20000010
 80029dc:	2000078c 	.word	0x2000078c
 80029e0:	20000014 	.word	0x20000014
 80029e4:	200007e0 	.word	0x200007e0
 80029e8:	20000018 	.word	0x20000018
 80029ec:	20000b2c 	.word	0x20000b2c
 80029f0:	2000001c 	.word	0x2000001c
 80029f4:	200007d4 	.word	0x200007d4
 80029f8:	20000a68 	.word	0x20000a68
 80029fc:	200007a8 	.word	0x200007a8
 8002a00:	2000091c 	.word	0x2000091c
 8002a04:	2000000c 	.word	0x2000000c
 8002a08:	200007ac 	.word	0x200007ac
 8002a0c:	20000900 	.word	0x20000900
 8002a10:	20000ab4 	.word	0x20000ab4
 8002a14:	20000b0c 	.word	0x20000b0c
 8002a18:	f7fe f8c8 	bl	8000bac <__addsf3>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	461c      	mov	r4, r3
 8002a20:	4b91      	ldr	r3, [pc, #580]	; (8002c68 <Constant_Current+0x17d8>)
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	4b91      	ldr	r3, [pc, #580]	; (8002c6c <Constant_Current+0x17dc>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4619      	mov	r1, r3
 8002a2a:	4610      	mov	r0, r2
 8002a2c:	f7fe f9c6 	bl	8000dbc <__aeabi_fmul>
 8002a30:	4603      	mov	r3, r0
 8002a32:	4619      	mov	r1, r3
 8002a34:	4620      	mov	r0, r4
 8002a36:	f7fe f8b9 	bl	8000bac <__addsf3>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	461c      	mov	r4, r3
 8002a3e:	4b8c      	ldr	r3, [pc, #560]	; (8002c70 <Constant_Current+0x17e0>)
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	4b8a      	ldr	r3, [pc, #552]	; (8002c6c <Constant_Current+0x17dc>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4619      	mov	r1, r3
 8002a48:	4610      	mov	r0, r2
 8002a4a:	f7fe f9b7 	bl	8000dbc <__aeabi_fmul>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	4619      	mov	r1, r3
 8002a52:	4620      	mov	r0, r4
 8002a54:	f7fe f8aa 	bl	8000bac <__addsf3>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	4b85      	ldr	r3, [pc, #532]	; (8002c74 <Constant_Current+0x17e4>)
 8002a5e:	601a      	str	r2, [r3, #0]
	C=(r15*outNM)+(r16*outNS)+(r17*outZ)+(r18*outPS)+(r19*outPM)+(r20*outPB)+(r21*outPH);
 8002a60:	4b85      	ldr	r3, [pc, #532]	; (8002c78 <Constant_Current+0x17e8>)
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	4b85      	ldr	r3, [pc, #532]	; (8002c7c <Constant_Current+0x17ec>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4619      	mov	r1, r3
 8002a6a:	4610      	mov	r0, r2
 8002a6c:	f7fe f9a6 	bl	8000dbc <__aeabi_fmul>
 8002a70:	4603      	mov	r3, r0
 8002a72:	461c      	mov	r4, r3
 8002a74:	4b82      	ldr	r3, [pc, #520]	; (8002c80 <Constant_Current+0x17f0>)
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	4b82      	ldr	r3, [pc, #520]	; (8002c84 <Constant_Current+0x17f4>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	4610      	mov	r0, r2
 8002a80:	f7fe f99c 	bl	8000dbc <__aeabi_fmul>
 8002a84:	4603      	mov	r3, r0
 8002a86:	4619      	mov	r1, r3
 8002a88:	4620      	mov	r0, r4
 8002a8a:	f7fe f88f 	bl	8000bac <__addsf3>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	461c      	mov	r4, r3
 8002a92:	4b7d      	ldr	r3, [pc, #500]	; (8002c88 <Constant_Current+0x17f8>)
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	4b7d      	ldr	r3, [pc, #500]	; (8002c8c <Constant_Current+0x17fc>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	4610      	mov	r0, r2
 8002a9e:	f7fe f98d 	bl	8000dbc <__aeabi_fmul>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	4620      	mov	r0, r4
 8002aa8:	f7fe f880 	bl	8000bac <__addsf3>
 8002aac:	4603      	mov	r3, r0
 8002aae:	461c      	mov	r4, r3
 8002ab0:	4b77      	ldr	r3, [pc, #476]	; (8002c90 <Constant_Current+0x1800>)
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	4b77      	ldr	r3, [pc, #476]	; (8002c94 <Constant_Current+0x1804>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4619      	mov	r1, r3
 8002aba:	4610      	mov	r0, r2
 8002abc:	f7fe f97e 	bl	8000dbc <__aeabi_fmul>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	4620      	mov	r0, r4
 8002ac6:	f7fe f871 	bl	8000bac <__addsf3>
 8002aca:	4603      	mov	r3, r0
 8002acc:	461c      	mov	r4, r3
 8002ace:	4b72      	ldr	r3, [pc, #456]	; (8002c98 <Constant_Current+0x1808>)
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	4b72      	ldr	r3, [pc, #456]	; (8002c9c <Constant_Current+0x180c>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	4610      	mov	r0, r2
 8002ada:	f7fe f96f 	bl	8000dbc <__aeabi_fmul>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	4620      	mov	r0, r4
 8002ae4:	f7fe f862 	bl	8000bac <__addsf3>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	461c      	mov	r4, r3
 8002aec:	4b6c      	ldr	r3, [pc, #432]	; (8002ca0 <Constant_Current+0x1810>)
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	4b6c      	ldr	r3, [pc, #432]	; (8002ca4 <Constant_Current+0x1814>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4619      	mov	r1, r3
 8002af6:	4610      	mov	r0, r2
 8002af8:	f7fe f960 	bl	8000dbc <__aeabi_fmul>
 8002afc:	4603      	mov	r3, r0
 8002afe:	4619      	mov	r1, r3
 8002b00:	4620      	mov	r0, r4
 8002b02:	f7fe f853 	bl	8000bac <__addsf3>
 8002b06:	4603      	mov	r3, r0
 8002b08:	461c      	mov	r4, r3
 8002b0a:	4b67      	ldr	r3, [pc, #412]	; (8002ca8 <Constant_Current+0x1818>)
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	4b57      	ldr	r3, [pc, #348]	; (8002c6c <Constant_Current+0x17dc>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4619      	mov	r1, r3
 8002b14:	4610      	mov	r0, r2
 8002b16:	f7fe f951 	bl	8000dbc <__aeabi_fmul>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	4620      	mov	r0, r4
 8002b20:	f7fe f844 	bl	8000bac <__addsf3>
 8002b24:	4603      	mov	r3, r0
 8002b26:	461a      	mov	r2, r3
 8002b28:	4b60      	ldr	r3, [pc, #384]	; (8002cac <Constant_Current+0x181c>)
 8002b2a:	601a      	str	r2, [r3, #0]
	D=(r22*outNB)+(r23*outNM)+(r24*outNS)+(r25*outZ)+(r26*outPS)+(r27*outPM)+(r28*outPB);
 8002b2c:	4b60      	ldr	r3, [pc, #384]	; (8002cb0 <Constant_Current+0x1820>)
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	4b60      	ldr	r3, [pc, #384]	; (8002cb4 <Constant_Current+0x1824>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4619      	mov	r1, r3
 8002b36:	4610      	mov	r0, r2
 8002b38:	f7fe f940 	bl	8000dbc <__aeabi_fmul>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	461c      	mov	r4, r3
 8002b40:	4b5d      	ldr	r3, [pc, #372]	; (8002cb8 <Constant_Current+0x1828>)
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	4b4d      	ldr	r3, [pc, #308]	; (8002c7c <Constant_Current+0x17ec>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4619      	mov	r1, r3
 8002b4a:	4610      	mov	r0, r2
 8002b4c:	f7fe f936 	bl	8000dbc <__aeabi_fmul>
 8002b50:	4603      	mov	r3, r0
 8002b52:	4619      	mov	r1, r3
 8002b54:	4620      	mov	r0, r4
 8002b56:	f7fe f829 	bl	8000bac <__addsf3>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	461c      	mov	r4, r3
 8002b5e:	4b57      	ldr	r3, [pc, #348]	; (8002cbc <Constant_Current+0x182c>)
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	4b48      	ldr	r3, [pc, #288]	; (8002c84 <Constant_Current+0x17f4>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4619      	mov	r1, r3
 8002b68:	4610      	mov	r0, r2
 8002b6a:	f7fe f927 	bl	8000dbc <__aeabi_fmul>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	4619      	mov	r1, r3
 8002b72:	4620      	mov	r0, r4
 8002b74:	f7fe f81a 	bl	8000bac <__addsf3>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	461c      	mov	r4, r3
 8002b7c:	4b50      	ldr	r3, [pc, #320]	; (8002cc0 <Constant_Current+0x1830>)
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	4b42      	ldr	r3, [pc, #264]	; (8002c8c <Constant_Current+0x17fc>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4619      	mov	r1, r3
 8002b86:	4610      	mov	r0, r2
 8002b88:	f7fe f918 	bl	8000dbc <__aeabi_fmul>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	4619      	mov	r1, r3
 8002b90:	4620      	mov	r0, r4
 8002b92:	f7fe f80b 	bl	8000bac <__addsf3>
 8002b96:	4603      	mov	r3, r0
 8002b98:	461c      	mov	r4, r3
 8002b9a:	4b4a      	ldr	r3, [pc, #296]	; (8002cc4 <Constant_Current+0x1834>)
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	4b3d      	ldr	r3, [pc, #244]	; (8002c94 <Constant_Current+0x1804>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	4610      	mov	r0, r2
 8002ba6:	f7fe f909 	bl	8000dbc <__aeabi_fmul>
 8002baa:	4603      	mov	r3, r0
 8002bac:	4619      	mov	r1, r3
 8002bae:	4620      	mov	r0, r4
 8002bb0:	f7fd fffc 	bl	8000bac <__addsf3>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	461c      	mov	r4, r3
 8002bb8:	4b43      	ldr	r3, [pc, #268]	; (8002cc8 <Constant_Current+0x1838>)
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	4b37      	ldr	r3, [pc, #220]	; (8002c9c <Constant_Current+0x180c>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	4610      	mov	r0, r2
 8002bc4:	f7fe f8fa 	bl	8000dbc <__aeabi_fmul>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	4619      	mov	r1, r3
 8002bcc:	4620      	mov	r0, r4
 8002bce:	f7fd ffed 	bl	8000bac <__addsf3>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	461c      	mov	r4, r3
 8002bd6:	4b3d      	ldr	r3, [pc, #244]	; (8002ccc <Constant_Current+0x183c>)
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	4b32      	ldr	r3, [pc, #200]	; (8002ca4 <Constant_Current+0x1814>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4619      	mov	r1, r3
 8002be0:	4610      	mov	r0, r2
 8002be2:	f7fe f8eb 	bl	8000dbc <__aeabi_fmul>
 8002be6:	4603      	mov	r3, r0
 8002be8:	4619      	mov	r1, r3
 8002bea:	4620      	mov	r0, r4
 8002bec:	f7fd ffde 	bl	8000bac <__addsf3>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	461a      	mov	r2, r3
 8002bf4:	4b36      	ldr	r3, [pc, #216]	; (8002cd0 <Constant_Current+0x1840>)
 8002bf6:	601a      	str	r2, [r3, #0]
	E=(r29*outNH)+(r30*outNB)+(r31*outNM)+(r32*outNS)+(r33*outZ)+(r34*outPS)+(r35*outPM);
 8002bf8:	4b36      	ldr	r3, [pc, #216]	; (8002cd4 <Constant_Current+0x1844>)
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	4b36      	ldr	r3, [pc, #216]	; (8002cd8 <Constant_Current+0x1848>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4619      	mov	r1, r3
 8002c02:	4610      	mov	r0, r2
 8002c04:	f7fe f8da 	bl	8000dbc <__aeabi_fmul>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	461c      	mov	r4, r3
 8002c0c:	4b33      	ldr	r3, [pc, #204]	; (8002cdc <Constant_Current+0x184c>)
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	4b28      	ldr	r3, [pc, #160]	; (8002cb4 <Constant_Current+0x1824>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4619      	mov	r1, r3
 8002c16:	4610      	mov	r0, r2
 8002c18:	f7fe f8d0 	bl	8000dbc <__aeabi_fmul>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	4619      	mov	r1, r3
 8002c20:	4620      	mov	r0, r4
 8002c22:	f7fd ffc3 	bl	8000bac <__addsf3>
 8002c26:	4603      	mov	r3, r0
 8002c28:	461c      	mov	r4, r3
 8002c2a:	4b2d      	ldr	r3, [pc, #180]	; (8002ce0 <Constant_Current+0x1850>)
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	4b13      	ldr	r3, [pc, #76]	; (8002c7c <Constant_Current+0x17ec>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4619      	mov	r1, r3
 8002c34:	4610      	mov	r0, r2
 8002c36:	f7fe f8c1 	bl	8000dbc <__aeabi_fmul>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	4620      	mov	r0, r4
 8002c40:	f7fd ffb4 	bl	8000bac <__addsf3>
 8002c44:	4603      	mov	r3, r0
 8002c46:	461c      	mov	r4, r3
 8002c48:	4b26      	ldr	r3, [pc, #152]	; (8002ce4 <Constant_Current+0x1854>)
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	4b0d      	ldr	r3, [pc, #52]	; (8002c84 <Constant_Current+0x17f4>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4619      	mov	r1, r3
 8002c52:	4610      	mov	r0, r2
 8002c54:	f7fe f8b2 	bl	8000dbc <__aeabi_fmul>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	4620      	mov	r0, r4
 8002c5e:	f7fd ffa5 	bl	8000bac <__addsf3>
 8002c62:	4603      	mov	r3, r0
 8002c64:	e040      	b.n	8002ce8 <Constant_Current+0x1858>
 8002c66:	bf00      	nop
 8002c68:	20000b40 	.word	0x20000b40
 8002c6c:	2000001c 	.word	0x2000001c
 8002c70:	20000678 	.word	0x20000678
 8002c74:	200008dc 	.word	0x200008dc
 8002c78:	20000b10 	.word	0x20000b10
 8002c7c:	20000008 	.word	0x20000008
 8002c80:	20000a80 	.word	0x20000a80
 8002c84:	2000000c 	.word	0x2000000c
 8002c88:	200007c4 	.word	0x200007c4
 8002c8c:	20000254 	.word	0x20000254
 8002c90:	20000a0c 	.word	0x20000a0c
 8002c94:	20000010 	.word	0x20000010
 8002c98:	20000b08 	.word	0x20000b08
 8002c9c:	20000014 	.word	0x20000014
 8002ca0:	20000914 	.word	0x20000914
 8002ca4:	20000018 	.word	0x20000018
 8002ca8:	200007dc 	.word	0x200007dc
 8002cac:	200008fc 	.word	0x200008fc
 8002cb0:	20000ad8 	.word	0x20000ad8
 8002cb4:	20000004 	.word	0x20000004
 8002cb8:	20000b20 	.word	0x20000b20
 8002cbc:	20000b34 	.word	0x20000b34
 8002cc0:	20000770 	.word	0x20000770
 8002cc4:	200007b8 	.word	0x200007b8
 8002cc8:	2000092c 	.word	0x2000092c
 8002ccc:	2000067c 	.word	0x2000067c
 8002cd0:	20000674 	.word	0x20000674
 8002cd4:	20000764 	.word	0x20000764
 8002cd8:	20000000 	.word	0x20000000
 8002cdc:	20000aa0 	.word	0x20000aa0
 8002ce0:	200007cc 	.word	0x200007cc
 8002ce4:	200008d8 	.word	0x200008d8
 8002ce8:	461c      	mov	r4, r3
 8002cea:	4b91      	ldr	r3, [pc, #580]	; (8002f30 <Constant_Current+0x1aa0>)
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	4b91      	ldr	r3, [pc, #580]	; (8002f34 <Constant_Current+0x1aa4>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	4610      	mov	r0, r2
 8002cf6:	f7fe f861 	bl	8000dbc <__aeabi_fmul>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	4620      	mov	r0, r4
 8002d00:	f7fd ff54 	bl	8000bac <__addsf3>
 8002d04:	4603      	mov	r3, r0
 8002d06:	461c      	mov	r4, r3
 8002d08:	4b8b      	ldr	r3, [pc, #556]	; (8002f38 <Constant_Current+0x1aa8>)
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	4b8b      	ldr	r3, [pc, #556]	; (8002f3c <Constant_Current+0x1aac>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4619      	mov	r1, r3
 8002d12:	4610      	mov	r0, r2
 8002d14:	f7fe f852 	bl	8000dbc <__aeabi_fmul>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	4620      	mov	r0, r4
 8002d1e:	f7fd ff45 	bl	8000bac <__addsf3>
 8002d22:	4603      	mov	r3, r0
 8002d24:	461c      	mov	r4, r3
 8002d26:	4b86      	ldr	r3, [pc, #536]	; (8002f40 <Constant_Current+0x1ab0>)
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	4b86      	ldr	r3, [pc, #536]	; (8002f44 <Constant_Current+0x1ab4>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4619      	mov	r1, r3
 8002d30:	4610      	mov	r0, r2
 8002d32:	f7fe f843 	bl	8000dbc <__aeabi_fmul>
 8002d36:	4603      	mov	r3, r0
 8002d38:	4619      	mov	r1, r3
 8002d3a:	4620      	mov	r0, r4
 8002d3c:	f7fd ff36 	bl	8000bac <__addsf3>
 8002d40:	4603      	mov	r3, r0
 8002d42:	461a      	mov	r2, r3
 8002d44:	4b80      	ldr	r3, [pc, #512]	; (8002f48 <Constant_Current+0x1ab8>)
 8002d46:	601a      	str	r2, [r3, #0]
	F=(r36*outNH)+(r37*outNH)+(r38*outNB)+(r39*outNM)+(r40*outNS)+(r41*outZ)+(r42*outPS);
 8002d48:	4b80      	ldr	r3, [pc, #512]	; (8002f4c <Constant_Current+0x1abc>)
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	4b80      	ldr	r3, [pc, #512]	; (8002f50 <Constant_Current+0x1ac0>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4619      	mov	r1, r3
 8002d52:	4610      	mov	r0, r2
 8002d54:	f7fe f832 	bl	8000dbc <__aeabi_fmul>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	461c      	mov	r4, r3
 8002d5c:	4b7d      	ldr	r3, [pc, #500]	; (8002f54 <Constant_Current+0x1ac4>)
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	4b7b      	ldr	r3, [pc, #492]	; (8002f50 <Constant_Current+0x1ac0>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4619      	mov	r1, r3
 8002d66:	4610      	mov	r0, r2
 8002d68:	f7fe f828 	bl	8000dbc <__aeabi_fmul>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	4619      	mov	r1, r3
 8002d70:	4620      	mov	r0, r4
 8002d72:	f7fd ff1b 	bl	8000bac <__addsf3>
 8002d76:	4603      	mov	r3, r0
 8002d78:	461c      	mov	r4, r3
 8002d7a:	4b77      	ldr	r3, [pc, #476]	; (8002f58 <Constant_Current+0x1ac8>)
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	4b77      	ldr	r3, [pc, #476]	; (8002f5c <Constant_Current+0x1acc>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4619      	mov	r1, r3
 8002d84:	4610      	mov	r0, r2
 8002d86:	f7fe f819 	bl	8000dbc <__aeabi_fmul>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	4620      	mov	r0, r4
 8002d90:	f7fd ff0c 	bl	8000bac <__addsf3>
 8002d94:	4603      	mov	r3, r0
 8002d96:	461c      	mov	r4, r3
 8002d98:	4b71      	ldr	r3, [pc, #452]	; (8002f60 <Constant_Current+0x1ad0>)
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	4b71      	ldr	r3, [pc, #452]	; (8002f64 <Constant_Current+0x1ad4>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4619      	mov	r1, r3
 8002da2:	4610      	mov	r0, r2
 8002da4:	f7fe f80a 	bl	8000dbc <__aeabi_fmul>
 8002da8:	4603      	mov	r3, r0
 8002daa:	4619      	mov	r1, r3
 8002dac:	4620      	mov	r0, r4
 8002dae:	f7fd fefd 	bl	8000bac <__addsf3>
 8002db2:	4603      	mov	r3, r0
 8002db4:	461c      	mov	r4, r3
 8002db6:	4b6c      	ldr	r3, [pc, #432]	; (8002f68 <Constant_Current+0x1ad8>)
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	4b6c      	ldr	r3, [pc, #432]	; (8002f6c <Constant_Current+0x1adc>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	4610      	mov	r0, r2
 8002dc2:	f7fd fffb 	bl	8000dbc <__aeabi_fmul>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	4619      	mov	r1, r3
 8002dca:	4620      	mov	r0, r4
 8002dcc:	f7fd feee 	bl	8000bac <__addsf3>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	461c      	mov	r4, r3
 8002dd4:	4b66      	ldr	r3, [pc, #408]	; (8002f70 <Constant_Current+0x1ae0>)
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	4b56      	ldr	r3, [pc, #344]	; (8002f34 <Constant_Current+0x1aa4>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4619      	mov	r1, r3
 8002dde:	4610      	mov	r0, r2
 8002de0:	f7fd ffec 	bl	8000dbc <__aeabi_fmul>
 8002de4:	4603      	mov	r3, r0
 8002de6:	4619      	mov	r1, r3
 8002de8:	4620      	mov	r0, r4
 8002dea:	f7fd fedf 	bl	8000bac <__addsf3>
 8002dee:	4603      	mov	r3, r0
 8002df0:	461c      	mov	r4, r3
 8002df2:	4b60      	ldr	r3, [pc, #384]	; (8002f74 <Constant_Current+0x1ae4>)
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	4b51      	ldr	r3, [pc, #324]	; (8002f3c <Constant_Current+0x1aac>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	4610      	mov	r0, r2
 8002dfe:	f7fd ffdd 	bl	8000dbc <__aeabi_fmul>
 8002e02:	4603      	mov	r3, r0
 8002e04:	4619      	mov	r1, r3
 8002e06:	4620      	mov	r0, r4
 8002e08:	f7fd fed0 	bl	8000bac <__addsf3>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	461a      	mov	r2, r3
 8002e10:	4b59      	ldr	r3, [pc, #356]	; (8002f78 <Constant_Current+0x1ae8>)
 8002e12:	601a      	str	r2, [r3, #0]
	G=(r43*outNH)+(r44*outNH)+(r45*outNH)+(r46*outNB)+(r47*outNM)+(r48*outNS)+(r49*outZ);
 8002e14:	4b59      	ldr	r3, [pc, #356]	; (8002f7c <Constant_Current+0x1aec>)
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	4b4d      	ldr	r3, [pc, #308]	; (8002f50 <Constant_Current+0x1ac0>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	4610      	mov	r0, r2
 8002e20:	f7fd ffcc 	bl	8000dbc <__aeabi_fmul>
 8002e24:	4603      	mov	r3, r0
 8002e26:	461c      	mov	r4, r3
 8002e28:	4b55      	ldr	r3, [pc, #340]	; (8002f80 <Constant_Current+0x1af0>)
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	4b48      	ldr	r3, [pc, #288]	; (8002f50 <Constant_Current+0x1ac0>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4619      	mov	r1, r3
 8002e32:	4610      	mov	r0, r2
 8002e34:	f7fd ffc2 	bl	8000dbc <__aeabi_fmul>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	4620      	mov	r0, r4
 8002e3e:	f7fd feb5 	bl	8000bac <__addsf3>
 8002e42:	4603      	mov	r3, r0
 8002e44:	461c      	mov	r4, r3
 8002e46:	4b4f      	ldr	r3, [pc, #316]	; (8002f84 <Constant_Current+0x1af4>)
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	4b41      	ldr	r3, [pc, #260]	; (8002f50 <Constant_Current+0x1ac0>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4619      	mov	r1, r3
 8002e50:	4610      	mov	r0, r2
 8002e52:	f7fd ffb3 	bl	8000dbc <__aeabi_fmul>
 8002e56:	4603      	mov	r3, r0
 8002e58:	4619      	mov	r1, r3
 8002e5a:	4620      	mov	r0, r4
 8002e5c:	f7fd fea6 	bl	8000bac <__addsf3>
 8002e60:	4603      	mov	r3, r0
 8002e62:	461c      	mov	r4, r3
 8002e64:	4b48      	ldr	r3, [pc, #288]	; (8002f88 <Constant_Current+0x1af8>)
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	4b3c      	ldr	r3, [pc, #240]	; (8002f5c <Constant_Current+0x1acc>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	4610      	mov	r0, r2
 8002e70:	f7fd ffa4 	bl	8000dbc <__aeabi_fmul>
 8002e74:	4603      	mov	r3, r0
 8002e76:	4619      	mov	r1, r3
 8002e78:	4620      	mov	r0, r4
 8002e7a:	f7fd fe97 	bl	8000bac <__addsf3>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	461c      	mov	r4, r3
 8002e82:	4b42      	ldr	r3, [pc, #264]	; (8002f8c <Constant_Current+0x1afc>)
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	4b37      	ldr	r3, [pc, #220]	; (8002f64 <Constant_Current+0x1ad4>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	4610      	mov	r0, r2
 8002e8e:	f7fd ff95 	bl	8000dbc <__aeabi_fmul>
 8002e92:	4603      	mov	r3, r0
 8002e94:	4619      	mov	r1, r3
 8002e96:	4620      	mov	r0, r4
 8002e98:	f7fd fe88 	bl	8000bac <__addsf3>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	461c      	mov	r4, r3
 8002ea0:	4b3b      	ldr	r3, [pc, #236]	; (8002f90 <Constant_Current+0x1b00>)
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	4b31      	ldr	r3, [pc, #196]	; (8002f6c <Constant_Current+0x1adc>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	4610      	mov	r0, r2
 8002eac:	f7fd ff86 	bl	8000dbc <__aeabi_fmul>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	4620      	mov	r0, r4
 8002eb6:	f7fd fe79 	bl	8000bac <__addsf3>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	461c      	mov	r4, r3
 8002ebe:	4b35      	ldr	r3, [pc, #212]	; (8002f94 <Constant_Current+0x1b04>)
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	4b1c      	ldr	r3, [pc, #112]	; (8002f34 <Constant_Current+0x1aa4>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	4610      	mov	r0, r2
 8002eca:	f7fd ff77 	bl	8000dbc <__aeabi_fmul>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	4620      	mov	r0, r4
 8002ed4:	f7fd fe6a 	bl	8000bac <__addsf3>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	461a      	mov	r2, r3
 8002edc:	4b2e      	ldr	r3, [pc, #184]	; (8002f98 <Constant_Current+0x1b08>)
 8002ede:	601a      	str	r2, [r3, #0]

	H=r1+r2+r3+r4+r5+r6+r7+r8+r9+r10+r11+r12+r13+r14+r15+r16+ r17+ r18+ r19+ r20+ r21+ r22+ r23+ r24+r25+r26+r27+r28+r29+r30+r31+r32+r33+r34+r35+r36+r37+r38+r39+r40+r41+r42+r43+r44+r45+r46+r47+r48+r49;
 8002ee0:	4b2e      	ldr	r3, [pc, #184]	; (8002f9c <Constant_Current+0x1b0c>)
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	4b2e      	ldr	r3, [pc, #184]	; (8002fa0 <Constant_Current+0x1b10>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4619      	mov	r1, r3
 8002eea:	4610      	mov	r0, r2
 8002eec:	f7fd fe5e 	bl	8000bac <__addsf3>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	461a      	mov	r2, r3
 8002ef4:	4b2b      	ldr	r3, [pc, #172]	; (8002fa4 <Constant_Current+0x1b14>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4619      	mov	r1, r3
 8002efa:	4610      	mov	r0, r2
 8002efc:	f7fd fe56 	bl	8000bac <__addsf3>
 8002f00:	4603      	mov	r3, r0
 8002f02:	461a      	mov	r2, r3
 8002f04:	4b28      	ldr	r3, [pc, #160]	; (8002fa8 <Constant_Current+0x1b18>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4619      	mov	r1, r3
 8002f0a:	4610      	mov	r0, r2
 8002f0c:	f7fd fe4e 	bl	8000bac <__addsf3>
 8002f10:	4603      	mov	r3, r0
 8002f12:	461a      	mov	r2, r3
 8002f14:	4b25      	ldr	r3, [pc, #148]	; (8002fac <Constant_Current+0x1b1c>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4619      	mov	r1, r3
 8002f1a:	4610      	mov	r0, r2
 8002f1c:	f7fd fe46 	bl	8000bac <__addsf3>
 8002f20:	4603      	mov	r3, r0
 8002f22:	461a      	mov	r2, r3
 8002f24:	4b22      	ldr	r3, [pc, #136]	; (8002fb0 <Constant_Current+0x1b20>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4619      	mov	r1, r3
 8002f2a:	4610      	mov	r0, r2
 8002f2c:	e042      	b.n	8002fb4 <Constant_Current+0x1b24>
 8002f2e:	bf00      	nop
 8002f30:	20000a00 	.word	0x20000a00
 8002f34:	20000254 	.word	0x20000254
 8002f38:	20000a9c 	.word	0x20000a9c
 8002f3c:	20000010 	.word	0x20000010
 8002f40:	20000ad4 	.word	0x20000ad4
 8002f44:	20000014 	.word	0x20000014
 8002f48:	20000ac4 	.word	0x20000ac4
 8002f4c:	20000790 	.word	0x20000790
 8002f50:	20000000 	.word	0x20000000
 8002f54:	200008f8 	.word	0x200008f8
 8002f58:	20000910 	.word	0x20000910
 8002f5c:	20000004 	.word	0x20000004
 8002f60:	20000afc 	.word	0x20000afc
 8002f64:	20000008 	.word	0x20000008
 8002f68:	20000a60 	.word	0x20000a60
 8002f6c:	2000000c 	.word	0x2000000c
 8002f70:	2000077c 	.word	0x2000077c
 8002f74:	20000784 	.word	0x20000784
 8002f78:	20000b28 	.word	0x20000b28
 8002f7c:	20000b04 	.word	0x20000b04
 8002f80:	200008e0 	.word	0x200008e0
 8002f84:	200008d0 	.word	0x200008d0
 8002f88:	200007b0 	.word	0x200007b0
 8002f8c:	20000af8 	.word	0x20000af8
 8002f90:	20000a6c 	.word	0x20000a6c
 8002f94:	200009fc 	.word	0x200009fc
 8002f98:	20000920 	.word	0x20000920
 8002f9c:	20000b3c 	.word	0x20000b3c
 8002fa0:	20000ab8 	.word	0x20000ab8
 8002fa4:	2000078c 	.word	0x2000078c
 8002fa8:	200007e0 	.word	0x200007e0
 8002fac:	20000b2c 	.word	0x20000b2c
 8002fb0:	200007d4 	.word	0x200007d4
 8002fb4:	f7fd fdfa 	bl	8000bac <__addsf3>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	461a      	mov	r2, r3
 8002fbc:	4b90      	ldr	r3, [pc, #576]	; (8003200 <Constant_Current+0x1d70>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	4610      	mov	r0, r2
 8002fc4:	f7fd fdf2 	bl	8000bac <__addsf3>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	461a      	mov	r2, r3
 8002fcc:	4b8d      	ldr	r3, [pc, #564]	; (8003204 <Constant_Current+0x1d74>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	4610      	mov	r0, r2
 8002fd4:	f7fd fdea 	bl	8000bac <__addsf3>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	461a      	mov	r2, r3
 8002fdc:	4b8a      	ldr	r3, [pc, #552]	; (8003208 <Constant_Current+0x1d78>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	4610      	mov	r0, r2
 8002fe4:	f7fd fde2 	bl	8000bac <__addsf3>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	461a      	mov	r2, r3
 8002fec:	4b87      	ldr	r3, [pc, #540]	; (800320c <Constant_Current+0x1d7c>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	4610      	mov	r0, r2
 8002ff4:	f7fd fdda 	bl	8000bac <__addsf3>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	4b84      	ldr	r3, [pc, #528]	; (8003210 <Constant_Current+0x1d80>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4619      	mov	r1, r3
 8003002:	4610      	mov	r0, r2
 8003004:	f7fd fdd2 	bl	8000bac <__addsf3>
 8003008:	4603      	mov	r3, r0
 800300a:	461a      	mov	r2, r3
 800300c:	4b81      	ldr	r3, [pc, #516]	; (8003214 <Constant_Current+0x1d84>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4619      	mov	r1, r3
 8003012:	4610      	mov	r0, r2
 8003014:	f7fd fdca 	bl	8000bac <__addsf3>
 8003018:	4603      	mov	r3, r0
 800301a:	461a      	mov	r2, r3
 800301c:	4b7e      	ldr	r3, [pc, #504]	; (8003218 <Constant_Current+0x1d88>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4619      	mov	r1, r3
 8003022:	4610      	mov	r0, r2
 8003024:	f7fd fdc2 	bl	8000bac <__addsf3>
 8003028:	4603      	mov	r3, r0
 800302a:	461a      	mov	r2, r3
 800302c:	4b7b      	ldr	r3, [pc, #492]	; (800321c <Constant_Current+0x1d8c>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4619      	mov	r1, r3
 8003032:	4610      	mov	r0, r2
 8003034:	f7fd fdba 	bl	8000bac <__addsf3>
 8003038:	4603      	mov	r3, r0
 800303a:	461a      	mov	r2, r3
 800303c:	4b78      	ldr	r3, [pc, #480]	; (8003220 <Constant_Current+0x1d90>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4619      	mov	r1, r3
 8003042:	4610      	mov	r0, r2
 8003044:	f7fd fdb2 	bl	8000bac <__addsf3>
 8003048:	4603      	mov	r3, r0
 800304a:	461a      	mov	r2, r3
 800304c:	4b75      	ldr	r3, [pc, #468]	; (8003224 <Constant_Current+0x1d94>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4619      	mov	r1, r3
 8003052:	4610      	mov	r0, r2
 8003054:	f7fd fdaa 	bl	8000bac <__addsf3>
 8003058:	4603      	mov	r3, r0
 800305a:	461a      	mov	r2, r3
 800305c:	4b72      	ldr	r3, [pc, #456]	; (8003228 <Constant_Current+0x1d98>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4619      	mov	r1, r3
 8003062:	4610      	mov	r0, r2
 8003064:	f7fd fda2 	bl	8000bac <__addsf3>
 8003068:	4603      	mov	r3, r0
 800306a:	461a      	mov	r2, r3
 800306c:	4b6f      	ldr	r3, [pc, #444]	; (800322c <Constant_Current+0x1d9c>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4619      	mov	r1, r3
 8003072:	4610      	mov	r0, r2
 8003074:	f7fd fd9a 	bl	8000bac <__addsf3>
 8003078:	4603      	mov	r3, r0
 800307a:	461a      	mov	r2, r3
 800307c:	4b6c      	ldr	r3, [pc, #432]	; (8003230 <Constant_Current+0x1da0>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4619      	mov	r1, r3
 8003082:	4610      	mov	r0, r2
 8003084:	f7fd fd92 	bl	8000bac <__addsf3>
 8003088:	4603      	mov	r3, r0
 800308a:	461a      	mov	r2, r3
 800308c:	4b69      	ldr	r3, [pc, #420]	; (8003234 <Constant_Current+0x1da4>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4619      	mov	r1, r3
 8003092:	4610      	mov	r0, r2
 8003094:	f7fd fd8a 	bl	8000bac <__addsf3>
 8003098:	4603      	mov	r3, r0
 800309a:	461a      	mov	r2, r3
 800309c:	4b66      	ldr	r3, [pc, #408]	; (8003238 <Constant_Current+0x1da8>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4619      	mov	r1, r3
 80030a2:	4610      	mov	r0, r2
 80030a4:	f7fd fd82 	bl	8000bac <__addsf3>
 80030a8:	4603      	mov	r3, r0
 80030aa:	461a      	mov	r2, r3
 80030ac:	4b63      	ldr	r3, [pc, #396]	; (800323c <Constant_Current+0x1dac>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4619      	mov	r1, r3
 80030b2:	4610      	mov	r0, r2
 80030b4:	f7fd fd7a 	bl	8000bac <__addsf3>
 80030b8:	4603      	mov	r3, r0
 80030ba:	461a      	mov	r2, r3
 80030bc:	4b60      	ldr	r3, [pc, #384]	; (8003240 <Constant_Current+0x1db0>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4619      	mov	r1, r3
 80030c2:	4610      	mov	r0, r2
 80030c4:	f7fd fd72 	bl	8000bac <__addsf3>
 80030c8:	4603      	mov	r3, r0
 80030ca:	461a      	mov	r2, r3
 80030cc:	4b5d      	ldr	r3, [pc, #372]	; (8003244 <Constant_Current+0x1db4>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4619      	mov	r1, r3
 80030d2:	4610      	mov	r0, r2
 80030d4:	f7fd fd6a 	bl	8000bac <__addsf3>
 80030d8:	4603      	mov	r3, r0
 80030da:	461a      	mov	r2, r3
 80030dc:	4b5a      	ldr	r3, [pc, #360]	; (8003248 <Constant_Current+0x1db8>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4619      	mov	r1, r3
 80030e2:	4610      	mov	r0, r2
 80030e4:	f7fd fd62 	bl	8000bac <__addsf3>
 80030e8:	4603      	mov	r3, r0
 80030ea:	461a      	mov	r2, r3
 80030ec:	4b57      	ldr	r3, [pc, #348]	; (800324c <Constant_Current+0x1dbc>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4619      	mov	r1, r3
 80030f2:	4610      	mov	r0, r2
 80030f4:	f7fd fd5a 	bl	8000bac <__addsf3>
 80030f8:	4603      	mov	r3, r0
 80030fa:	461a      	mov	r2, r3
 80030fc:	4b54      	ldr	r3, [pc, #336]	; (8003250 <Constant_Current+0x1dc0>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4619      	mov	r1, r3
 8003102:	4610      	mov	r0, r2
 8003104:	f7fd fd52 	bl	8000bac <__addsf3>
 8003108:	4603      	mov	r3, r0
 800310a:	461a      	mov	r2, r3
 800310c:	4b51      	ldr	r3, [pc, #324]	; (8003254 <Constant_Current+0x1dc4>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4619      	mov	r1, r3
 8003112:	4610      	mov	r0, r2
 8003114:	f7fd fd4a 	bl	8000bac <__addsf3>
 8003118:	4603      	mov	r3, r0
 800311a:	461a      	mov	r2, r3
 800311c:	4b4e      	ldr	r3, [pc, #312]	; (8003258 <Constant_Current+0x1dc8>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4619      	mov	r1, r3
 8003122:	4610      	mov	r0, r2
 8003124:	f7fd fd42 	bl	8000bac <__addsf3>
 8003128:	4603      	mov	r3, r0
 800312a:	461a      	mov	r2, r3
 800312c:	4b4b      	ldr	r3, [pc, #300]	; (800325c <Constant_Current+0x1dcc>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4619      	mov	r1, r3
 8003132:	4610      	mov	r0, r2
 8003134:	f7fd fd3a 	bl	8000bac <__addsf3>
 8003138:	4603      	mov	r3, r0
 800313a:	461a      	mov	r2, r3
 800313c:	4b48      	ldr	r3, [pc, #288]	; (8003260 <Constant_Current+0x1dd0>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4619      	mov	r1, r3
 8003142:	4610      	mov	r0, r2
 8003144:	f7fd fd32 	bl	8000bac <__addsf3>
 8003148:	4603      	mov	r3, r0
 800314a:	461a      	mov	r2, r3
 800314c:	4b45      	ldr	r3, [pc, #276]	; (8003264 <Constant_Current+0x1dd4>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4619      	mov	r1, r3
 8003152:	4610      	mov	r0, r2
 8003154:	f7fd fd2a 	bl	8000bac <__addsf3>
 8003158:	4603      	mov	r3, r0
 800315a:	461a      	mov	r2, r3
 800315c:	4b42      	ldr	r3, [pc, #264]	; (8003268 <Constant_Current+0x1dd8>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4619      	mov	r1, r3
 8003162:	4610      	mov	r0, r2
 8003164:	f7fd fd22 	bl	8000bac <__addsf3>
 8003168:	4603      	mov	r3, r0
 800316a:	461a      	mov	r2, r3
 800316c:	4b3f      	ldr	r3, [pc, #252]	; (800326c <Constant_Current+0x1ddc>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4619      	mov	r1, r3
 8003172:	4610      	mov	r0, r2
 8003174:	f7fd fd1a 	bl	8000bac <__addsf3>
 8003178:	4603      	mov	r3, r0
 800317a:	461a      	mov	r2, r3
 800317c:	4b3c      	ldr	r3, [pc, #240]	; (8003270 <Constant_Current+0x1de0>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4619      	mov	r1, r3
 8003182:	4610      	mov	r0, r2
 8003184:	f7fd fd12 	bl	8000bac <__addsf3>
 8003188:	4603      	mov	r3, r0
 800318a:	461a      	mov	r2, r3
 800318c:	4b39      	ldr	r3, [pc, #228]	; (8003274 <Constant_Current+0x1de4>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4619      	mov	r1, r3
 8003192:	4610      	mov	r0, r2
 8003194:	f7fd fd0a 	bl	8000bac <__addsf3>
 8003198:	4603      	mov	r3, r0
 800319a:	461a      	mov	r2, r3
 800319c:	4b36      	ldr	r3, [pc, #216]	; (8003278 <Constant_Current+0x1de8>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4619      	mov	r1, r3
 80031a2:	4610      	mov	r0, r2
 80031a4:	f7fd fd02 	bl	8000bac <__addsf3>
 80031a8:	4603      	mov	r3, r0
 80031aa:	461a      	mov	r2, r3
 80031ac:	4b33      	ldr	r3, [pc, #204]	; (800327c <Constant_Current+0x1dec>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4619      	mov	r1, r3
 80031b2:	4610      	mov	r0, r2
 80031b4:	f7fd fcfa 	bl	8000bac <__addsf3>
 80031b8:	4603      	mov	r3, r0
 80031ba:	461a      	mov	r2, r3
 80031bc:	4b30      	ldr	r3, [pc, #192]	; (8003280 <Constant_Current+0x1df0>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4619      	mov	r1, r3
 80031c2:	4610      	mov	r0, r2
 80031c4:	f7fd fcf2 	bl	8000bac <__addsf3>
 80031c8:	4603      	mov	r3, r0
 80031ca:	461a      	mov	r2, r3
 80031cc:	4b2d      	ldr	r3, [pc, #180]	; (8003284 <Constant_Current+0x1df4>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4619      	mov	r1, r3
 80031d2:	4610      	mov	r0, r2
 80031d4:	f7fd fcea 	bl	8000bac <__addsf3>
 80031d8:	4603      	mov	r3, r0
 80031da:	461a      	mov	r2, r3
 80031dc:	4b2a      	ldr	r3, [pc, #168]	; (8003288 <Constant_Current+0x1df8>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4619      	mov	r1, r3
 80031e2:	4610      	mov	r0, r2
 80031e4:	f7fd fce2 	bl	8000bac <__addsf3>
 80031e8:	4603      	mov	r3, r0
 80031ea:	461a      	mov	r2, r3
 80031ec:	4b27      	ldr	r3, [pc, #156]	; (800328c <Constant_Current+0x1dfc>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4619      	mov	r1, r3
 80031f2:	4610      	mov	r0, r2
 80031f4:	f7fd fcda 	bl	8000bac <__addsf3>
 80031f8:	4603      	mov	r3, r0
 80031fa:	461a      	mov	r2, r3
 80031fc:	e048      	b.n	8003290 <Constant_Current+0x1e00>
 80031fe:	bf00      	nop
 8003200:	20000a68 	.word	0x20000a68
 8003204:	2000091c 	.word	0x2000091c
 8003208:	200007ac 	.word	0x200007ac
 800320c:	20000900 	.word	0x20000900
 8003210:	20000ab4 	.word	0x20000ab4
 8003214:	20000b0c 	.word	0x20000b0c
 8003218:	20000b40 	.word	0x20000b40
 800321c:	20000678 	.word	0x20000678
 8003220:	20000b10 	.word	0x20000b10
 8003224:	20000a80 	.word	0x20000a80
 8003228:	200007c4 	.word	0x200007c4
 800322c:	20000a0c 	.word	0x20000a0c
 8003230:	20000b08 	.word	0x20000b08
 8003234:	20000914 	.word	0x20000914
 8003238:	200007dc 	.word	0x200007dc
 800323c:	20000ad8 	.word	0x20000ad8
 8003240:	20000b20 	.word	0x20000b20
 8003244:	20000b34 	.word	0x20000b34
 8003248:	20000770 	.word	0x20000770
 800324c:	200007b8 	.word	0x200007b8
 8003250:	2000092c 	.word	0x2000092c
 8003254:	2000067c 	.word	0x2000067c
 8003258:	20000764 	.word	0x20000764
 800325c:	20000aa0 	.word	0x20000aa0
 8003260:	200007cc 	.word	0x200007cc
 8003264:	200008d8 	.word	0x200008d8
 8003268:	20000a00 	.word	0x20000a00
 800326c:	20000a9c 	.word	0x20000a9c
 8003270:	20000ad4 	.word	0x20000ad4
 8003274:	20000790 	.word	0x20000790
 8003278:	200008f8 	.word	0x200008f8
 800327c:	20000910 	.word	0x20000910
 8003280:	20000afc 	.word	0x20000afc
 8003284:	20000a60 	.word	0x20000a60
 8003288:	2000077c 	.word	0x2000077c
 800328c:	20000784 	.word	0x20000784
 8003290:	4b78      	ldr	r3, [pc, #480]	; (8003474 <Constant_Current+0x1fe4>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4619      	mov	r1, r3
 8003296:	4610      	mov	r0, r2
 8003298:	f7fd fc88 	bl	8000bac <__addsf3>
 800329c:	4603      	mov	r3, r0
 800329e:	461a      	mov	r2, r3
 80032a0:	4b75      	ldr	r3, [pc, #468]	; (8003478 <Constant_Current+0x1fe8>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4619      	mov	r1, r3
 80032a6:	4610      	mov	r0, r2
 80032a8:	f7fd fc80 	bl	8000bac <__addsf3>
 80032ac:	4603      	mov	r3, r0
 80032ae:	461a      	mov	r2, r3
 80032b0:	4b72      	ldr	r3, [pc, #456]	; (800347c <Constant_Current+0x1fec>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4619      	mov	r1, r3
 80032b6:	4610      	mov	r0, r2
 80032b8:	f7fd fc78 	bl	8000bac <__addsf3>
 80032bc:	4603      	mov	r3, r0
 80032be:	461a      	mov	r2, r3
 80032c0:	4b6f      	ldr	r3, [pc, #444]	; (8003480 <Constant_Current+0x1ff0>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4619      	mov	r1, r3
 80032c6:	4610      	mov	r0, r2
 80032c8:	f7fd fc70 	bl	8000bac <__addsf3>
 80032cc:	4603      	mov	r3, r0
 80032ce:	461a      	mov	r2, r3
 80032d0:	4b6c      	ldr	r3, [pc, #432]	; (8003484 <Constant_Current+0x1ff4>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4619      	mov	r1, r3
 80032d6:	4610      	mov	r0, r2
 80032d8:	f7fd fc68 	bl	8000bac <__addsf3>
 80032dc:	4603      	mov	r3, r0
 80032de:	461a      	mov	r2, r3
 80032e0:	4b69      	ldr	r3, [pc, #420]	; (8003488 <Constant_Current+0x1ff8>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4619      	mov	r1, r3
 80032e6:	4610      	mov	r0, r2
 80032e8:	f7fd fc60 	bl	8000bac <__addsf3>
 80032ec:	4603      	mov	r3, r0
 80032ee:	461a      	mov	r2, r3
 80032f0:	4b66      	ldr	r3, [pc, #408]	; (800348c <Constant_Current+0x1ffc>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4619      	mov	r1, r3
 80032f6:	4610      	mov	r0, r2
 80032f8:	f7fd fc58 	bl	8000bac <__addsf3>
 80032fc:	4603      	mov	r3, r0
 80032fe:	461a      	mov	r2, r3
 8003300:	4b63      	ldr	r3, [pc, #396]	; (8003490 <Constant_Current+0x2000>)
 8003302:	601a      	str	r2, [r3, #0]

	step=(A+B+C+D+E+F+G)/H;
 8003304:	4b63      	ldr	r3, [pc, #396]	; (8003494 <Constant_Current+0x2004>)
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	4b63      	ldr	r3, [pc, #396]	; (8003498 <Constant_Current+0x2008>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4619      	mov	r1, r3
 800330e:	4610      	mov	r0, r2
 8003310:	f7fd fc4c 	bl	8000bac <__addsf3>
 8003314:	4603      	mov	r3, r0
 8003316:	461a      	mov	r2, r3
 8003318:	4b60      	ldr	r3, [pc, #384]	; (800349c <Constant_Current+0x200c>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4619      	mov	r1, r3
 800331e:	4610      	mov	r0, r2
 8003320:	f7fd fc44 	bl	8000bac <__addsf3>
 8003324:	4603      	mov	r3, r0
 8003326:	461a      	mov	r2, r3
 8003328:	4b5d      	ldr	r3, [pc, #372]	; (80034a0 <Constant_Current+0x2010>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4619      	mov	r1, r3
 800332e:	4610      	mov	r0, r2
 8003330:	f7fd fc3c 	bl	8000bac <__addsf3>
 8003334:	4603      	mov	r3, r0
 8003336:	461a      	mov	r2, r3
 8003338:	4b5a      	ldr	r3, [pc, #360]	; (80034a4 <Constant_Current+0x2014>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4619      	mov	r1, r3
 800333e:	4610      	mov	r0, r2
 8003340:	f7fd fc34 	bl	8000bac <__addsf3>
 8003344:	4603      	mov	r3, r0
 8003346:	461a      	mov	r2, r3
 8003348:	4b57      	ldr	r3, [pc, #348]	; (80034a8 <Constant_Current+0x2018>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4619      	mov	r1, r3
 800334e:	4610      	mov	r0, r2
 8003350:	f7fd fc2c 	bl	8000bac <__addsf3>
 8003354:	4603      	mov	r3, r0
 8003356:	461a      	mov	r2, r3
 8003358:	4b54      	ldr	r3, [pc, #336]	; (80034ac <Constant_Current+0x201c>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4619      	mov	r1, r3
 800335e:	4610      	mov	r0, r2
 8003360:	f7fd fc24 	bl	8000bac <__addsf3>
 8003364:	4603      	mov	r3, r0
 8003366:	461a      	mov	r2, r3
 8003368:	4b49      	ldr	r3, [pc, #292]	; (8003490 <Constant_Current+0x2000>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4619      	mov	r1, r3
 800336e:	4610      	mov	r0, r2
 8003370:	f7fd fdd8 	bl	8000f24 <__aeabi_fdiv>
 8003374:	4603      	mov	r3, r0
 8003376:	461a      	mov	r2, r3
 8003378:	4b4d      	ldr	r3, [pc, #308]	; (80034b0 <Constant_Current+0x2020>)
 800337a:	601a      	str	r2, [r3, #0]

	dc=dc+step;
 800337c:	4b4d      	ldr	r3, [pc, #308]	; (80034b4 <Constant_Current+0x2024>)
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	4b4b      	ldr	r3, [pc, #300]	; (80034b0 <Constant_Current+0x2020>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4619      	mov	r1, r3
 8003386:	4610      	mov	r0, r2
 8003388:	f7fd fc10 	bl	8000bac <__addsf3>
 800338c:	4603      	mov	r3, r0
 800338e:	461a      	mov	r2, r3
 8003390:	4b48      	ldr	r3, [pc, #288]	; (80034b4 <Constant_Current+0x2024>)
 8003392:	601a      	str	r2, [r3, #0]

	if(dc>=90)
 8003394:	4b47      	ldr	r3, [pc, #284]	; (80034b4 <Constant_Current+0x2024>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4947      	ldr	r1, [pc, #284]	; (80034b8 <Constant_Current+0x2028>)
 800339a:	4618      	mov	r0, r3
 800339c:	f7fd fec0 	bl	8001120 <__aeabi_fcmpge>
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d002      	beq.n	80033ac <Constant_Current+0x1f1c>
		dc=90;
 80033a6:	4b43      	ldr	r3, [pc, #268]	; (80034b4 <Constant_Current+0x2024>)
 80033a8:	4a43      	ldr	r2, [pc, #268]	; (80034b8 <Constant_Current+0x2028>)
 80033aa:	601a      	str	r2, [r3, #0]
	if(dc<=0)
 80033ac:	4b41      	ldr	r3, [pc, #260]	; (80034b4 <Constant_Current+0x2024>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f04f 0100 	mov.w	r1, #0
 80033b4:	4618      	mov	r0, r3
 80033b6:	f7fd fea9 	bl	800110c <__aeabi_fcmple>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d003      	beq.n	80033c8 <Constant_Current+0x1f38>
		dc=0;
 80033c0:	4b3c      	ldr	r3, [pc, #240]	; (80034b4 <Constant_Current+0x2024>)
 80033c2:	f04f 0200 	mov.w	r2, #0
 80033c6:	601a      	str	r2, [r3, #0]

	duty = dc/100;
 80033c8:	4b3a      	ldr	r3, [pc, #232]	; (80034b4 <Constant_Current+0x2024>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	493b      	ldr	r1, [pc, #236]	; (80034bc <Constant_Current+0x202c>)
 80033ce:	4618      	mov	r0, r3
 80033d0:	f7fd fda8 	bl	8000f24 <__aeabi_fdiv>
 80033d4:	4603      	mov	r3, r0
 80033d6:	461a      	mov	r2, r3
 80033d8:	4b39      	ldr	r3, [pc, #228]	; (80034c0 <Constant_Current+0x2030>)
 80033da:	601a      	str	r2, [r3, #0]

	if(	flag_trip_overvoltage == 1		||
 80033dc:	4b39      	ldr	r3, [pc, #228]	; (80034c4 <Constant_Current+0x2034>)
 80033de:	781b      	ldrb	r3, [r3, #0]
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d02b      	beq.n	800343c <Constant_Current+0x1fac>
		flag_trip_overtemperature == 1	||
 80033e4:	4b38      	ldr	r3, [pc, #224]	; (80034c8 <Constant_Current+0x2038>)
 80033e6:	781b      	ldrb	r3, [r3, #0]
	if(	flag_trip_overvoltage == 1		||
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d027      	beq.n	800343c <Constant_Current+0x1fac>
		flag_trip_undertemperature == 1	||
 80033ec:	4b37      	ldr	r3, [pc, #220]	; (80034cc <Constant_Current+0x203c>)
 80033ee:	781b      	ldrb	r3, [r3, #0]
		flag_trip_overtemperature == 1	||
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d023      	beq.n	800343c <Constant_Current+0x1fac>
		flag_trip_overcurrentcharge == 1||
 80033f4:	4b36      	ldr	r3, [pc, #216]	; (80034d0 <Constant_Current+0x2040>)
 80033f6:	781b      	ldrb	r3, [r3, #0]
		flag_trip_undertemperature == 1	||
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d01f      	beq.n	800343c <Constant_Current+0x1fac>
		flag_trip_SOCOverCharge == 1	||
 80033fc:	4b35      	ldr	r3, [pc, #212]	; (80034d4 <Constant_Current+0x2044>)
 80033fe:	781b      	ldrb	r3, [r3, #0]
		flag_trip_overcurrentcharge == 1||
 8003400:	2b01      	cmp	r3, #1
 8003402:	d01b      	beq.n	800343c <Constant_Current+0x1fac>
		flag_trip_shortcircuit == 1		||
 8003404:	4b34      	ldr	r3, [pc, #208]	; (80034d8 <Constant_Current+0x2048>)
 8003406:	781b      	ldrb	r3, [r3, #0]
		flag_trip_SOCOverCharge == 1	||
 8003408:	2b01      	cmp	r3, #1
 800340a:	d017      	beq.n	800343c <Constant_Current+0x1fac>
		flag_trip_systemfailure == 1	||
 800340c:	4b33      	ldr	r3, [pc, #204]	; (80034dc <Constant_Current+0x204c>)
 800340e:	781b      	ldrb	r3, [r3, #0]
		flag_trip_shortcircuit == 1		||
 8003410:	2b01      	cmp	r3, #1
 8003412:	d013      	beq.n	800343c <Constant_Current+0x1fac>
		Flag_ChargerShortCircuit == 1	||
 8003414:	4b32      	ldr	r3, [pc, #200]	; (80034e0 <Constant_Current+0x2050>)
 8003416:	781b      	ldrb	r3, [r3, #0]
		flag_trip_systemfailure == 1	||
 8003418:	2b01      	cmp	r3, #1
 800341a:	d00f      	beq.n	800343c <Constant_Current+0x1fac>
		Flag_ChargerOverCurrent == 1	||
 800341c:	4b31      	ldr	r3, [pc, #196]	; (80034e4 <Constant_Current+0x2054>)
 800341e:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerShortCircuit == 1	||
 8003420:	2b01      	cmp	r3, #1
 8003422:	d00b      	beq.n	800343c <Constant_Current+0x1fac>
		Flag_ChargerOverTemperature == 1||
 8003424:	4b30      	ldr	r3, [pc, #192]	; (80034e8 <Constant_Current+0x2058>)
 8003426:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerOverCurrent == 1	||
 8003428:	2b01      	cmp	r3, #1
 800342a:	d007      	beq.n	800343c <Constant_Current+0x1fac>
		Flag_ChargerOverVoltage == 1	||
 800342c:	4b2f      	ldr	r3, [pc, #188]	; (80034ec <Constant_Current+0x205c>)
 800342e:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerOverTemperature == 1||
 8003430:	2b01      	cmp	r3, #1
 8003432:	d003      	beq.n	800343c <Constant_Current+0x1fac>
		Flag_ChargerLostCommunication==1)
 8003434:	4b2e      	ldr	r3, [pc, #184]	; (80034f0 <Constant_Current+0x2060>)
 8003436:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerOverVoltage == 1	||
 8003438:	2b01      	cmp	r3, #1
 800343a:	d106      	bne.n	800344a <Constant_Current+0x1fba>
		{
			duty=0;
 800343c:	4b20      	ldr	r3, [pc, #128]	; (80034c0 <Constant_Current+0x2030>)
 800343e:	f04f 0200 	mov.w	r2, #0
 8003442:	601a      	str	r2, [r3, #0]
			Charger_Mode = 2;
 8003444:	4b2b      	ldr	r3, [pc, #172]	; (80034f4 <Constant_Current+0x2064>)
 8003446:	2202      	movs	r2, #2
 8003448:	701a      	strb	r2, [r3, #0]
		}

	TIM1->CCR1=duty*TIM1->ARR;
 800344a:	4b2b      	ldr	r3, [pc, #172]	; (80034f8 <Constant_Current+0x2068>)
 800344c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800344e:	4618      	mov	r0, r3
 8003450:	f7fd fc5c 	bl	8000d0c <__aeabi_ui2f>
 8003454:	4602      	mov	r2, r0
 8003456:	4b1a      	ldr	r3, [pc, #104]	; (80034c0 <Constant_Current+0x2030>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4619      	mov	r1, r3
 800345c:	4610      	mov	r0, r2
 800345e:	f7fd fcad 	bl	8000dbc <__aeabi_fmul>
 8003462:	4603      	mov	r3, r0
 8003464:	4c24      	ldr	r4, [pc, #144]	; (80034f8 <Constant_Current+0x2068>)
 8003466:	4618      	mov	r0, r3
 8003468:	f7fd fe6e 	bl	8001148 <__aeabi_f2uiz>
 800346c:	4603      	mov	r3, r0
 800346e:	6363      	str	r3, [r4, #52]	; 0x34

}
 8003470:	bf00      	nop
 8003472:	bd98      	pop	{r3, r4, r7, pc}
 8003474:	20000b04 	.word	0x20000b04
 8003478:	200008e0 	.word	0x200008e0
 800347c:	200008d0 	.word	0x200008d0
 8003480:	200007b0 	.word	0x200007b0
 8003484:	20000af8 	.word	0x20000af8
 8003488:	20000a6c 	.word	0x20000a6c
 800348c:	200009fc 	.word	0x200009fc
 8003490:	20000a5c 	.word	0x20000a5c
 8003494:	200007a8 	.word	0x200007a8
 8003498:	200008dc 	.word	0x200008dc
 800349c:	200008fc 	.word	0x200008fc
 80034a0:	20000674 	.word	0x20000674
 80034a4:	20000ac4 	.word	0x20000ac4
 80034a8:	20000b28 	.word	0x20000b28
 80034ac:	20000920 	.word	0x20000920
 80034b0:	20000ac0 	.word	0x20000ac0
 80034b4:	20000778 	.word	0x20000778
 80034b8:	42b40000 	.word	0x42b40000
 80034bc:	42c80000 	.word	0x42c80000
 80034c0:	20000ae4 	.word	0x20000ae4
 80034c4:	20000b14 	.word	0x20000b14
 80034c8:	200007b5 	.word	0x200007b5
 80034cc:	200008f0 	.word	0x200008f0
 80034d0:	20000a70 	.word	0x20000a70
 80034d4:	20000689 	.word	0x20000689
 80034d8:	20000768 	.word	0x20000768
 80034dc:	20000788 	.word	0x20000788
 80034e0:	200008ac 	.word	0x200008ac
 80034e4:	200007d0 	.word	0x200007d0
 80034e8:	200007a1 	.word	0x200007a1
 80034ec:	200008bc 	.word	0x200008bc
 80034f0:	20000924 	.word	0x20000924
 80034f4:	200007b4 	.word	0x200007b4
 80034f8:	40010000 	.word	0x40010000

080034fc <Constant_Voltage>:
float oNH=-0.05, oNB=-0.025, oNM=-0.01, oNS=-0.0075, oZ=0, oPS=0.0075, oPM=0.01, oPB=0.025, oPH=0.05;
float SetPoint_CV = 25;
extern float Voltage_Charger;

void Constant_Voltage(void)
{
 80034fc:	b598      	push	{r3, r4, r7, lr}
 80034fe:	af00      	add	r7, sp, #0

	sp=SetPoint_CV;
 8003500:	4b71      	ldr	r3, [pc, #452]	; (80036c8 <Constant_Voltage+0x1cc>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a71      	ldr	r2, [pc, #452]	; (80036cc <Constant_Voltage+0x1d0>)
 8003506:	6013      	str	r3, [r2, #0]
	pv=Voltage_Charger;
 8003508:	4b71      	ldr	r3, [pc, #452]	; (80036d0 <Constant_Voltage+0x1d4>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a71      	ldr	r2, [pc, #452]	; (80036d4 <Constant_Voltage+0x1d8>)
 800350e:	6013      	str	r3, [r2, #0]
	e=sp-pv;
 8003510:	4b6e      	ldr	r3, [pc, #440]	; (80036cc <Constant_Voltage+0x1d0>)
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	4b6f      	ldr	r3, [pc, #444]	; (80036d4 <Constant_Voltage+0x1d8>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4619      	mov	r1, r3
 800351a:	4610      	mov	r0, r2
 800351c:	f7fd fb44 	bl	8000ba8 <__aeabi_fsub>
 8003520:	4603      	mov	r3, r0
 8003522:	461a      	mov	r2, r3
 8003524:	4b6c      	ldr	r3, [pc, #432]	; (80036d8 <Constant_Voltage+0x1dc>)
 8003526:	601a      	str	r2, [r3, #0]
	d=e-esblm;
 8003528:	4b6b      	ldr	r3, [pc, #428]	; (80036d8 <Constant_Voltage+0x1dc>)
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	4b6b      	ldr	r3, [pc, #428]	; (80036dc <Constant_Voltage+0x1e0>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4619      	mov	r1, r3
 8003532:	4610      	mov	r0, r2
 8003534:	f7fd fb38 	bl	8000ba8 <__aeabi_fsub>
 8003538:	4603      	mov	r3, r0
 800353a:	461a      	mov	r2, r3
 800353c:	4b68      	ldr	r3, [pc, #416]	; (80036e0 <Constant_Voltage+0x1e4>)
 800353e:	601a      	str	r2, [r3, #0]
	esblm=e;
 8003540:	4b65      	ldr	r3, [pc, #404]	; (80036d8 <Constant_Voltage+0x1dc>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a65      	ldr	r2, [pc, #404]	; (80036dc <Constant_Voltage+0x1e0>)
 8003546:	6013      	str	r3, [r2, #0]

	///////////////////////////fuzzifikasi error//////////////////////////////

	if(e<=-75)
 8003548:	4b63      	ldr	r3, [pc, #396]	; (80036d8 <Constant_Voltage+0x1dc>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4965      	ldr	r1, [pc, #404]	; (80036e4 <Constant_Voltage+0x1e8>)
 800354e:	4618      	mov	r0, r3
 8003550:	f7fd fddc 	bl	800110c <__aeabi_fcmple>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d01b      	beq.n	8003592 <Constant_Voltage+0x96>
	{ eNB=1;  eNM=eNS=eZ=ePS=ePM=ePB=0;}
 800355a:	4b63      	ldr	r3, [pc, #396]	; (80036e8 <Constant_Voltage+0x1ec>)
 800355c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003560:	601a      	str	r2, [r3, #0]
 8003562:	4b62      	ldr	r3, [pc, #392]	; (80036ec <Constant_Voltage+0x1f0>)
 8003564:	f04f 0200 	mov.w	r2, #0
 8003568:	601a      	str	r2, [r3, #0]
 800356a:	4b60      	ldr	r3, [pc, #384]	; (80036ec <Constant_Voltage+0x1f0>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a60      	ldr	r2, [pc, #384]	; (80036f0 <Constant_Voltage+0x1f4>)
 8003570:	6013      	str	r3, [r2, #0]
 8003572:	4b5f      	ldr	r3, [pc, #380]	; (80036f0 <Constant_Voltage+0x1f4>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a5f      	ldr	r2, [pc, #380]	; (80036f4 <Constant_Voltage+0x1f8>)
 8003578:	6013      	str	r3, [r2, #0]
 800357a:	4b5e      	ldr	r3, [pc, #376]	; (80036f4 <Constant_Voltage+0x1f8>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a5e      	ldr	r2, [pc, #376]	; (80036f8 <Constant_Voltage+0x1fc>)
 8003580:	6013      	str	r3, [r2, #0]
 8003582:	4b5d      	ldr	r3, [pc, #372]	; (80036f8 <Constant_Voltage+0x1fc>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a5d      	ldr	r2, [pc, #372]	; (80036fc <Constant_Voltage+0x200>)
 8003588:	6013      	str	r3, [r2, #0]
 800358a:	4b5c      	ldr	r3, [pc, #368]	; (80036fc <Constant_Voltage+0x200>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a5c      	ldr	r2, [pc, #368]	; (8003700 <Constant_Voltage+0x204>)
 8003590:	6013      	str	r3, [r2, #0]

	if(e>=-75&&e<=-50)
 8003592:	4b51      	ldr	r3, [pc, #324]	; (80036d8 <Constant_Voltage+0x1dc>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4953      	ldr	r1, [pc, #332]	; (80036e4 <Constant_Voltage+0x1e8>)
 8003598:	4618      	mov	r0, r3
 800359a:	f7fd fdc1 	bl	8001120 <__aeabi_fcmpge>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d043      	beq.n	800362c <Constant_Voltage+0x130>
 80035a4:	4b4c      	ldr	r3, [pc, #304]	; (80036d8 <Constant_Voltage+0x1dc>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4956      	ldr	r1, [pc, #344]	; (8003704 <Constant_Voltage+0x208>)
 80035aa:	4618      	mov	r0, r3
 80035ac:	f7fd fdae 	bl	800110c <__aeabi_fcmple>
 80035b0:	4603      	mov	r3, r0
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d03a      	beq.n	800362c <Constant_Voltage+0x130>
	{ eNB=(-(e+75)/25)+1;
 80035b6:	4b48      	ldr	r3, [pc, #288]	; (80036d8 <Constant_Voltage+0x1dc>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4953      	ldr	r1, [pc, #332]	; (8003708 <Constant_Voltage+0x20c>)
 80035bc:	4618      	mov	r0, r3
 80035be:	f7fd faf5 	bl	8000bac <__addsf3>
 80035c2:	4603      	mov	r3, r0
 80035c4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80035c8:	4950      	ldr	r1, [pc, #320]	; (800370c <Constant_Voltage+0x210>)
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7fd fcaa 	bl	8000f24 <__aeabi_fdiv>
 80035d0:	4603      	mov	r3, r0
 80035d2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80035d6:	4618      	mov	r0, r3
 80035d8:	f7fd fae8 	bl	8000bac <__addsf3>
 80035dc:	4603      	mov	r3, r0
 80035de:	461a      	mov	r2, r3
 80035e0:	4b41      	ldr	r3, [pc, #260]	; (80036e8 <Constant_Voltage+0x1ec>)
 80035e2:	601a      	str	r2, [r3, #0]
	   eNM=(e+75)/25;
 80035e4:	4b3c      	ldr	r3, [pc, #240]	; (80036d8 <Constant_Voltage+0x1dc>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4947      	ldr	r1, [pc, #284]	; (8003708 <Constant_Voltage+0x20c>)
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7fd fade 	bl	8000bac <__addsf3>
 80035f0:	4603      	mov	r3, r0
 80035f2:	4946      	ldr	r1, [pc, #280]	; (800370c <Constant_Voltage+0x210>)
 80035f4:	4618      	mov	r0, r3
 80035f6:	f7fd fc95 	bl	8000f24 <__aeabi_fdiv>
 80035fa:	4603      	mov	r3, r0
 80035fc:	461a      	mov	r2, r3
 80035fe:	4b40      	ldr	r3, [pc, #256]	; (8003700 <Constant_Voltage+0x204>)
 8003600:	601a      	str	r2, [r3, #0]
	   eNS=eZ=ePS=ePM=ePB=0;
 8003602:	4b3a      	ldr	r3, [pc, #232]	; (80036ec <Constant_Voltage+0x1f0>)
 8003604:	f04f 0200 	mov.w	r2, #0
 8003608:	601a      	str	r2, [r3, #0]
 800360a:	4b38      	ldr	r3, [pc, #224]	; (80036ec <Constant_Voltage+0x1f0>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a38      	ldr	r2, [pc, #224]	; (80036f0 <Constant_Voltage+0x1f4>)
 8003610:	6013      	str	r3, [r2, #0]
 8003612:	4b37      	ldr	r3, [pc, #220]	; (80036f0 <Constant_Voltage+0x1f4>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a37      	ldr	r2, [pc, #220]	; (80036f4 <Constant_Voltage+0x1f8>)
 8003618:	6013      	str	r3, [r2, #0]
 800361a:	4b36      	ldr	r3, [pc, #216]	; (80036f4 <Constant_Voltage+0x1f8>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a36      	ldr	r2, [pc, #216]	; (80036f8 <Constant_Voltage+0x1fc>)
 8003620:	6013      	str	r3, [r2, #0]
 8003622:	4b35      	ldr	r3, [pc, #212]	; (80036f8 <Constant_Voltage+0x1fc>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a35      	ldr	r2, [pc, #212]	; (80036fc <Constant_Voltage+0x200>)
 8003628:	6013      	str	r3, [r2, #0]
 800362a:	e1de      	b.n	80039ea <Constant_Voltage+0x4ee>
	}

	else if(e>=-50&&e<=-25)
 800362c:	4b2a      	ldr	r3, [pc, #168]	; (80036d8 <Constant_Voltage+0x1dc>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4934      	ldr	r1, [pc, #208]	; (8003704 <Constant_Voltage+0x208>)
 8003632:	4618      	mov	r0, r3
 8003634:	f7fd fd74 	bl	8001120 <__aeabi_fcmpge>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d06c      	beq.n	8003718 <Constant_Voltage+0x21c>
 800363e:	4b26      	ldr	r3, [pc, #152]	; (80036d8 <Constant_Voltage+0x1dc>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4933      	ldr	r1, [pc, #204]	; (8003710 <Constant_Voltage+0x214>)
 8003644:	4618      	mov	r0, r3
 8003646:	f7fd fd61 	bl	800110c <__aeabi_fcmple>
 800364a:	4603      	mov	r3, r0
 800364c:	2b00      	cmp	r3, #0
 800364e:	d063      	beq.n	8003718 <Constant_Voltage+0x21c>
	{ eNM=(-(e+50)/25)+1;
 8003650:	4b21      	ldr	r3, [pc, #132]	; (80036d8 <Constant_Voltage+0x1dc>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	492f      	ldr	r1, [pc, #188]	; (8003714 <Constant_Voltage+0x218>)
 8003656:	4618      	mov	r0, r3
 8003658:	f7fd faa8 	bl	8000bac <__addsf3>
 800365c:	4603      	mov	r3, r0
 800365e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003662:	492a      	ldr	r1, [pc, #168]	; (800370c <Constant_Voltage+0x210>)
 8003664:	4618      	mov	r0, r3
 8003666:	f7fd fc5d 	bl	8000f24 <__aeabi_fdiv>
 800366a:	4603      	mov	r3, r0
 800366c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003670:	4618      	mov	r0, r3
 8003672:	f7fd fa9b 	bl	8000bac <__addsf3>
 8003676:	4603      	mov	r3, r0
 8003678:	461a      	mov	r2, r3
 800367a:	4b21      	ldr	r3, [pc, #132]	; (8003700 <Constant_Voltage+0x204>)
 800367c:	601a      	str	r2, [r3, #0]
	   eNS=(e+50)/25;
 800367e:	4b16      	ldr	r3, [pc, #88]	; (80036d8 <Constant_Voltage+0x1dc>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4924      	ldr	r1, [pc, #144]	; (8003714 <Constant_Voltage+0x218>)
 8003684:	4618      	mov	r0, r3
 8003686:	f7fd fa91 	bl	8000bac <__addsf3>
 800368a:	4603      	mov	r3, r0
 800368c:	491f      	ldr	r1, [pc, #124]	; (800370c <Constant_Voltage+0x210>)
 800368e:	4618      	mov	r0, r3
 8003690:	f7fd fc48 	bl	8000f24 <__aeabi_fdiv>
 8003694:	4603      	mov	r3, r0
 8003696:	461a      	mov	r2, r3
 8003698:	4b18      	ldr	r3, [pc, #96]	; (80036fc <Constant_Voltage+0x200>)
 800369a:	601a      	str	r2, [r3, #0]
	   eNB=eZ=ePS=ePM=ePB=0;
 800369c:	4b13      	ldr	r3, [pc, #76]	; (80036ec <Constant_Voltage+0x1f0>)
 800369e:	f04f 0200 	mov.w	r2, #0
 80036a2:	601a      	str	r2, [r3, #0]
 80036a4:	4b11      	ldr	r3, [pc, #68]	; (80036ec <Constant_Voltage+0x1f0>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a11      	ldr	r2, [pc, #68]	; (80036f0 <Constant_Voltage+0x1f4>)
 80036aa:	6013      	str	r3, [r2, #0]
 80036ac:	4b10      	ldr	r3, [pc, #64]	; (80036f0 <Constant_Voltage+0x1f4>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a10      	ldr	r2, [pc, #64]	; (80036f4 <Constant_Voltage+0x1f8>)
 80036b2:	6013      	str	r3, [r2, #0]
 80036b4:	4b0f      	ldr	r3, [pc, #60]	; (80036f4 <Constant_Voltage+0x1f8>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a0f      	ldr	r2, [pc, #60]	; (80036f8 <Constant_Voltage+0x1fc>)
 80036ba:	6013      	str	r3, [r2, #0]
 80036bc:	4b0e      	ldr	r3, [pc, #56]	; (80036f8 <Constant_Voltage+0x1fc>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a09      	ldr	r2, [pc, #36]	; (80036e8 <Constant_Voltage+0x1ec>)
 80036c2:	6013      	str	r3, [r2, #0]
 80036c4:	e191      	b.n	80039ea <Constant_Voltage+0x4ee>
 80036c6:	bf00      	nop
 80036c8:	20000044 	.word	0x20000044
 80036cc:	20000ab0 	.word	0x20000ab0
 80036d0:	20000aa4 	.word	0x20000aa4
 80036d4:	20000ad0 	.word	0x20000ad0
 80036d8:	20000ae8 	.word	0x20000ae8
 80036dc:	20000aec 	.word	0x20000aec
 80036e0:	20000a78 	.word	0x20000a78
 80036e4:	c2960000 	.word	0xc2960000
 80036e8:	20000af0 	.word	0x20000af0
 80036ec:	2000090c 	.word	0x2000090c
 80036f0:	20000a84 	.word	0x20000a84
 80036f4:	20000a08 	.word	0x20000a08
 80036f8:	20000b38 	.word	0x20000b38
 80036fc:	20000774 	.word	0x20000774
 8003700:	20000b24 	.word	0x20000b24
 8003704:	c2480000 	.word	0xc2480000
 8003708:	42960000 	.word	0x42960000
 800370c:	41c80000 	.word	0x41c80000
 8003710:	c1c80000 	.word	0xc1c80000
 8003714:	42480000 	.word	0x42480000
	}

	else if(e>=-25&&e<=0)
 8003718:	4b95      	ldr	r3, [pc, #596]	; (8003970 <Constant_Voltage+0x474>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4995      	ldr	r1, [pc, #596]	; (8003974 <Constant_Voltage+0x478>)
 800371e:	4618      	mov	r0, r3
 8003720:	f7fd fcfe 	bl	8001120 <__aeabi_fcmpge>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d045      	beq.n	80037b6 <Constant_Voltage+0x2ba>
 800372a:	4b91      	ldr	r3, [pc, #580]	; (8003970 <Constant_Voltage+0x474>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f04f 0100 	mov.w	r1, #0
 8003732:	4618      	mov	r0, r3
 8003734:	f7fd fcea 	bl	800110c <__aeabi_fcmple>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d03b      	beq.n	80037b6 <Constant_Voltage+0x2ba>
	{ eNS=(-(e+25)/25)+1;
 800373e:	4b8c      	ldr	r3, [pc, #560]	; (8003970 <Constant_Voltage+0x474>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	498d      	ldr	r1, [pc, #564]	; (8003978 <Constant_Voltage+0x47c>)
 8003744:	4618      	mov	r0, r3
 8003746:	f7fd fa31 	bl	8000bac <__addsf3>
 800374a:	4603      	mov	r3, r0
 800374c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003750:	4989      	ldr	r1, [pc, #548]	; (8003978 <Constant_Voltage+0x47c>)
 8003752:	4618      	mov	r0, r3
 8003754:	f7fd fbe6 	bl	8000f24 <__aeabi_fdiv>
 8003758:	4603      	mov	r3, r0
 800375a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800375e:	4618      	mov	r0, r3
 8003760:	f7fd fa24 	bl	8000bac <__addsf3>
 8003764:	4603      	mov	r3, r0
 8003766:	461a      	mov	r2, r3
 8003768:	4b84      	ldr	r3, [pc, #528]	; (800397c <Constant_Voltage+0x480>)
 800376a:	601a      	str	r2, [r3, #0]
	   eZ=(e/25)+1;
 800376c:	4b80      	ldr	r3, [pc, #512]	; (8003970 <Constant_Voltage+0x474>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4981      	ldr	r1, [pc, #516]	; (8003978 <Constant_Voltage+0x47c>)
 8003772:	4618      	mov	r0, r3
 8003774:	f7fd fbd6 	bl	8000f24 <__aeabi_fdiv>
 8003778:	4603      	mov	r3, r0
 800377a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800377e:	4618      	mov	r0, r3
 8003780:	f7fd fa14 	bl	8000bac <__addsf3>
 8003784:	4603      	mov	r3, r0
 8003786:	461a      	mov	r2, r3
 8003788:	4b7d      	ldr	r3, [pc, #500]	; (8003980 <Constant_Voltage+0x484>)
 800378a:	601a      	str	r2, [r3, #0]
	   eNB=eNM=ePS=ePM=ePB=0;
 800378c:	4b7d      	ldr	r3, [pc, #500]	; (8003984 <Constant_Voltage+0x488>)
 800378e:	f04f 0200 	mov.w	r2, #0
 8003792:	601a      	str	r2, [r3, #0]
 8003794:	4b7b      	ldr	r3, [pc, #492]	; (8003984 <Constant_Voltage+0x488>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a7b      	ldr	r2, [pc, #492]	; (8003988 <Constant_Voltage+0x48c>)
 800379a:	6013      	str	r3, [r2, #0]
 800379c:	4b7a      	ldr	r3, [pc, #488]	; (8003988 <Constant_Voltage+0x48c>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a7a      	ldr	r2, [pc, #488]	; (800398c <Constant_Voltage+0x490>)
 80037a2:	6013      	str	r3, [r2, #0]
 80037a4:	4b79      	ldr	r3, [pc, #484]	; (800398c <Constant_Voltage+0x490>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a79      	ldr	r2, [pc, #484]	; (8003990 <Constant_Voltage+0x494>)
 80037aa:	6013      	str	r3, [r2, #0]
 80037ac:	4b78      	ldr	r3, [pc, #480]	; (8003990 <Constant_Voltage+0x494>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a78      	ldr	r2, [pc, #480]	; (8003994 <Constant_Voltage+0x498>)
 80037b2:	6013      	str	r3, [r2, #0]
 80037b4:	e119      	b.n	80039ea <Constant_Voltage+0x4ee>
	}

	else if(e>=0&&e<=25)
 80037b6:	4b6e      	ldr	r3, [pc, #440]	; (8003970 <Constant_Voltage+0x474>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f04f 0100 	mov.w	r1, #0
 80037be:	4618      	mov	r0, r3
 80037c0:	f7fd fcae 	bl	8001120 <__aeabi_fcmpge>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d037      	beq.n	800383a <Constant_Voltage+0x33e>
 80037ca:	4b69      	ldr	r3, [pc, #420]	; (8003970 <Constant_Voltage+0x474>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	496a      	ldr	r1, [pc, #424]	; (8003978 <Constant_Voltage+0x47c>)
 80037d0:	4618      	mov	r0, r3
 80037d2:	f7fd fc9b 	bl	800110c <__aeabi_fcmple>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d02e      	beq.n	800383a <Constant_Voltage+0x33e>
	{ eZ=-(e/25)+1;
 80037dc:	4b64      	ldr	r3, [pc, #400]	; (8003970 <Constant_Voltage+0x474>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4965      	ldr	r1, [pc, #404]	; (8003978 <Constant_Voltage+0x47c>)
 80037e2:	4618      	mov	r0, r3
 80037e4:	f7fd fb9e 	bl	8000f24 <__aeabi_fdiv>
 80037e8:	4603      	mov	r3, r0
 80037ea:	4619      	mov	r1, r3
 80037ec:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80037f0:	f7fd f9da 	bl	8000ba8 <__aeabi_fsub>
 80037f4:	4603      	mov	r3, r0
 80037f6:	461a      	mov	r2, r3
 80037f8:	4b61      	ldr	r3, [pc, #388]	; (8003980 <Constant_Voltage+0x484>)
 80037fa:	601a      	str	r2, [r3, #0]
	   ePS=e/25;
 80037fc:	4b5c      	ldr	r3, [pc, #368]	; (8003970 <Constant_Voltage+0x474>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	495d      	ldr	r1, [pc, #372]	; (8003978 <Constant_Voltage+0x47c>)
 8003802:	4618      	mov	r0, r3
 8003804:	f7fd fb8e 	bl	8000f24 <__aeabi_fdiv>
 8003808:	4603      	mov	r3, r0
 800380a:	461a      	mov	r2, r3
 800380c:	4b5f      	ldr	r3, [pc, #380]	; (800398c <Constant_Voltage+0x490>)
 800380e:	601a      	str	r2, [r3, #0]
	   eNB=eNM=eNS=ePM=ePB=0;
 8003810:	4b5c      	ldr	r3, [pc, #368]	; (8003984 <Constant_Voltage+0x488>)
 8003812:	f04f 0200 	mov.w	r2, #0
 8003816:	601a      	str	r2, [r3, #0]
 8003818:	4b5a      	ldr	r3, [pc, #360]	; (8003984 <Constant_Voltage+0x488>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a5a      	ldr	r2, [pc, #360]	; (8003988 <Constant_Voltage+0x48c>)
 800381e:	6013      	str	r3, [r2, #0]
 8003820:	4b59      	ldr	r3, [pc, #356]	; (8003988 <Constant_Voltage+0x48c>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a55      	ldr	r2, [pc, #340]	; (800397c <Constant_Voltage+0x480>)
 8003826:	6013      	str	r3, [r2, #0]
 8003828:	4b54      	ldr	r3, [pc, #336]	; (800397c <Constant_Voltage+0x480>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a58      	ldr	r2, [pc, #352]	; (8003990 <Constant_Voltage+0x494>)
 800382e:	6013      	str	r3, [r2, #0]
 8003830:	4b57      	ldr	r3, [pc, #348]	; (8003990 <Constant_Voltage+0x494>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a57      	ldr	r2, [pc, #348]	; (8003994 <Constant_Voltage+0x498>)
 8003836:	6013      	str	r3, [r2, #0]
 8003838:	e0d7      	b.n	80039ea <Constant_Voltage+0x4ee>
	}

	else if(e>=25&&e<=50)
 800383a:	4b4d      	ldr	r3, [pc, #308]	; (8003970 <Constant_Voltage+0x474>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	494e      	ldr	r1, [pc, #312]	; (8003978 <Constant_Voltage+0x47c>)
 8003840:	4618      	mov	r0, r3
 8003842:	f7fd fc6d 	bl	8001120 <__aeabi_fcmpge>
 8003846:	4603      	mov	r3, r0
 8003848:	2b00      	cmp	r3, #0
 800384a:	d043      	beq.n	80038d4 <Constant_Voltage+0x3d8>
 800384c:	4b48      	ldr	r3, [pc, #288]	; (8003970 <Constant_Voltage+0x474>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4951      	ldr	r1, [pc, #324]	; (8003998 <Constant_Voltage+0x49c>)
 8003852:	4618      	mov	r0, r3
 8003854:	f7fd fc5a 	bl	800110c <__aeabi_fcmple>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d03a      	beq.n	80038d4 <Constant_Voltage+0x3d8>
	{ ePS=(-(e-25)/25)+1;
 800385e:	4b44      	ldr	r3, [pc, #272]	; (8003970 <Constant_Voltage+0x474>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4945      	ldr	r1, [pc, #276]	; (8003978 <Constant_Voltage+0x47c>)
 8003864:	4618      	mov	r0, r3
 8003866:	f7fd f99f 	bl	8000ba8 <__aeabi_fsub>
 800386a:	4603      	mov	r3, r0
 800386c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003870:	4941      	ldr	r1, [pc, #260]	; (8003978 <Constant_Voltage+0x47c>)
 8003872:	4618      	mov	r0, r3
 8003874:	f7fd fb56 	bl	8000f24 <__aeabi_fdiv>
 8003878:	4603      	mov	r3, r0
 800387a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800387e:	4618      	mov	r0, r3
 8003880:	f7fd f994 	bl	8000bac <__addsf3>
 8003884:	4603      	mov	r3, r0
 8003886:	461a      	mov	r2, r3
 8003888:	4b40      	ldr	r3, [pc, #256]	; (800398c <Constant_Voltage+0x490>)
 800388a:	601a      	str	r2, [r3, #0]
	   ePM=(e-25)/25;
 800388c:	4b38      	ldr	r3, [pc, #224]	; (8003970 <Constant_Voltage+0x474>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4939      	ldr	r1, [pc, #228]	; (8003978 <Constant_Voltage+0x47c>)
 8003892:	4618      	mov	r0, r3
 8003894:	f7fd f988 	bl	8000ba8 <__aeabi_fsub>
 8003898:	4603      	mov	r3, r0
 800389a:	4937      	ldr	r1, [pc, #220]	; (8003978 <Constant_Voltage+0x47c>)
 800389c:	4618      	mov	r0, r3
 800389e:	f7fd fb41 	bl	8000f24 <__aeabi_fdiv>
 80038a2:	4603      	mov	r3, r0
 80038a4:	461a      	mov	r2, r3
 80038a6:	4b38      	ldr	r3, [pc, #224]	; (8003988 <Constant_Voltage+0x48c>)
 80038a8:	601a      	str	r2, [r3, #0]
	   eNB=eNM=eNS=eZ=ePB=0;
 80038aa:	4b36      	ldr	r3, [pc, #216]	; (8003984 <Constant_Voltage+0x488>)
 80038ac:	f04f 0200 	mov.w	r2, #0
 80038b0:	601a      	str	r2, [r3, #0]
 80038b2:	4b34      	ldr	r3, [pc, #208]	; (8003984 <Constant_Voltage+0x488>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a32      	ldr	r2, [pc, #200]	; (8003980 <Constant_Voltage+0x484>)
 80038b8:	6013      	str	r3, [r2, #0]
 80038ba:	4b31      	ldr	r3, [pc, #196]	; (8003980 <Constant_Voltage+0x484>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a2f      	ldr	r2, [pc, #188]	; (800397c <Constant_Voltage+0x480>)
 80038c0:	6013      	str	r3, [r2, #0]
 80038c2:	4b2e      	ldr	r3, [pc, #184]	; (800397c <Constant_Voltage+0x480>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a32      	ldr	r2, [pc, #200]	; (8003990 <Constant_Voltage+0x494>)
 80038c8:	6013      	str	r3, [r2, #0]
 80038ca:	4b31      	ldr	r3, [pc, #196]	; (8003990 <Constant_Voltage+0x494>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a31      	ldr	r2, [pc, #196]	; (8003994 <Constant_Voltage+0x498>)
 80038d0:	6013      	str	r3, [r2, #0]
 80038d2:	e08a      	b.n	80039ea <Constant_Voltage+0x4ee>
	}

	else if(e>=50&&e<=75)
 80038d4:	4b26      	ldr	r3, [pc, #152]	; (8003970 <Constant_Voltage+0x474>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	492f      	ldr	r1, [pc, #188]	; (8003998 <Constant_Voltage+0x49c>)
 80038da:	4618      	mov	r0, r3
 80038dc:	f7fd fc20 	bl	8001120 <__aeabi_fcmpge>
 80038e0:	4603      	mov	r3, r0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d05c      	beq.n	80039a0 <Constant_Voltage+0x4a4>
 80038e6:	4b22      	ldr	r3, [pc, #136]	; (8003970 <Constant_Voltage+0x474>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	492c      	ldr	r1, [pc, #176]	; (800399c <Constant_Voltage+0x4a0>)
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7fd fc0d 	bl	800110c <__aeabi_fcmple>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d053      	beq.n	80039a0 <Constant_Voltage+0x4a4>
	{ ePM=(-(e-50)/25)+1;
 80038f8:	4b1d      	ldr	r3, [pc, #116]	; (8003970 <Constant_Voltage+0x474>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4926      	ldr	r1, [pc, #152]	; (8003998 <Constant_Voltage+0x49c>)
 80038fe:	4618      	mov	r0, r3
 8003900:	f7fd f952 	bl	8000ba8 <__aeabi_fsub>
 8003904:	4603      	mov	r3, r0
 8003906:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800390a:	491b      	ldr	r1, [pc, #108]	; (8003978 <Constant_Voltage+0x47c>)
 800390c:	4618      	mov	r0, r3
 800390e:	f7fd fb09 	bl	8000f24 <__aeabi_fdiv>
 8003912:	4603      	mov	r3, r0
 8003914:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003918:	4618      	mov	r0, r3
 800391a:	f7fd f947 	bl	8000bac <__addsf3>
 800391e:	4603      	mov	r3, r0
 8003920:	461a      	mov	r2, r3
 8003922:	4b19      	ldr	r3, [pc, #100]	; (8003988 <Constant_Voltage+0x48c>)
 8003924:	601a      	str	r2, [r3, #0]
	   ePB=(e-50)/25;
 8003926:	4b12      	ldr	r3, [pc, #72]	; (8003970 <Constant_Voltage+0x474>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	491b      	ldr	r1, [pc, #108]	; (8003998 <Constant_Voltage+0x49c>)
 800392c:	4618      	mov	r0, r3
 800392e:	f7fd f93b 	bl	8000ba8 <__aeabi_fsub>
 8003932:	4603      	mov	r3, r0
 8003934:	4910      	ldr	r1, [pc, #64]	; (8003978 <Constant_Voltage+0x47c>)
 8003936:	4618      	mov	r0, r3
 8003938:	f7fd faf4 	bl	8000f24 <__aeabi_fdiv>
 800393c:	4603      	mov	r3, r0
 800393e:	461a      	mov	r2, r3
 8003940:	4b10      	ldr	r3, [pc, #64]	; (8003984 <Constant_Voltage+0x488>)
 8003942:	601a      	str	r2, [r3, #0]
	   eNB=eNM=eNS=eZ=ePS=0;
 8003944:	4b11      	ldr	r3, [pc, #68]	; (800398c <Constant_Voltage+0x490>)
 8003946:	f04f 0200 	mov.w	r2, #0
 800394a:	601a      	str	r2, [r3, #0]
 800394c:	4b0f      	ldr	r3, [pc, #60]	; (800398c <Constant_Voltage+0x490>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a0b      	ldr	r2, [pc, #44]	; (8003980 <Constant_Voltage+0x484>)
 8003952:	6013      	str	r3, [r2, #0]
 8003954:	4b0a      	ldr	r3, [pc, #40]	; (8003980 <Constant_Voltage+0x484>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a08      	ldr	r2, [pc, #32]	; (800397c <Constant_Voltage+0x480>)
 800395a:	6013      	str	r3, [r2, #0]
 800395c:	4b07      	ldr	r3, [pc, #28]	; (800397c <Constant_Voltage+0x480>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a0b      	ldr	r2, [pc, #44]	; (8003990 <Constant_Voltage+0x494>)
 8003962:	6013      	str	r3, [r2, #0]
 8003964:	4b0a      	ldr	r3, [pc, #40]	; (8003990 <Constant_Voltage+0x494>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a0a      	ldr	r2, [pc, #40]	; (8003994 <Constant_Voltage+0x498>)
 800396a:	6013      	str	r3, [r2, #0]
 800396c:	e03d      	b.n	80039ea <Constant_Voltage+0x4ee>
 800396e:	bf00      	nop
 8003970:	20000ae8 	.word	0x20000ae8
 8003974:	c1c80000 	.word	0xc1c80000
 8003978:	41c80000 	.word	0x41c80000
 800397c:	20000774 	.word	0x20000774
 8003980:	20000b38 	.word	0x20000b38
 8003984:	2000090c 	.word	0x2000090c
 8003988:	20000a84 	.word	0x20000a84
 800398c:	20000a08 	.word	0x20000a08
 8003990:	20000b24 	.word	0x20000b24
 8003994:	20000af0 	.word	0x20000af0
 8003998:	42480000 	.word	0x42480000
 800399c:	42960000 	.word	0x42960000
	}

	else if(e>=75)
 80039a0:	4b71      	ldr	r3, [pc, #452]	; (8003b68 <Constant_Voltage+0x66c>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4971      	ldr	r1, [pc, #452]	; (8003b6c <Constant_Voltage+0x670>)
 80039a6:	4618      	mov	r0, r3
 80039a8:	f7fd fbba 	bl	8001120 <__aeabi_fcmpge>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d01b      	beq.n	80039ea <Constant_Voltage+0x4ee>
	{ ePB=1; eNB=eNM=eNS=eZ=ePS=ePM=0;}
 80039b2:	4b6f      	ldr	r3, [pc, #444]	; (8003b70 <Constant_Voltage+0x674>)
 80039b4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80039b8:	601a      	str	r2, [r3, #0]
 80039ba:	4b6e      	ldr	r3, [pc, #440]	; (8003b74 <Constant_Voltage+0x678>)
 80039bc:	f04f 0200 	mov.w	r2, #0
 80039c0:	601a      	str	r2, [r3, #0]
 80039c2:	4b6c      	ldr	r3, [pc, #432]	; (8003b74 <Constant_Voltage+0x678>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a6c      	ldr	r2, [pc, #432]	; (8003b78 <Constant_Voltage+0x67c>)
 80039c8:	6013      	str	r3, [r2, #0]
 80039ca:	4b6b      	ldr	r3, [pc, #428]	; (8003b78 <Constant_Voltage+0x67c>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a6b      	ldr	r2, [pc, #428]	; (8003b7c <Constant_Voltage+0x680>)
 80039d0:	6013      	str	r3, [r2, #0]
 80039d2:	4b6a      	ldr	r3, [pc, #424]	; (8003b7c <Constant_Voltage+0x680>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a6a      	ldr	r2, [pc, #424]	; (8003b80 <Constant_Voltage+0x684>)
 80039d8:	6013      	str	r3, [r2, #0]
 80039da:	4b69      	ldr	r3, [pc, #420]	; (8003b80 <Constant_Voltage+0x684>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a69      	ldr	r2, [pc, #420]	; (8003b84 <Constant_Voltage+0x688>)
 80039e0:	6013      	str	r3, [r2, #0]
 80039e2:	4b68      	ldr	r3, [pc, #416]	; (8003b84 <Constant_Voltage+0x688>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a68      	ldr	r2, [pc, #416]	; (8003b88 <Constant_Voltage+0x68c>)
 80039e8:	6013      	str	r3, [r2, #0]

	/////////////////////fuzzifikasi delta error //////////////
	if(d<=-30)
 80039ea:	4b68      	ldr	r3, [pc, #416]	; (8003b8c <Constant_Voltage+0x690>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4968      	ldr	r1, [pc, #416]	; (8003b90 <Constant_Voltage+0x694>)
 80039f0:	4618      	mov	r0, r3
 80039f2:	f7fd fb8b 	bl	800110c <__aeabi_fcmple>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d01b      	beq.n	8003a34 <Constant_Voltage+0x538>
	{ dNB=1;  dNM=dNS=dZ=dPS=dPM=dPB=0;}
 80039fc:	4b65      	ldr	r3, [pc, #404]	; (8003b94 <Constant_Voltage+0x698>)
 80039fe:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003a02:	601a      	str	r2, [r3, #0]
 8003a04:	4b64      	ldr	r3, [pc, #400]	; (8003b98 <Constant_Voltage+0x69c>)
 8003a06:	f04f 0200 	mov.w	r2, #0
 8003a0a:	601a      	str	r2, [r3, #0]
 8003a0c:	4b62      	ldr	r3, [pc, #392]	; (8003b98 <Constant_Voltage+0x69c>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a62      	ldr	r2, [pc, #392]	; (8003b9c <Constant_Voltage+0x6a0>)
 8003a12:	6013      	str	r3, [r2, #0]
 8003a14:	4b61      	ldr	r3, [pc, #388]	; (8003b9c <Constant_Voltage+0x6a0>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a61      	ldr	r2, [pc, #388]	; (8003ba0 <Constant_Voltage+0x6a4>)
 8003a1a:	6013      	str	r3, [r2, #0]
 8003a1c:	4b60      	ldr	r3, [pc, #384]	; (8003ba0 <Constant_Voltage+0x6a4>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a60      	ldr	r2, [pc, #384]	; (8003ba4 <Constant_Voltage+0x6a8>)
 8003a22:	6013      	str	r3, [r2, #0]
 8003a24:	4b5f      	ldr	r3, [pc, #380]	; (8003ba4 <Constant_Voltage+0x6a8>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a5f      	ldr	r2, [pc, #380]	; (8003ba8 <Constant_Voltage+0x6ac>)
 8003a2a:	6013      	str	r3, [r2, #0]
 8003a2c:	4b5e      	ldr	r3, [pc, #376]	; (8003ba8 <Constant_Voltage+0x6ac>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a5e      	ldr	r2, [pc, #376]	; (8003bac <Constant_Voltage+0x6b0>)
 8003a32:	6013      	str	r3, [r2, #0]

	if(d>=-30&&d<=-20)
 8003a34:	4b55      	ldr	r3, [pc, #340]	; (8003b8c <Constant_Voltage+0x690>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4955      	ldr	r1, [pc, #340]	; (8003b90 <Constant_Voltage+0x694>)
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f7fd fb70 	bl	8001120 <__aeabi_fcmpge>
 8003a40:	4603      	mov	r3, r0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d043      	beq.n	8003ace <Constant_Voltage+0x5d2>
 8003a46:	4b51      	ldr	r3, [pc, #324]	; (8003b8c <Constant_Voltage+0x690>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4959      	ldr	r1, [pc, #356]	; (8003bb0 <Constant_Voltage+0x6b4>)
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f7fd fb5d 	bl	800110c <__aeabi_fcmple>
 8003a52:	4603      	mov	r3, r0
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d03a      	beq.n	8003ace <Constant_Voltage+0x5d2>
	{ dNB=(-(d+30)/10)+1;
 8003a58:	4b4c      	ldr	r3, [pc, #304]	; (8003b8c <Constant_Voltage+0x690>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4955      	ldr	r1, [pc, #340]	; (8003bb4 <Constant_Voltage+0x6b8>)
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7fd f8a4 	bl	8000bac <__addsf3>
 8003a64:	4603      	mov	r3, r0
 8003a66:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003a6a:	4953      	ldr	r1, [pc, #332]	; (8003bb8 <Constant_Voltage+0x6bc>)
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f7fd fa59 	bl	8000f24 <__aeabi_fdiv>
 8003a72:	4603      	mov	r3, r0
 8003a74:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f7fd f897 	bl	8000bac <__addsf3>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	461a      	mov	r2, r3
 8003a82:	4b44      	ldr	r3, [pc, #272]	; (8003b94 <Constant_Voltage+0x698>)
 8003a84:	601a      	str	r2, [r3, #0]
	   dNM=(d+30)/10;
 8003a86:	4b41      	ldr	r3, [pc, #260]	; (8003b8c <Constant_Voltage+0x690>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	494a      	ldr	r1, [pc, #296]	; (8003bb4 <Constant_Voltage+0x6b8>)
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f7fd f88d 	bl	8000bac <__addsf3>
 8003a92:	4603      	mov	r3, r0
 8003a94:	4948      	ldr	r1, [pc, #288]	; (8003bb8 <Constant_Voltage+0x6bc>)
 8003a96:	4618      	mov	r0, r3
 8003a98:	f7fd fa44 	bl	8000f24 <__aeabi_fdiv>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	4b42      	ldr	r3, [pc, #264]	; (8003bac <Constant_Voltage+0x6b0>)
 8003aa2:	601a      	str	r2, [r3, #0]
	   dNS=dZ=dPS=dPM=dPB=0;
 8003aa4:	4b3c      	ldr	r3, [pc, #240]	; (8003b98 <Constant_Voltage+0x69c>)
 8003aa6:	f04f 0200 	mov.w	r2, #0
 8003aaa:	601a      	str	r2, [r3, #0]
 8003aac:	4b3a      	ldr	r3, [pc, #232]	; (8003b98 <Constant_Voltage+0x69c>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a3a      	ldr	r2, [pc, #232]	; (8003b9c <Constant_Voltage+0x6a0>)
 8003ab2:	6013      	str	r3, [r2, #0]
 8003ab4:	4b39      	ldr	r3, [pc, #228]	; (8003b9c <Constant_Voltage+0x6a0>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a39      	ldr	r2, [pc, #228]	; (8003ba0 <Constant_Voltage+0x6a4>)
 8003aba:	6013      	str	r3, [r2, #0]
 8003abc:	4b38      	ldr	r3, [pc, #224]	; (8003ba0 <Constant_Voltage+0x6a4>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a38      	ldr	r2, [pc, #224]	; (8003ba4 <Constant_Voltage+0x6a8>)
 8003ac2:	6013      	str	r3, [r2, #0]
 8003ac4:	4b37      	ldr	r3, [pc, #220]	; (8003ba4 <Constant_Voltage+0x6a8>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a37      	ldr	r2, [pc, #220]	; (8003ba8 <Constant_Voltage+0x6ac>)
 8003aca:	6013      	str	r3, [r2, #0]
 8003acc:	e1e1      	b.n	8003e92 <Constant_Voltage+0x996>
	}

	else if(d>=-20&&d<=-10)
 8003ace:	4b2f      	ldr	r3, [pc, #188]	; (8003b8c <Constant_Voltage+0x690>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4937      	ldr	r1, [pc, #220]	; (8003bb0 <Constant_Voltage+0x6b4>)
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f7fd fb23 	bl	8001120 <__aeabi_fcmpge>
 8003ada:	4603      	mov	r3, r0
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d071      	beq.n	8003bc4 <Constant_Voltage+0x6c8>
 8003ae0:	4b2a      	ldr	r3, [pc, #168]	; (8003b8c <Constant_Voltage+0x690>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4935      	ldr	r1, [pc, #212]	; (8003bbc <Constant_Voltage+0x6c0>)
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f7fd fb10 	bl	800110c <__aeabi_fcmple>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d068      	beq.n	8003bc4 <Constant_Voltage+0x6c8>
	{ dNM=(-(d+20)/10)+1;
 8003af2:	4b26      	ldr	r3, [pc, #152]	; (8003b8c <Constant_Voltage+0x690>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4932      	ldr	r1, [pc, #200]	; (8003bc0 <Constant_Voltage+0x6c4>)
 8003af8:	4618      	mov	r0, r3
 8003afa:	f7fd f857 	bl	8000bac <__addsf3>
 8003afe:	4603      	mov	r3, r0
 8003b00:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003b04:	492c      	ldr	r1, [pc, #176]	; (8003bb8 <Constant_Voltage+0x6bc>)
 8003b06:	4618      	mov	r0, r3
 8003b08:	f7fd fa0c 	bl	8000f24 <__aeabi_fdiv>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003b12:	4618      	mov	r0, r3
 8003b14:	f7fd f84a 	bl	8000bac <__addsf3>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	461a      	mov	r2, r3
 8003b1c:	4b23      	ldr	r3, [pc, #140]	; (8003bac <Constant_Voltage+0x6b0>)
 8003b1e:	601a      	str	r2, [r3, #0]
	   dNS=(d+20)/10;
 8003b20:	4b1a      	ldr	r3, [pc, #104]	; (8003b8c <Constant_Voltage+0x690>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4926      	ldr	r1, [pc, #152]	; (8003bc0 <Constant_Voltage+0x6c4>)
 8003b26:	4618      	mov	r0, r3
 8003b28:	f7fd f840 	bl	8000bac <__addsf3>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	4922      	ldr	r1, [pc, #136]	; (8003bb8 <Constant_Voltage+0x6bc>)
 8003b30:	4618      	mov	r0, r3
 8003b32:	f7fd f9f7 	bl	8000f24 <__aeabi_fdiv>
 8003b36:	4603      	mov	r3, r0
 8003b38:	461a      	mov	r2, r3
 8003b3a:	4b1b      	ldr	r3, [pc, #108]	; (8003ba8 <Constant_Voltage+0x6ac>)
 8003b3c:	601a      	str	r2, [r3, #0]
	   dNB=dZ=dPS=dPM=dPB=0;
 8003b3e:	4b16      	ldr	r3, [pc, #88]	; (8003b98 <Constant_Voltage+0x69c>)
 8003b40:	f04f 0200 	mov.w	r2, #0
 8003b44:	601a      	str	r2, [r3, #0]
 8003b46:	4b14      	ldr	r3, [pc, #80]	; (8003b98 <Constant_Voltage+0x69c>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a14      	ldr	r2, [pc, #80]	; (8003b9c <Constant_Voltage+0x6a0>)
 8003b4c:	6013      	str	r3, [r2, #0]
 8003b4e:	4b13      	ldr	r3, [pc, #76]	; (8003b9c <Constant_Voltage+0x6a0>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a13      	ldr	r2, [pc, #76]	; (8003ba0 <Constant_Voltage+0x6a4>)
 8003b54:	6013      	str	r3, [r2, #0]
 8003b56:	4b12      	ldr	r3, [pc, #72]	; (8003ba0 <Constant_Voltage+0x6a4>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a12      	ldr	r2, [pc, #72]	; (8003ba4 <Constant_Voltage+0x6a8>)
 8003b5c:	6013      	str	r3, [r2, #0]
 8003b5e:	4b11      	ldr	r3, [pc, #68]	; (8003ba4 <Constant_Voltage+0x6a8>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a0c      	ldr	r2, [pc, #48]	; (8003b94 <Constant_Voltage+0x698>)
 8003b64:	6013      	str	r3, [r2, #0]
 8003b66:	e194      	b.n	8003e92 <Constant_Voltage+0x996>
 8003b68:	20000ae8 	.word	0x20000ae8
 8003b6c:	42960000 	.word	0x42960000
 8003b70:	2000090c 	.word	0x2000090c
 8003b74:	20000a84 	.word	0x20000a84
 8003b78:	20000a08 	.word	0x20000a08
 8003b7c:	20000b38 	.word	0x20000b38
 8003b80:	20000774 	.word	0x20000774
 8003b84:	20000b24 	.word	0x20000b24
 8003b88:	20000af0 	.word	0x20000af0
 8003b8c:	20000a78 	.word	0x20000a78
 8003b90:	c1f00000 	.word	0xc1f00000
 8003b94:	20000798 	.word	0x20000798
 8003b98:	20000a8c 	.word	0x20000a8c
 8003b9c:	200007a4 	.word	0x200007a4
 8003ba0:	20000b00 	.word	0x20000b00
 8003ba4:	20000b18 	.word	0x20000b18
 8003ba8:	200008d4 	.word	0x200008d4
 8003bac:	20000a04 	.word	0x20000a04
 8003bb0:	c1a00000 	.word	0xc1a00000
 8003bb4:	41f00000 	.word	0x41f00000
 8003bb8:	41200000 	.word	0x41200000
 8003bbc:	c1200000 	.word	0xc1200000
 8003bc0:	41a00000 	.word	0x41a00000
	}

	else if(d>=-10&&d<=0)
 8003bc4:	4b94      	ldr	r3, [pc, #592]	; (8003e18 <Constant_Voltage+0x91c>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4994      	ldr	r1, [pc, #592]	; (8003e1c <Constant_Voltage+0x920>)
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f7fd faa8 	bl	8001120 <__aeabi_fcmpge>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d044      	beq.n	8003c60 <Constant_Voltage+0x764>
 8003bd6:	4b90      	ldr	r3, [pc, #576]	; (8003e18 <Constant_Voltage+0x91c>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f04f 0100 	mov.w	r1, #0
 8003bde:	4618      	mov	r0, r3
 8003be0:	f7fd fa94 	bl	800110c <__aeabi_fcmple>
 8003be4:	4603      	mov	r3, r0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d03a      	beq.n	8003c60 <Constant_Voltage+0x764>
	{ dNS=(-(d+10)/10)+1;
 8003bea:	4b8b      	ldr	r3, [pc, #556]	; (8003e18 <Constant_Voltage+0x91c>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	498c      	ldr	r1, [pc, #560]	; (8003e20 <Constant_Voltage+0x924>)
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f7fc ffdb 	bl	8000bac <__addsf3>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003bfc:	4988      	ldr	r1, [pc, #544]	; (8003e20 <Constant_Voltage+0x924>)
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f7fd f990 	bl	8000f24 <__aeabi_fdiv>
 8003c04:	4603      	mov	r3, r0
 8003c06:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f7fc ffce 	bl	8000bac <__addsf3>
 8003c10:	4603      	mov	r3, r0
 8003c12:	461a      	mov	r2, r3
 8003c14:	4b83      	ldr	r3, [pc, #524]	; (8003e24 <Constant_Voltage+0x928>)
 8003c16:	601a      	str	r2, [r3, #0]
	   dZ=(d+10)/10;
 8003c18:	4b7f      	ldr	r3, [pc, #508]	; (8003e18 <Constant_Voltage+0x91c>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4980      	ldr	r1, [pc, #512]	; (8003e20 <Constant_Voltage+0x924>)
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7fc ffc4 	bl	8000bac <__addsf3>
 8003c24:	4603      	mov	r3, r0
 8003c26:	497e      	ldr	r1, [pc, #504]	; (8003e20 <Constant_Voltage+0x924>)
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f7fd f97b 	bl	8000f24 <__aeabi_fdiv>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	461a      	mov	r2, r3
 8003c32:	4b7d      	ldr	r3, [pc, #500]	; (8003e28 <Constant_Voltage+0x92c>)
 8003c34:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dPS=dPM=dPB=0;
 8003c36:	4b7d      	ldr	r3, [pc, #500]	; (8003e2c <Constant_Voltage+0x930>)
 8003c38:	f04f 0200 	mov.w	r2, #0
 8003c3c:	601a      	str	r2, [r3, #0]
 8003c3e:	4b7b      	ldr	r3, [pc, #492]	; (8003e2c <Constant_Voltage+0x930>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a7b      	ldr	r2, [pc, #492]	; (8003e30 <Constant_Voltage+0x934>)
 8003c44:	6013      	str	r3, [r2, #0]
 8003c46:	4b7a      	ldr	r3, [pc, #488]	; (8003e30 <Constant_Voltage+0x934>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a7a      	ldr	r2, [pc, #488]	; (8003e34 <Constant_Voltage+0x938>)
 8003c4c:	6013      	str	r3, [r2, #0]
 8003c4e:	4b79      	ldr	r3, [pc, #484]	; (8003e34 <Constant_Voltage+0x938>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a79      	ldr	r2, [pc, #484]	; (8003e38 <Constant_Voltage+0x93c>)
 8003c54:	6013      	str	r3, [r2, #0]
 8003c56:	4b78      	ldr	r3, [pc, #480]	; (8003e38 <Constant_Voltage+0x93c>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a78      	ldr	r2, [pc, #480]	; (8003e3c <Constant_Voltage+0x940>)
 8003c5c:	6013      	str	r3, [r2, #0]
 8003c5e:	e118      	b.n	8003e92 <Constant_Voltage+0x996>
	}

	else if(d>=0&&d<=10)
 8003c60:	4b6d      	ldr	r3, [pc, #436]	; (8003e18 <Constant_Voltage+0x91c>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f04f 0100 	mov.w	r1, #0
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f7fd fa59 	bl	8001120 <__aeabi_fcmpge>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d037      	beq.n	8003ce4 <Constant_Voltage+0x7e8>
 8003c74:	4b68      	ldr	r3, [pc, #416]	; (8003e18 <Constant_Voltage+0x91c>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4969      	ldr	r1, [pc, #420]	; (8003e20 <Constant_Voltage+0x924>)
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f7fd fa46 	bl	800110c <__aeabi_fcmple>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d02e      	beq.n	8003ce4 <Constant_Voltage+0x7e8>
	{ dZ=-(d/10)+1;
 8003c86:	4b64      	ldr	r3, [pc, #400]	; (8003e18 <Constant_Voltage+0x91c>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4965      	ldr	r1, [pc, #404]	; (8003e20 <Constant_Voltage+0x924>)
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f7fd f949 	bl	8000f24 <__aeabi_fdiv>
 8003c92:	4603      	mov	r3, r0
 8003c94:	4619      	mov	r1, r3
 8003c96:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003c9a:	f7fc ff85 	bl	8000ba8 <__aeabi_fsub>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	461a      	mov	r2, r3
 8003ca2:	4b61      	ldr	r3, [pc, #388]	; (8003e28 <Constant_Voltage+0x92c>)
 8003ca4:	601a      	str	r2, [r3, #0]
	   dPS=d/10;
 8003ca6:	4b5c      	ldr	r3, [pc, #368]	; (8003e18 <Constant_Voltage+0x91c>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	495d      	ldr	r1, [pc, #372]	; (8003e20 <Constant_Voltage+0x924>)
 8003cac:	4618      	mov	r0, r3
 8003cae:	f7fd f939 	bl	8000f24 <__aeabi_fdiv>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	4b5f      	ldr	r3, [pc, #380]	; (8003e34 <Constant_Voltage+0x938>)
 8003cb8:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dNS=dPM=dPB=0;
 8003cba:	4b5c      	ldr	r3, [pc, #368]	; (8003e2c <Constant_Voltage+0x930>)
 8003cbc:	f04f 0200 	mov.w	r2, #0
 8003cc0:	601a      	str	r2, [r3, #0]
 8003cc2:	4b5a      	ldr	r3, [pc, #360]	; (8003e2c <Constant_Voltage+0x930>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a5a      	ldr	r2, [pc, #360]	; (8003e30 <Constant_Voltage+0x934>)
 8003cc8:	6013      	str	r3, [r2, #0]
 8003cca:	4b59      	ldr	r3, [pc, #356]	; (8003e30 <Constant_Voltage+0x934>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a55      	ldr	r2, [pc, #340]	; (8003e24 <Constant_Voltage+0x928>)
 8003cd0:	6013      	str	r3, [r2, #0]
 8003cd2:	4b54      	ldr	r3, [pc, #336]	; (8003e24 <Constant_Voltage+0x928>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a58      	ldr	r2, [pc, #352]	; (8003e38 <Constant_Voltage+0x93c>)
 8003cd8:	6013      	str	r3, [r2, #0]
 8003cda:	4b57      	ldr	r3, [pc, #348]	; (8003e38 <Constant_Voltage+0x93c>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a57      	ldr	r2, [pc, #348]	; (8003e3c <Constant_Voltage+0x940>)
 8003ce0:	6013      	str	r3, [r2, #0]
 8003ce2:	e0d6      	b.n	8003e92 <Constant_Voltage+0x996>
	}

	else if(d>=10&&d<=20)
 8003ce4:	4b4c      	ldr	r3, [pc, #304]	; (8003e18 <Constant_Voltage+0x91c>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	494d      	ldr	r1, [pc, #308]	; (8003e20 <Constant_Voltage+0x924>)
 8003cea:	4618      	mov	r0, r3
 8003cec:	f7fd fa18 	bl	8001120 <__aeabi_fcmpge>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d043      	beq.n	8003d7e <Constant_Voltage+0x882>
 8003cf6:	4b48      	ldr	r3, [pc, #288]	; (8003e18 <Constant_Voltage+0x91c>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4951      	ldr	r1, [pc, #324]	; (8003e40 <Constant_Voltage+0x944>)
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7fd fa05 	bl	800110c <__aeabi_fcmple>
 8003d02:	4603      	mov	r3, r0
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d03a      	beq.n	8003d7e <Constant_Voltage+0x882>
	{ dPS=(-(d-10)/10)+1;
 8003d08:	4b43      	ldr	r3, [pc, #268]	; (8003e18 <Constant_Voltage+0x91c>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4944      	ldr	r1, [pc, #272]	; (8003e20 <Constant_Voltage+0x924>)
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f7fc ff4a 	bl	8000ba8 <__aeabi_fsub>
 8003d14:	4603      	mov	r3, r0
 8003d16:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003d1a:	4941      	ldr	r1, [pc, #260]	; (8003e20 <Constant_Voltage+0x924>)
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f7fd f901 	bl	8000f24 <__aeabi_fdiv>
 8003d22:	4603      	mov	r3, r0
 8003d24:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f7fc ff3f 	bl	8000bac <__addsf3>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	461a      	mov	r2, r3
 8003d32:	4b40      	ldr	r3, [pc, #256]	; (8003e34 <Constant_Voltage+0x938>)
 8003d34:	601a      	str	r2, [r3, #0]
	   dPM=(d-10)/10;
 8003d36:	4b38      	ldr	r3, [pc, #224]	; (8003e18 <Constant_Voltage+0x91c>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4939      	ldr	r1, [pc, #228]	; (8003e20 <Constant_Voltage+0x924>)
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f7fc ff33 	bl	8000ba8 <__aeabi_fsub>
 8003d42:	4603      	mov	r3, r0
 8003d44:	4936      	ldr	r1, [pc, #216]	; (8003e20 <Constant_Voltage+0x924>)
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7fd f8ec 	bl	8000f24 <__aeabi_fdiv>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	461a      	mov	r2, r3
 8003d50:	4b37      	ldr	r3, [pc, #220]	; (8003e30 <Constant_Voltage+0x934>)
 8003d52:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dNS=dZ=dPB=0;
 8003d54:	4b35      	ldr	r3, [pc, #212]	; (8003e2c <Constant_Voltage+0x930>)
 8003d56:	f04f 0200 	mov.w	r2, #0
 8003d5a:	601a      	str	r2, [r3, #0]
 8003d5c:	4b33      	ldr	r3, [pc, #204]	; (8003e2c <Constant_Voltage+0x930>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a31      	ldr	r2, [pc, #196]	; (8003e28 <Constant_Voltage+0x92c>)
 8003d62:	6013      	str	r3, [r2, #0]
 8003d64:	4b30      	ldr	r3, [pc, #192]	; (8003e28 <Constant_Voltage+0x92c>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a2e      	ldr	r2, [pc, #184]	; (8003e24 <Constant_Voltage+0x928>)
 8003d6a:	6013      	str	r3, [r2, #0]
 8003d6c:	4b2d      	ldr	r3, [pc, #180]	; (8003e24 <Constant_Voltage+0x928>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a31      	ldr	r2, [pc, #196]	; (8003e38 <Constant_Voltage+0x93c>)
 8003d72:	6013      	str	r3, [r2, #0]
 8003d74:	4b30      	ldr	r3, [pc, #192]	; (8003e38 <Constant_Voltage+0x93c>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a30      	ldr	r2, [pc, #192]	; (8003e3c <Constant_Voltage+0x940>)
 8003d7a:	6013      	str	r3, [r2, #0]
 8003d7c:	e089      	b.n	8003e92 <Constant_Voltage+0x996>
	}

	else if(d>=20&&d<=30)
 8003d7e:	4b26      	ldr	r3, [pc, #152]	; (8003e18 <Constant_Voltage+0x91c>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	492f      	ldr	r1, [pc, #188]	; (8003e40 <Constant_Voltage+0x944>)
 8003d84:	4618      	mov	r0, r3
 8003d86:	f7fd f9cb 	bl	8001120 <__aeabi_fcmpge>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d05b      	beq.n	8003e48 <Constant_Voltage+0x94c>
 8003d90:	4b21      	ldr	r3, [pc, #132]	; (8003e18 <Constant_Voltage+0x91c>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	492b      	ldr	r1, [pc, #172]	; (8003e44 <Constant_Voltage+0x948>)
 8003d96:	4618      	mov	r0, r3
 8003d98:	f7fd f9b8 	bl	800110c <__aeabi_fcmple>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d052      	beq.n	8003e48 <Constant_Voltage+0x94c>
	{ dPM=(-(d-20)/10)+1;
 8003da2:	4b1d      	ldr	r3, [pc, #116]	; (8003e18 <Constant_Voltage+0x91c>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4926      	ldr	r1, [pc, #152]	; (8003e40 <Constant_Voltage+0x944>)
 8003da8:	4618      	mov	r0, r3
 8003daa:	f7fc fefd 	bl	8000ba8 <__aeabi_fsub>
 8003dae:	4603      	mov	r3, r0
 8003db0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003db4:	491a      	ldr	r1, [pc, #104]	; (8003e20 <Constant_Voltage+0x924>)
 8003db6:	4618      	mov	r0, r3
 8003db8:	f7fd f8b4 	bl	8000f24 <__aeabi_fdiv>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f7fc fef2 	bl	8000bac <__addsf3>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	461a      	mov	r2, r3
 8003dcc:	4b18      	ldr	r3, [pc, #96]	; (8003e30 <Constant_Voltage+0x934>)
 8003dce:	601a      	str	r2, [r3, #0]
	   dPB=(d-20)/10;
 8003dd0:	4b11      	ldr	r3, [pc, #68]	; (8003e18 <Constant_Voltage+0x91c>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	491a      	ldr	r1, [pc, #104]	; (8003e40 <Constant_Voltage+0x944>)
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f7fc fee6 	bl	8000ba8 <__aeabi_fsub>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	4910      	ldr	r1, [pc, #64]	; (8003e20 <Constant_Voltage+0x924>)
 8003de0:	4618      	mov	r0, r3
 8003de2:	f7fd f89f 	bl	8000f24 <__aeabi_fdiv>
 8003de6:	4603      	mov	r3, r0
 8003de8:	461a      	mov	r2, r3
 8003dea:	4b10      	ldr	r3, [pc, #64]	; (8003e2c <Constant_Voltage+0x930>)
 8003dec:	601a      	str	r2, [r3, #0]
	   dNB=dNM=dNS=dZ=dPS=0;
 8003dee:	4b11      	ldr	r3, [pc, #68]	; (8003e34 <Constant_Voltage+0x938>)
 8003df0:	f04f 0200 	mov.w	r2, #0
 8003df4:	601a      	str	r2, [r3, #0]
 8003df6:	4b0f      	ldr	r3, [pc, #60]	; (8003e34 <Constant_Voltage+0x938>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a0b      	ldr	r2, [pc, #44]	; (8003e28 <Constant_Voltage+0x92c>)
 8003dfc:	6013      	str	r3, [r2, #0]
 8003dfe:	4b0a      	ldr	r3, [pc, #40]	; (8003e28 <Constant_Voltage+0x92c>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a08      	ldr	r2, [pc, #32]	; (8003e24 <Constant_Voltage+0x928>)
 8003e04:	6013      	str	r3, [r2, #0]
 8003e06:	4b07      	ldr	r3, [pc, #28]	; (8003e24 <Constant_Voltage+0x928>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a0b      	ldr	r2, [pc, #44]	; (8003e38 <Constant_Voltage+0x93c>)
 8003e0c:	6013      	str	r3, [r2, #0]
 8003e0e:	4b0a      	ldr	r3, [pc, #40]	; (8003e38 <Constant_Voltage+0x93c>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a0a      	ldr	r2, [pc, #40]	; (8003e3c <Constant_Voltage+0x940>)
 8003e14:	6013      	str	r3, [r2, #0]
 8003e16:	e03c      	b.n	8003e92 <Constant_Voltage+0x996>
 8003e18:	20000a78 	.word	0x20000a78
 8003e1c:	c1200000 	.word	0xc1200000
 8003e20:	41200000 	.word	0x41200000
 8003e24:	200008d4 	.word	0x200008d4
 8003e28:	20000b18 	.word	0x20000b18
 8003e2c:	20000a8c 	.word	0x20000a8c
 8003e30:	200007a4 	.word	0x200007a4
 8003e34:	20000b00 	.word	0x20000b00
 8003e38:	20000a04 	.word	0x20000a04
 8003e3c:	20000798 	.word	0x20000798
 8003e40:	41a00000 	.word	0x41a00000
 8003e44:	41f00000 	.word	0x41f00000
	}

	else if(d>=30)
 8003e48:	4b8e      	ldr	r3, [pc, #568]	; (8004084 <Constant_Voltage+0xb88>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	498e      	ldr	r1, [pc, #568]	; (8004088 <Constant_Voltage+0xb8c>)
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f7fd f966 	bl	8001120 <__aeabi_fcmpge>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d01b      	beq.n	8003e92 <Constant_Voltage+0x996>
	{ dPB=1; dNB=dNM=dNS=dZ=dPS=dPM=0;}
 8003e5a:	4b8c      	ldr	r3, [pc, #560]	; (800408c <Constant_Voltage+0xb90>)
 8003e5c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003e60:	601a      	str	r2, [r3, #0]
 8003e62:	4b8b      	ldr	r3, [pc, #556]	; (8004090 <Constant_Voltage+0xb94>)
 8003e64:	f04f 0200 	mov.w	r2, #0
 8003e68:	601a      	str	r2, [r3, #0]
 8003e6a:	4b89      	ldr	r3, [pc, #548]	; (8004090 <Constant_Voltage+0xb94>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a89      	ldr	r2, [pc, #548]	; (8004094 <Constant_Voltage+0xb98>)
 8003e70:	6013      	str	r3, [r2, #0]
 8003e72:	4b88      	ldr	r3, [pc, #544]	; (8004094 <Constant_Voltage+0xb98>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a88      	ldr	r2, [pc, #544]	; (8004098 <Constant_Voltage+0xb9c>)
 8003e78:	6013      	str	r3, [r2, #0]
 8003e7a:	4b87      	ldr	r3, [pc, #540]	; (8004098 <Constant_Voltage+0xb9c>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a87      	ldr	r2, [pc, #540]	; (800409c <Constant_Voltage+0xba0>)
 8003e80:	6013      	str	r3, [r2, #0]
 8003e82:	4b86      	ldr	r3, [pc, #536]	; (800409c <Constant_Voltage+0xba0>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a86      	ldr	r2, [pc, #536]	; (80040a0 <Constant_Voltage+0xba4>)
 8003e88:	6013      	str	r3, [r2, #0]
 8003e8a:	4b85      	ldr	r3, [pc, #532]	; (80040a0 <Constant_Voltage+0xba4>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a85      	ldr	r2, [pc, #532]	; (80040a4 <Constant_Voltage+0xba8>)
 8003e90:	6013      	str	r3, [r2, #0]

	/////////////////////inferensi///////////////////////

	r1=dPB; if(eNB<dPB) r1=eNB;		//max(dPB,eNB);
 8003e92:	4b7e      	ldr	r3, [pc, #504]	; (800408c <Constant_Voltage+0xb90>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a84      	ldr	r2, [pc, #528]	; (80040a8 <Constant_Voltage+0xbac>)
 8003e98:	6013      	str	r3, [r2, #0]
 8003e9a:	4b84      	ldr	r3, [pc, #528]	; (80040ac <Constant_Voltage+0xbb0>)
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	4b7b      	ldr	r3, [pc, #492]	; (800408c <Constant_Voltage+0xb90>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	4610      	mov	r0, r2
 8003ea6:	f7fd f927 	bl	80010f8 <__aeabi_fcmplt>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d003      	beq.n	8003eb8 <Constant_Voltage+0x9bc>
 8003eb0:	4b7e      	ldr	r3, [pc, #504]	; (80040ac <Constant_Voltage+0xbb0>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a7c      	ldr	r2, [pc, #496]	; (80040a8 <Constant_Voltage+0xbac>)
 8003eb6:	6013      	str	r3, [r2, #0]
	r2=dPB; if(eNM<dPB) r2=eNM;
 8003eb8:	4b74      	ldr	r3, [pc, #464]	; (800408c <Constant_Voltage+0xb90>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a7c      	ldr	r2, [pc, #496]	; (80040b0 <Constant_Voltage+0xbb4>)
 8003ebe:	6013      	str	r3, [r2, #0]
 8003ec0:	4b7c      	ldr	r3, [pc, #496]	; (80040b4 <Constant_Voltage+0xbb8>)
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	4b71      	ldr	r3, [pc, #452]	; (800408c <Constant_Voltage+0xb90>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4619      	mov	r1, r3
 8003eca:	4610      	mov	r0, r2
 8003ecc:	f7fd f914 	bl	80010f8 <__aeabi_fcmplt>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d003      	beq.n	8003ede <Constant_Voltage+0x9e2>
 8003ed6:	4b77      	ldr	r3, [pc, #476]	; (80040b4 <Constant_Voltage+0xbb8>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a75      	ldr	r2, [pc, #468]	; (80040b0 <Constant_Voltage+0xbb4>)
 8003edc:	6013      	str	r3, [r2, #0]
	r3=dPB; if(eNS<dPB) r3=eNS;
 8003ede:	4b6b      	ldr	r3, [pc, #428]	; (800408c <Constant_Voltage+0xb90>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a75      	ldr	r2, [pc, #468]	; (80040b8 <Constant_Voltage+0xbbc>)
 8003ee4:	6013      	str	r3, [r2, #0]
 8003ee6:	4b75      	ldr	r3, [pc, #468]	; (80040bc <Constant_Voltage+0xbc0>)
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	4b68      	ldr	r3, [pc, #416]	; (800408c <Constant_Voltage+0xb90>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4619      	mov	r1, r3
 8003ef0:	4610      	mov	r0, r2
 8003ef2:	f7fd f901 	bl	80010f8 <__aeabi_fcmplt>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d003      	beq.n	8003f04 <Constant_Voltage+0xa08>
 8003efc:	4b6f      	ldr	r3, [pc, #444]	; (80040bc <Constant_Voltage+0xbc0>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a6d      	ldr	r2, [pc, #436]	; (80040b8 <Constant_Voltage+0xbbc>)
 8003f02:	6013      	str	r3, [r2, #0]
	r4=dPB; if(eZ<dPB) r4=eZ;
 8003f04:	4b61      	ldr	r3, [pc, #388]	; (800408c <Constant_Voltage+0xb90>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a6d      	ldr	r2, [pc, #436]	; (80040c0 <Constant_Voltage+0xbc4>)
 8003f0a:	6013      	str	r3, [r2, #0]
 8003f0c:	4b6d      	ldr	r3, [pc, #436]	; (80040c4 <Constant_Voltage+0xbc8>)
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	4b5e      	ldr	r3, [pc, #376]	; (800408c <Constant_Voltage+0xb90>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4619      	mov	r1, r3
 8003f16:	4610      	mov	r0, r2
 8003f18:	f7fd f8ee 	bl	80010f8 <__aeabi_fcmplt>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d003      	beq.n	8003f2a <Constant_Voltage+0xa2e>
 8003f22:	4b68      	ldr	r3, [pc, #416]	; (80040c4 <Constant_Voltage+0xbc8>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a66      	ldr	r2, [pc, #408]	; (80040c0 <Constant_Voltage+0xbc4>)
 8003f28:	6013      	str	r3, [r2, #0]
	r5=dPB; if(ePS<dPB) r5=ePS;
 8003f2a:	4b58      	ldr	r3, [pc, #352]	; (800408c <Constant_Voltage+0xb90>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a66      	ldr	r2, [pc, #408]	; (80040c8 <Constant_Voltage+0xbcc>)
 8003f30:	6013      	str	r3, [r2, #0]
 8003f32:	4b66      	ldr	r3, [pc, #408]	; (80040cc <Constant_Voltage+0xbd0>)
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	4b55      	ldr	r3, [pc, #340]	; (800408c <Constant_Voltage+0xb90>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4619      	mov	r1, r3
 8003f3c:	4610      	mov	r0, r2
 8003f3e:	f7fd f8db 	bl	80010f8 <__aeabi_fcmplt>
 8003f42:	4603      	mov	r3, r0
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d003      	beq.n	8003f50 <Constant_Voltage+0xa54>
 8003f48:	4b60      	ldr	r3, [pc, #384]	; (80040cc <Constant_Voltage+0xbd0>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a5e      	ldr	r2, [pc, #376]	; (80040c8 <Constant_Voltage+0xbcc>)
 8003f4e:	6013      	str	r3, [r2, #0]
	r6=dPB; if(ePM<dPB) r6=ePM;
 8003f50:	4b4e      	ldr	r3, [pc, #312]	; (800408c <Constant_Voltage+0xb90>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a5e      	ldr	r2, [pc, #376]	; (80040d0 <Constant_Voltage+0xbd4>)
 8003f56:	6013      	str	r3, [r2, #0]
 8003f58:	4b5e      	ldr	r3, [pc, #376]	; (80040d4 <Constant_Voltage+0xbd8>)
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	4b4b      	ldr	r3, [pc, #300]	; (800408c <Constant_Voltage+0xb90>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4619      	mov	r1, r3
 8003f62:	4610      	mov	r0, r2
 8003f64:	f7fd f8c8 	bl	80010f8 <__aeabi_fcmplt>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d003      	beq.n	8003f76 <Constant_Voltage+0xa7a>
 8003f6e:	4b59      	ldr	r3, [pc, #356]	; (80040d4 <Constant_Voltage+0xbd8>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a57      	ldr	r2, [pc, #348]	; (80040d0 <Constant_Voltage+0xbd4>)
 8003f74:	6013      	str	r3, [r2, #0]
	r7=dPB; if(ePB<dPB) r7=ePB;
 8003f76:	4b45      	ldr	r3, [pc, #276]	; (800408c <Constant_Voltage+0xb90>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a57      	ldr	r2, [pc, #348]	; (80040d8 <Constant_Voltage+0xbdc>)
 8003f7c:	6013      	str	r3, [r2, #0]
 8003f7e:	4b57      	ldr	r3, [pc, #348]	; (80040dc <Constant_Voltage+0xbe0>)
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	4b42      	ldr	r3, [pc, #264]	; (800408c <Constant_Voltage+0xb90>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4619      	mov	r1, r3
 8003f88:	4610      	mov	r0, r2
 8003f8a:	f7fd f8b5 	bl	80010f8 <__aeabi_fcmplt>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d003      	beq.n	8003f9c <Constant_Voltage+0xaa0>
 8003f94:	4b51      	ldr	r3, [pc, #324]	; (80040dc <Constant_Voltage+0xbe0>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a4f      	ldr	r2, [pc, #316]	; (80040d8 <Constant_Voltage+0xbdc>)
 8003f9a:	6013      	str	r3, [r2, #0]


	r8=dPM; if(eNB<dPM) r8=eNB;		//r8=max(dPM,eNB);
 8003f9c:	4b3c      	ldr	r3, [pc, #240]	; (8004090 <Constant_Voltage+0xb94>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a4f      	ldr	r2, [pc, #316]	; (80040e0 <Constant_Voltage+0xbe4>)
 8003fa2:	6013      	str	r3, [r2, #0]
 8003fa4:	4b41      	ldr	r3, [pc, #260]	; (80040ac <Constant_Voltage+0xbb0>)
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	4b39      	ldr	r3, [pc, #228]	; (8004090 <Constant_Voltage+0xb94>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4619      	mov	r1, r3
 8003fae:	4610      	mov	r0, r2
 8003fb0:	f7fd f8a2 	bl	80010f8 <__aeabi_fcmplt>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d003      	beq.n	8003fc2 <Constant_Voltage+0xac6>
 8003fba:	4b3c      	ldr	r3, [pc, #240]	; (80040ac <Constant_Voltage+0xbb0>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a48      	ldr	r2, [pc, #288]	; (80040e0 <Constant_Voltage+0xbe4>)
 8003fc0:	6013      	str	r3, [r2, #0]
	r9=dPM; if(eNM<dPM) r9=eNM;		//r9=max(dPM,eNM);
 8003fc2:	4b33      	ldr	r3, [pc, #204]	; (8004090 <Constant_Voltage+0xb94>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a47      	ldr	r2, [pc, #284]	; (80040e4 <Constant_Voltage+0xbe8>)
 8003fc8:	6013      	str	r3, [r2, #0]
 8003fca:	4b3a      	ldr	r3, [pc, #232]	; (80040b4 <Constant_Voltage+0xbb8>)
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	4b30      	ldr	r3, [pc, #192]	; (8004090 <Constant_Voltage+0xb94>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4619      	mov	r1, r3
 8003fd4:	4610      	mov	r0, r2
 8003fd6:	f7fd f88f 	bl	80010f8 <__aeabi_fcmplt>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d003      	beq.n	8003fe8 <Constant_Voltage+0xaec>
 8003fe0:	4b34      	ldr	r3, [pc, #208]	; (80040b4 <Constant_Voltage+0xbb8>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a3f      	ldr	r2, [pc, #252]	; (80040e4 <Constant_Voltage+0xbe8>)
 8003fe6:	6013      	str	r3, [r2, #0]
	r10=dPM; if(eNS<dPM) r10=eNS;	//r10=max(dPM,eNS);
 8003fe8:	4b29      	ldr	r3, [pc, #164]	; (8004090 <Constant_Voltage+0xb94>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a3e      	ldr	r2, [pc, #248]	; (80040e8 <Constant_Voltage+0xbec>)
 8003fee:	6013      	str	r3, [r2, #0]
 8003ff0:	4b32      	ldr	r3, [pc, #200]	; (80040bc <Constant_Voltage+0xbc0>)
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	4b26      	ldr	r3, [pc, #152]	; (8004090 <Constant_Voltage+0xb94>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	4610      	mov	r0, r2
 8003ffc:	f7fd f87c 	bl	80010f8 <__aeabi_fcmplt>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d003      	beq.n	800400e <Constant_Voltage+0xb12>
 8004006:	4b2d      	ldr	r3, [pc, #180]	; (80040bc <Constant_Voltage+0xbc0>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a37      	ldr	r2, [pc, #220]	; (80040e8 <Constant_Voltage+0xbec>)
 800400c:	6013      	str	r3, [r2, #0]
	r11=dPM; if(eZ<dPM) r11=eZ;		//r11=max(dPM,eZ);
 800400e:	4b20      	ldr	r3, [pc, #128]	; (8004090 <Constant_Voltage+0xb94>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a36      	ldr	r2, [pc, #216]	; (80040ec <Constant_Voltage+0xbf0>)
 8004014:	6013      	str	r3, [r2, #0]
 8004016:	4b2b      	ldr	r3, [pc, #172]	; (80040c4 <Constant_Voltage+0xbc8>)
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	4b1d      	ldr	r3, [pc, #116]	; (8004090 <Constant_Voltage+0xb94>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4619      	mov	r1, r3
 8004020:	4610      	mov	r0, r2
 8004022:	f7fd f869 	bl	80010f8 <__aeabi_fcmplt>
 8004026:	4603      	mov	r3, r0
 8004028:	2b00      	cmp	r3, #0
 800402a:	d003      	beq.n	8004034 <Constant_Voltage+0xb38>
 800402c:	4b25      	ldr	r3, [pc, #148]	; (80040c4 <Constant_Voltage+0xbc8>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a2e      	ldr	r2, [pc, #184]	; (80040ec <Constant_Voltage+0xbf0>)
 8004032:	6013      	str	r3, [r2, #0]
	r12=dPM; if(ePS<dPM) r12=ePS;	//r12=max(dPM,ePS);
 8004034:	4b16      	ldr	r3, [pc, #88]	; (8004090 <Constant_Voltage+0xb94>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a2d      	ldr	r2, [pc, #180]	; (80040f0 <Constant_Voltage+0xbf4>)
 800403a:	6013      	str	r3, [r2, #0]
 800403c:	4b23      	ldr	r3, [pc, #140]	; (80040cc <Constant_Voltage+0xbd0>)
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	4b13      	ldr	r3, [pc, #76]	; (8004090 <Constant_Voltage+0xb94>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4619      	mov	r1, r3
 8004046:	4610      	mov	r0, r2
 8004048:	f7fd f856 	bl	80010f8 <__aeabi_fcmplt>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d003      	beq.n	800405a <Constant_Voltage+0xb5e>
 8004052:	4b1e      	ldr	r3, [pc, #120]	; (80040cc <Constant_Voltage+0xbd0>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a26      	ldr	r2, [pc, #152]	; (80040f0 <Constant_Voltage+0xbf4>)
 8004058:	6013      	str	r3, [r2, #0]
	r13=dPM; if(ePM<dPM) r13=ePM;	//r13=max(dPM,ePM);
 800405a:	4b0d      	ldr	r3, [pc, #52]	; (8004090 <Constant_Voltage+0xb94>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a25      	ldr	r2, [pc, #148]	; (80040f4 <Constant_Voltage+0xbf8>)
 8004060:	6013      	str	r3, [r2, #0]
 8004062:	4b1c      	ldr	r3, [pc, #112]	; (80040d4 <Constant_Voltage+0xbd8>)
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	4b0a      	ldr	r3, [pc, #40]	; (8004090 <Constant_Voltage+0xb94>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4619      	mov	r1, r3
 800406c:	4610      	mov	r0, r2
 800406e:	f7fd f843 	bl	80010f8 <__aeabi_fcmplt>
 8004072:	4603      	mov	r3, r0
 8004074:	2b00      	cmp	r3, #0
 8004076:	d03f      	beq.n	80040f8 <Constant_Voltage+0xbfc>
 8004078:	4b16      	ldr	r3, [pc, #88]	; (80040d4 <Constant_Voltage+0xbd8>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a1d      	ldr	r2, [pc, #116]	; (80040f4 <Constant_Voltage+0xbf8>)
 800407e:	6013      	str	r3, [r2, #0]
 8004080:	e03a      	b.n	80040f8 <Constant_Voltage+0xbfc>
 8004082:	bf00      	nop
 8004084:	20000a78 	.word	0x20000a78
 8004088:	41f00000 	.word	0x41f00000
 800408c:	20000a8c 	.word	0x20000a8c
 8004090:	200007a4 	.word	0x200007a4
 8004094:	20000b00 	.word	0x20000b00
 8004098:	20000b18 	.word	0x20000b18
 800409c:	200008d4 	.word	0x200008d4
 80040a0:	20000a04 	.word	0x20000a04
 80040a4:	20000798 	.word	0x20000798
 80040a8:	20000b3c 	.word	0x20000b3c
 80040ac:	20000af0 	.word	0x20000af0
 80040b0:	20000ab8 	.word	0x20000ab8
 80040b4:	20000b24 	.word	0x20000b24
 80040b8:	2000078c 	.word	0x2000078c
 80040bc:	20000774 	.word	0x20000774
 80040c0:	200007e0 	.word	0x200007e0
 80040c4:	20000b38 	.word	0x20000b38
 80040c8:	20000b2c 	.word	0x20000b2c
 80040cc:	20000a08 	.word	0x20000a08
 80040d0:	200007d4 	.word	0x200007d4
 80040d4:	20000a84 	.word	0x20000a84
 80040d8:	20000a68 	.word	0x20000a68
 80040dc:	2000090c 	.word	0x2000090c
 80040e0:	2000091c 	.word	0x2000091c
 80040e4:	200007ac 	.word	0x200007ac
 80040e8:	20000900 	.word	0x20000900
 80040ec:	20000ab4 	.word	0x20000ab4
 80040f0:	20000b0c 	.word	0x20000b0c
 80040f4:	20000b40 	.word	0x20000b40
	r14=dPM; if(ePB<dPM) r14=ePB;		//r14=max(dPM,ePB);
 80040f8:	4b8d      	ldr	r3, [pc, #564]	; (8004330 <Constant_Voltage+0xe34>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a8d      	ldr	r2, [pc, #564]	; (8004334 <Constant_Voltage+0xe38>)
 80040fe:	6013      	str	r3, [r2, #0]
 8004100:	4b8d      	ldr	r3, [pc, #564]	; (8004338 <Constant_Voltage+0xe3c>)
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	4b8a      	ldr	r3, [pc, #552]	; (8004330 <Constant_Voltage+0xe34>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4619      	mov	r1, r3
 800410a:	4610      	mov	r0, r2
 800410c:	f7fc fff4 	bl	80010f8 <__aeabi_fcmplt>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d003      	beq.n	800411e <Constant_Voltage+0xc22>
 8004116:	4b88      	ldr	r3, [pc, #544]	; (8004338 <Constant_Voltage+0xe3c>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a86      	ldr	r2, [pc, #536]	; (8004334 <Constant_Voltage+0xe38>)
 800411c:	6013      	str	r3, [r2, #0]

	r15=dPS; if(eNB<dPS) r15=eNB;	//r15=max(dPS,eNB);
 800411e:	4b87      	ldr	r3, [pc, #540]	; (800433c <Constant_Voltage+0xe40>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a87      	ldr	r2, [pc, #540]	; (8004340 <Constant_Voltage+0xe44>)
 8004124:	6013      	str	r3, [r2, #0]
 8004126:	4b87      	ldr	r3, [pc, #540]	; (8004344 <Constant_Voltage+0xe48>)
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	4b84      	ldr	r3, [pc, #528]	; (800433c <Constant_Voltage+0xe40>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4619      	mov	r1, r3
 8004130:	4610      	mov	r0, r2
 8004132:	f7fc ffe1 	bl	80010f8 <__aeabi_fcmplt>
 8004136:	4603      	mov	r3, r0
 8004138:	2b00      	cmp	r3, #0
 800413a:	d003      	beq.n	8004144 <Constant_Voltage+0xc48>
 800413c:	4b81      	ldr	r3, [pc, #516]	; (8004344 <Constant_Voltage+0xe48>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a7f      	ldr	r2, [pc, #508]	; (8004340 <Constant_Voltage+0xe44>)
 8004142:	6013      	str	r3, [r2, #0]
	r16=dPS; if(eNM<dPS) r16=eNM;	//r16=max(dPS,eNM);
 8004144:	4b7d      	ldr	r3, [pc, #500]	; (800433c <Constant_Voltage+0xe40>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a7f      	ldr	r2, [pc, #508]	; (8004348 <Constant_Voltage+0xe4c>)
 800414a:	6013      	str	r3, [r2, #0]
 800414c:	4b7f      	ldr	r3, [pc, #508]	; (800434c <Constant_Voltage+0xe50>)
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	4b7a      	ldr	r3, [pc, #488]	; (800433c <Constant_Voltage+0xe40>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4619      	mov	r1, r3
 8004156:	4610      	mov	r0, r2
 8004158:	f7fc ffce 	bl	80010f8 <__aeabi_fcmplt>
 800415c:	4603      	mov	r3, r0
 800415e:	2b00      	cmp	r3, #0
 8004160:	d003      	beq.n	800416a <Constant_Voltage+0xc6e>
 8004162:	4b7a      	ldr	r3, [pc, #488]	; (800434c <Constant_Voltage+0xe50>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a78      	ldr	r2, [pc, #480]	; (8004348 <Constant_Voltage+0xe4c>)
 8004168:	6013      	str	r3, [r2, #0]
	r17=dPS; if(eNS<dPS) r17=eNS;	//r17=max(dPS,eNS);
 800416a:	4b74      	ldr	r3, [pc, #464]	; (800433c <Constant_Voltage+0xe40>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a78      	ldr	r2, [pc, #480]	; (8004350 <Constant_Voltage+0xe54>)
 8004170:	6013      	str	r3, [r2, #0]
 8004172:	4b78      	ldr	r3, [pc, #480]	; (8004354 <Constant_Voltage+0xe58>)
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	4b71      	ldr	r3, [pc, #452]	; (800433c <Constant_Voltage+0xe40>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4619      	mov	r1, r3
 800417c:	4610      	mov	r0, r2
 800417e:	f7fc ffbb 	bl	80010f8 <__aeabi_fcmplt>
 8004182:	4603      	mov	r3, r0
 8004184:	2b00      	cmp	r3, #0
 8004186:	d003      	beq.n	8004190 <Constant_Voltage+0xc94>
 8004188:	4b72      	ldr	r3, [pc, #456]	; (8004354 <Constant_Voltage+0xe58>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a70      	ldr	r2, [pc, #448]	; (8004350 <Constant_Voltage+0xe54>)
 800418e:	6013      	str	r3, [r2, #0]
	r18=dPS; if(eZ<dPS) r18=eZ;		//r18=max(dPS,eZ);
 8004190:	4b6a      	ldr	r3, [pc, #424]	; (800433c <Constant_Voltage+0xe40>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a70      	ldr	r2, [pc, #448]	; (8004358 <Constant_Voltage+0xe5c>)
 8004196:	6013      	str	r3, [r2, #0]
 8004198:	4b70      	ldr	r3, [pc, #448]	; (800435c <Constant_Voltage+0xe60>)
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	4b67      	ldr	r3, [pc, #412]	; (800433c <Constant_Voltage+0xe40>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4619      	mov	r1, r3
 80041a2:	4610      	mov	r0, r2
 80041a4:	f7fc ffa8 	bl	80010f8 <__aeabi_fcmplt>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d003      	beq.n	80041b6 <Constant_Voltage+0xcba>
 80041ae:	4b6b      	ldr	r3, [pc, #428]	; (800435c <Constant_Voltage+0xe60>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a69      	ldr	r2, [pc, #420]	; (8004358 <Constant_Voltage+0xe5c>)
 80041b4:	6013      	str	r3, [r2, #0]
	r19=dPS; if(ePS<dPS) r19=ePS;	//r19=max(dPS,ePS);
 80041b6:	4b61      	ldr	r3, [pc, #388]	; (800433c <Constant_Voltage+0xe40>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a69      	ldr	r2, [pc, #420]	; (8004360 <Constant_Voltage+0xe64>)
 80041bc:	6013      	str	r3, [r2, #0]
 80041be:	4b69      	ldr	r3, [pc, #420]	; (8004364 <Constant_Voltage+0xe68>)
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	4b5e      	ldr	r3, [pc, #376]	; (800433c <Constant_Voltage+0xe40>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4619      	mov	r1, r3
 80041c8:	4610      	mov	r0, r2
 80041ca:	f7fc ff95 	bl	80010f8 <__aeabi_fcmplt>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d003      	beq.n	80041dc <Constant_Voltage+0xce0>
 80041d4:	4b63      	ldr	r3, [pc, #396]	; (8004364 <Constant_Voltage+0xe68>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a61      	ldr	r2, [pc, #388]	; (8004360 <Constant_Voltage+0xe64>)
 80041da:	6013      	str	r3, [r2, #0]
	r20=dPS; if(ePM<dPS) r20=ePM;	//r20=max(dPS,ePM);
 80041dc:	4b57      	ldr	r3, [pc, #348]	; (800433c <Constant_Voltage+0xe40>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a61      	ldr	r2, [pc, #388]	; (8004368 <Constant_Voltage+0xe6c>)
 80041e2:	6013      	str	r3, [r2, #0]
 80041e4:	4b61      	ldr	r3, [pc, #388]	; (800436c <Constant_Voltage+0xe70>)
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	4b54      	ldr	r3, [pc, #336]	; (800433c <Constant_Voltage+0xe40>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4619      	mov	r1, r3
 80041ee:	4610      	mov	r0, r2
 80041f0:	f7fc ff82 	bl	80010f8 <__aeabi_fcmplt>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d003      	beq.n	8004202 <Constant_Voltage+0xd06>
 80041fa:	4b5c      	ldr	r3, [pc, #368]	; (800436c <Constant_Voltage+0xe70>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a5a      	ldr	r2, [pc, #360]	; (8004368 <Constant_Voltage+0xe6c>)
 8004200:	6013      	str	r3, [r2, #0]
	r21=dPS; if(ePB<dPS) r21=ePB;	//r21=max(dPS,ePB);
 8004202:	4b4e      	ldr	r3, [pc, #312]	; (800433c <Constant_Voltage+0xe40>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a5a      	ldr	r2, [pc, #360]	; (8004370 <Constant_Voltage+0xe74>)
 8004208:	6013      	str	r3, [r2, #0]
 800420a:	4b4b      	ldr	r3, [pc, #300]	; (8004338 <Constant_Voltage+0xe3c>)
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	4b4b      	ldr	r3, [pc, #300]	; (800433c <Constant_Voltage+0xe40>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4619      	mov	r1, r3
 8004214:	4610      	mov	r0, r2
 8004216:	f7fc ff6f 	bl	80010f8 <__aeabi_fcmplt>
 800421a:	4603      	mov	r3, r0
 800421c:	2b00      	cmp	r3, #0
 800421e:	d003      	beq.n	8004228 <Constant_Voltage+0xd2c>
 8004220:	4b45      	ldr	r3, [pc, #276]	; (8004338 <Constant_Voltage+0xe3c>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a52      	ldr	r2, [pc, #328]	; (8004370 <Constant_Voltage+0xe74>)
 8004226:	6013      	str	r3, [r2, #0]

	r22=dZ; if(eNB<dZ) r22=eNB;		//r22=max(dZ,eNB);
 8004228:	4b52      	ldr	r3, [pc, #328]	; (8004374 <Constant_Voltage+0xe78>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a52      	ldr	r2, [pc, #328]	; (8004378 <Constant_Voltage+0xe7c>)
 800422e:	6013      	str	r3, [r2, #0]
 8004230:	4b44      	ldr	r3, [pc, #272]	; (8004344 <Constant_Voltage+0xe48>)
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	4b4f      	ldr	r3, [pc, #316]	; (8004374 <Constant_Voltage+0xe78>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4619      	mov	r1, r3
 800423a:	4610      	mov	r0, r2
 800423c:	f7fc ff5c 	bl	80010f8 <__aeabi_fcmplt>
 8004240:	4603      	mov	r3, r0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d003      	beq.n	800424e <Constant_Voltage+0xd52>
 8004246:	4b3f      	ldr	r3, [pc, #252]	; (8004344 <Constant_Voltage+0xe48>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a4b      	ldr	r2, [pc, #300]	; (8004378 <Constant_Voltage+0xe7c>)
 800424c:	6013      	str	r3, [r2, #0]
	r23=dZ; if(eNM<dZ) r23=eNM;		//r23=max(dZ,eNM);
 800424e:	4b49      	ldr	r3, [pc, #292]	; (8004374 <Constant_Voltage+0xe78>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a4a      	ldr	r2, [pc, #296]	; (800437c <Constant_Voltage+0xe80>)
 8004254:	6013      	str	r3, [r2, #0]
 8004256:	4b3d      	ldr	r3, [pc, #244]	; (800434c <Constant_Voltage+0xe50>)
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	4b46      	ldr	r3, [pc, #280]	; (8004374 <Constant_Voltage+0xe78>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4619      	mov	r1, r3
 8004260:	4610      	mov	r0, r2
 8004262:	f7fc ff49 	bl	80010f8 <__aeabi_fcmplt>
 8004266:	4603      	mov	r3, r0
 8004268:	2b00      	cmp	r3, #0
 800426a:	d003      	beq.n	8004274 <Constant_Voltage+0xd78>
 800426c:	4b37      	ldr	r3, [pc, #220]	; (800434c <Constant_Voltage+0xe50>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a42      	ldr	r2, [pc, #264]	; (800437c <Constant_Voltage+0xe80>)
 8004272:	6013      	str	r3, [r2, #0]
	r24=dZ; if(eNS<dZ) r24=eNS;		//r24=max(dZ,eNS);
 8004274:	4b3f      	ldr	r3, [pc, #252]	; (8004374 <Constant_Voltage+0xe78>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a41      	ldr	r2, [pc, #260]	; (8004380 <Constant_Voltage+0xe84>)
 800427a:	6013      	str	r3, [r2, #0]
 800427c:	4b35      	ldr	r3, [pc, #212]	; (8004354 <Constant_Voltage+0xe58>)
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	4b3c      	ldr	r3, [pc, #240]	; (8004374 <Constant_Voltage+0xe78>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4619      	mov	r1, r3
 8004286:	4610      	mov	r0, r2
 8004288:	f7fc ff36 	bl	80010f8 <__aeabi_fcmplt>
 800428c:	4603      	mov	r3, r0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d003      	beq.n	800429a <Constant_Voltage+0xd9e>
 8004292:	4b30      	ldr	r3, [pc, #192]	; (8004354 <Constant_Voltage+0xe58>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a3a      	ldr	r2, [pc, #232]	; (8004380 <Constant_Voltage+0xe84>)
 8004298:	6013      	str	r3, [r2, #0]
	r25=dZ; if(eZ<dZ) r25=eZ;		//r25=max(dZ,eZ);
 800429a:	4b36      	ldr	r3, [pc, #216]	; (8004374 <Constant_Voltage+0xe78>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a39      	ldr	r2, [pc, #228]	; (8004384 <Constant_Voltage+0xe88>)
 80042a0:	6013      	str	r3, [r2, #0]
 80042a2:	4b2e      	ldr	r3, [pc, #184]	; (800435c <Constant_Voltage+0xe60>)
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	4b33      	ldr	r3, [pc, #204]	; (8004374 <Constant_Voltage+0xe78>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4619      	mov	r1, r3
 80042ac:	4610      	mov	r0, r2
 80042ae:	f7fc ff23 	bl	80010f8 <__aeabi_fcmplt>
 80042b2:	4603      	mov	r3, r0
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d003      	beq.n	80042c0 <Constant_Voltage+0xdc4>
 80042b8:	4b28      	ldr	r3, [pc, #160]	; (800435c <Constant_Voltage+0xe60>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a31      	ldr	r2, [pc, #196]	; (8004384 <Constant_Voltage+0xe88>)
 80042be:	6013      	str	r3, [r2, #0]
	r26=dZ; if(ePS<dZ) r26=ePS;		//r26=max(dZ,ePS);
 80042c0:	4b2c      	ldr	r3, [pc, #176]	; (8004374 <Constant_Voltage+0xe78>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a30      	ldr	r2, [pc, #192]	; (8004388 <Constant_Voltage+0xe8c>)
 80042c6:	6013      	str	r3, [r2, #0]
 80042c8:	4b26      	ldr	r3, [pc, #152]	; (8004364 <Constant_Voltage+0xe68>)
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	4b29      	ldr	r3, [pc, #164]	; (8004374 <Constant_Voltage+0xe78>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4619      	mov	r1, r3
 80042d2:	4610      	mov	r0, r2
 80042d4:	f7fc ff10 	bl	80010f8 <__aeabi_fcmplt>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d003      	beq.n	80042e6 <Constant_Voltage+0xdea>
 80042de:	4b21      	ldr	r3, [pc, #132]	; (8004364 <Constant_Voltage+0xe68>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a29      	ldr	r2, [pc, #164]	; (8004388 <Constant_Voltage+0xe8c>)
 80042e4:	6013      	str	r3, [r2, #0]
	r27=dZ; if(ePM<dZ) r27=ePM;		//r27=max(dZ,ePM);
 80042e6:	4b23      	ldr	r3, [pc, #140]	; (8004374 <Constant_Voltage+0xe78>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a28      	ldr	r2, [pc, #160]	; (800438c <Constant_Voltage+0xe90>)
 80042ec:	6013      	str	r3, [r2, #0]
 80042ee:	4b1f      	ldr	r3, [pc, #124]	; (800436c <Constant_Voltage+0xe70>)
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	4b20      	ldr	r3, [pc, #128]	; (8004374 <Constant_Voltage+0xe78>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4619      	mov	r1, r3
 80042f8:	4610      	mov	r0, r2
 80042fa:	f7fc fefd 	bl	80010f8 <__aeabi_fcmplt>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d003      	beq.n	800430c <Constant_Voltage+0xe10>
 8004304:	4b19      	ldr	r3, [pc, #100]	; (800436c <Constant_Voltage+0xe70>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a20      	ldr	r2, [pc, #128]	; (800438c <Constant_Voltage+0xe90>)
 800430a:	6013      	str	r3, [r2, #0]
	r28=dZ; if(ePB<dZ) r28=ePB;		//r28=max(dZ,ePB);
 800430c:	4b19      	ldr	r3, [pc, #100]	; (8004374 <Constant_Voltage+0xe78>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a1f      	ldr	r2, [pc, #124]	; (8004390 <Constant_Voltage+0xe94>)
 8004312:	6013      	str	r3, [r2, #0]
 8004314:	4b08      	ldr	r3, [pc, #32]	; (8004338 <Constant_Voltage+0xe3c>)
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	4b16      	ldr	r3, [pc, #88]	; (8004374 <Constant_Voltage+0xe78>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4619      	mov	r1, r3
 800431e:	4610      	mov	r0, r2
 8004320:	f7fc feea 	bl	80010f8 <__aeabi_fcmplt>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d036      	beq.n	8004398 <Constant_Voltage+0xe9c>
 800432a:	4b03      	ldr	r3, [pc, #12]	; (8004338 <Constant_Voltage+0xe3c>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	e031      	b.n	8004394 <Constant_Voltage+0xe98>
 8004330:	200007a4 	.word	0x200007a4
 8004334:	20000678 	.word	0x20000678
 8004338:	2000090c 	.word	0x2000090c
 800433c:	20000b00 	.word	0x20000b00
 8004340:	20000b10 	.word	0x20000b10
 8004344:	20000af0 	.word	0x20000af0
 8004348:	20000a80 	.word	0x20000a80
 800434c:	20000b24 	.word	0x20000b24
 8004350:	200007c4 	.word	0x200007c4
 8004354:	20000774 	.word	0x20000774
 8004358:	20000a0c 	.word	0x20000a0c
 800435c:	20000b38 	.word	0x20000b38
 8004360:	20000b08 	.word	0x20000b08
 8004364:	20000a08 	.word	0x20000a08
 8004368:	20000914 	.word	0x20000914
 800436c:	20000a84 	.word	0x20000a84
 8004370:	200007dc 	.word	0x200007dc
 8004374:	20000b18 	.word	0x20000b18
 8004378:	20000ad8 	.word	0x20000ad8
 800437c:	20000b20 	.word	0x20000b20
 8004380:	20000b34 	.word	0x20000b34
 8004384:	20000770 	.word	0x20000770
 8004388:	200007b8 	.word	0x200007b8
 800438c:	2000092c 	.word	0x2000092c
 8004390:	2000067c 	.word	0x2000067c
 8004394:	4a8d      	ldr	r2, [pc, #564]	; (80045cc <Constant_Voltage+0x10d0>)
 8004396:	6013      	str	r3, [r2, #0]

	r29=dNS; if(eNB<dNS) r29=eNB;	//r29=max(dNS,eNB);
 8004398:	4b8d      	ldr	r3, [pc, #564]	; (80045d0 <Constant_Voltage+0x10d4>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a8d      	ldr	r2, [pc, #564]	; (80045d4 <Constant_Voltage+0x10d8>)
 800439e:	6013      	str	r3, [r2, #0]
 80043a0:	4b8d      	ldr	r3, [pc, #564]	; (80045d8 <Constant_Voltage+0x10dc>)
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	4b8a      	ldr	r3, [pc, #552]	; (80045d0 <Constant_Voltage+0x10d4>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4619      	mov	r1, r3
 80043aa:	4610      	mov	r0, r2
 80043ac:	f7fc fea4 	bl	80010f8 <__aeabi_fcmplt>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d003      	beq.n	80043be <Constant_Voltage+0xec2>
 80043b6:	4b88      	ldr	r3, [pc, #544]	; (80045d8 <Constant_Voltage+0x10dc>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a86      	ldr	r2, [pc, #536]	; (80045d4 <Constant_Voltage+0x10d8>)
 80043bc:	6013      	str	r3, [r2, #0]
	r30=dNS; if(eNM<dNS) r30=eNM;	//r30=max(dNS,eNM);
 80043be:	4b84      	ldr	r3, [pc, #528]	; (80045d0 <Constant_Voltage+0x10d4>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a86      	ldr	r2, [pc, #536]	; (80045dc <Constant_Voltage+0x10e0>)
 80043c4:	6013      	str	r3, [r2, #0]
 80043c6:	4b86      	ldr	r3, [pc, #536]	; (80045e0 <Constant_Voltage+0x10e4>)
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	4b81      	ldr	r3, [pc, #516]	; (80045d0 <Constant_Voltage+0x10d4>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4619      	mov	r1, r3
 80043d0:	4610      	mov	r0, r2
 80043d2:	f7fc fe91 	bl	80010f8 <__aeabi_fcmplt>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d003      	beq.n	80043e4 <Constant_Voltage+0xee8>
 80043dc:	4b80      	ldr	r3, [pc, #512]	; (80045e0 <Constant_Voltage+0x10e4>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a7e      	ldr	r2, [pc, #504]	; (80045dc <Constant_Voltage+0x10e0>)
 80043e2:	6013      	str	r3, [r2, #0]
	r31=dNS; if(eNS<dNS) r31=eNS;	//r31=max(dNS,eNS);
 80043e4:	4b7a      	ldr	r3, [pc, #488]	; (80045d0 <Constant_Voltage+0x10d4>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a7e      	ldr	r2, [pc, #504]	; (80045e4 <Constant_Voltage+0x10e8>)
 80043ea:	6013      	str	r3, [r2, #0]
 80043ec:	4b7e      	ldr	r3, [pc, #504]	; (80045e8 <Constant_Voltage+0x10ec>)
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	4b77      	ldr	r3, [pc, #476]	; (80045d0 <Constant_Voltage+0x10d4>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4619      	mov	r1, r3
 80043f6:	4610      	mov	r0, r2
 80043f8:	f7fc fe7e 	bl	80010f8 <__aeabi_fcmplt>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d003      	beq.n	800440a <Constant_Voltage+0xf0e>
 8004402:	4b79      	ldr	r3, [pc, #484]	; (80045e8 <Constant_Voltage+0x10ec>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a77      	ldr	r2, [pc, #476]	; (80045e4 <Constant_Voltage+0x10e8>)
 8004408:	6013      	str	r3, [r2, #0]
	r32=dNS; if(eZ<dNS) r32=eZ;		//r32=max(dNS,eZ);
 800440a:	4b71      	ldr	r3, [pc, #452]	; (80045d0 <Constant_Voltage+0x10d4>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a77      	ldr	r2, [pc, #476]	; (80045ec <Constant_Voltage+0x10f0>)
 8004410:	6013      	str	r3, [r2, #0]
 8004412:	4b77      	ldr	r3, [pc, #476]	; (80045f0 <Constant_Voltage+0x10f4>)
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	4b6e      	ldr	r3, [pc, #440]	; (80045d0 <Constant_Voltage+0x10d4>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4619      	mov	r1, r3
 800441c:	4610      	mov	r0, r2
 800441e:	f7fc fe6b 	bl	80010f8 <__aeabi_fcmplt>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d003      	beq.n	8004430 <Constant_Voltage+0xf34>
 8004428:	4b71      	ldr	r3, [pc, #452]	; (80045f0 <Constant_Voltage+0x10f4>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a6f      	ldr	r2, [pc, #444]	; (80045ec <Constant_Voltage+0x10f0>)
 800442e:	6013      	str	r3, [r2, #0]
	r33=dNS; if(ePS<dNS) r33=ePS;	//r33=max(dNS,ePS);
 8004430:	4b67      	ldr	r3, [pc, #412]	; (80045d0 <Constant_Voltage+0x10d4>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a6f      	ldr	r2, [pc, #444]	; (80045f4 <Constant_Voltage+0x10f8>)
 8004436:	6013      	str	r3, [r2, #0]
 8004438:	4b6f      	ldr	r3, [pc, #444]	; (80045f8 <Constant_Voltage+0x10fc>)
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	4b64      	ldr	r3, [pc, #400]	; (80045d0 <Constant_Voltage+0x10d4>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4619      	mov	r1, r3
 8004442:	4610      	mov	r0, r2
 8004444:	f7fc fe58 	bl	80010f8 <__aeabi_fcmplt>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d003      	beq.n	8004456 <Constant_Voltage+0xf5a>
 800444e:	4b6a      	ldr	r3, [pc, #424]	; (80045f8 <Constant_Voltage+0x10fc>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a68      	ldr	r2, [pc, #416]	; (80045f4 <Constant_Voltage+0x10f8>)
 8004454:	6013      	str	r3, [r2, #0]
	r34=dNS; if(ePM<dNS) r34=ePM;	//r34=max(dNS,ePM);
 8004456:	4b5e      	ldr	r3, [pc, #376]	; (80045d0 <Constant_Voltage+0x10d4>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a68      	ldr	r2, [pc, #416]	; (80045fc <Constant_Voltage+0x1100>)
 800445c:	6013      	str	r3, [r2, #0]
 800445e:	4b68      	ldr	r3, [pc, #416]	; (8004600 <Constant_Voltage+0x1104>)
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	4b5b      	ldr	r3, [pc, #364]	; (80045d0 <Constant_Voltage+0x10d4>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4619      	mov	r1, r3
 8004468:	4610      	mov	r0, r2
 800446a:	f7fc fe45 	bl	80010f8 <__aeabi_fcmplt>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d003      	beq.n	800447c <Constant_Voltage+0xf80>
 8004474:	4b62      	ldr	r3, [pc, #392]	; (8004600 <Constant_Voltage+0x1104>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a60      	ldr	r2, [pc, #384]	; (80045fc <Constant_Voltage+0x1100>)
 800447a:	6013      	str	r3, [r2, #0]
	r35=dNS; if(ePB<dNS) r35=ePB;	//r35=max(dNS,ePB);
 800447c:	4b54      	ldr	r3, [pc, #336]	; (80045d0 <Constant_Voltage+0x10d4>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a60      	ldr	r2, [pc, #384]	; (8004604 <Constant_Voltage+0x1108>)
 8004482:	6013      	str	r3, [r2, #0]
 8004484:	4b60      	ldr	r3, [pc, #384]	; (8004608 <Constant_Voltage+0x110c>)
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	4b51      	ldr	r3, [pc, #324]	; (80045d0 <Constant_Voltage+0x10d4>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4619      	mov	r1, r3
 800448e:	4610      	mov	r0, r2
 8004490:	f7fc fe32 	bl	80010f8 <__aeabi_fcmplt>
 8004494:	4603      	mov	r3, r0
 8004496:	2b00      	cmp	r3, #0
 8004498:	d003      	beq.n	80044a2 <Constant_Voltage+0xfa6>
 800449a:	4b5b      	ldr	r3, [pc, #364]	; (8004608 <Constant_Voltage+0x110c>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a59      	ldr	r2, [pc, #356]	; (8004604 <Constant_Voltage+0x1108>)
 80044a0:	6013      	str	r3, [r2, #0]

	r36=dNM; if(eNB<dNM) r36=eNB;	//r36=max(dNM,eNB);
 80044a2:	4b5a      	ldr	r3, [pc, #360]	; (800460c <Constant_Voltage+0x1110>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a5a      	ldr	r2, [pc, #360]	; (8004610 <Constant_Voltage+0x1114>)
 80044a8:	6013      	str	r3, [r2, #0]
 80044aa:	4b4b      	ldr	r3, [pc, #300]	; (80045d8 <Constant_Voltage+0x10dc>)
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	4b57      	ldr	r3, [pc, #348]	; (800460c <Constant_Voltage+0x1110>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4619      	mov	r1, r3
 80044b4:	4610      	mov	r0, r2
 80044b6:	f7fc fe1f 	bl	80010f8 <__aeabi_fcmplt>
 80044ba:	4603      	mov	r3, r0
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d003      	beq.n	80044c8 <Constant_Voltage+0xfcc>
 80044c0:	4b45      	ldr	r3, [pc, #276]	; (80045d8 <Constant_Voltage+0x10dc>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a52      	ldr	r2, [pc, #328]	; (8004610 <Constant_Voltage+0x1114>)
 80044c6:	6013      	str	r3, [r2, #0]
	r37=dNM; if(eNM<dNM) r37=eNM;	//r37=max(dNM,eNM);
 80044c8:	4b50      	ldr	r3, [pc, #320]	; (800460c <Constant_Voltage+0x1110>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a51      	ldr	r2, [pc, #324]	; (8004614 <Constant_Voltage+0x1118>)
 80044ce:	6013      	str	r3, [r2, #0]
 80044d0:	4b43      	ldr	r3, [pc, #268]	; (80045e0 <Constant_Voltage+0x10e4>)
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	4b4d      	ldr	r3, [pc, #308]	; (800460c <Constant_Voltage+0x1110>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4619      	mov	r1, r3
 80044da:	4610      	mov	r0, r2
 80044dc:	f7fc fe0c 	bl	80010f8 <__aeabi_fcmplt>
 80044e0:	4603      	mov	r3, r0
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d003      	beq.n	80044ee <Constant_Voltage+0xff2>
 80044e6:	4b3e      	ldr	r3, [pc, #248]	; (80045e0 <Constant_Voltage+0x10e4>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a4a      	ldr	r2, [pc, #296]	; (8004614 <Constant_Voltage+0x1118>)
 80044ec:	6013      	str	r3, [r2, #0]
	r38=dNM; if(eNS<dNM) r38=eNS;	//r38=max(dNM,eNS);
 80044ee:	4b47      	ldr	r3, [pc, #284]	; (800460c <Constant_Voltage+0x1110>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a49      	ldr	r2, [pc, #292]	; (8004618 <Constant_Voltage+0x111c>)
 80044f4:	6013      	str	r3, [r2, #0]
 80044f6:	4b3c      	ldr	r3, [pc, #240]	; (80045e8 <Constant_Voltage+0x10ec>)
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	4b44      	ldr	r3, [pc, #272]	; (800460c <Constant_Voltage+0x1110>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4619      	mov	r1, r3
 8004500:	4610      	mov	r0, r2
 8004502:	f7fc fdf9 	bl	80010f8 <__aeabi_fcmplt>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d003      	beq.n	8004514 <Constant_Voltage+0x1018>
 800450c:	4b36      	ldr	r3, [pc, #216]	; (80045e8 <Constant_Voltage+0x10ec>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a41      	ldr	r2, [pc, #260]	; (8004618 <Constant_Voltage+0x111c>)
 8004512:	6013      	str	r3, [r2, #0]
	r39=dNM; if(eZ<dNM) r39=eZ;		//r39=max(dNM,eZ);
 8004514:	4b3d      	ldr	r3, [pc, #244]	; (800460c <Constant_Voltage+0x1110>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a40      	ldr	r2, [pc, #256]	; (800461c <Constant_Voltage+0x1120>)
 800451a:	6013      	str	r3, [r2, #0]
 800451c:	4b34      	ldr	r3, [pc, #208]	; (80045f0 <Constant_Voltage+0x10f4>)
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	4b3a      	ldr	r3, [pc, #232]	; (800460c <Constant_Voltage+0x1110>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4619      	mov	r1, r3
 8004526:	4610      	mov	r0, r2
 8004528:	f7fc fde6 	bl	80010f8 <__aeabi_fcmplt>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	d003      	beq.n	800453a <Constant_Voltage+0x103e>
 8004532:	4b2f      	ldr	r3, [pc, #188]	; (80045f0 <Constant_Voltage+0x10f4>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a39      	ldr	r2, [pc, #228]	; (800461c <Constant_Voltage+0x1120>)
 8004538:	6013      	str	r3, [r2, #0]
	r40=dNM; if(ePS<dNM) r40=ePS;	//r40=max(dNM,ePS);
 800453a:	4b34      	ldr	r3, [pc, #208]	; (800460c <Constant_Voltage+0x1110>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a38      	ldr	r2, [pc, #224]	; (8004620 <Constant_Voltage+0x1124>)
 8004540:	6013      	str	r3, [r2, #0]
 8004542:	4b2d      	ldr	r3, [pc, #180]	; (80045f8 <Constant_Voltage+0x10fc>)
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	4b31      	ldr	r3, [pc, #196]	; (800460c <Constant_Voltage+0x1110>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4619      	mov	r1, r3
 800454c:	4610      	mov	r0, r2
 800454e:	f7fc fdd3 	bl	80010f8 <__aeabi_fcmplt>
 8004552:	4603      	mov	r3, r0
 8004554:	2b00      	cmp	r3, #0
 8004556:	d003      	beq.n	8004560 <Constant_Voltage+0x1064>
 8004558:	4b27      	ldr	r3, [pc, #156]	; (80045f8 <Constant_Voltage+0x10fc>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a30      	ldr	r2, [pc, #192]	; (8004620 <Constant_Voltage+0x1124>)
 800455e:	6013      	str	r3, [r2, #0]
	r41=dNM; if(ePM<dNM) r41=ePM;	//r41=max(dNM,ePM);
 8004560:	4b2a      	ldr	r3, [pc, #168]	; (800460c <Constant_Voltage+0x1110>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a2f      	ldr	r2, [pc, #188]	; (8004624 <Constant_Voltage+0x1128>)
 8004566:	6013      	str	r3, [r2, #0]
 8004568:	4b25      	ldr	r3, [pc, #148]	; (8004600 <Constant_Voltage+0x1104>)
 800456a:	681a      	ldr	r2, [r3, #0]
 800456c:	4b27      	ldr	r3, [pc, #156]	; (800460c <Constant_Voltage+0x1110>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4619      	mov	r1, r3
 8004572:	4610      	mov	r0, r2
 8004574:	f7fc fdc0 	bl	80010f8 <__aeabi_fcmplt>
 8004578:	4603      	mov	r3, r0
 800457a:	2b00      	cmp	r3, #0
 800457c:	d003      	beq.n	8004586 <Constant_Voltage+0x108a>
 800457e:	4b20      	ldr	r3, [pc, #128]	; (8004600 <Constant_Voltage+0x1104>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a28      	ldr	r2, [pc, #160]	; (8004624 <Constant_Voltage+0x1128>)
 8004584:	6013      	str	r3, [r2, #0]
	r42=dNM; if(ePB<dNM) r42=ePB;	//r42=max(dNM,ePB);
 8004586:	4b21      	ldr	r3, [pc, #132]	; (800460c <Constant_Voltage+0x1110>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a27      	ldr	r2, [pc, #156]	; (8004628 <Constant_Voltage+0x112c>)
 800458c:	6013      	str	r3, [r2, #0]
 800458e:	4b1e      	ldr	r3, [pc, #120]	; (8004608 <Constant_Voltage+0x110c>)
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	4b1e      	ldr	r3, [pc, #120]	; (800460c <Constant_Voltage+0x1110>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4619      	mov	r1, r3
 8004598:	4610      	mov	r0, r2
 800459a:	f7fc fdad 	bl	80010f8 <__aeabi_fcmplt>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d003      	beq.n	80045ac <Constant_Voltage+0x10b0>
 80045a4:	4b18      	ldr	r3, [pc, #96]	; (8004608 <Constant_Voltage+0x110c>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a1f      	ldr	r2, [pc, #124]	; (8004628 <Constant_Voltage+0x112c>)
 80045aa:	6013      	str	r3, [r2, #0]

	r43=dNB; if(eNB<dNB) r43=eNB;	//r43=max(dNB,eNB);
 80045ac:	4b1f      	ldr	r3, [pc, #124]	; (800462c <Constant_Voltage+0x1130>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a1f      	ldr	r2, [pc, #124]	; (8004630 <Constant_Voltage+0x1134>)
 80045b2:	6013      	str	r3, [r2, #0]
 80045b4:	4b08      	ldr	r3, [pc, #32]	; (80045d8 <Constant_Voltage+0x10dc>)
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	4b1c      	ldr	r3, [pc, #112]	; (800462c <Constant_Voltage+0x1130>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4619      	mov	r1, r3
 80045be:	4610      	mov	r0, r2
 80045c0:	f7fc fd9a 	bl	80010f8 <__aeabi_fcmplt>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d038      	beq.n	800463c <Constant_Voltage+0x1140>
 80045ca:	e033      	b.n	8004634 <Constant_Voltage+0x1138>
 80045cc:	2000067c 	.word	0x2000067c
 80045d0:	200008d4 	.word	0x200008d4
 80045d4:	20000764 	.word	0x20000764
 80045d8:	20000af0 	.word	0x20000af0
 80045dc:	20000aa0 	.word	0x20000aa0
 80045e0:	20000b24 	.word	0x20000b24
 80045e4:	200007cc 	.word	0x200007cc
 80045e8:	20000774 	.word	0x20000774
 80045ec:	200008d8 	.word	0x200008d8
 80045f0:	20000b38 	.word	0x20000b38
 80045f4:	20000a00 	.word	0x20000a00
 80045f8:	20000a08 	.word	0x20000a08
 80045fc:	20000a9c 	.word	0x20000a9c
 8004600:	20000a84 	.word	0x20000a84
 8004604:	20000ad4 	.word	0x20000ad4
 8004608:	2000090c 	.word	0x2000090c
 800460c:	20000a04 	.word	0x20000a04
 8004610:	20000790 	.word	0x20000790
 8004614:	200008f8 	.word	0x200008f8
 8004618:	20000910 	.word	0x20000910
 800461c:	20000afc 	.word	0x20000afc
 8004620:	20000a60 	.word	0x20000a60
 8004624:	2000077c 	.word	0x2000077c
 8004628:	20000784 	.word	0x20000784
 800462c:	20000798 	.word	0x20000798
 8004630:	20000b04 	.word	0x20000b04
 8004634:	4b90      	ldr	r3, [pc, #576]	; (8004878 <Constant_Voltage+0x137c>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a90      	ldr	r2, [pc, #576]	; (800487c <Constant_Voltage+0x1380>)
 800463a:	6013      	str	r3, [r2, #0]
	r44=dNB; if(eNM<dNB) r44=eNM;	//r44=max(dNB,eNM);
 800463c:	4b90      	ldr	r3, [pc, #576]	; (8004880 <Constant_Voltage+0x1384>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a90      	ldr	r2, [pc, #576]	; (8004884 <Constant_Voltage+0x1388>)
 8004642:	6013      	str	r3, [r2, #0]
 8004644:	4b90      	ldr	r3, [pc, #576]	; (8004888 <Constant_Voltage+0x138c>)
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	4b8d      	ldr	r3, [pc, #564]	; (8004880 <Constant_Voltage+0x1384>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4619      	mov	r1, r3
 800464e:	4610      	mov	r0, r2
 8004650:	f7fc fd52 	bl	80010f8 <__aeabi_fcmplt>
 8004654:	4603      	mov	r3, r0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d003      	beq.n	8004662 <Constant_Voltage+0x1166>
 800465a:	4b8b      	ldr	r3, [pc, #556]	; (8004888 <Constant_Voltage+0x138c>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a89      	ldr	r2, [pc, #548]	; (8004884 <Constant_Voltage+0x1388>)
 8004660:	6013      	str	r3, [r2, #0]
	r45=dNB; if(eNS<dNB) r45=eNS;	//r45=max(dNB,eNS);
 8004662:	4b87      	ldr	r3, [pc, #540]	; (8004880 <Constant_Voltage+0x1384>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a89      	ldr	r2, [pc, #548]	; (800488c <Constant_Voltage+0x1390>)
 8004668:	6013      	str	r3, [r2, #0]
 800466a:	4b89      	ldr	r3, [pc, #548]	; (8004890 <Constant_Voltage+0x1394>)
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	4b84      	ldr	r3, [pc, #528]	; (8004880 <Constant_Voltage+0x1384>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4619      	mov	r1, r3
 8004674:	4610      	mov	r0, r2
 8004676:	f7fc fd3f 	bl	80010f8 <__aeabi_fcmplt>
 800467a:	4603      	mov	r3, r0
 800467c:	2b00      	cmp	r3, #0
 800467e:	d003      	beq.n	8004688 <Constant_Voltage+0x118c>
 8004680:	4b83      	ldr	r3, [pc, #524]	; (8004890 <Constant_Voltage+0x1394>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a81      	ldr	r2, [pc, #516]	; (800488c <Constant_Voltage+0x1390>)
 8004686:	6013      	str	r3, [r2, #0]
	r46=dNB; if(eZ<dNB) r46=eZ;		//r46=max(dNB,eZ);
 8004688:	4b7d      	ldr	r3, [pc, #500]	; (8004880 <Constant_Voltage+0x1384>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a81      	ldr	r2, [pc, #516]	; (8004894 <Constant_Voltage+0x1398>)
 800468e:	6013      	str	r3, [r2, #0]
 8004690:	4b81      	ldr	r3, [pc, #516]	; (8004898 <Constant_Voltage+0x139c>)
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	4b7a      	ldr	r3, [pc, #488]	; (8004880 <Constant_Voltage+0x1384>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4619      	mov	r1, r3
 800469a:	4610      	mov	r0, r2
 800469c:	f7fc fd2c 	bl	80010f8 <__aeabi_fcmplt>
 80046a0:	4603      	mov	r3, r0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d003      	beq.n	80046ae <Constant_Voltage+0x11b2>
 80046a6:	4b7c      	ldr	r3, [pc, #496]	; (8004898 <Constant_Voltage+0x139c>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a7a      	ldr	r2, [pc, #488]	; (8004894 <Constant_Voltage+0x1398>)
 80046ac:	6013      	str	r3, [r2, #0]
	r47=dNB; if(ePS<dNB) r47=ePS;	//r47=max(dNB,ePS);
 80046ae:	4b74      	ldr	r3, [pc, #464]	; (8004880 <Constant_Voltage+0x1384>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a7a      	ldr	r2, [pc, #488]	; (800489c <Constant_Voltage+0x13a0>)
 80046b4:	6013      	str	r3, [r2, #0]
 80046b6:	4b7a      	ldr	r3, [pc, #488]	; (80048a0 <Constant_Voltage+0x13a4>)
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	4b71      	ldr	r3, [pc, #452]	; (8004880 <Constant_Voltage+0x1384>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4619      	mov	r1, r3
 80046c0:	4610      	mov	r0, r2
 80046c2:	f7fc fd19 	bl	80010f8 <__aeabi_fcmplt>
 80046c6:	4603      	mov	r3, r0
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d003      	beq.n	80046d4 <Constant_Voltage+0x11d8>
 80046cc:	4b74      	ldr	r3, [pc, #464]	; (80048a0 <Constant_Voltage+0x13a4>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a72      	ldr	r2, [pc, #456]	; (800489c <Constant_Voltage+0x13a0>)
 80046d2:	6013      	str	r3, [r2, #0]
	r48=dNB; if(ePM<dNB) r48=ePM;	//r48=max(dNB,ePM);
 80046d4:	4b6a      	ldr	r3, [pc, #424]	; (8004880 <Constant_Voltage+0x1384>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a72      	ldr	r2, [pc, #456]	; (80048a4 <Constant_Voltage+0x13a8>)
 80046da:	6013      	str	r3, [r2, #0]
 80046dc:	4b72      	ldr	r3, [pc, #456]	; (80048a8 <Constant_Voltage+0x13ac>)
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	4b67      	ldr	r3, [pc, #412]	; (8004880 <Constant_Voltage+0x1384>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4619      	mov	r1, r3
 80046e6:	4610      	mov	r0, r2
 80046e8:	f7fc fd06 	bl	80010f8 <__aeabi_fcmplt>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d003      	beq.n	80046fa <Constant_Voltage+0x11fe>
 80046f2:	4b6d      	ldr	r3, [pc, #436]	; (80048a8 <Constant_Voltage+0x13ac>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a6b      	ldr	r2, [pc, #428]	; (80048a4 <Constant_Voltage+0x13a8>)
 80046f8:	6013      	str	r3, [r2, #0]
	r49=dNB; if(ePB<dNB) r49=ePB;	//r49=max(dNB,ePB);
 80046fa:	4b61      	ldr	r3, [pc, #388]	; (8004880 <Constant_Voltage+0x1384>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a6b      	ldr	r2, [pc, #428]	; (80048ac <Constant_Voltage+0x13b0>)
 8004700:	6013      	str	r3, [r2, #0]
 8004702:	4b6b      	ldr	r3, [pc, #428]	; (80048b0 <Constant_Voltage+0x13b4>)
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	4b5e      	ldr	r3, [pc, #376]	; (8004880 <Constant_Voltage+0x1384>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4619      	mov	r1, r3
 800470c:	4610      	mov	r0, r2
 800470e:	f7fc fcf3 	bl	80010f8 <__aeabi_fcmplt>
 8004712:	4603      	mov	r3, r0
 8004714:	2b00      	cmp	r3, #0
 8004716:	d003      	beq.n	8004720 <Constant_Voltage+0x1224>
 8004718:	4b65      	ldr	r3, [pc, #404]	; (80048b0 <Constant_Voltage+0x13b4>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a63      	ldr	r2, [pc, #396]	; (80048ac <Constant_Voltage+0x13b0>)
 800471e:	6013      	str	r3, [r2, #0]

	///////////////////////////DEFUZZIFIKASI///////////////////////

	A=(r1*oZ)+(r2*oPS)+(r3*oPM)+(r4*oPB)+(r5*oPH)+(r6*oPH)+(r7*oPH);
 8004720:	4b64      	ldr	r3, [pc, #400]	; (80048b4 <Constant_Voltage+0x13b8>)
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	4b64      	ldr	r3, [pc, #400]	; (80048b8 <Constant_Voltage+0x13bc>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4619      	mov	r1, r3
 800472a:	4610      	mov	r0, r2
 800472c:	f7fc fb46 	bl	8000dbc <__aeabi_fmul>
 8004730:	4603      	mov	r3, r0
 8004732:	461c      	mov	r4, r3
 8004734:	4b61      	ldr	r3, [pc, #388]	; (80048bc <Constant_Voltage+0x13c0>)
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	4b61      	ldr	r3, [pc, #388]	; (80048c0 <Constant_Voltage+0x13c4>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4619      	mov	r1, r3
 800473e:	4610      	mov	r0, r2
 8004740:	f7fc fb3c 	bl	8000dbc <__aeabi_fmul>
 8004744:	4603      	mov	r3, r0
 8004746:	4619      	mov	r1, r3
 8004748:	4620      	mov	r0, r4
 800474a:	f7fc fa2f 	bl	8000bac <__addsf3>
 800474e:	4603      	mov	r3, r0
 8004750:	461c      	mov	r4, r3
 8004752:	4b5c      	ldr	r3, [pc, #368]	; (80048c4 <Constant_Voltage+0x13c8>)
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	4b5c      	ldr	r3, [pc, #368]	; (80048c8 <Constant_Voltage+0x13cc>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4619      	mov	r1, r3
 800475c:	4610      	mov	r0, r2
 800475e:	f7fc fb2d 	bl	8000dbc <__aeabi_fmul>
 8004762:	4603      	mov	r3, r0
 8004764:	4619      	mov	r1, r3
 8004766:	4620      	mov	r0, r4
 8004768:	f7fc fa20 	bl	8000bac <__addsf3>
 800476c:	4603      	mov	r3, r0
 800476e:	461c      	mov	r4, r3
 8004770:	4b56      	ldr	r3, [pc, #344]	; (80048cc <Constant_Voltage+0x13d0>)
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	4b56      	ldr	r3, [pc, #344]	; (80048d0 <Constant_Voltage+0x13d4>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4619      	mov	r1, r3
 800477a:	4610      	mov	r0, r2
 800477c:	f7fc fb1e 	bl	8000dbc <__aeabi_fmul>
 8004780:	4603      	mov	r3, r0
 8004782:	4619      	mov	r1, r3
 8004784:	4620      	mov	r0, r4
 8004786:	f7fc fa11 	bl	8000bac <__addsf3>
 800478a:	4603      	mov	r3, r0
 800478c:	461c      	mov	r4, r3
 800478e:	4b51      	ldr	r3, [pc, #324]	; (80048d4 <Constant_Voltage+0x13d8>)
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	4b51      	ldr	r3, [pc, #324]	; (80048d8 <Constant_Voltage+0x13dc>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4619      	mov	r1, r3
 8004798:	4610      	mov	r0, r2
 800479a:	f7fc fb0f 	bl	8000dbc <__aeabi_fmul>
 800479e:	4603      	mov	r3, r0
 80047a0:	4619      	mov	r1, r3
 80047a2:	4620      	mov	r0, r4
 80047a4:	f7fc fa02 	bl	8000bac <__addsf3>
 80047a8:	4603      	mov	r3, r0
 80047aa:	461c      	mov	r4, r3
 80047ac:	4b4b      	ldr	r3, [pc, #300]	; (80048dc <Constant_Voltage+0x13e0>)
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	4b49      	ldr	r3, [pc, #292]	; (80048d8 <Constant_Voltage+0x13dc>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4619      	mov	r1, r3
 80047b6:	4610      	mov	r0, r2
 80047b8:	f7fc fb00 	bl	8000dbc <__aeabi_fmul>
 80047bc:	4603      	mov	r3, r0
 80047be:	4619      	mov	r1, r3
 80047c0:	4620      	mov	r0, r4
 80047c2:	f7fc f9f3 	bl	8000bac <__addsf3>
 80047c6:	4603      	mov	r3, r0
 80047c8:	461c      	mov	r4, r3
 80047ca:	4b45      	ldr	r3, [pc, #276]	; (80048e0 <Constant_Voltage+0x13e4>)
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	4b42      	ldr	r3, [pc, #264]	; (80048d8 <Constant_Voltage+0x13dc>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4619      	mov	r1, r3
 80047d4:	4610      	mov	r0, r2
 80047d6:	f7fc faf1 	bl	8000dbc <__aeabi_fmul>
 80047da:	4603      	mov	r3, r0
 80047dc:	4619      	mov	r1, r3
 80047de:	4620      	mov	r0, r4
 80047e0:	f7fc f9e4 	bl	8000bac <__addsf3>
 80047e4:	4603      	mov	r3, r0
 80047e6:	461a      	mov	r2, r3
 80047e8:	4b3e      	ldr	r3, [pc, #248]	; (80048e4 <Constant_Voltage+0x13e8>)
 80047ea:	601a      	str	r2, [r3, #0]
	B=(r8*oNS)+(r9*oZ)+(r10*oPS)+(r11*oPM)+(r12*oPB)+(r13*oPH)+(r14*oPH);
 80047ec:	4b3e      	ldr	r3, [pc, #248]	; (80048e8 <Constant_Voltage+0x13ec>)
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	4b3e      	ldr	r3, [pc, #248]	; (80048ec <Constant_Voltage+0x13f0>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4619      	mov	r1, r3
 80047f6:	4610      	mov	r0, r2
 80047f8:	f7fc fae0 	bl	8000dbc <__aeabi_fmul>
 80047fc:	4603      	mov	r3, r0
 80047fe:	461c      	mov	r4, r3
 8004800:	4b3b      	ldr	r3, [pc, #236]	; (80048f0 <Constant_Voltage+0x13f4>)
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	4b2c      	ldr	r3, [pc, #176]	; (80048b8 <Constant_Voltage+0x13bc>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4619      	mov	r1, r3
 800480a:	4610      	mov	r0, r2
 800480c:	f7fc fad6 	bl	8000dbc <__aeabi_fmul>
 8004810:	4603      	mov	r3, r0
 8004812:	4619      	mov	r1, r3
 8004814:	4620      	mov	r0, r4
 8004816:	f7fc f9c9 	bl	8000bac <__addsf3>
 800481a:	4603      	mov	r3, r0
 800481c:	461c      	mov	r4, r3
 800481e:	4b35      	ldr	r3, [pc, #212]	; (80048f4 <Constant_Voltage+0x13f8>)
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	4b27      	ldr	r3, [pc, #156]	; (80048c0 <Constant_Voltage+0x13c4>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4619      	mov	r1, r3
 8004828:	4610      	mov	r0, r2
 800482a:	f7fc fac7 	bl	8000dbc <__aeabi_fmul>
 800482e:	4603      	mov	r3, r0
 8004830:	4619      	mov	r1, r3
 8004832:	4620      	mov	r0, r4
 8004834:	f7fc f9ba 	bl	8000bac <__addsf3>
 8004838:	4603      	mov	r3, r0
 800483a:	461c      	mov	r4, r3
 800483c:	4b2e      	ldr	r3, [pc, #184]	; (80048f8 <Constant_Voltage+0x13fc>)
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	4b21      	ldr	r3, [pc, #132]	; (80048c8 <Constant_Voltage+0x13cc>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4619      	mov	r1, r3
 8004846:	4610      	mov	r0, r2
 8004848:	f7fc fab8 	bl	8000dbc <__aeabi_fmul>
 800484c:	4603      	mov	r3, r0
 800484e:	4619      	mov	r1, r3
 8004850:	4620      	mov	r0, r4
 8004852:	f7fc f9ab 	bl	8000bac <__addsf3>
 8004856:	4603      	mov	r3, r0
 8004858:	461c      	mov	r4, r3
 800485a:	4b28      	ldr	r3, [pc, #160]	; (80048fc <Constant_Voltage+0x1400>)
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	4b1c      	ldr	r3, [pc, #112]	; (80048d0 <Constant_Voltage+0x13d4>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4619      	mov	r1, r3
 8004864:	4610      	mov	r0, r2
 8004866:	f7fc faa9 	bl	8000dbc <__aeabi_fmul>
 800486a:	4603      	mov	r3, r0
 800486c:	4619      	mov	r1, r3
 800486e:	4620      	mov	r0, r4
 8004870:	f7fc f99c 	bl	8000bac <__addsf3>
 8004874:	e044      	b.n	8004900 <Constant_Voltage+0x1404>
 8004876:	bf00      	nop
 8004878:	20000af0 	.word	0x20000af0
 800487c:	20000b04 	.word	0x20000b04
 8004880:	20000798 	.word	0x20000798
 8004884:	200008e0 	.word	0x200008e0
 8004888:	20000b24 	.word	0x20000b24
 800488c:	200008d0 	.word	0x200008d0
 8004890:	20000774 	.word	0x20000774
 8004894:	200007b0 	.word	0x200007b0
 8004898:	20000b38 	.word	0x20000b38
 800489c:	20000af8 	.word	0x20000af8
 80048a0:	20000a08 	.word	0x20000a08
 80048a4:	20000a6c 	.word	0x20000a6c
 80048a8:	20000a84 	.word	0x20000a84
 80048ac:	200009fc 	.word	0x200009fc
 80048b0:	2000090c 	.word	0x2000090c
 80048b4:	20000b3c 	.word	0x20000b3c
 80048b8:	20000258 	.word	0x20000258
 80048bc:	20000ab8 	.word	0x20000ab8
 80048c0:	20000034 	.word	0x20000034
 80048c4:	2000078c 	.word	0x2000078c
 80048c8:	20000038 	.word	0x20000038
 80048cc:	200007e0 	.word	0x200007e0
 80048d0:	2000003c 	.word	0x2000003c
 80048d4:	20000b2c 	.word	0x20000b2c
 80048d8:	20000040 	.word	0x20000040
 80048dc:	200007d4 	.word	0x200007d4
 80048e0:	20000a68 	.word	0x20000a68
 80048e4:	200007a8 	.word	0x200007a8
 80048e8:	2000091c 	.word	0x2000091c
 80048ec:	20000030 	.word	0x20000030
 80048f0:	200007ac 	.word	0x200007ac
 80048f4:	20000900 	.word	0x20000900
 80048f8:	20000ab4 	.word	0x20000ab4
 80048fc:	20000b0c 	.word	0x20000b0c
 8004900:	4603      	mov	r3, r0
 8004902:	461c      	mov	r4, r3
 8004904:	4b91      	ldr	r3, [pc, #580]	; (8004b4c <Constant_Voltage+0x1650>)
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	4b91      	ldr	r3, [pc, #580]	; (8004b50 <Constant_Voltage+0x1654>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4619      	mov	r1, r3
 800490e:	4610      	mov	r0, r2
 8004910:	f7fc fa54 	bl	8000dbc <__aeabi_fmul>
 8004914:	4603      	mov	r3, r0
 8004916:	4619      	mov	r1, r3
 8004918:	4620      	mov	r0, r4
 800491a:	f7fc f947 	bl	8000bac <__addsf3>
 800491e:	4603      	mov	r3, r0
 8004920:	461c      	mov	r4, r3
 8004922:	4b8c      	ldr	r3, [pc, #560]	; (8004b54 <Constant_Voltage+0x1658>)
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	4b8a      	ldr	r3, [pc, #552]	; (8004b50 <Constant_Voltage+0x1654>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4619      	mov	r1, r3
 800492c:	4610      	mov	r0, r2
 800492e:	f7fc fa45 	bl	8000dbc <__aeabi_fmul>
 8004932:	4603      	mov	r3, r0
 8004934:	4619      	mov	r1, r3
 8004936:	4620      	mov	r0, r4
 8004938:	f7fc f938 	bl	8000bac <__addsf3>
 800493c:	4603      	mov	r3, r0
 800493e:	461a      	mov	r2, r3
 8004940:	4b85      	ldr	r3, [pc, #532]	; (8004b58 <Constant_Voltage+0x165c>)
 8004942:	601a      	str	r2, [r3, #0]
	C=(r15*oNM)+(r16*oNS)+(r17*oZ)+(r18*oPS)+(r19*oPM)+(r20*oPB)+(r21*oPH);
 8004944:	4b85      	ldr	r3, [pc, #532]	; (8004b5c <Constant_Voltage+0x1660>)
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	4b85      	ldr	r3, [pc, #532]	; (8004b60 <Constant_Voltage+0x1664>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4619      	mov	r1, r3
 800494e:	4610      	mov	r0, r2
 8004950:	f7fc fa34 	bl	8000dbc <__aeabi_fmul>
 8004954:	4603      	mov	r3, r0
 8004956:	461c      	mov	r4, r3
 8004958:	4b82      	ldr	r3, [pc, #520]	; (8004b64 <Constant_Voltage+0x1668>)
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	4b82      	ldr	r3, [pc, #520]	; (8004b68 <Constant_Voltage+0x166c>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4619      	mov	r1, r3
 8004962:	4610      	mov	r0, r2
 8004964:	f7fc fa2a 	bl	8000dbc <__aeabi_fmul>
 8004968:	4603      	mov	r3, r0
 800496a:	4619      	mov	r1, r3
 800496c:	4620      	mov	r0, r4
 800496e:	f7fc f91d 	bl	8000bac <__addsf3>
 8004972:	4603      	mov	r3, r0
 8004974:	461c      	mov	r4, r3
 8004976:	4b7d      	ldr	r3, [pc, #500]	; (8004b6c <Constant_Voltage+0x1670>)
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	4b7d      	ldr	r3, [pc, #500]	; (8004b70 <Constant_Voltage+0x1674>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4619      	mov	r1, r3
 8004980:	4610      	mov	r0, r2
 8004982:	f7fc fa1b 	bl	8000dbc <__aeabi_fmul>
 8004986:	4603      	mov	r3, r0
 8004988:	4619      	mov	r1, r3
 800498a:	4620      	mov	r0, r4
 800498c:	f7fc f90e 	bl	8000bac <__addsf3>
 8004990:	4603      	mov	r3, r0
 8004992:	461c      	mov	r4, r3
 8004994:	4b77      	ldr	r3, [pc, #476]	; (8004b74 <Constant_Voltage+0x1678>)
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	4b77      	ldr	r3, [pc, #476]	; (8004b78 <Constant_Voltage+0x167c>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4619      	mov	r1, r3
 800499e:	4610      	mov	r0, r2
 80049a0:	f7fc fa0c 	bl	8000dbc <__aeabi_fmul>
 80049a4:	4603      	mov	r3, r0
 80049a6:	4619      	mov	r1, r3
 80049a8:	4620      	mov	r0, r4
 80049aa:	f7fc f8ff 	bl	8000bac <__addsf3>
 80049ae:	4603      	mov	r3, r0
 80049b0:	461c      	mov	r4, r3
 80049b2:	4b72      	ldr	r3, [pc, #456]	; (8004b7c <Constant_Voltage+0x1680>)
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	4b72      	ldr	r3, [pc, #456]	; (8004b80 <Constant_Voltage+0x1684>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4619      	mov	r1, r3
 80049bc:	4610      	mov	r0, r2
 80049be:	f7fc f9fd 	bl	8000dbc <__aeabi_fmul>
 80049c2:	4603      	mov	r3, r0
 80049c4:	4619      	mov	r1, r3
 80049c6:	4620      	mov	r0, r4
 80049c8:	f7fc f8f0 	bl	8000bac <__addsf3>
 80049cc:	4603      	mov	r3, r0
 80049ce:	461c      	mov	r4, r3
 80049d0:	4b6c      	ldr	r3, [pc, #432]	; (8004b84 <Constant_Voltage+0x1688>)
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	4b6c      	ldr	r3, [pc, #432]	; (8004b88 <Constant_Voltage+0x168c>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4619      	mov	r1, r3
 80049da:	4610      	mov	r0, r2
 80049dc:	f7fc f9ee 	bl	8000dbc <__aeabi_fmul>
 80049e0:	4603      	mov	r3, r0
 80049e2:	4619      	mov	r1, r3
 80049e4:	4620      	mov	r0, r4
 80049e6:	f7fc f8e1 	bl	8000bac <__addsf3>
 80049ea:	4603      	mov	r3, r0
 80049ec:	461c      	mov	r4, r3
 80049ee:	4b67      	ldr	r3, [pc, #412]	; (8004b8c <Constant_Voltage+0x1690>)
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	4b57      	ldr	r3, [pc, #348]	; (8004b50 <Constant_Voltage+0x1654>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4619      	mov	r1, r3
 80049f8:	4610      	mov	r0, r2
 80049fa:	f7fc f9df 	bl	8000dbc <__aeabi_fmul>
 80049fe:	4603      	mov	r3, r0
 8004a00:	4619      	mov	r1, r3
 8004a02:	4620      	mov	r0, r4
 8004a04:	f7fc f8d2 	bl	8000bac <__addsf3>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	4b60      	ldr	r3, [pc, #384]	; (8004b90 <Constant_Voltage+0x1694>)
 8004a0e:	601a      	str	r2, [r3, #0]
	D=(r22*oNB)+(r23*oNM)+(r24*oNS)+(r25*oZ)+(r26*oPS)+(r27*oPM)+(r28*oPB);
 8004a10:	4b60      	ldr	r3, [pc, #384]	; (8004b94 <Constant_Voltage+0x1698>)
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	4b60      	ldr	r3, [pc, #384]	; (8004b98 <Constant_Voltage+0x169c>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4619      	mov	r1, r3
 8004a1a:	4610      	mov	r0, r2
 8004a1c:	f7fc f9ce 	bl	8000dbc <__aeabi_fmul>
 8004a20:	4603      	mov	r3, r0
 8004a22:	461c      	mov	r4, r3
 8004a24:	4b5d      	ldr	r3, [pc, #372]	; (8004b9c <Constant_Voltage+0x16a0>)
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	4b4d      	ldr	r3, [pc, #308]	; (8004b60 <Constant_Voltage+0x1664>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4619      	mov	r1, r3
 8004a2e:	4610      	mov	r0, r2
 8004a30:	f7fc f9c4 	bl	8000dbc <__aeabi_fmul>
 8004a34:	4603      	mov	r3, r0
 8004a36:	4619      	mov	r1, r3
 8004a38:	4620      	mov	r0, r4
 8004a3a:	f7fc f8b7 	bl	8000bac <__addsf3>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	461c      	mov	r4, r3
 8004a42:	4b57      	ldr	r3, [pc, #348]	; (8004ba0 <Constant_Voltage+0x16a4>)
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	4b48      	ldr	r3, [pc, #288]	; (8004b68 <Constant_Voltage+0x166c>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4619      	mov	r1, r3
 8004a4c:	4610      	mov	r0, r2
 8004a4e:	f7fc f9b5 	bl	8000dbc <__aeabi_fmul>
 8004a52:	4603      	mov	r3, r0
 8004a54:	4619      	mov	r1, r3
 8004a56:	4620      	mov	r0, r4
 8004a58:	f7fc f8a8 	bl	8000bac <__addsf3>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	461c      	mov	r4, r3
 8004a60:	4b50      	ldr	r3, [pc, #320]	; (8004ba4 <Constant_Voltage+0x16a8>)
 8004a62:	681a      	ldr	r2, [r3, #0]
 8004a64:	4b42      	ldr	r3, [pc, #264]	; (8004b70 <Constant_Voltage+0x1674>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4619      	mov	r1, r3
 8004a6a:	4610      	mov	r0, r2
 8004a6c:	f7fc f9a6 	bl	8000dbc <__aeabi_fmul>
 8004a70:	4603      	mov	r3, r0
 8004a72:	4619      	mov	r1, r3
 8004a74:	4620      	mov	r0, r4
 8004a76:	f7fc f899 	bl	8000bac <__addsf3>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	461c      	mov	r4, r3
 8004a7e:	4b4a      	ldr	r3, [pc, #296]	; (8004ba8 <Constant_Voltage+0x16ac>)
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	4b3d      	ldr	r3, [pc, #244]	; (8004b78 <Constant_Voltage+0x167c>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4619      	mov	r1, r3
 8004a88:	4610      	mov	r0, r2
 8004a8a:	f7fc f997 	bl	8000dbc <__aeabi_fmul>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	4619      	mov	r1, r3
 8004a92:	4620      	mov	r0, r4
 8004a94:	f7fc f88a 	bl	8000bac <__addsf3>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	461c      	mov	r4, r3
 8004a9c:	4b43      	ldr	r3, [pc, #268]	; (8004bac <Constant_Voltage+0x16b0>)
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	4b37      	ldr	r3, [pc, #220]	; (8004b80 <Constant_Voltage+0x1684>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4619      	mov	r1, r3
 8004aa6:	4610      	mov	r0, r2
 8004aa8:	f7fc f988 	bl	8000dbc <__aeabi_fmul>
 8004aac:	4603      	mov	r3, r0
 8004aae:	4619      	mov	r1, r3
 8004ab0:	4620      	mov	r0, r4
 8004ab2:	f7fc f87b 	bl	8000bac <__addsf3>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	461c      	mov	r4, r3
 8004aba:	4b3d      	ldr	r3, [pc, #244]	; (8004bb0 <Constant_Voltage+0x16b4>)
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	4b32      	ldr	r3, [pc, #200]	; (8004b88 <Constant_Voltage+0x168c>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4619      	mov	r1, r3
 8004ac4:	4610      	mov	r0, r2
 8004ac6:	f7fc f979 	bl	8000dbc <__aeabi_fmul>
 8004aca:	4603      	mov	r3, r0
 8004acc:	4619      	mov	r1, r3
 8004ace:	4620      	mov	r0, r4
 8004ad0:	f7fc f86c 	bl	8000bac <__addsf3>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	461a      	mov	r2, r3
 8004ad8:	4b36      	ldr	r3, [pc, #216]	; (8004bb4 <Constant_Voltage+0x16b8>)
 8004ada:	601a      	str	r2, [r3, #0]
	E=(r29*oNH)+(r30*oNB)+(r31*oNM)+(r32*oNS)+(r33*oZ)+(r34*oPS)+(r35*oPM);
 8004adc:	4b36      	ldr	r3, [pc, #216]	; (8004bb8 <Constant_Voltage+0x16bc>)
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	4b36      	ldr	r3, [pc, #216]	; (8004bbc <Constant_Voltage+0x16c0>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4619      	mov	r1, r3
 8004ae6:	4610      	mov	r0, r2
 8004ae8:	f7fc f968 	bl	8000dbc <__aeabi_fmul>
 8004aec:	4603      	mov	r3, r0
 8004aee:	461c      	mov	r4, r3
 8004af0:	4b33      	ldr	r3, [pc, #204]	; (8004bc0 <Constant_Voltage+0x16c4>)
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	4b28      	ldr	r3, [pc, #160]	; (8004b98 <Constant_Voltage+0x169c>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4619      	mov	r1, r3
 8004afa:	4610      	mov	r0, r2
 8004afc:	f7fc f95e 	bl	8000dbc <__aeabi_fmul>
 8004b00:	4603      	mov	r3, r0
 8004b02:	4619      	mov	r1, r3
 8004b04:	4620      	mov	r0, r4
 8004b06:	f7fc f851 	bl	8000bac <__addsf3>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	461c      	mov	r4, r3
 8004b0e:	4b2d      	ldr	r3, [pc, #180]	; (8004bc4 <Constant_Voltage+0x16c8>)
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	4b13      	ldr	r3, [pc, #76]	; (8004b60 <Constant_Voltage+0x1664>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4619      	mov	r1, r3
 8004b18:	4610      	mov	r0, r2
 8004b1a:	f7fc f94f 	bl	8000dbc <__aeabi_fmul>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	4619      	mov	r1, r3
 8004b22:	4620      	mov	r0, r4
 8004b24:	f7fc f842 	bl	8000bac <__addsf3>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	461c      	mov	r4, r3
 8004b2c:	4b26      	ldr	r3, [pc, #152]	; (8004bc8 <Constant_Voltage+0x16cc>)
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	4b0d      	ldr	r3, [pc, #52]	; (8004b68 <Constant_Voltage+0x166c>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4619      	mov	r1, r3
 8004b36:	4610      	mov	r0, r2
 8004b38:	f7fc f940 	bl	8000dbc <__aeabi_fmul>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	4619      	mov	r1, r3
 8004b40:	4620      	mov	r0, r4
 8004b42:	f7fc f833 	bl	8000bac <__addsf3>
 8004b46:	4603      	mov	r3, r0
 8004b48:	461c      	mov	r4, r3
 8004b4a:	e03f      	b.n	8004bcc <Constant_Voltage+0x16d0>
 8004b4c:	20000b40 	.word	0x20000b40
 8004b50:	20000040 	.word	0x20000040
 8004b54:	20000678 	.word	0x20000678
 8004b58:	200008dc 	.word	0x200008dc
 8004b5c:	20000b10 	.word	0x20000b10
 8004b60:	2000002c 	.word	0x2000002c
 8004b64:	20000a80 	.word	0x20000a80
 8004b68:	20000030 	.word	0x20000030
 8004b6c:	200007c4 	.word	0x200007c4
 8004b70:	20000258 	.word	0x20000258
 8004b74:	20000a0c 	.word	0x20000a0c
 8004b78:	20000034 	.word	0x20000034
 8004b7c:	20000b08 	.word	0x20000b08
 8004b80:	20000038 	.word	0x20000038
 8004b84:	20000914 	.word	0x20000914
 8004b88:	2000003c 	.word	0x2000003c
 8004b8c:	200007dc 	.word	0x200007dc
 8004b90:	200008fc 	.word	0x200008fc
 8004b94:	20000ad8 	.word	0x20000ad8
 8004b98:	20000028 	.word	0x20000028
 8004b9c:	20000b20 	.word	0x20000b20
 8004ba0:	20000b34 	.word	0x20000b34
 8004ba4:	20000770 	.word	0x20000770
 8004ba8:	200007b8 	.word	0x200007b8
 8004bac:	2000092c 	.word	0x2000092c
 8004bb0:	2000067c 	.word	0x2000067c
 8004bb4:	20000674 	.word	0x20000674
 8004bb8:	20000764 	.word	0x20000764
 8004bbc:	20000024 	.word	0x20000024
 8004bc0:	20000aa0 	.word	0x20000aa0
 8004bc4:	200007cc 	.word	0x200007cc
 8004bc8:	200008d8 	.word	0x200008d8
 8004bcc:	4b91      	ldr	r3, [pc, #580]	; (8004e14 <Constant_Voltage+0x1918>)
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	4b91      	ldr	r3, [pc, #580]	; (8004e18 <Constant_Voltage+0x191c>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4619      	mov	r1, r3
 8004bd6:	4610      	mov	r0, r2
 8004bd8:	f7fc f8f0 	bl	8000dbc <__aeabi_fmul>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	4619      	mov	r1, r3
 8004be0:	4620      	mov	r0, r4
 8004be2:	f7fb ffe3 	bl	8000bac <__addsf3>
 8004be6:	4603      	mov	r3, r0
 8004be8:	461c      	mov	r4, r3
 8004bea:	4b8c      	ldr	r3, [pc, #560]	; (8004e1c <Constant_Voltage+0x1920>)
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	4b8c      	ldr	r3, [pc, #560]	; (8004e20 <Constant_Voltage+0x1924>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4619      	mov	r1, r3
 8004bf4:	4610      	mov	r0, r2
 8004bf6:	f7fc f8e1 	bl	8000dbc <__aeabi_fmul>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	4619      	mov	r1, r3
 8004bfe:	4620      	mov	r0, r4
 8004c00:	f7fb ffd4 	bl	8000bac <__addsf3>
 8004c04:	4603      	mov	r3, r0
 8004c06:	461c      	mov	r4, r3
 8004c08:	4b86      	ldr	r3, [pc, #536]	; (8004e24 <Constant_Voltage+0x1928>)
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	4b86      	ldr	r3, [pc, #536]	; (8004e28 <Constant_Voltage+0x192c>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4619      	mov	r1, r3
 8004c12:	4610      	mov	r0, r2
 8004c14:	f7fc f8d2 	bl	8000dbc <__aeabi_fmul>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	4619      	mov	r1, r3
 8004c1c:	4620      	mov	r0, r4
 8004c1e:	f7fb ffc5 	bl	8000bac <__addsf3>
 8004c22:	4603      	mov	r3, r0
 8004c24:	461a      	mov	r2, r3
 8004c26:	4b81      	ldr	r3, [pc, #516]	; (8004e2c <Constant_Voltage+0x1930>)
 8004c28:	601a      	str	r2, [r3, #0]
	F=(r36*oNH)+(r37*oNH)+(r38*oNB)+(r39*oNM)+(r40*oNS)+(r41*oZ)+(r42*oPS);
 8004c2a:	4b81      	ldr	r3, [pc, #516]	; (8004e30 <Constant_Voltage+0x1934>)
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	4b81      	ldr	r3, [pc, #516]	; (8004e34 <Constant_Voltage+0x1938>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4619      	mov	r1, r3
 8004c34:	4610      	mov	r0, r2
 8004c36:	f7fc f8c1 	bl	8000dbc <__aeabi_fmul>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	461c      	mov	r4, r3
 8004c3e:	4b7e      	ldr	r3, [pc, #504]	; (8004e38 <Constant_Voltage+0x193c>)
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	4b7c      	ldr	r3, [pc, #496]	; (8004e34 <Constant_Voltage+0x1938>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4619      	mov	r1, r3
 8004c48:	4610      	mov	r0, r2
 8004c4a:	f7fc f8b7 	bl	8000dbc <__aeabi_fmul>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	4619      	mov	r1, r3
 8004c52:	4620      	mov	r0, r4
 8004c54:	f7fb ffaa 	bl	8000bac <__addsf3>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	461c      	mov	r4, r3
 8004c5c:	4b77      	ldr	r3, [pc, #476]	; (8004e3c <Constant_Voltage+0x1940>)
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	4b77      	ldr	r3, [pc, #476]	; (8004e40 <Constant_Voltage+0x1944>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4619      	mov	r1, r3
 8004c66:	4610      	mov	r0, r2
 8004c68:	f7fc f8a8 	bl	8000dbc <__aeabi_fmul>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	4619      	mov	r1, r3
 8004c70:	4620      	mov	r0, r4
 8004c72:	f7fb ff9b 	bl	8000bac <__addsf3>
 8004c76:	4603      	mov	r3, r0
 8004c78:	461c      	mov	r4, r3
 8004c7a:	4b72      	ldr	r3, [pc, #456]	; (8004e44 <Constant_Voltage+0x1948>)
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	4b72      	ldr	r3, [pc, #456]	; (8004e48 <Constant_Voltage+0x194c>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4619      	mov	r1, r3
 8004c84:	4610      	mov	r0, r2
 8004c86:	f7fc f899 	bl	8000dbc <__aeabi_fmul>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	4619      	mov	r1, r3
 8004c8e:	4620      	mov	r0, r4
 8004c90:	f7fb ff8c 	bl	8000bac <__addsf3>
 8004c94:	4603      	mov	r3, r0
 8004c96:	461c      	mov	r4, r3
 8004c98:	4b6c      	ldr	r3, [pc, #432]	; (8004e4c <Constant_Voltage+0x1950>)
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	4b6c      	ldr	r3, [pc, #432]	; (8004e50 <Constant_Voltage+0x1954>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4619      	mov	r1, r3
 8004ca2:	4610      	mov	r0, r2
 8004ca4:	f7fc f88a 	bl	8000dbc <__aeabi_fmul>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	4619      	mov	r1, r3
 8004cac:	4620      	mov	r0, r4
 8004cae:	f7fb ff7d 	bl	8000bac <__addsf3>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	461c      	mov	r4, r3
 8004cb6:	4b67      	ldr	r3, [pc, #412]	; (8004e54 <Constant_Voltage+0x1958>)
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	4b57      	ldr	r3, [pc, #348]	; (8004e18 <Constant_Voltage+0x191c>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4619      	mov	r1, r3
 8004cc0:	4610      	mov	r0, r2
 8004cc2:	f7fc f87b 	bl	8000dbc <__aeabi_fmul>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	4619      	mov	r1, r3
 8004cca:	4620      	mov	r0, r4
 8004ccc:	f7fb ff6e 	bl	8000bac <__addsf3>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	461c      	mov	r4, r3
 8004cd4:	4b60      	ldr	r3, [pc, #384]	; (8004e58 <Constant_Voltage+0x195c>)
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	4b51      	ldr	r3, [pc, #324]	; (8004e20 <Constant_Voltage+0x1924>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4619      	mov	r1, r3
 8004cde:	4610      	mov	r0, r2
 8004ce0:	f7fc f86c 	bl	8000dbc <__aeabi_fmul>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	4620      	mov	r0, r4
 8004cea:	f7fb ff5f 	bl	8000bac <__addsf3>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	4b5a      	ldr	r3, [pc, #360]	; (8004e5c <Constant_Voltage+0x1960>)
 8004cf4:	601a      	str	r2, [r3, #0]
	G=(r43*oNH)+(r44*oNH)+(r45*oNH)+(r46*oNB)+(r47*oNM)+(r48*oNS)+(r49*oZ);
 8004cf6:	4b5a      	ldr	r3, [pc, #360]	; (8004e60 <Constant_Voltage+0x1964>)
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	4b4e      	ldr	r3, [pc, #312]	; (8004e34 <Constant_Voltage+0x1938>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4619      	mov	r1, r3
 8004d00:	4610      	mov	r0, r2
 8004d02:	f7fc f85b 	bl	8000dbc <__aeabi_fmul>
 8004d06:	4603      	mov	r3, r0
 8004d08:	461c      	mov	r4, r3
 8004d0a:	4b56      	ldr	r3, [pc, #344]	; (8004e64 <Constant_Voltage+0x1968>)
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	4b49      	ldr	r3, [pc, #292]	; (8004e34 <Constant_Voltage+0x1938>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4619      	mov	r1, r3
 8004d14:	4610      	mov	r0, r2
 8004d16:	f7fc f851 	bl	8000dbc <__aeabi_fmul>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	4619      	mov	r1, r3
 8004d1e:	4620      	mov	r0, r4
 8004d20:	f7fb ff44 	bl	8000bac <__addsf3>
 8004d24:	4603      	mov	r3, r0
 8004d26:	461c      	mov	r4, r3
 8004d28:	4b4f      	ldr	r3, [pc, #316]	; (8004e68 <Constant_Voltage+0x196c>)
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	4b41      	ldr	r3, [pc, #260]	; (8004e34 <Constant_Voltage+0x1938>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4619      	mov	r1, r3
 8004d32:	4610      	mov	r0, r2
 8004d34:	f7fc f842 	bl	8000dbc <__aeabi_fmul>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	4619      	mov	r1, r3
 8004d3c:	4620      	mov	r0, r4
 8004d3e:	f7fb ff35 	bl	8000bac <__addsf3>
 8004d42:	4603      	mov	r3, r0
 8004d44:	461c      	mov	r4, r3
 8004d46:	4b49      	ldr	r3, [pc, #292]	; (8004e6c <Constant_Voltage+0x1970>)
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	4b3d      	ldr	r3, [pc, #244]	; (8004e40 <Constant_Voltage+0x1944>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4619      	mov	r1, r3
 8004d50:	4610      	mov	r0, r2
 8004d52:	f7fc f833 	bl	8000dbc <__aeabi_fmul>
 8004d56:	4603      	mov	r3, r0
 8004d58:	4619      	mov	r1, r3
 8004d5a:	4620      	mov	r0, r4
 8004d5c:	f7fb ff26 	bl	8000bac <__addsf3>
 8004d60:	4603      	mov	r3, r0
 8004d62:	461c      	mov	r4, r3
 8004d64:	4b42      	ldr	r3, [pc, #264]	; (8004e70 <Constant_Voltage+0x1974>)
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	4b37      	ldr	r3, [pc, #220]	; (8004e48 <Constant_Voltage+0x194c>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4619      	mov	r1, r3
 8004d6e:	4610      	mov	r0, r2
 8004d70:	f7fc f824 	bl	8000dbc <__aeabi_fmul>
 8004d74:	4603      	mov	r3, r0
 8004d76:	4619      	mov	r1, r3
 8004d78:	4620      	mov	r0, r4
 8004d7a:	f7fb ff17 	bl	8000bac <__addsf3>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	461c      	mov	r4, r3
 8004d82:	4b3c      	ldr	r3, [pc, #240]	; (8004e74 <Constant_Voltage+0x1978>)
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	4b32      	ldr	r3, [pc, #200]	; (8004e50 <Constant_Voltage+0x1954>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4619      	mov	r1, r3
 8004d8c:	4610      	mov	r0, r2
 8004d8e:	f7fc f815 	bl	8000dbc <__aeabi_fmul>
 8004d92:	4603      	mov	r3, r0
 8004d94:	4619      	mov	r1, r3
 8004d96:	4620      	mov	r0, r4
 8004d98:	f7fb ff08 	bl	8000bac <__addsf3>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	461c      	mov	r4, r3
 8004da0:	4b35      	ldr	r3, [pc, #212]	; (8004e78 <Constant_Voltage+0x197c>)
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	4b1c      	ldr	r3, [pc, #112]	; (8004e18 <Constant_Voltage+0x191c>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4619      	mov	r1, r3
 8004daa:	4610      	mov	r0, r2
 8004dac:	f7fc f806 	bl	8000dbc <__aeabi_fmul>
 8004db0:	4603      	mov	r3, r0
 8004db2:	4619      	mov	r1, r3
 8004db4:	4620      	mov	r0, r4
 8004db6:	f7fb fef9 	bl	8000bac <__addsf3>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	4b2f      	ldr	r3, [pc, #188]	; (8004e7c <Constant_Voltage+0x1980>)
 8004dc0:	601a      	str	r2, [r3, #0]

	H=r1+r2+r3+r4+r5+r6+r7+r8+r9+r10+r11+r12+r13+r14+r15+r16+ r17+ r18+ r19+ r20+ r21+ r22+ r23+ r24+r25+r26+r27+r28+r29+r30+r31+r32+r33+r34+r35+r36+r37+r38+r39+r40+r41+r42+r43+r44+r45+r46+r47+r48+r49;
 8004dc2:	4b2f      	ldr	r3, [pc, #188]	; (8004e80 <Constant_Voltage+0x1984>)
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	4b2f      	ldr	r3, [pc, #188]	; (8004e84 <Constant_Voltage+0x1988>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4619      	mov	r1, r3
 8004dcc:	4610      	mov	r0, r2
 8004dce:	f7fb feed 	bl	8000bac <__addsf3>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	4b2c      	ldr	r3, [pc, #176]	; (8004e88 <Constant_Voltage+0x198c>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4619      	mov	r1, r3
 8004ddc:	4610      	mov	r0, r2
 8004dde:	f7fb fee5 	bl	8000bac <__addsf3>
 8004de2:	4603      	mov	r3, r0
 8004de4:	461a      	mov	r2, r3
 8004de6:	4b29      	ldr	r3, [pc, #164]	; (8004e8c <Constant_Voltage+0x1990>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4619      	mov	r1, r3
 8004dec:	4610      	mov	r0, r2
 8004dee:	f7fb fedd 	bl	8000bac <__addsf3>
 8004df2:	4603      	mov	r3, r0
 8004df4:	461a      	mov	r2, r3
 8004df6:	4b26      	ldr	r3, [pc, #152]	; (8004e90 <Constant_Voltage+0x1994>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4619      	mov	r1, r3
 8004dfc:	4610      	mov	r0, r2
 8004dfe:	f7fb fed5 	bl	8000bac <__addsf3>
 8004e02:	4603      	mov	r3, r0
 8004e04:	461a      	mov	r2, r3
 8004e06:	4b23      	ldr	r3, [pc, #140]	; (8004e94 <Constant_Voltage+0x1998>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4619      	mov	r1, r3
 8004e0c:	4610      	mov	r0, r2
 8004e0e:	f7fb fecd 	bl	8000bac <__addsf3>
 8004e12:	e041      	b.n	8004e98 <Constant_Voltage+0x199c>
 8004e14:	20000a00 	.word	0x20000a00
 8004e18:	20000258 	.word	0x20000258
 8004e1c:	20000a9c 	.word	0x20000a9c
 8004e20:	20000034 	.word	0x20000034
 8004e24:	20000ad4 	.word	0x20000ad4
 8004e28:	20000038 	.word	0x20000038
 8004e2c:	20000ac4 	.word	0x20000ac4
 8004e30:	20000790 	.word	0x20000790
 8004e34:	20000024 	.word	0x20000024
 8004e38:	200008f8 	.word	0x200008f8
 8004e3c:	20000910 	.word	0x20000910
 8004e40:	20000028 	.word	0x20000028
 8004e44:	20000afc 	.word	0x20000afc
 8004e48:	2000002c 	.word	0x2000002c
 8004e4c:	20000a60 	.word	0x20000a60
 8004e50:	20000030 	.word	0x20000030
 8004e54:	2000077c 	.word	0x2000077c
 8004e58:	20000784 	.word	0x20000784
 8004e5c:	20000b28 	.word	0x20000b28
 8004e60:	20000b04 	.word	0x20000b04
 8004e64:	200008e0 	.word	0x200008e0
 8004e68:	200008d0 	.word	0x200008d0
 8004e6c:	200007b0 	.word	0x200007b0
 8004e70:	20000af8 	.word	0x20000af8
 8004e74:	20000a6c 	.word	0x20000a6c
 8004e78:	200009fc 	.word	0x200009fc
 8004e7c:	20000920 	.word	0x20000920
 8004e80:	20000b3c 	.word	0x20000b3c
 8004e84:	20000ab8 	.word	0x20000ab8
 8004e88:	2000078c 	.word	0x2000078c
 8004e8c:	200007e0 	.word	0x200007e0
 8004e90:	20000b2c 	.word	0x20000b2c
 8004e94:	200007d4 	.word	0x200007d4
 8004e98:	4603      	mov	r3, r0
 8004e9a:	461a      	mov	r2, r3
 8004e9c:	4b91      	ldr	r3, [pc, #580]	; (80050e4 <Constant_Voltage+0x1be8>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	4610      	mov	r0, r2
 8004ea4:	f7fb fe82 	bl	8000bac <__addsf3>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	461a      	mov	r2, r3
 8004eac:	4b8e      	ldr	r3, [pc, #568]	; (80050e8 <Constant_Voltage+0x1bec>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4619      	mov	r1, r3
 8004eb2:	4610      	mov	r0, r2
 8004eb4:	f7fb fe7a 	bl	8000bac <__addsf3>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	461a      	mov	r2, r3
 8004ebc:	4b8b      	ldr	r3, [pc, #556]	; (80050ec <Constant_Voltage+0x1bf0>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4619      	mov	r1, r3
 8004ec2:	4610      	mov	r0, r2
 8004ec4:	f7fb fe72 	bl	8000bac <__addsf3>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	461a      	mov	r2, r3
 8004ecc:	4b88      	ldr	r3, [pc, #544]	; (80050f0 <Constant_Voltage+0x1bf4>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	4610      	mov	r0, r2
 8004ed4:	f7fb fe6a 	bl	8000bac <__addsf3>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	461a      	mov	r2, r3
 8004edc:	4b85      	ldr	r3, [pc, #532]	; (80050f4 <Constant_Voltage+0x1bf8>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4619      	mov	r1, r3
 8004ee2:	4610      	mov	r0, r2
 8004ee4:	f7fb fe62 	bl	8000bac <__addsf3>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	461a      	mov	r2, r3
 8004eec:	4b82      	ldr	r3, [pc, #520]	; (80050f8 <Constant_Voltage+0x1bfc>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4619      	mov	r1, r3
 8004ef2:	4610      	mov	r0, r2
 8004ef4:	f7fb fe5a 	bl	8000bac <__addsf3>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	461a      	mov	r2, r3
 8004efc:	4b7f      	ldr	r3, [pc, #508]	; (80050fc <Constant_Voltage+0x1c00>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4619      	mov	r1, r3
 8004f02:	4610      	mov	r0, r2
 8004f04:	f7fb fe52 	bl	8000bac <__addsf3>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	4b7c      	ldr	r3, [pc, #496]	; (8005100 <Constant_Voltage+0x1c04>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4619      	mov	r1, r3
 8004f12:	4610      	mov	r0, r2
 8004f14:	f7fb fe4a 	bl	8000bac <__addsf3>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	461a      	mov	r2, r3
 8004f1c:	4b79      	ldr	r3, [pc, #484]	; (8005104 <Constant_Voltage+0x1c08>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4619      	mov	r1, r3
 8004f22:	4610      	mov	r0, r2
 8004f24:	f7fb fe42 	bl	8000bac <__addsf3>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	461a      	mov	r2, r3
 8004f2c:	4b76      	ldr	r3, [pc, #472]	; (8005108 <Constant_Voltage+0x1c0c>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4619      	mov	r1, r3
 8004f32:	4610      	mov	r0, r2
 8004f34:	f7fb fe3a 	bl	8000bac <__addsf3>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	4b73      	ldr	r3, [pc, #460]	; (800510c <Constant_Voltage+0x1c10>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4619      	mov	r1, r3
 8004f42:	4610      	mov	r0, r2
 8004f44:	f7fb fe32 	bl	8000bac <__addsf3>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	4b70      	ldr	r3, [pc, #448]	; (8005110 <Constant_Voltage+0x1c14>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4619      	mov	r1, r3
 8004f52:	4610      	mov	r0, r2
 8004f54:	f7fb fe2a 	bl	8000bac <__addsf3>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	4b6d      	ldr	r3, [pc, #436]	; (8005114 <Constant_Voltage+0x1c18>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4619      	mov	r1, r3
 8004f62:	4610      	mov	r0, r2
 8004f64:	f7fb fe22 	bl	8000bac <__addsf3>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	4b6a      	ldr	r3, [pc, #424]	; (8005118 <Constant_Voltage+0x1c1c>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4619      	mov	r1, r3
 8004f72:	4610      	mov	r0, r2
 8004f74:	f7fb fe1a 	bl	8000bac <__addsf3>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	461a      	mov	r2, r3
 8004f7c:	4b67      	ldr	r3, [pc, #412]	; (800511c <Constant_Voltage+0x1c20>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4619      	mov	r1, r3
 8004f82:	4610      	mov	r0, r2
 8004f84:	f7fb fe12 	bl	8000bac <__addsf3>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	4b64      	ldr	r3, [pc, #400]	; (8005120 <Constant_Voltage+0x1c24>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4619      	mov	r1, r3
 8004f92:	4610      	mov	r0, r2
 8004f94:	f7fb fe0a 	bl	8000bac <__addsf3>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	4b61      	ldr	r3, [pc, #388]	; (8005124 <Constant_Voltage+0x1c28>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4619      	mov	r1, r3
 8004fa2:	4610      	mov	r0, r2
 8004fa4:	f7fb fe02 	bl	8000bac <__addsf3>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	461a      	mov	r2, r3
 8004fac:	4b5e      	ldr	r3, [pc, #376]	; (8005128 <Constant_Voltage+0x1c2c>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4619      	mov	r1, r3
 8004fb2:	4610      	mov	r0, r2
 8004fb4:	f7fb fdfa 	bl	8000bac <__addsf3>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	461a      	mov	r2, r3
 8004fbc:	4b5b      	ldr	r3, [pc, #364]	; (800512c <Constant_Voltage+0x1c30>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4619      	mov	r1, r3
 8004fc2:	4610      	mov	r0, r2
 8004fc4:	f7fb fdf2 	bl	8000bac <__addsf3>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	461a      	mov	r2, r3
 8004fcc:	4b58      	ldr	r3, [pc, #352]	; (8005130 <Constant_Voltage+0x1c34>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4619      	mov	r1, r3
 8004fd2:	4610      	mov	r0, r2
 8004fd4:	f7fb fdea 	bl	8000bac <__addsf3>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	461a      	mov	r2, r3
 8004fdc:	4b55      	ldr	r3, [pc, #340]	; (8005134 <Constant_Voltage+0x1c38>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4619      	mov	r1, r3
 8004fe2:	4610      	mov	r0, r2
 8004fe4:	f7fb fde2 	bl	8000bac <__addsf3>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	461a      	mov	r2, r3
 8004fec:	4b52      	ldr	r3, [pc, #328]	; (8005138 <Constant_Voltage+0x1c3c>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4619      	mov	r1, r3
 8004ff2:	4610      	mov	r0, r2
 8004ff4:	f7fb fdda 	bl	8000bac <__addsf3>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	4b4f      	ldr	r3, [pc, #316]	; (800513c <Constant_Voltage+0x1c40>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4619      	mov	r1, r3
 8005002:	4610      	mov	r0, r2
 8005004:	f7fb fdd2 	bl	8000bac <__addsf3>
 8005008:	4603      	mov	r3, r0
 800500a:	461a      	mov	r2, r3
 800500c:	4b4c      	ldr	r3, [pc, #304]	; (8005140 <Constant_Voltage+0x1c44>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4619      	mov	r1, r3
 8005012:	4610      	mov	r0, r2
 8005014:	f7fb fdca 	bl	8000bac <__addsf3>
 8005018:	4603      	mov	r3, r0
 800501a:	461a      	mov	r2, r3
 800501c:	4b49      	ldr	r3, [pc, #292]	; (8005144 <Constant_Voltage+0x1c48>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4619      	mov	r1, r3
 8005022:	4610      	mov	r0, r2
 8005024:	f7fb fdc2 	bl	8000bac <__addsf3>
 8005028:	4603      	mov	r3, r0
 800502a:	461a      	mov	r2, r3
 800502c:	4b46      	ldr	r3, [pc, #280]	; (8005148 <Constant_Voltage+0x1c4c>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4619      	mov	r1, r3
 8005032:	4610      	mov	r0, r2
 8005034:	f7fb fdba 	bl	8000bac <__addsf3>
 8005038:	4603      	mov	r3, r0
 800503a:	461a      	mov	r2, r3
 800503c:	4b43      	ldr	r3, [pc, #268]	; (800514c <Constant_Voltage+0x1c50>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4619      	mov	r1, r3
 8005042:	4610      	mov	r0, r2
 8005044:	f7fb fdb2 	bl	8000bac <__addsf3>
 8005048:	4603      	mov	r3, r0
 800504a:	461a      	mov	r2, r3
 800504c:	4b40      	ldr	r3, [pc, #256]	; (8005150 <Constant_Voltage+0x1c54>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4619      	mov	r1, r3
 8005052:	4610      	mov	r0, r2
 8005054:	f7fb fdaa 	bl	8000bac <__addsf3>
 8005058:	4603      	mov	r3, r0
 800505a:	461a      	mov	r2, r3
 800505c:	4b3d      	ldr	r3, [pc, #244]	; (8005154 <Constant_Voltage+0x1c58>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4619      	mov	r1, r3
 8005062:	4610      	mov	r0, r2
 8005064:	f7fb fda2 	bl	8000bac <__addsf3>
 8005068:	4603      	mov	r3, r0
 800506a:	461a      	mov	r2, r3
 800506c:	4b3a      	ldr	r3, [pc, #232]	; (8005158 <Constant_Voltage+0x1c5c>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4619      	mov	r1, r3
 8005072:	4610      	mov	r0, r2
 8005074:	f7fb fd9a 	bl	8000bac <__addsf3>
 8005078:	4603      	mov	r3, r0
 800507a:	461a      	mov	r2, r3
 800507c:	4b37      	ldr	r3, [pc, #220]	; (800515c <Constant_Voltage+0x1c60>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4619      	mov	r1, r3
 8005082:	4610      	mov	r0, r2
 8005084:	f7fb fd92 	bl	8000bac <__addsf3>
 8005088:	4603      	mov	r3, r0
 800508a:	461a      	mov	r2, r3
 800508c:	4b34      	ldr	r3, [pc, #208]	; (8005160 <Constant_Voltage+0x1c64>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4619      	mov	r1, r3
 8005092:	4610      	mov	r0, r2
 8005094:	f7fb fd8a 	bl	8000bac <__addsf3>
 8005098:	4603      	mov	r3, r0
 800509a:	461a      	mov	r2, r3
 800509c:	4b31      	ldr	r3, [pc, #196]	; (8005164 <Constant_Voltage+0x1c68>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4619      	mov	r1, r3
 80050a2:	4610      	mov	r0, r2
 80050a4:	f7fb fd82 	bl	8000bac <__addsf3>
 80050a8:	4603      	mov	r3, r0
 80050aa:	461a      	mov	r2, r3
 80050ac:	4b2e      	ldr	r3, [pc, #184]	; (8005168 <Constant_Voltage+0x1c6c>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4619      	mov	r1, r3
 80050b2:	4610      	mov	r0, r2
 80050b4:	f7fb fd7a 	bl	8000bac <__addsf3>
 80050b8:	4603      	mov	r3, r0
 80050ba:	461a      	mov	r2, r3
 80050bc:	4b2b      	ldr	r3, [pc, #172]	; (800516c <Constant_Voltage+0x1c70>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4619      	mov	r1, r3
 80050c2:	4610      	mov	r0, r2
 80050c4:	f7fb fd72 	bl	8000bac <__addsf3>
 80050c8:	4603      	mov	r3, r0
 80050ca:	461a      	mov	r2, r3
 80050cc:	4b28      	ldr	r3, [pc, #160]	; (8005170 <Constant_Voltage+0x1c74>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4619      	mov	r1, r3
 80050d2:	4610      	mov	r0, r2
 80050d4:	f7fb fd6a 	bl	8000bac <__addsf3>
 80050d8:	4603      	mov	r3, r0
 80050da:	461a      	mov	r2, r3
 80050dc:	4b25      	ldr	r3, [pc, #148]	; (8005174 <Constant_Voltage+0x1c78>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	e04a      	b.n	8005178 <Constant_Voltage+0x1c7c>
 80050e2:	bf00      	nop
 80050e4:	20000a68 	.word	0x20000a68
 80050e8:	2000091c 	.word	0x2000091c
 80050ec:	200007ac 	.word	0x200007ac
 80050f0:	20000900 	.word	0x20000900
 80050f4:	20000ab4 	.word	0x20000ab4
 80050f8:	20000b0c 	.word	0x20000b0c
 80050fc:	20000b40 	.word	0x20000b40
 8005100:	20000678 	.word	0x20000678
 8005104:	20000b10 	.word	0x20000b10
 8005108:	20000a80 	.word	0x20000a80
 800510c:	200007c4 	.word	0x200007c4
 8005110:	20000a0c 	.word	0x20000a0c
 8005114:	20000b08 	.word	0x20000b08
 8005118:	20000914 	.word	0x20000914
 800511c:	200007dc 	.word	0x200007dc
 8005120:	20000ad8 	.word	0x20000ad8
 8005124:	20000b20 	.word	0x20000b20
 8005128:	20000b34 	.word	0x20000b34
 800512c:	20000770 	.word	0x20000770
 8005130:	200007b8 	.word	0x200007b8
 8005134:	2000092c 	.word	0x2000092c
 8005138:	2000067c 	.word	0x2000067c
 800513c:	20000764 	.word	0x20000764
 8005140:	20000aa0 	.word	0x20000aa0
 8005144:	200007cc 	.word	0x200007cc
 8005148:	200008d8 	.word	0x200008d8
 800514c:	20000a00 	.word	0x20000a00
 8005150:	20000a9c 	.word	0x20000a9c
 8005154:	20000ad4 	.word	0x20000ad4
 8005158:	20000790 	.word	0x20000790
 800515c:	200008f8 	.word	0x200008f8
 8005160:	20000910 	.word	0x20000910
 8005164:	20000afc 	.word	0x20000afc
 8005168:	20000a60 	.word	0x20000a60
 800516c:	2000077c 	.word	0x2000077c
 8005170:	20000784 	.word	0x20000784
 8005174:	20000b04 	.word	0x20000b04
 8005178:	4619      	mov	r1, r3
 800517a:	4610      	mov	r0, r2
 800517c:	f7fb fd16 	bl	8000bac <__addsf3>
 8005180:	4603      	mov	r3, r0
 8005182:	461a      	mov	r2, r3
 8005184:	4b72      	ldr	r3, [pc, #456]	; (8005350 <Constant_Voltage+0x1e54>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4619      	mov	r1, r3
 800518a:	4610      	mov	r0, r2
 800518c:	f7fb fd0e 	bl	8000bac <__addsf3>
 8005190:	4603      	mov	r3, r0
 8005192:	461a      	mov	r2, r3
 8005194:	4b6f      	ldr	r3, [pc, #444]	; (8005354 <Constant_Voltage+0x1e58>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4619      	mov	r1, r3
 800519a:	4610      	mov	r0, r2
 800519c:	f7fb fd06 	bl	8000bac <__addsf3>
 80051a0:	4603      	mov	r3, r0
 80051a2:	461a      	mov	r2, r3
 80051a4:	4b6c      	ldr	r3, [pc, #432]	; (8005358 <Constant_Voltage+0x1e5c>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4619      	mov	r1, r3
 80051aa:	4610      	mov	r0, r2
 80051ac:	f7fb fcfe 	bl	8000bac <__addsf3>
 80051b0:	4603      	mov	r3, r0
 80051b2:	461a      	mov	r2, r3
 80051b4:	4b69      	ldr	r3, [pc, #420]	; (800535c <Constant_Voltage+0x1e60>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4619      	mov	r1, r3
 80051ba:	4610      	mov	r0, r2
 80051bc:	f7fb fcf6 	bl	8000bac <__addsf3>
 80051c0:	4603      	mov	r3, r0
 80051c2:	461a      	mov	r2, r3
 80051c4:	4b66      	ldr	r3, [pc, #408]	; (8005360 <Constant_Voltage+0x1e64>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4619      	mov	r1, r3
 80051ca:	4610      	mov	r0, r2
 80051cc:	f7fb fcee 	bl	8000bac <__addsf3>
 80051d0:	4603      	mov	r3, r0
 80051d2:	461a      	mov	r2, r3
 80051d4:	4b63      	ldr	r3, [pc, #396]	; (8005364 <Constant_Voltage+0x1e68>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4619      	mov	r1, r3
 80051da:	4610      	mov	r0, r2
 80051dc:	f7fb fce6 	bl	8000bac <__addsf3>
 80051e0:	4603      	mov	r3, r0
 80051e2:	461a      	mov	r2, r3
 80051e4:	4b60      	ldr	r3, [pc, #384]	; (8005368 <Constant_Voltage+0x1e6c>)
 80051e6:	601a      	str	r2, [r3, #0]

	step=(A+B+C+D+E+F+G)/H;
 80051e8:	4b60      	ldr	r3, [pc, #384]	; (800536c <Constant_Voltage+0x1e70>)
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	4b60      	ldr	r3, [pc, #384]	; (8005370 <Constant_Voltage+0x1e74>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4619      	mov	r1, r3
 80051f2:	4610      	mov	r0, r2
 80051f4:	f7fb fcda 	bl	8000bac <__addsf3>
 80051f8:	4603      	mov	r3, r0
 80051fa:	461a      	mov	r2, r3
 80051fc:	4b5d      	ldr	r3, [pc, #372]	; (8005374 <Constant_Voltage+0x1e78>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4619      	mov	r1, r3
 8005202:	4610      	mov	r0, r2
 8005204:	f7fb fcd2 	bl	8000bac <__addsf3>
 8005208:	4603      	mov	r3, r0
 800520a:	461a      	mov	r2, r3
 800520c:	4b5a      	ldr	r3, [pc, #360]	; (8005378 <Constant_Voltage+0x1e7c>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4619      	mov	r1, r3
 8005212:	4610      	mov	r0, r2
 8005214:	f7fb fcca 	bl	8000bac <__addsf3>
 8005218:	4603      	mov	r3, r0
 800521a:	461a      	mov	r2, r3
 800521c:	4b57      	ldr	r3, [pc, #348]	; (800537c <Constant_Voltage+0x1e80>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4619      	mov	r1, r3
 8005222:	4610      	mov	r0, r2
 8005224:	f7fb fcc2 	bl	8000bac <__addsf3>
 8005228:	4603      	mov	r3, r0
 800522a:	461a      	mov	r2, r3
 800522c:	4b54      	ldr	r3, [pc, #336]	; (8005380 <Constant_Voltage+0x1e84>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4619      	mov	r1, r3
 8005232:	4610      	mov	r0, r2
 8005234:	f7fb fcba 	bl	8000bac <__addsf3>
 8005238:	4603      	mov	r3, r0
 800523a:	461a      	mov	r2, r3
 800523c:	4b51      	ldr	r3, [pc, #324]	; (8005384 <Constant_Voltage+0x1e88>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4619      	mov	r1, r3
 8005242:	4610      	mov	r0, r2
 8005244:	f7fb fcb2 	bl	8000bac <__addsf3>
 8005248:	4603      	mov	r3, r0
 800524a:	461a      	mov	r2, r3
 800524c:	4b46      	ldr	r3, [pc, #280]	; (8005368 <Constant_Voltage+0x1e6c>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4619      	mov	r1, r3
 8005252:	4610      	mov	r0, r2
 8005254:	f7fb fe66 	bl	8000f24 <__aeabi_fdiv>
 8005258:	4603      	mov	r3, r0
 800525a:	461a      	mov	r2, r3
 800525c:	4b4a      	ldr	r3, [pc, #296]	; (8005388 <Constant_Voltage+0x1e8c>)
 800525e:	601a      	str	r2, [r3, #0]

	dc=dc+step;
 8005260:	4b4a      	ldr	r3, [pc, #296]	; (800538c <Constant_Voltage+0x1e90>)
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	4b48      	ldr	r3, [pc, #288]	; (8005388 <Constant_Voltage+0x1e8c>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4619      	mov	r1, r3
 800526a:	4610      	mov	r0, r2
 800526c:	f7fb fc9e 	bl	8000bac <__addsf3>
 8005270:	4603      	mov	r3, r0
 8005272:	461a      	mov	r2, r3
 8005274:	4b45      	ldr	r3, [pc, #276]	; (800538c <Constant_Voltage+0x1e90>)
 8005276:	601a      	str	r2, [r3, #0]

	if(dc>=80)	dc=80;
 8005278:	4b44      	ldr	r3, [pc, #272]	; (800538c <Constant_Voltage+0x1e90>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4944      	ldr	r1, [pc, #272]	; (8005390 <Constant_Voltage+0x1e94>)
 800527e:	4618      	mov	r0, r3
 8005280:	f7fb ff4e 	bl	8001120 <__aeabi_fcmpge>
 8005284:	4603      	mov	r3, r0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d002      	beq.n	8005290 <Constant_Voltage+0x1d94>
 800528a:	4b40      	ldr	r3, [pc, #256]	; (800538c <Constant_Voltage+0x1e90>)
 800528c:	4a40      	ldr	r2, [pc, #256]	; (8005390 <Constant_Voltage+0x1e94>)
 800528e:	601a      	str	r2, [r3, #0]
	if(dc<=0)	dc=0;
 8005290:	4b3e      	ldr	r3, [pc, #248]	; (800538c <Constant_Voltage+0x1e90>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f04f 0100 	mov.w	r1, #0
 8005298:	4618      	mov	r0, r3
 800529a:	f7fb ff37 	bl	800110c <__aeabi_fcmple>
 800529e:	4603      	mov	r3, r0
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d003      	beq.n	80052ac <Constant_Voltage+0x1db0>
 80052a4:	4b39      	ldr	r3, [pc, #228]	; (800538c <Constant_Voltage+0x1e90>)
 80052a6:	f04f 0200 	mov.w	r2, #0
 80052aa:	601a      	str	r2, [r3, #0]

	duty = dc/100;
 80052ac:	4b37      	ldr	r3, [pc, #220]	; (800538c <Constant_Voltage+0x1e90>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4938      	ldr	r1, [pc, #224]	; (8005394 <Constant_Voltage+0x1e98>)
 80052b2:	4618      	mov	r0, r3
 80052b4:	f7fb fe36 	bl	8000f24 <__aeabi_fdiv>
 80052b8:	4603      	mov	r3, r0
 80052ba:	461a      	mov	r2, r3
 80052bc:	4b36      	ldr	r3, [pc, #216]	; (8005398 <Constant_Voltage+0x1e9c>)
 80052be:	601a      	str	r2, [r3, #0]
	//	  uint32_t p = 1500000;
	//	  	while(p>0)
	//	  		p--;
	//	  HAL_GPIO_WritePin(GPIOC, Buzzer_Pin,0);
	//}
	if(	flag_trip_overvoltage == 1		||
 80052c0:	4b36      	ldr	r3, [pc, #216]	; (800539c <Constant_Voltage+0x1ea0>)
 80052c2:	781b      	ldrb	r3, [r3, #0]
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d027      	beq.n	8005318 <Constant_Voltage+0x1e1c>
		flag_trip_overtemperature == 1	||
 80052c8:	4b35      	ldr	r3, [pc, #212]	; (80053a0 <Constant_Voltage+0x1ea4>)
 80052ca:	781b      	ldrb	r3, [r3, #0]
	if(	flag_trip_overvoltage == 1		||
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d023      	beq.n	8005318 <Constant_Voltage+0x1e1c>
		flag_trip_undertemperature == 1	||
 80052d0:	4b34      	ldr	r3, [pc, #208]	; (80053a4 <Constant_Voltage+0x1ea8>)
 80052d2:	781b      	ldrb	r3, [r3, #0]
		flag_trip_overtemperature == 1	||
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d01f      	beq.n	8005318 <Constant_Voltage+0x1e1c>
		flag_trip_overcurrentcharge == 1||
 80052d8:	4b33      	ldr	r3, [pc, #204]	; (80053a8 <Constant_Voltage+0x1eac>)
 80052da:	781b      	ldrb	r3, [r3, #0]
		flag_trip_undertemperature == 1	||
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d01b      	beq.n	8005318 <Constant_Voltage+0x1e1c>
		flag_trip_SOCOverCharge == 1	||
 80052e0:	4b32      	ldr	r3, [pc, #200]	; (80053ac <Constant_Voltage+0x1eb0>)
 80052e2:	781b      	ldrb	r3, [r3, #0]
		flag_trip_overcurrentcharge == 1||
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d017      	beq.n	8005318 <Constant_Voltage+0x1e1c>
		flag_trip_shortcircuit == 1		||
 80052e8:	4b31      	ldr	r3, [pc, #196]	; (80053b0 <Constant_Voltage+0x1eb4>)
 80052ea:	781b      	ldrb	r3, [r3, #0]
		flag_trip_SOCOverCharge == 1	||
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d013      	beq.n	8005318 <Constant_Voltage+0x1e1c>
		flag_trip_systemfailure == 1	||
 80052f0:	4b30      	ldr	r3, [pc, #192]	; (80053b4 <Constant_Voltage+0x1eb8>)
 80052f2:	781b      	ldrb	r3, [r3, #0]
		flag_trip_shortcircuit == 1		||
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d00f      	beq.n	8005318 <Constant_Voltage+0x1e1c>
		Flag_ChargerShortCircuit == 1	||
 80052f8:	4b2f      	ldr	r3, [pc, #188]	; (80053b8 <Constant_Voltage+0x1ebc>)
 80052fa:	781b      	ldrb	r3, [r3, #0]
		flag_trip_systemfailure == 1	||
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	d00b      	beq.n	8005318 <Constant_Voltage+0x1e1c>
		Flag_ChargerOverCurrent == 1	||
 8005300:	4b2e      	ldr	r3, [pc, #184]	; (80053bc <Constant_Voltage+0x1ec0>)
 8005302:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerShortCircuit == 1	||
 8005304:	2b01      	cmp	r3, #1
 8005306:	d007      	beq.n	8005318 <Constant_Voltage+0x1e1c>
		Flag_ChargerOverTemperature == 1||
 8005308:	4b2d      	ldr	r3, [pc, #180]	; (80053c0 <Constant_Voltage+0x1ec4>)
 800530a:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerOverCurrent == 1	||
 800530c:	2b01      	cmp	r3, #1
 800530e:	d003      	beq.n	8005318 <Constant_Voltage+0x1e1c>
		Flag_ChargerOverVoltage == 1	)
 8005310:	4b2c      	ldr	r3, [pc, #176]	; (80053c4 <Constant_Voltage+0x1ec8>)
 8005312:	781b      	ldrb	r3, [r3, #0]
		Flag_ChargerOverTemperature == 1||
 8005314:	2b01      	cmp	r3, #1
 8005316:	d106      	bne.n	8005326 <Constant_Voltage+0x1e2a>
		{
			duty=0;
 8005318:	4b1f      	ldr	r3, [pc, #124]	; (8005398 <Constant_Voltage+0x1e9c>)
 800531a:	f04f 0200 	mov.w	r2, #0
 800531e:	601a      	str	r2, [r3, #0]
			Charger_Mode = 2;
 8005320:	4b29      	ldr	r3, [pc, #164]	; (80053c8 <Constant_Voltage+0x1ecc>)
 8005322:	2202      	movs	r2, #2
 8005324:	701a      	strb	r2, [r3, #0]
		}
	TIM1->CCR1=duty*TIM1->ARR;
 8005326:	4b29      	ldr	r3, [pc, #164]	; (80053cc <Constant_Voltage+0x1ed0>)
 8005328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800532a:	4618      	mov	r0, r3
 800532c:	f7fb fcee 	bl	8000d0c <__aeabi_ui2f>
 8005330:	4602      	mov	r2, r0
 8005332:	4b19      	ldr	r3, [pc, #100]	; (8005398 <Constant_Voltage+0x1e9c>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4619      	mov	r1, r3
 8005338:	4610      	mov	r0, r2
 800533a:	f7fb fd3f 	bl	8000dbc <__aeabi_fmul>
 800533e:	4603      	mov	r3, r0
 8005340:	4c22      	ldr	r4, [pc, #136]	; (80053cc <Constant_Voltage+0x1ed0>)
 8005342:	4618      	mov	r0, r3
 8005344:	f7fb ff00 	bl	8001148 <__aeabi_f2uiz>
 8005348:	4603      	mov	r3, r0
 800534a:	6363      	str	r3, [r4, #52]	; 0x34
}
 800534c:	bf00      	nop
 800534e:	bd98      	pop	{r3, r4, r7, pc}
 8005350:	200008e0 	.word	0x200008e0
 8005354:	200008d0 	.word	0x200008d0
 8005358:	200007b0 	.word	0x200007b0
 800535c:	20000af8 	.word	0x20000af8
 8005360:	20000a6c 	.word	0x20000a6c
 8005364:	200009fc 	.word	0x200009fc
 8005368:	20000a5c 	.word	0x20000a5c
 800536c:	200007a8 	.word	0x200007a8
 8005370:	200008dc 	.word	0x200008dc
 8005374:	200008fc 	.word	0x200008fc
 8005378:	20000674 	.word	0x20000674
 800537c:	20000ac4 	.word	0x20000ac4
 8005380:	20000b28 	.word	0x20000b28
 8005384:	20000920 	.word	0x20000920
 8005388:	20000ac0 	.word	0x20000ac0
 800538c:	20000778 	.word	0x20000778
 8005390:	42a00000 	.word	0x42a00000
 8005394:	42c80000 	.word	0x42c80000
 8005398:	20000ae4 	.word	0x20000ae4
 800539c:	20000b14 	.word	0x20000b14
 80053a0:	200007b5 	.word	0x200007b5
 80053a4:	200008f0 	.word	0x200008f0
 80053a8:	20000a70 	.word	0x20000a70
 80053ac:	20000689 	.word	0x20000689
 80053b0:	20000768 	.word	0x20000768
 80053b4:	20000788 	.word	0x20000788
 80053b8:	200008ac 	.word	0x200008ac
 80053bc:	200007d0 	.word	0x200007d0
 80053c0:	200007a1 	.word	0x200007a1
 80053c4:	200008bc 	.word	0x200008bc
 80053c8:	200007b4 	.word	0x200007b4
 80053cc:	40010000 	.word	0x40010000

080053d0 <EEPROM_WriteData>:
		}
	}
}

void EEPROM_WriteData(uint16_t addr, uint8_t data)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b086      	sub	sp, #24
 80053d4:	af04      	add	r7, sp, #16
 80053d6:	4603      	mov	r3, r0
 80053d8:	460a      	mov	r2, r1
 80053da:	80fb      	strh	r3, [r7, #6]
 80053dc:	4613      	mov	r3, r2
 80053de:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c1,EEPROM_ADDRESS,addr,64,&data,1,10);
 80053e0:	88fa      	ldrh	r2, [r7, #6]
 80053e2:	230a      	movs	r3, #10
 80053e4:	9302      	str	r3, [sp, #8]
 80053e6:	2301      	movs	r3, #1
 80053e8:	9301      	str	r3, [sp, #4]
 80053ea:	1d7b      	adds	r3, r7, #5
 80053ec:	9300      	str	r3, [sp, #0]
 80053ee:	2340      	movs	r3, #64	; 0x40
 80053f0:	21a0      	movs	r1, #160	; 0xa0
 80053f2:	4805      	ldr	r0, [pc, #20]	; (8005408 <EEPROM_WriteData+0x38>)
 80053f4:	f005 f910 	bl	800a618 <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 80053f8:	2064      	movs	r0, #100	; 0x64
 80053fa:	f002 fe0f 	bl	800801c <HAL_Delay>
}
 80053fe:	bf00      	nop
 8005400:	3708      	adds	r7, #8
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	20000c2c 	.word	0x20000c2c

0800540c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b084      	sub	sp, #16
 8005410:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8005412:	463b      	mov	r3, r7
 8005414:	2200      	movs	r2, #0
 8005416:	601a      	str	r2, [r3, #0]
 8005418:	605a      	str	r2, [r3, #4]
 800541a:	609a      	str	r2, [r3, #8]
 800541c:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800541e:	4b3c      	ldr	r3, [pc, #240]	; (8005510 <MX_ADC1_Init+0x104>)
 8005420:	4a3c      	ldr	r2, [pc, #240]	; (8005514 <MX_ADC1_Init+0x108>)
 8005422:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8005424:	4b3a      	ldr	r3, [pc, #232]	; (8005510 <MX_ADC1_Init+0x104>)
 8005426:	2200      	movs	r2, #0
 8005428:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800542a:	4b39      	ldr	r3, [pc, #228]	; (8005510 <MX_ADC1_Init+0x104>)
 800542c:	2200      	movs	r2, #0
 800542e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8005430:	4b37      	ldr	r3, [pc, #220]	; (8005510 <MX_ADC1_Init+0x104>)
 8005432:	2201      	movs	r2, #1
 8005434:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8005436:	4b36      	ldr	r3, [pc, #216]	; (8005510 <MX_ADC1_Init+0x104>)
 8005438:	2201      	movs	r2, #1
 800543a:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800543c:	4b34      	ldr	r3, [pc, #208]	; (8005510 <MX_ADC1_Init+0x104>)
 800543e:	2200      	movs	r2, #0
 8005440:	621a      	str	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005442:	4b33      	ldr	r3, [pc, #204]	; (8005510 <MX_ADC1_Init+0x104>)
 8005444:	2200      	movs	r2, #0
 8005446:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005448:	4b31      	ldr	r3, [pc, #196]	; (8005510 <MX_ADC1_Init+0x104>)
 800544a:	4a33      	ldr	r2, [pc, #204]	; (8005518 <MX_ADC1_Init+0x10c>)
 800544c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800544e:	4b30      	ldr	r3, [pc, #192]	; (8005510 <MX_ADC1_Init+0x104>)
 8005450:	2200      	movs	r2, #0
 8005452:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8005454:	4b2e      	ldr	r3, [pc, #184]	; (8005510 <MX_ADC1_Init+0x104>)
 8005456:	2205      	movs	r2, #5
 8005458:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800545a:	4b2d      	ldr	r3, [pc, #180]	; (8005510 <MX_ADC1_Init+0x104>)
 800545c:	2201      	movs	r2, #1
 800545e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005460:	4b2b      	ldr	r3, [pc, #172]	; (8005510 <MX_ADC1_Init+0x104>)
 8005462:	2201      	movs	r2, #1
 8005464:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005466:	482a      	ldr	r0, [pc, #168]	; (8005510 <MX_ADC1_Init+0x104>)
 8005468:	f002 fdfa 	bl	8008060 <HAL_ADC_Init>
 800546c:	4603      	mov	r3, r0
 800546e:	2b00      	cmp	r3, #0
 8005470:	d001      	beq.n	8005476 <MX_ADC1_Init+0x6a>
  {
    Error_Handler();
 8005472:	f001 f8a1 	bl	80065b8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8005476:	2301      	movs	r3, #1
 8005478:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800547a:	2301      	movs	r3, #1
 800547c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 800547e:	2306      	movs	r3, #6
 8005480:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005482:	463b      	mov	r3, r7
 8005484:	4619      	mov	r1, r3
 8005486:	4822      	ldr	r0, [pc, #136]	; (8005510 <MX_ADC1_Init+0x104>)
 8005488:	f002 ff12 	bl	80082b0 <HAL_ADC_ConfigChannel>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d001      	beq.n	8005496 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8005492:	f001 f891 	bl	80065b8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8005496:	2302      	movs	r3, #2
 8005498:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800549a:	2302      	movs	r3, #2
 800549c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800549e:	463b      	mov	r3, r7
 80054a0:	4619      	mov	r1, r3
 80054a2:	481b      	ldr	r0, [pc, #108]	; (8005510 <MX_ADC1_Init+0x104>)
 80054a4:	f002 ff04 	bl	80082b0 <HAL_ADC_ConfigChannel>
 80054a8:	4603      	mov	r3, r0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d001      	beq.n	80054b2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80054ae:	f001 f883 	bl	80065b8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80054b2:	2303      	movs	r3, #3
 80054b4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80054b6:	2303      	movs	r3, #3
 80054b8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80054ba:	463b      	mov	r3, r7
 80054bc:	4619      	mov	r1, r3
 80054be:	4814      	ldr	r0, [pc, #80]	; (8005510 <MX_ADC1_Init+0x104>)
 80054c0:	f002 fef6 	bl	80082b0 <HAL_ADC_ConfigChannel>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d001      	beq.n	80054ce <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 80054ca:	f001 f875 	bl	80065b8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80054ce:	230e      	movs	r3, #14
 80054d0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80054d2:	2304      	movs	r3, #4
 80054d4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80054d6:	463b      	mov	r3, r7
 80054d8:	4619      	mov	r1, r3
 80054da:	480d      	ldr	r0, [pc, #52]	; (8005510 <MX_ADC1_Init+0x104>)
 80054dc:	f002 fee8 	bl	80082b0 <HAL_ADC_ConfigChannel>
 80054e0:	4603      	mov	r3, r0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d001      	beq.n	80054ea <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80054e6:	f001 f867 	bl	80065b8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80054ea:	230f      	movs	r3, #15
 80054ec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80054ee:	2305      	movs	r3, #5
 80054f0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80054f2:	463b      	mov	r3, r7
 80054f4:	4619      	mov	r1, r3
 80054f6:	4806      	ldr	r0, [pc, #24]	; (8005510 <MX_ADC1_Init+0x104>)
 80054f8:	f002 feda 	bl	80082b0 <HAL_ADC_ConfigChannel>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d001      	beq.n	8005506 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8005502:	f001 f859 	bl	80065b8 <Error_Handler>
  }

}
 8005506:	bf00      	nop
 8005508:	3710      	adds	r7, #16
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	20000b48 	.word	0x20000b48
 8005514:	40012000 	.word	0x40012000
 8005518:	0f000001 	.word	0x0f000001

0800551c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b08a      	sub	sp, #40	; 0x28
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005524:	f107 0314 	add.w	r3, r7, #20
 8005528:	2200      	movs	r2, #0
 800552a:	601a      	str	r2, [r3, #0]
 800552c:	605a      	str	r2, [r3, #4]
 800552e:	609a      	str	r2, [r3, #8]
 8005530:	60da      	str	r2, [r3, #12]
 8005532:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a3c      	ldr	r2, [pc, #240]	; (800562c <HAL_ADC_MspInit+0x110>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d172      	bne.n	8005624 <HAL_ADC_MspInit+0x108>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800553e:	2300      	movs	r3, #0
 8005540:	613b      	str	r3, [r7, #16]
 8005542:	4b3b      	ldr	r3, [pc, #236]	; (8005630 <HAL_ADC_MspInit+0x114>)
 8005544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005546:	4a3a      	ldr	r2, [pc, #232]	; (8005630 <HAL_ADC_MspInit+0x114>)
 8005548:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800554c:	6453      	str	r3, [r2, #68]	; 0x44
 800554e:	4b38      	ldr	r3, [pc, #224]	; (8005630 <HAL_ADC_MspInit+0x114>)
 8005550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005552:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005556:	613b      	str	r3, [r7, #16]
 8005558:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800555a:	2300      	movs	r3, #0
 800555c:	60fb      	str	r3, [r7, #12]
 800555e:	4b34      	ldr	r3, [pc, #208]	; (8005630 <HAL_ADC_MspInit+0x114>)
 8005560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005562:	4a33      	ldr	r2, [pc, #204]	; (8005630 <HAL_ADC_MspInit+0x114>)
 8005564:	f043 0301 	orr.w	r3, r3, #1
 8005568:	6313      	str	r3, [r2, #48]	; 0x30
 800556a:	4b31      	ldr	r3, [pc, #196]	; (8005630 <HAL_ADC_MspInit+0x114>)
 800556c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800556e:	f003 0301 	and.w	r3, r3, #1
 8005572:	60fb      	str	r3, [r7, #12]
 8005574:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005576:	2300      	movs	r3, #0
 8005578:	60bb      	str	r3, [r7, #8]
 800557a:	4b2d      	ldr	r3, [pc, #180]	; (8005630 <HAL_ADC_MspInit+0x114>)
 800557c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800557e:	4a2c      	ldr	r2, [pc, #176]	; (8005630 <HAL_ADC_MspInit+0x114>)
 8005580:	f043 0304 	orr.w	r3, r3, #4
 8005584:	6313      	str	r3, [r2, #48]	; 0x30
 8005586:	4b2a      	ldr	r3, [pc, #168]	; (8005630 <HAL_ADC_MspInit+0x114>)
 8005588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800558a:	f003 0304 	and.w	r3, r3, #4
 800558e:	60bb      	str	r3, [r7, #8]
 8005590:	68bb      	ldr	r3, [r7, #8]
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8005592:	230e      	movs	r3, #14
 8005594:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005596:	2303      	movs	r3, #3
 8005598:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800559a:	2300      	movs	r3, #0
 800559c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800559e:	f107 0314 	add.w	r3, r7, #20
 80055a2:	4619      	mov	r1, r3
 80055a4:	4823      	ldr	r0, [pc, #140]	; (8005634 <HAL_ADC_MspInit+0x118>)
 80055a6:	f004 fc1b 	bl	8009de0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80055aa:	2330      	movs	r3, #48	; 0x30
 80055ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80055ae:	2303      	movs	r3, #3
 80055b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055b2:	2300      	movs	r3, #0
 80055b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80055b6:	f107 0314 	add.w	r3, r7, #20
 80055ba:	4619      	mov	r1, r3
 80055bc:	481e      	ldr	r0, [pc, #120]	; (8005638 <HAL_ADC_MspInit+0x11c>)
 80055be:	f004 fc0f 	bl	8009de0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80055c2:	4b1e      	ldr	r3, [pc, #120]	; (800563c <HAL_ADC_MspInit+0x120>)
 80055c4:	4a1e      	ldr	r2, [pc, #120]	; (8005640 <HAL_ADC_MspInit+0x124>)
 80055c6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80055c8:	4b1c      	ldr	r3, [pc, #112]	; (800563c <HAL_ADC_MspInit+0x120>)
 80055ca:	2200      	movs	r2, #0
 80055cc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80055ce:	4b1b      	ldr	r3, [pc, #108]	; (800563c <HAL_ADC_MspInit+0x120>)
 80055d0:	2200      	movs	r2, #0
 80055d2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80055d4:	4b19      	ldr	r3, [pc, #100]	; (800563c <HAL_ADC_MspInit+0x120>)
 80055d6:	2200      	movs	r2, #0
 80055d8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80055da:	4b18      	ldr	r3, [pc, #96]	; (800563c <HAL_ADC_MspInit+0x120>)
 80055dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80055e0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80055e2:	4b16      	ldr	r3, [pc, #88]	; (800563c <HAL_ADC_MspInit+0x120>)
 80055e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80055e8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80055ea:	4b14      	ldr	r3, [pc, #80]	; (800563c <HAL_ADC_MspInit+0x120>)
 80055ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80055f0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80055f2:	4b12      	ldr	r3, [pc, #72]	; (800563c <HAL_ADC_MspInit+0x120>)
 80055f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80055f8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80055fa:	4b10      	ldr	r3, [pc, #64]	; (800563c <HAL_ADC_MspInit+0x120>)
 80055fc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005600:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005602:	4b0e      	ldr	r3, [pc, #56]	; (800563c <HAL_ADC_MspInit+0x120>)
 8005604:	2200      	movs	r2, #0
 8005606:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005608:	480c      	ldr	r0, [pc, #48]	; (800563c <HAL_ADC_MspInit+0x120>)
 800560a:	f004 f85b 	bl	80096c4 <HAL_DMA_Init>
 800560e:	4603      	mov	r3, r0
 8005610:	2b00      	cmp	r3, #0
 8005612:	d001      	beq.n	8005618 <HAL_ADC_MspInit+0xfc>
    {
      Error_Handler();
 8005614:	f000 ffd0 	bl	80065b8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	4a08      	ldr	r2, [pc, #32]	; (800563c <HAL_ADC_MspInit+0x120>)
 800561c:	639a      	str	r2, [r3, #56]	; 0x38
 800561e:	4a07      	ldr	r2, [pc, #28]	; (800563c <HAL_ADC_MspInit+0x120>)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8005624:	bf00      	nop
 8005626:	3728      	adds	r7, #40	; 0x28
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}
 800562c:	40012000 	.word	0x40012000
 8005630:	40023800 	.word	0x40023800
 8005634:	40020000 	.word	0x40020000
 8005638:	40020800 	.word	0x40020800
 800563c:	20000b90 	.word	0x20000b90
 8005640:	40026410 	.word	0x40026410

08005644 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 8005648:	4b17      	ldr	r3, [pc, #92]	; (80056a8 <MX_CAN1_Init+0x64>)
 800564a:	4a18      	ldr	r2, [pc, #96]	; (80056ac <MX_CAN1_Init+0x68>)
 800564c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 4;
 800564e:	4b16      	ldr	r3, [pc, #88]	; (80056a8 <MX_CAN1_Init+0x64>)
 8005650:	2204      	movs	r2, #4
 8005652:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8005654:	4b14      	ldr	r3, [pc, #80]	; (80056a8 <MX_CAN1_Init+0x64>)
 8005656:	2200      	movs	r2, #0
 8005658:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800565a:	4b13      	ldr	r3, [pc, #76]	; (80056a8 <MX_CAN1_Init+0x64>)
 800565c:	2200      	movs	r2, #0
 800565e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 8005660:	4b11      	ldr	r3, [pc, #68]	; (80056a8 <MX_CAN1_Init+0x64>)
 8005662:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 8005666:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8005668:	4b0f      	ldr	r3, [pc, #60]	; (80056a8 <MX_CAN1_Init+0x64>)
 800566a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800566e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8005670:	4b0d      	ldr	r3, [pc, #52]	; (80056a8 <MX_CAN1_Init+0x64>)
 8005672:	2200      	movs	r2, #0
 8005674:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8005676:	4b0c      	ldr	r3, [pc, #48]	; (80056a8 <MX_CAN1_Init+0x64>)
 8005678:	2200      	movs	r2, #0
 800567a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800567c:	4b0a      	ldr	r3, [pc, #40]	; (80056a8 <MX_CAN1_Init+0x64>)
 800567e:	2200      	movs	r2, #0
 8005680:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8005682:	4b09      	ldr	r3, [pc, #36]	; (80056a8 <MX_CAN1_Init+0x64>)
 8005684:	2200      	movs	r2, #0
 8005686:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8005688:	4b07      	ldr	r3, [pc, #28]	; (80056a8 <MX_CAN1_Init+0x64>)
 800568a:	2200      	movs	r2, #0
 800568c:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800568e:	4b06      	ldr	r3, [pc, #24]	; (80056a8 <MX_CAN1_Init+0x64>)
 8005690:	2200      	movs	r2, #0
 8005692:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8005694:	4804      	ldr	r0, [pc, #16]	; (80056a8 <MX_CAN1_Init+0x64>)
 8005696:	f003 f8b1 	bl	80087fc <HAL_CAN_Init>
 800569a:	4603      	mov	r3, r0
 800569c:	2b00      	cmp	r3, #0
 800569e:	d001      	beq.n	80056a4 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80056a0:	f000 ff8a 	bl	80065b8 <Error_Handler>
  }

}
 80056a4:	bf00      	nop
 80056a6:	bd80      	pop	{r7, pc}
 80056a8:	20000c04 	.word	0x20000c04
 80056ac:	40006400 	.word	0x40006400

080056b0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b08a      	sub	sp, #40	; 0x28
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056b8:	f107 0314 	add.w	r3, r7, #20
 80056bc:	2200      	movs	r2, #0
 80056be:	601a      	str	r2, [r3, #0]
 80056c0:	605a      	str	r2, [r3, #4]
 80056c2:	609a      	str	r2, [r3, #8]
 80056c4:	60da      	str	r2, [r3, #12]
 80056c6:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a21      	ldr	r2, [pc, #132]	; (8005754 <HAL_CAN_MspInit+0xa4>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d13c      	bne.n	800574c <HAL_CAN_MspInit+0x9c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80056d2:	2300      	movs	r3, #0
 80056d4:	613b      	str	r3, [r7, #16]
 80056d6:	4b20      	ldr	r3, [pc, #128]	; (8005758 <HAL_CAN_MspInit+0xa8>)
 80056d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056da:	4a1f      	ldr	r2, [pc, #124]	; (8005758 <HAL_CAN_MspInit+0xa8>)
 80056dc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80056e0:	6413      	str	r3, [r2, #64]	; 0x40
 80056e2:	4b1d      	ldr	r3, [pc, #116]	; (8005758 <HAL_CAN_MspInit+0xa8>)
 80056e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056ea:	613b      	str	r3, [r7, #16]
 80056ec:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80056ee:	2300      	movs	r3, #0
 80056f0:	60fb      	str	r3, [r7, #12]
 80056f2:	4b19      	ldr	r3, [pc, #100]	; (8005758 <HAL_CAN_MspInit+0xa8>)
 80056f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056f6:	4a18      	ldr	r2, [pc, #96]	; (8005758 <HAL_CAN_MspInit+0xa8>)
 80056f8:	f043 0301 	orr.w	r3, r3, #1
 80056fc:	6313      	str	r3, [r2, #48]	; 0x30
 80056fe:	4b16      	ldr	r3, [pc, #88]	; (8005758 <HAL_CAN_MspInit+0xa8>)
 8005700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005702:	f003 0301 	and.w	r3, r3, #1
 8005706:	60fb      	str	r3, [r7, #12]
 8005708:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration    
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800570a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800570e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005710:	2302      	movs	r3, #2
 8005712:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005714:	2300      	movs	r3, #0
 8005716:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005718:	2303      	movs	r3, #3
 800571a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800571c:	2309      	movs	r3, #9
 800571e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005720:	f107 0314 	add.w	r3, r7, #20
 8005724:	4619      	mov	r1, r3
 8005726:	480d      	ldr	r0, [pc, #52]	; (800575c <HAL_CAN_MspInit+0xac>)
 8005728:	f004 fb5a 	bl	8009de0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 800572c:	2200      	movs	r2, #0
 800572e:	2100      	movs	r1, #0
 8005730:	2015      	movs	r0, #21
 8005732:	f003 ff90 	bl	8009656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8005736:	2015      	movs	r0, #21
 8005738:	f003 ffa9 	bl	800968e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 800573c:	2200      	movs	r2, #0
 800573e:	2100      	movs	r1, #0
 8005740:	2016      	movs	r0, #22
 8005742:	f003 ff88 	bl	8009656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8005746:	2016      	movs	r0, #22
 8005748:	f003 ffa1 	bl	800968e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800574c:	bf00      	nop
 800574e:	3728      	adds	r7, #40	; 0x28
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}
 8005754:	40006400 	.word	0x40006400
 8005758:	40023800 	.word	0x40023800
 800575c:	40020000 	.word	0x40020000

08005760 <CAN_Setting>:
  }
} 

/* USER CODE BEGIN 1 */
void CAN_Setting(void)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b08a      	sub	sp, #40	; 0x28
 8005764:	af00      	add	r7, sp, #0
/* Configure the CAN Filter */
	CAN_FilterTypeDef  sFilterConfig;
	sFilterConfig.FilterBank = 0;
 8005766:	2300      	movs	r3, #0
 8005768:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800576a:	2300      	movs	r3, #0
 800576c:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800576e:	2301      	movs	r3, #1
 8005770:	61fb      	str	r3, [r7, #28]
	//sFilterConfig.FilterIdHigh = 0x00B0 << 5;
	sFilterConfig.FilterIdHigh = 0x0000;
 8005772:	2300      	movs	r3, #0
 8005774:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8005776:	2300      	movs	r3, #0
 8005778:	607b      	str	r3, [r7, #4]
	//sFilterConfig.FilterMaskIdHigh = 0x00B0 << 5;
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 800577a:	2300      	movs	r3, #0
 800577c:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 800577e:	2300      	movs	r3, #0
 8005780:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8005782:	2300      	movs	r3, #0
 8005784:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8005786:	2301      	movs	r3, #1
 8005788:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 800578a:	230e      	movs	r3, #14
 800578c:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK) Error_Handler();
 800578e:	463b      	mov	r3, r7
 8005790:	4619      	mov	r1, r3
 8005792:	4810      	ldr	r0, [pc, #64]	; (80057d4 <CAN_Setting+0x74>)
 8005794:	f003 f92e 	bl	80089f4 <HAL_CAN_ConfigFilter>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d001      	beq.n	80057a2 <CAN_Setting+0x42>
 800579e:	f000 ff0b 	bl	80065b8 <Error_Handler>

	/* Start the CAN peripheral */
	if (HAL_CAN_Start(&hcan1) != HAL_OK) Error_Handler();
 80057a2:	480c      	ldr	r0, [pc, #48]	; (80057d4 <CAN_Setting+0x74>)
 80057a4:	f003 fa06 	bl	8008bb4 <HAL_CAN_Start>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d001      	beq.n	80057b2 <CAN_Setting+0x52>
 80057ae:	f000 ff03 	bl	80065b8 <Error_Handler>

	/* Configure Transmission process */
	Tx_Header.TransmitGlobalTime = DISABLE;
 80057b2:	4b09      	ldr	r3, [pc, #36]	; (80057d8 <CAN_Setting+0x78>)
 80057b4:	2200      	movs	r2, #0
 80057b6:	751a      	strb	r2, [r3, #20]
	Tx_Header.RTR = CAN_RTR_DATA;
 80057b8:	4b07      	ldr	r3, [pc, #28]	; (80057d8 <CAN_Setting+0x78>)
 80057ba:	2200      	movs	r2, #0
 80057bc:	60da      	str	r2, [r3, #12]
	Tx_Header.IDE = CAN_ID_STD;
 80057be:	4b06      	ldr	r3, [pc, #24]	; (80057d8 <CAN_Setting+0x78>)
 80057c0:	2200      	movs	r2, #0
 80057c2:	609a      	str	r2, [r3, #8]

	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80057c4:	2102      	movs	r1, #2
 80057c6:	4803      	ldr	r0, [pc, #12]	; (80057d4 <CAN_Setting+0x74>)
 80057c8:	f003 fc23 	bl	8009012 <HAL_CAN_ActivateNotification>
}
 80057cc:	bf00      	nop
 80057ce:	3728      	adds	r7, #40	; 0x28
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}
 80057d4:	20000c04 	.word	0x20000c04
 80057d8:	20000dc8 	.word	0x20000dc8

080057dc <CAN_Rx_Process>:
  Tx_Header.DLC = 8;
  if(HAL_CAN_AddTxMessage(&hcan1, &Tx_Header, Tx_data, &TxMailbox)!= HAL_OK) Error_Handler();
}

void CAN_Rx_Process(void)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b082      	sub	sp, #8
 80057e0:	af00      	add	r7, sp, #0
if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &Rx_Header, Rx_data)== HAL_OK){
 80057e2:	4b50      	ldr	r3, [pc, #320]	; (8005924 <CAN_Rx_Process+0x148>)
 80057e4:	4a50      	ldr	r2, [pc, #320]	; (8005928 <CAN_Rx_Process+0x14c>)
 80057e6:	2100      	movs	r1, #0
 80057e8:	4850      	ldr	r0, [pc, #320]	; (800592c <CAN_Rx_Process+0x150>)
 80057ea:	f003 fb01 	bl	8008df0 <HAL_CAN_GetRxMessage>
 80057ee:	4603      	mov	r3, r0
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d107      	bne.n	8005804 <CAN_Rx_Process+0x28>
	HAL_GPIO_TogglePin(GPIOB, Led2_Pin);
 80057f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80057f8:	484d      	ldr	r0, [pc, #308]	; (8005930 <CAN_Rx_Process+0x154>)
 80057fa:	f004 fcbe 	bl	800a17a <HAL_GPIO_TogglePin>
	Communication_Flag = 1;
 80057fe:	4b4d      	ldr	r3, [pc, #308]	; (8005934 <CAN_Rx_Process+0x158>)
 8005800:	2201      	movs	r2, #1
 8005802:	701a      	strb	r2, [r3, #0]
}
		if(Handshaking==0){
 8005804:	4b4c      	ldr	r3, [pc, #304]	; (8005938 <CAN_Rx_Process+0x15c>)
 8005806:	781b      	ldrb	r3, [r3, #0]
 8005808:	2b00      	cmp	r3, #0
 800580a:	f040 80dc 	bne.w	80059c6 <CAN_Rx_Process+0x1ea>
			if(identified == 0){
 800580e:	4b4b      	ldr	r3, [pc, #300]	; (800593c <CAN_Rx_Process+0x160>)
 8005810:	781b      	ldrb	r3, [r3, #0]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d129      	bne.n	800586a <CAN_Rx_Process+0x8e>
				Tx_Header.StdId = 0x1B2;
 8005816:	4b4a      	ldr	r3, [pc, #296]	; (8005940 <CAN_Rx_Process+0x164>)
 8005818:	f44f 72d9 	mov.w	r2, #434	; 0x1b2
 800581c:	601a      	str	r2, [r3, #0]
				Tx_data[0] = 0;
 800581e:	4b49      	ldr	r3, [pc, #292]	; (8005944 <CAN_Rx_Process+0x168>)
 8005820:	2200      	movs	r2, #0
 8005822:	701a      	strb	r2, [r3, #0]
				Tx_data[1] = 0;
 8005824:	4b47      	ldr	r3, [pc, #284]	; (8005944 <CAN_Rx_Process+0x168>)
 8005826:	2200      	movs	r2, #0
 8005828:	705a      	strb	r2, [r3, #1]
				Tx_data[2] = 0;
 800582a:	4b46      	ldr	r3, [pc, #280]	; (8005944 <CAN_Rx_Process+0x168>)
 800582c:	2200      	movs	r2, #0
 800582e:	709a      	strb	r2, [r3, #2]
				Tx_data[3] = 0;
 8005830:	4b44      	ldr	r3, [pc, #272]	; (8005944 <CAN_Rx_Process+0x168>)
 8005832:	2200      	movs	r2, #0
 8005834:	70da      	strb	r2, [r3, #3]
				Tx_data[4] = 0;
 8005836:	4b43      	ldr	r3, [pc, #268]	; (8005944 <CAN_Rx_Process+0x168>)
 8005838:	2200      	movs	r2, #0
 800583a:	711a      	strb	r2, [r3, #4]
				Tx_data[5] = 0;
 800583c:	4b41      	ldr	r3, [pc, #260]	; (8005944 <CAN_Rx_Process+0x168>)
 800583e:	2200      	movs	r2, #0
 8005840:	715a      	strb	r2, [r3, #5]
				Tx_data[6] = 0;
 8005842:	4b40      	ldr	r3, [pc, #256]	; (8005944 <CAN_Rx_Process+0x168>)
 8005844:	2200      	movs	r2, #0
 8005846:	719a      	strb	r2, [r3, #6]
				Tx_data[7] = 0x01;
 8005848:	4b3e      	ldr	r3, [pc, #248]	; (8005944 <CAN_Rx_Process+0x168>)
 800584a:	2201      	movs	r2, #1
 800584c:	71da      	strb	r2, [r3, #7]
				Tx_Header.DLC = 8;
 800584e:	4b3c      	ldr	r3, [pc, #240]	; (8005940 <CAN_Rx_Process+0x164>)
 8005850:	2208      	movs	r2, #8
 8005852:	611a      	str	r2, [r3, #16]
				if(HAL_CAN_AddTxMessage(&hcan1, &Tx_Header, Tx_data, &TxMailbox)!= HAL_OK) Error_Handler();
 8005854:	4b3c      	ldr	r3, [pc, #240]	; (8005948 <CAN_Rx_Process+0x16c>)
 8005856:	4a3b      	ldr	r2, [pc, #236]	; (8005944 <CAN_Rx_Process+0x168>)
 8005858:	4939      	ldr	r1, [pc, #228]	; (8005940 <CAN_Rx_Process+0x164>)
 800585a:	4834      	ldr	r0, [pc, #208]	; (800592c <CAN_Rx_Process+0x150>)
 800585c:	f003 f9ee 	bl	8008c3c <HAL_CAN_AddTxMessage>
 8005860:	4603      	mov	r3, r0
 8005862:	2b00      	cmp	r3, #0
 8005864:	d001      	beq.n	800586a <CAN_Rx_Process+0x8e>
 8005866:	f000 fea7 	bl	80065b8 <Error_Handler>
			}
		// CAN ID receive (Handshaking)
			if(Rx_Header.ExtId>>20==0x0E0){
 800586a:	4b2f      	ldr	r3, [pc, #188]	; (8005928 <CAN_Rx_Process+0x14c>)
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	0d1b      	lsrs	r3, r3, #20
 8005870:	2be0      	cmp	r3, #224	; 0xe0
 8005872:	f040 80a8 	bne.w	80059c6 <CAN_Rx_Process+0x1ea>
				if(Rx_data[6]==0x55 && identified==0){
 8005876:	4b2b      	ldr	r3, [pc, #172]	; (8005924 <CAN_Rx_Process+0x148>)
 8005878:	799b      	ldrb	r3, [r3, #6]
 800587a:	2b55      	cmp	r3, #85	; 0x55
 800587c:	d12f      	bne.n	80058de <CAN_Rx_Process+0x102>
 800587e:	4b2f      	ldr	r3, [pc, #188]	; (800593c <CAN_Rx_Process+0x160>)
 8005880:	781b      	ldrb	r3, [r3, #0]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d12b      	bne.n	80058de <CAN_Rx_Process+0x102>
					Tx_Header.StdId = 0x0E2;
 8005886:	4b2e      	ldr	r3, [pc, #184]	; (8005940 <CAN_Rx_Process+0x164>)
 8005888:	22e2      	movs	r2, #226	; 0xe2
 800588a:	601a      	str	r2, [r3, #0]
					Tx_data[0] = 1;
 800588c:	4b2d      	ldr	r3, [pc, #180]	; (8005944 <CAN_Rx_Process+0x168>)
 800588e:	2201      	movs	r2, #1
 8005890:	701a      	strb	r2, [r3, #0]
					Tx_data[1] = 2;
 8005892:	4b2c      	ldr	r3, [pc, #176]	; (8005944 <CAN_Rx_Process+0x168>)
 8005894:	2202      	movs	r2, #2
 8005896:	705a      	strb	r2, [r3, #1]
					Tx_data[2] = 3;
 8005898:	4b2a      	ldr	r3, [pc, #168]	; (8005944 <CAN_Rx_Process+0x168>)
 800589a:	2203      	movs	r2, #3
 800589c:	709a      	strb	r2, [r3, #2]
					Tx_data[3] = 4;
 800589e:	4b29      	ldr	r3, [pc, #164]	; (8005944 <CAN_Rx_Process+0x168>)
 80058a0:	2204      	movs	r2, #4
 80058a2:	70da      	strb	r2, [r3, #3]
					Tx_data[4] = 5;
 80058a4:	4b27      	ldr	r3, [pc, #156]	; (8005944 <CAN_Rx_Process+0x168>)
 80058a6:	2205      	movs	r2, #5
 80058a8:	711a      	strb	r2, [r3, #4]
					Tx_data[5] = 6;
 80058aa:	4b26      	ldr	r3, [pc, #152]	; (8005944 <CAN_Rx_Process+0x168>)
 80058ac:	2206      	movs	r2, #6
 80058ae:	715a      	strb	r2, [r3, #5]
					Tx_data[6] = 0x55;
 80058b0:	4b24      	ldr	r3, [pc, #144]	; (8005944 <CAN_Rx_Process+0x168>)
 80058b2:	2255      	movs	r2, #85	; 0x55
 80058b4:	719a      	strb	r2, [r3, #6]
					Tx_data[7] = 8;
 80058b6:	4b23      	ldr	r3, [pc, #140]	; (8005944 <CAN_Rx_Process+0x168>)
 80058b8:	2208      	movs	r2, #8
 80058ba:	71da      	strb	r2, [r3, #7]

					Tx_Header.DLC = 8;
 80058bc:	4b20      	ldr	r3, [pc, #128]	; (8005940 <CAN_Rx_Process+0x164>)
 80058be:	2208      	movs	r2, #8
 80058c0:	611a      	str	r2, [r3, #16]
					if(HAL_CAN_AddTxMessage(&hcan1, &Tx_Header, Tx_data, &TxMailbox)!= HAL_OK) Error_Handler();
 80058c2:	4b21      	ldr	r3, [pc, #132]	; (8005948 <CAN_Rx_Process+0x16c>)
 80058c4:	4a1f      	ldr	r2, [pc, #124]	; (8005944 <CAN_Rx_Process+0x168>)
 80058c6:	491e      	ldr	r1, [pc, #120]	; (8005940 <CAN_Rx_Process+0x164>)
 80058c8:	4818      	ldr	r0, [pc, #96]	; (800592c <CAN_Rx_Process+0x150>)
 80058ca:	f003 f9b7 	bl	8008c3c <HAL_CAN_AddTxMessage>
 80058ce:	4603      	mov	r3, r0
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d001      	beq.n	80058d8 <CAN_Rx_Process+0xfc>
 80058d4:	f000 fe70 	bl	80065b8 <Error_Handler>
					identified = 1;
 80058d8:	4b18      	ldr	r3, [pc, #96]	; (800593c <CAN_Rx_Process+0x160>)
 80058da:	2201      	movs	r2, #1
 80058dc:	701a      	strb	r2, [r3, #0]
				}

				if(Rx_data[6]==0xAA && identified==1){
 80058de:	4b11      	ldr	r3, [pc, #68]	; (8005924 <CAN_Rx_Process+0x148>)
 80058e0:	799b      	ldrb	r3, [r3, #6]
 80058e2:	2baa      	cmp	r3, #170	; 0xaa
 80058e4:	d16f      	bne.n	80059c6 <CAN_Rx_Process+0x1ea>
 80058e6:	4b15      	ldr	r3, [pc, #84]	; (800593c <CAN_Rx_Process+0x160>)
 80058e8:	781b      	ldrb	r3, [r3, #0]
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d16b      	bne.n	80059c6 <CAN_Rx_Process+0x1ea>
					Tx_data[6] = 0xAA;
 80058ee:	4b15      	ldr	r3, [pc, #84]	; (8005944 <CAN_Rx_Process+0x168>)
 80058f0:	22aa      	movs	r2, #170	; 0xaa
 80058f2:	719a      	strb	r2, [r3, #6]
					if(HAL_CAN_AddTxMessage(&hcan1, &Tx_Header, Tx_data, &TxMailbox)!= HAL_OK) Error_Handler();
 80058f4:	4b14      	ldr	r3, [pc, #80]	; (8005948 <CAN_Rx_Process+0x16c>)
 80058f6:	4a13      	ldr	r2, [pc, #76]	; (8005944 <CAN_Rx_Process+0x168>)
 80058f8:	4911      	ldr	r1, [pc, #68]	; (8005940 <CAN_Rx_Process+0x164>)
 80058fa:	480c      	ldr	r0, [pc, #48]	; (800592c <CAN_Rx_Process+0x150>)
 80058fc:	f003 f99e 	bl	8008c3c <HAL_CAN_AddTxMessage>
 8005900:	4603      	mov	r3, r0
 8005902:	2b00      	cmp	r3, #0
 8005904:	d001      	beq.n	800590a <CAN_Rx_Process+0x12e>
 8005906:	f000 fe57 	bl	80065b8 <Error_Handler>
					UNIQUE_Code = Rx_Header.ExtId & 0x000FFFFF;
 800590a:	4b07      	ldr	r3, [pc, #28]	; (8005928 <CAN_Rx_Process+0x14c>)
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005912:	4a0e      	ldr	r2, [pc, #56]	; (800594c <CAN_Rx_Process+0x170>)
 8005914:	6013      	str	r3, [r2, #0]
					Handshaking=1;
 8005916:	4b08      	ldr	r3, [pc, #32]	; (8005938 <CAN_Rx_Process+0x15c>)
 8005918:	2201      	movs	r2, #1
 800591a:	701a      	strb	r2, [r3, #0]

					uint32_t Delay_Charger = 20000000;
 800591c:	4b0c      	ldr	r3, [pc, #48]	; (8005950 <CAN_Rx_Process+0x174>)
 800591e:	607b      	str	r3, [r7, #4]
					while(Delay_Charger>0)
 8005920:	e01b      	b.n	800595a <CAN_Rx_Process+0x17e>
 8005922:	bf00      	nop
 8005924:	20000bf8 	.word	0x20000bf8
 8005928:	20000dac 	.word	0x20000dac
 800592c:	20000c04 	.word	0x20000c04
 8005930:	40020400 	.word	0x40020400
 8005934:	200007d1 	.word	0x200007d1
 8005938:	20000a90 	.word	0x20000a90
 800593c:	2000025c 	.word	0x2000025c
 8005940:	20000dc8 	.word	0x20000dc8
 8005944:	20000bf0 	.word	0x20000bf0
 8005948:	20000c00 	.word	0x20000c00
 800594c:	20000a74 	.word	0x20000a74
 8005950:	01312d00 	.word	0x01312d00
					Delay_Charger--;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	3b01      	subs	r3, #1
 8005958:	607b      	str	r3, [r7, #4]
					while(Delay_Charger>0)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d1f9      	bne.n	8005954 <CAN_Rx_Process+0x178>
					Charger_Mode=1;
 8005960:	4b9c      	ldr	r3, [pc, #624]	; (8005bd4 <CAN_Rx_Process+0x3f8>)
 8005962:	2201      	movs	r2, #1
 8005964:	701a      	strb	r2, [r3, #0]

					Tx_Header.StdId = 0x0C1;
 8005966:	4b9c      	ldr	r3, [pc, #624]	; (8005bd8 <CAN_Rx_Process+0x3fc>)
 8005968:	22c1      	movs	r2, #193	; 0xc1
 800596a:	601a      	str	r2, [r3, #0]
					Tx_data[0] = UNIQUE_Code >> 12;
 800596c:	4b9b      	ldr	r3, [pc, #620]	; (8005bdc <CAN_Rx_Process+0x400>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	0b1b      	lsrs	r3, r3, #12
 8005972:	b2da      	uxtb	r2, r3
 8005974:	4b9a      	ldr	r3, [pc, #616]	; (8005be0 <CAN_Rx_Process+0x404>)
 8005976:	701a      	strb	r2, [r3, #0]
					Tx_data[1] = UNIQUE_Code >> 4;
 8005978:	4b98      	ldr	r3, [pc, #608]	; (8005bdc <CAN_Rx_Process+0x400>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	091b      	lsrs	r3, r3, #4
 800597e:	b2da      	uxtb	r2, r3
 8005980:	4b97      	ldr	r3, [pc, #604]	; (8005be0 <CAN_Rx_Process+0x404>)
 8005982:	705a      	strb	r2, [r3, #1]
					Tx_data[2] = UNIQUE_Code << 4;
 8005984:	4b95      	ldr	r3, [pc, #596]	; (8005bdc <CAN_Rx_Process+0x400>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	b2db      	uxtb	r3, r3
 800598a:	011b      	lsls	r3, r3, #4
 800598c:	b2da      	uxtb	r2, r3
 800598e:	4b94      	ldr	r3, [pc, #592]	; (8005be0 <CAN_Rx_Process+0x404>)
 8005990:	709a      	strb	r2, [r3, #2]
					Tx_data[3] = 0;
 8005992:	4b93      	ldr	r3, [pc, #588]	; (8005be0 <CAN_Rx_Process+0x404>)
 8005994:	2200      	movs	r2, #0
 8005996:	70da      	strb	r2, [r3, #3]
					Tx_data[4] = 0;
 8005998:	4b91      	ldr	r3, [pc, #580]	; (8005be0 <CAN_Rx_Process+0x404>)
 800599a:	2200      	movs	r2, #0
 800599c:	711a      	strb	r2, [r3, #4]
					Tx_data[5] = 0;
 800599e:	4b90      	ldr	r3, [pc, #576]	; (8005be0 <CAN_Rx_Process+0x404>)
 80059a0:	2200      	movs	r2, #0
 80059a2:	715a      	strb	r2, [r3, #5]
					Tx_data[6] = 0;
 80059a4:	4b8e      	ldr	r3, [pc, #568]	; (8005be0 <CAN_Rx_Process+0x404>)
 80059a6:	2200      	movs	r2, #0
 80059a8:	719a      	strb	r2, [r3, #6]
					Tx_data[7] = 0;
 80059aa:	4b8d      	ldr	r3, [pc, #564]	; (8005be0 <CAN_Rx_Process+0x404>)
 80059ac:	2200      	movs	r2, #0
 80059ae:	71da      	strb	r2, [r3, #7]
					if(HAL_CAN_AddTxMessage(&hcan1, &Tx_Header, Tx_data, &TxMailbox)!= HAL_OK) Error_Handler();
 80059b0:	4b8c      	ldr	r3, [pc, #560]	; (8005be4 <CAN_Rx_Process+0x408>)
 80059b2:	4a8b      	ldr	r2, [pc, #556]	; (8005be0 <CAN_Rx_Process+0x404>)
 80059b4:	4988      	ldr	r1, [pc, #544]	; (8005bd8 <CAN_Rx_Process+0x3fc>)
 80059b6:	488c      	ldr	r0, [pc, #560]	; (8005be8 <CAN_Rx_Process+0x40c>)
 80059b8:	f003 f940 	bl	8008c3c <HAL_CAN_AddTxMessage>
 80059bc:	4603      	mov	r3, r0
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d001      	beq.n	80059c6 <CAN_Rx_Process+0x1ea>
 80059c2:	f000 fdf9 	bl	80065b8 <Error_Handler>
				}
			}
		}

		if(Handshaking==1){
 80059c6:	4b89      	ldr	r3, [pc, #548]	; (8005bec <CAN_Rx_Process+0x410>)
 80059c8:	781b      	ldrb	r3, [r3, #0]
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	f040 8180 	bne.w	8005cd0 <CAN_Rx_Process+0x4f4>
		// CAN ID receive #1 (0x7b1)
		if(Rx_Header.ExtId == (0x0B0<<20|UNIQUE_Code)){
 80059d0:	4b87      	ldr	r3, [pc, #540]	; (8005bf0 <CAN_Rx_Process+0x414>)
 80059d2:	685a      	ldr	r2, [r3, #4]
 80059d4:	4b81      	ldr	r3, [pc, #516]	; (8005bdc <CAN_Rx_Process+0x400>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f043 6330 	orr.w	r3, r3, #184549376	; 0xb000000
 80059dc:	429a      	cmp	r2, r3
 80059de:	d11f      	bne.n	8005a20 <CAN_Rx_Process+0x244>
			Batt_voltage.m_bytes[0] = Rx_data[0];
 80059e0:	4b84      	ldr	r3, [pc, #528]	; (8005bf4 <CAN_Rx_Process+0x418>)
 80059e2:	781a      	ldrb	r2, [r3, #0]
 80059e4:	4b84      	ldr	r3, [pc, #528]	; (8005bf8 <CAN_Rx_Process+0x41c>)
 80059e6:	701a      	strb	r2, [r3, #0]
			Batt_voltage.m_bytes[1] = Rx_data[1];
 80059e8:	4b82      	ldr	r3, [pc, #520]	; (8005bf4 <CAN_Rx_Process+0x418>)
 80059ea:	785a      	ldrb	r2, [r3, #1]
 80059ec:	4b82      	ldr	r3, [pc, #520]	; (8005bf8 <CAN_Rx_Process+0x41c>)
 80059ee:	705a      	strb	r2, [r3, #1]
			Batt_current.m_bytes[0] = Rx_data[2];
 80059f0:	4b80      	ldr	r3, [pc, #512]	; (8005bf4 <CAN_Rx_Process+0x418>)
 80059f2:	789a      	ldrb	r2, [r3, #2]
 80059f4:	4b81      	ldr	r3, [pc, #516]	; (8005bfc <CAN_Rx_Process+0x420>)
 80059f6:	701a      	strb	r2, [r3, #0]
			Batt_current.m_bytes[1] = Rx_data[3];
 80059f8:	4b7e      	ldr	r3, [pc, #504]	; (8005bf4 <CAN_Rx_Process+0x418>)
 80059fa:	78da      	ldrb	r2, [r3, #3]
 80059fc:	4b7f      	ldr	r3, [pc, #508]	; (8005bfc <CAN_Rx_Process+0x420>)
 80059fe:	705a      	strb	r2, [r3, #1]
			Batt_SOC.m_bytes[0] = Rx_data[4];
 8005a00:	4b7c      	ldr	r3, [pc, #496]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005a02:	791a      	ldrb	r2, [r3, #4]
 8005a04:	4b7e      	ldr	r3, [pc, #504]	; (8005c00 <CAN_Rx_Process+0x424>)
 8005a06:	701a      	strb	r2, [r3, #0]
			Batt_SOC.m_bytes[1] = Rx_data[5];
 8005a08:	4b7a      	ldr	r3, [pc, #488]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005a0a:	795a      	ldrb	r2, [r3, #5]
 8005a0c:	4b7c      	ldr	r3, [pc, #496]	; (8005c00 <CAN_Rx_Process+0x424>)
 8005a0e:	705a      	strb	r2, [r3, #1]
			Batt_temp.m_bytes[0] = Rx_data[6];
 8005a10:	4b78      	ldr	r3, [pc, #480]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005a12:	799a      	ldrb	r2, [r3, #6]
 8005a14:	4b7b      	ldr	r3, [pc, #492]	; (8005c04 <CAN_Rx_Process+0x428>)
 8005a16:	701a      	strb	r2, [r3, #0]
			Batt_temp.m_bytes[1] = Rx_data[7];
 8005a18:	4b76      	ldr	r3, [pc, #472]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005a1a:	79da      	ldrb	r2, [r3, #7]
 8005a1c:	4b79      	ldr	r3, [pc, #484]	; (8005c04 <CAN_Rx_Process+0x428>)
 8005a1e:	705a      	strb	r2, [r3, #1]
		}

		// CAN ID receive #2 (0x7b2)
		if(Rx_Header.ExtId == (0x0B1<<20|UNIQUE_Code)){
 8005a20:	4b73      	ldr	r3, [pc, #460]	; (8005bf0 <CAN_Rx_Process+0x414>)
 8005a22:	685a      	ldr	r2, [r3, #4]
 8005a24:	4b6d      	ldr	r3, [pc, #436]	; (8005bdc <CAN_Rx_Process+0x400>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f043 6331 	orr.w	r3, r3, #185597952	; 0xb100000
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	d161      	bne.n	8005af4 <CAN_Rx_Process+0x318>
			Batt_capacity.m_bytes[0] = Rx_data[0];
 8005a30:	4b70      	ldr	r3, [pc, #448]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005a32:	781a      	ldrb	r2, [r3, #0]
 8005a34:	4b74      	ldr	r3, [pc, #464]	; (8005c08 <CAN_Rx_Process+0x42c>)
 8005a36:	701a      	strb	r2, [r3, #0]
			Batt_capacity.m_bytes[1] = Rx_data[1];
 8005a38:	4b6e      	ldr	r3, [pc, #440]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005a3a:	785a      	ldrb	r2, [r3, #1]
 8005a3c:	4b72      	ldr	r3, [pc, #456]	; (8005c08 <CAN_Rx_Process+0x42c>)
 8005a3e:	705a      	strb	r2, [r3, #1]
			Batt_SOH.m_bytes[0] = Rx_data[2];
 8005a40:	4b6c      	ldr	r3, [pc, #432]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005a42:	789a      	ldrb	r2, [r3, #2]
 8005a44:	4b71      	ldr	r3, [pc, #452]	; (8005c0c <CAN_Rx_Process+0x430>)
 8005a46:	701a      	strb	r2, [r3, #0]
			Batt_SOH.m_bytes[1] = Rx_data[3];
 8005a48:	4b6a      	ldr	r3, [pc, #424]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005a4a:	78da      	ldrb	r2, [r3, #3]
 8005a4c:	4b6f      	ldr	r3, [pc, #444]	; (8005c0c <CAN_Rx_Process+0x430>)
 8005a4e:	705a      	strb	r2, [r3, #1]
			Batt_cycle.m_bytes[0] = Rx_data[4];
 8005a50:	4b68      	ldr	r3, [pc, #416]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005a52:	791a      	ldrb	r2, [r3, #4]
 8005a54:	4b6e      	ldr	r3, [pc, #440]	; (8005c10 <CAN_Rx_Process+0x434>)
 8005a56:	701a      	strb	r2, [r3, #0]
			Batt_cycle.m_bytes[1] = Rx_data[5];
 8005a58:	4b66      	ldr	r3, [pc, #408]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005a5a:	795a      	ldrb	r2, [r3, #5]
 8005a5c:	4b6c      	ldr	r3, [pc, #432]	; (8005c10 <CAN_Rx_Process+0x434>)
 8005a5e:	705a      	strb	r2, [r3, #1]

			flag_trip_shortcircuit = Rx_data[6]&0x01;
 8005a60:	4b64      	ldr	r3, [pc, #400]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005a62:	799b      	ldrb	r3, [r3, #6]
 8005a64:	f003 0301 	and.w	r3, r3, #1
 8005a68:	b2da      	uxtb	r2, r3
 8005a6a:	4b6a      	ldr	r3, [pc, #424]	; (8005c14 <CAN_Rx_Process+0x438>)
 8005a6c:	701a      	strb	r2, [r3, #0]
			flag_trip_overcurrentdischarge = (Rx_data[6]>>1)&0x01;
 8005a6e:	4b61      	ldr	r3, [pc, #388]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005a70:	799b      	ldrb	r3, [r3, #6]
 8005a72:	085b      	lsrs	r3, r3, #1
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	f003 0301 	and.w	r3, r3, #1
 8005a7a:	b2da      	uxtb	r2, r3
 8005a7c:	4b66      	ldr	r3, [pc, #408]	; (8005c18 <CAN_Rx_Process+0x43c>)
 8005a7e:	701a      	strb	r2, [r3, #0]
			flag_trip_overcurrentcharge = (Rx_data[6]>>2)&0x01;
 8005a80:	4b5c      	ldr	r3, [pc, #368]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005a82:	799b      	ldrb	r3, [r3, #6]
 8005a84:	089b      	lsrs	r3, r3, #2
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	f003 0301 	and.w	r3, r3, #1
 8005a8c:	b2da      	uxtb	r2, r3
 8005a8e:	4b63      	ldr	r3, [pc, #396]	; (8005c1c <CAN_Rx_Process+0x440>)
 8005a90:	701a      	strb	r2, [r3, #0]
			flag_trip_overtemperature = (Rx_data[6]>>3)&0x01;
 8005a92:	4b58      	ldr	r3, [pc, #352]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005a94:	799b      	ldrb	r3, [r3, #6]
 8005a96:	08db      	lsrs	r3, r3, #3
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	f003 0301 	and.w	r3, r3, #1
 8005a9e:	b2da      	uxtb	r2, r3
 8005aa0:	4b5f      	ldr	r3, [pc, #380]	; (8005c20 <CAN_Rx_Process+0x444>)
 8005aa2:	701a      	strb	r2, [r3, #0]
			flag_trip_undertemperature = (Rx_data[6]>>4)&0x01;
 8005aa4:	4b53      	ldr	r3, [pc, #332]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005aa6:	799b      	ldrb	r3, [r3, #6]
 8005aa8:	091b      	lsrs	r3, r3, #4
 8005aaa:	b2db      	uxtb	r3, r3
 8005aac:	f003 0301 	and.w	r3, r3, #1
 8005ab0:	b2da      	uxtb	r2, r3
 8005ab2:	4b5c      	ldr	r3, [pc, #368]	; (8005c24 <CAN_Rx_Process+0x448>)
 8005ab4:	701a      	strb	r2, [r3, #0]
	//			flag_trip_overtemperature = (Rx_data[6]>>5)&0x01;
	//			flag_trip_undertemperature = (Rx_data[6]>>6)&0x01;
			flag_trip_unbalance = (Rx_data[6]>>7)&0x01;
 8005ab6:	4b4f      	ldr	r3, [pc, #316]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005ab8:	799b      	ldrb	r3, [r3, #6]
 8005aba:	09db      	lsrs	r3, r3, #7
 8005abc:	b2da      	uxtb	r2, r3
 8005abe:	4b5a      	ldr	r3, [pc, #360]	; (8005c28 <CAN_Rx_Process+0x44c>)
 8005ac0:	701a      	strb	r2, [r3, #0]

			flag_trip_undervoltage = Rx_data[7]&0x01;
 8005ac2:	4b4c      	ldr	r3, [pc, #304]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005ac4:	79db      	ldrb	r3, [r3, #7]
 8005ac6:	f003 0301 	and.w	r3, r3, #1
 8005aca:	b2da      	uxtb	r2, r3
 8005acc:	4b57      	ldr	r3, [pc, #348]	; (8005c2c <CAN_Rx_Process+0x450>)
 8005ace:	701a      	strb	r2, [r3, #0]
			flag_trip_overvoltage = (Rx_data[7]<<1)&0x01;
 8005ad0:	4b57      	ldr	r3, [pc, #348]	; (8005c30 <CAN_Rx_Process+0x454>)
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	701a      	strb	r2, [r3, #0]
			flag_trip_SOCOverDischarge = (Rx_data[7]<<2)&0x01;
 8005ad6:	4b57      	ldr	r3, [pc, #348]	; (8005c34 <CAN_Rx_Process+0x458>)
 8005ad8:	2200      	movs	r2, #0
 8005ada:	701a      	strb	r2, [r3, #0]
			flag_trip_systemfailure = (Rx_data[7]<<3)&0x01;
 8005adc:	4b56      	ldr	r3, [pc, #344]	; (8005c38 <CAN_Rx_Process+0x45c>)
 8005ade:	2200      	movs	r2, #0
 8005ae0:	701a      	strb	r2, [r3, #0]
			charge_state = (Rx_data[7]<<4)&0x01;
 8005ae2:	4b56      	ldr	r3, [pc, #344]	; (8005c3c <CAN_Rx_Process+0x460>)
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	701a      	strb	r2, [r3, #0]
			discharge_state = (Rx_data[7]<<5)&0x01;
 8005ae8:	4b55      	ldr	r3, [pc, #340]	; (8005c40 <CAN_Rx_Process+0x464>)
 8005aea:	2200      	movs	r2, #0
 8005aec:	701a      	strb	r2, [r3, #0]
			sleep_state = (Rx_data[7]<<6)&0x01;
 8005aee:	4b55      	ldr	r3, [pc, #340]	; (8005c44 <CAN_Rx_Process+0x468>)
 8005af0:	2200      	movs	r2, #0
 8005af2:	701a      	strb	r2, [r3, #0]
		}


		// *********************** Start Cell  Voltage Data Send ******************************
		if(Rx_Header.ExtId == (0x0B4<<20|UNIQUE_Code)){
 8005af4:	4b3e      	ldr	r3, [pc, #248]	; (8005bf0 <CAN_Rx_Process+0x414>)
 8005af6:	685a      	ldr	r2, [r3, #4]
 8005af8:	4b38      	ldr	r3, [pc, #224]	; (8005bdc <CAN_Rx_Process+0x400>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f043 6334 	orr.w	r3, r3, #188743680	; 0xb400000
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d11f      	bne.n	8005b44 <CAN_Rx_Process+0x368>
			vcell_15databyte[0].m_bytes[1] = Rx_data[0];
 8005b04:	4b3b      	ldr	r3, [pc, #236]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005b06:	781a      	ldrb	r2, [r3, #0]
 8005b08:	4b4f      	ldr	r3, [pc, #316]	; (8005c48 <CAN_Rx_Process+0x46c>)
 8005b0a:	705a      	strb	r2, [r3, #1]
			vcell_15databyte[0].m_bytes[0] = Rx_data[1];
 8005b0c:	4b39      	ldr	r3, [pc, #228]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005b0e:	785a      	ldrb	r2, [r3, #1]
 8005b10:	4b4d      	ldr	r3, [pc, #308]	; (8005c48 <CAN_Rx_Process+0x46c>)
 8005b12:	701a      	strb	r2, [r3, #0]
			vcell_15databyte[1].m_bytes[1] = Rx_data[2];
 8005b14:	4b37      	ldr	r3, [pc, #220]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005b16:	789a      	ldrb	r2, [r3, #2]
 8005b18:	4b4b      	ldr	r3, [pc, #300]	; (8005c48 <CAN_Rx_Process+0x46c>)
 8005b1a:	715a      	strb	r2, [r3, #5]
			vcell_15databyte[1].m_bytes[0] = Rx_data[3];
 8005b1c:	4b35      	ldr	r3, [pc, #212]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005b1e:	78da      	ldrb	r2, [r3, #3]
 8005b20:	4b49      	ldr	r3, [pc, #292]	; (8005c48 <CAN_Rx_Process+0x46c>)
 8005b22:	711a      	strb	r2, [r3, #4]
			vcell_15databyte[2].m_bytes[1] = Rx_data[4];
 8005b24:	4b33      	ldr	r3, [pc, #204]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005b26:	791a      	ldrb	r2, [r3, #4]
 8005b28:	4b47      	ldr	r3, [pc, #284]	; (8005c48 <CAN_Rx_Process+0x46c>)
 8005b2a:	725a      	strb	r2, [r3, #9]
			vcell_15databyte[2].m_bytes[0] = Rx_data[5];
 8005b2c:	4b31      	ldr	r3, [pc, #196]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005b2e:	795a      	ldrb	r2, [r3, #5]
 8005b30:	4b45      	ldr	r3, [pc, #276]	; (8005c48 <CAN_Rx_Process+0x46c>)
 8005b32:	721a      	strb	r2, [r3, #8]
			vcell_15databyte[3].m_bytes[1] = Rx_data[6];
 8005b34:	4b2f      	ldr	r3, [pc, #188]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005b36:	799a      	ldrb	r2, [r3, #6]
 8005b38:	4b43      	ldr	r3, [pc, #268]	; (8005c48 <CAN_Rx_Process+0x46c>)
 8005b3a:	735a      	strb	r2, [r3, #13]
			vcell_15databyte[3].m_bytes[0] = Rx_data[7];
 8005b3c:	4b2d      	ldr	r3, [pc, #180]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005b3e:	79da      	ldrb	r2, [r3, #7]
 8005b40:	4b41      	ldr	r3, [pc, #260]	; (8005c48 <CAN_Rx_Process+0x46c>)
 8005b42:	731a      	strb	r2, [r3, #12]
		}

		if(Rx_Header.ExtId == (0x0B5<<20|UNIQUE_Code)){
 8005b44:	4b2a      	ldr	r3, [pc, #168]	; (8005bf0 <CAN_Rx_Process+0x414>)
 8005b46:	685a      	ldr	r2, [r3, #4]
 8005b48:	4b24      	ldr	r3, [pc, #144]	; (8005bdc <CAN_Rx_Process+0x400>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f043 6335 	orr.w	r3, r3, #189792256	; 0xb500000
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d11f      	bne.n	8005b94 <CAN_Rx_Process+0x3b8>
			vcell_15databyte[4].m_bytes[1] = Rx_data[0];
 8005b54:	4b27      	ldr	r3, [pc, #156]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005b56:	781a      	ldrb	r2, [r3, #0]
 8005b58:	4b3b      	ldr	r3, [pc, #236]	; (8005c48 <CAN_Rx_Process+0x46c>)
 8005b5a:	745a      	strb	r2, [r3, #17]
			vcell_15databyte[4].m_bytes[0] = Rx_data[1];
 8005b5c:	4b25      	ldr	r3, [pc, #148]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005b5e:	785a      	ldrb	r2, [r3, #1]
 8005b60:	4b39      	ldr	r3, [pc, #228]	; (8005c48 <CAN_Rx_Process+0x46c>)
 8005b62:	741a      	strb	r2, [r3, #16]
			vcell_15databyte[5].m_bytes[1] = Rx_data[2];
 8005b64:	4b23      	ldr	r3, [pc, #140]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005b66:	789a      	ldrb	r2, [r3, #2]
 8005b68:	4b37      	ldr	r3, [pc, #220]	; (8005c48 <CAN_Rx_Process+0x46c>)
 8005b6a:	755a      	strb	r2, [r3, #21]
			vcell_15databyte[5].m_bytes[0] = Rx_data[3];
 8005b6c:	4b21      	ldr	r3, [pc, #132]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005b6e:	78da      	ldrb	r2, [r3, #3]
 8005b70:	4b35      	ldr	r3, [pc, #212]	; (8005c48 <CAN_Rx_Process+0x46c>)
 8005b72:	751a      	strb	r2, [r3, #20]
			vcell_15databyte[6].m_bytes[1] = Rx_data[4];
 8005b74:	4b1f      	ldr	r3, [pc, #124]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005b76:	791a      	ldrb	r2, [r3, #4]
 8005b78:	4b33      	ldr	r3, [pc, #204]	; (8005c48 <CAN_Rx_Process+0x46c>)
 8005b7a:	765a      	strb	r2, [r3, #25]
			vcell_15databyte[6].m_bytes[0] = Rx_data[5];
 8005b7c:	4b1d      	ldr	r3, [pc, #116]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005b7e:	795a      	ldrb	r2, [r3, #5]
 8005b80:	4b31      	ldr	r3, [pc, #196]	; (8005c48 <CAN_Rx_Process+0x46c>)
 8005b82:	761a      	strb	r2, [r3, #24]
			vcell_15databyte[7].m_bytes[1] = Rx_data[6];
 8005b84:	4b1b      	ldr	r3, [pc, #108]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005b86:	799a      	ldrb	r2, [r3, #6]
 8005b88:	4b2f      	ldr	r3, [pc, #188]	; (8005c48 <CAN_Rx_Process+0x46c>)
 8005b8a:	775a      	strb	r2, [r3, #29]
			vcell_15databyte[7].m_bytes[0] = Rx_data[7];
 8005b8c:	4b19      	ldr	r3, [pc, #100]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005b8e:	79da      	ldrb	r2, [r3, #7]
 8005b90:	4b2d      	ldr	r3, [pc, #180]	; (8005c48 <CAN_Rx_Process+0x46c>)
 8005b92:	771a      	strb	r2, [r3, #28]
		}

		if(Rx_Header.ExtId == (0x0B6<<20|UNIQUE_Code)){
 8005b94:	4b16      	ldr	r3, [pc, #88]	; (8005bf0 <CAN_Rx_Process+0x414>)
 8005b96:	685a      	ldr	r2, [r3, #4]
 8005b98:	4b10      	ldr	r3, [pc, #64]	; (8005bdc <CAN_Rx_Process+0x400>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f043 6336 	orr.w	r3, r3, #190840832	; 0xb600000
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d165      	bne.n	8005c70 <CAN_Rx_Process+0x494>
			vcell_15databyte[8].m_bytes[1] = Rx_data[0];
 8005ba4:	4b13      	ldr	r3, [pc, #76]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005ba6:	781a      	ldrb	r2, [r3, #0]
 8005ba8:	4b27      	ldr	r3, [pc, #156]	; (8005c48 <CAN_Rx_Process+0x46c>)
 8005baa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			vcell_15databyte[8].m_bytes[0] = Rx_data[1];
 8005bae:	4b11      	ldr	r3, [pc, #68]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005bb0:	785a      	ldrb	r2, [r3, #1]
 8005bb2:	4b25      	ldr	r3, [pc, #148]	; (8005c48 <CAN_Rx_Process+0x46c>)
 8005bb4:	f883 2020 	strb.w	r2, [r3, #32]
			vcell_15databyte[9].m_bytes[1] = Rx_data[2];
 8005bb8:	4b0e      	ldr	r3, [pc, #56]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005bba:	789a      	ldrb	r2, [r3, #2]
 8005bbc:	4b22      	ldr	r3, [pc, #136]	; (8005c48 <CAN_Rx_Process+0x46c>)
 8005bbe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
			vcell_15databyte[9].m_bytes[0] = Rx_data[3];
 8005bc2:	4b0c      	ldr	r3, [pc, #48]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005bc4:	78da      	ldrb	r2, [r3, #3]
 8005bc6:	4b20      	ldr	r3, [pc, #128]	; (8005c48 <CAN_Rx_Process+0x46c>)
 8005bc8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			vcell_15databyte[10].m_bytes[1] = Rx_data[4];
 8005bcc:	4b09      	ldr	r3, [pc, #36]	; (8005bf4 <CAN_Rx_Process+0x418>)
 8005bce:	791a      	ldrb	r2, [r3, #4]
 8005bd0:	e03c      	b.n	8005c4c <CAN_Rx_Process+0x470>
 8005bd2:	bf00      	nop
 8005bd4:	200007b4 	.word	0x200007b4
 8005bd8:	20000dc8 	.word	0x20000dc8
 8005bdc:	20000a74 	.word	0x20000a74
 8005be0:	20000bf0 	.word	0x20000bf0
 8005be4:	20000c00 	.word	0x20000c00
 8005be8:	20000c04 	.word	0x20000c04
 8005bec:	20000a90 	.word	0x20000a90
 8005bf0:	20000dac 	.word	0x20000dac
 8005bf4:	20000bf8 	.word	0x20000bf8
 8005bf8:	20000b44 	.word	0x20000b44
 8005bfc:	20000928 	.word	0x20000928
 8005c00:	20000a1c 	.word	0x20000a1c
 8005c04:	20000a64 	.word	0x20000a64
 8005c08:	20000af4 	.word	0x20000af4
 8005c0c:	2000075c 	.word	0x2000075c
 8005c10:	20000904 	.word	0x20000904
 8005c14:	20000768 	.word	0x20000768
 8005c18:	20000918 	.word	0x20000918
 8005c1c:	20000a70 	.word	0x20000a70
 8005c20:	200007b5 	.word	0x200007b5
 8005c24:	200008f0 	.word	0x200008f0
 8005c28:	20000688 	.word	0x20000688
 8005c2c:	200008f4 	.word	0x200008f4
 8005c30:	20000b14 	.word	0x20000b14
 8005c34:	20000a88 	.word	0x20000a88
 8005c38:	20000788 	.word	0x20000788
 8005c3c:	20000aac 	.word	0x20000aac
 8005c40:	200007d8 	.word	0x200007d8
 8005c44:	20000b1c 	.word	0x20000b1c
 8005c48:	20000a20 	.word	0x20000a20
 8005c4c:	4b45      	ldr	r3, [pc, #276]	; (8005d64 <CAN_Rx_Process+0x588>)
 8005c4e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
			vcell_15databyte[10].m_bytes[0] = Rx_data[5];
 8005c52:	4b45      	ldr	r3, [pc, #276]	; (8005d68 <CAN_Rx_Process+0x58c>)
 8005c54:	795a      	ldrb	r2, [r3, #5]
 8005c56:	4b43      	ldr	r3, [pc, #268]	; (8005d64 <CAN_Rx_Process+0x588>)
 8005c58:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			vcell_15databyte[11].m_bytes[1] = Rx_data[6];
 8005c5c:	4b42      	ldr	r3, [pc, #264]	; (8005d68 <CAN_Rx_Process+0x58c>)
 8005c5e:	799a      	ldrb	r2, [r3, #6]
 8005c60:	4b40      	ldr	r3, [pc, #256]	; (8005d64 <CAN_Rx_Process+0x588>)
 8005c62:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
			vcell_15databyte[11].m_bytes[0] = Rx_data[7];
 8005c66:	4b40      	ldr	r3, [pc, #256]	; (8005d68 <CAN_Rx_Process+0x58c>)
 8005c68:	79da      	ldrb	r2, [r3, #7]
 8005c6a:	4b3e      	ldr	r3, [pc, #248]	; (8005d64 <CAN_Rx_Process+0x588>)
 8005c6c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		}

		if(Rx_Header.ExtId == (0x0B7<<20|UNIQUE_Code)){
 8005c70:	4b3e      	ldr	r3, [pc, #248]	; (8005d6c <CAN_Rx_Process+0x590>)
 8005c72:	685a      	ldr	r2, [r3, #4]
 8005c74:	4b3e      	ldr	r3, [pc, #248]	; (8005d70 <CAN_Rx_Process+0x594>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f043 6337 	orr.w	r3, r3, #191889408	; 0xb700000
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d127      	bne.n	8005cd0 <CAN_Rx_Process+0x4f4>
			vcell_15databyte[12].m_bytes[1] = Rx_data[0];
 8005c80:	4b39      	ldr	r3, [pc, #228]	; (8005d68 <CAN_Rx_Process+0x58c>)
 8005c82:	781a      	ldrb	r2, [r3, #0]
 8005c84:	4b37      	ldr	r3, [pc, #220]	; (8005d64 <CAN_Rx_Process+0x588>)
 8005c86:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
			vcell_15databyte[12].m_bytes[0] = Rx_data[1];
 8005c8a:	4b37      	ldr	r3, [pc, #220]	; (8005d68 <CAN_Rx_Process+0x58c>)
 8005c8c:	785a      	ldrb	r2, [r3, #1]
 8005c8e:	4b35      	ldr	r3, [pc, #212]	; (8005d64 <CAN_Rx_Process+0x588>)
 8005c90:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			vcell_15databyte[13].m_bytes[1] = Rx_data[2];
 8005c94:	4b34      	ldr	r3, [pc, #208]	; (8005d68 <CAN_Rx_Process+0x58c>)
 8005c96:	789a      	ldrb	r2, [r3, #2]
 8005c98:	4b32      	ldr	r3, [pc, #200]	; (8005d64 <CAN_Rx_Process+0x588>)
 8005c9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
			vcell_15databyte[13].m_bytes[0] = Rx_data[3];
 8005c9e:	4b32      	ldr	r3, [pc, #200]	; (8005d68 <CAN_Rx_Process+0x58c>)
 8005ca0:	78da      	ldrb	r2, [r3, #3]
 8005ca2:	4b30      	ldr	r3, [pc, #192]	; (8005d64 <CAN_Rx_Process+0x588>)
 8005ca4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
			vcell_15databyte[14].m_bytes[1] = Rx_data[4];
 8005ca8:	4b2f      	ldr	r3, [pc, #188]	; (8005d68 <CAN_Rx_Process+0x58c>)
 8005caa:	791a      	ldrb	r2, [r3, #4]
 8005cac:	4b2d      	ldr	r3, [pc, #180]	; (8005d64 <CAN_Rx_Process+0x588>)
 8005cae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
			vcell_15databyte[14].m_bytes[0] = Rx_data[5];
 8005cb2:	4b2d      	ldr	r3, [pc, #180]	; (8005d68 <CAN_Rx_Process+0x58c>)
 8005cb4:	795a      	ldrb	r2, [r3, #5]
 8005cb6:	4b2b      	ldr	r3, [pc, #172]	; (8005d64 <CAN_Rx_Process+0x588>)
 8005cb8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
			vcell_15databyte[15].m_bytes[1] = Rx_data[6];
 8005cbc:	4b2a      	ldr	r3, [pc, #168]	; (8005d68 <CAN_Rx_Process+0x58c>)
 8005cbe:	799a      	ldrb	r2, [r3, #6]
 8005cc0:	4b28      	ldr	r3, [pc, #160]	; (8005d64 <CAN_Rx_Process+0x588>)
 8005cc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
			vcell_15databyte[15].m_bytes[0] = Rx_data[7];
 8005cc6:	4b28      	ldr	r3, [pc, #160]	; (8005d68 <CAN_Rx_Process+0x58c>)
 8005cc8:	79da      	ldrb	r2, [r3, #7]
 8005cca:	4b26      	ldr	r3, [pc, #152]	; (8005d64 <CAN_Rx_Process+0x588>)
 8005ccc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		}
		}
		// ******************************End Cell  Voltage Data Send**************************************
		BP_Voltage = Batt_voltage.m_uint16t/100;
 8005cd0:	4b28      	ldr	r3, [pc, #160]	; (8005d74 <CAN_Rx_Process+0x598>)
 8005cd2:	881b      	ldrh	r3, [r3, #0]
 8005cd4:	4a28      	ldr	r2, [pc, #160]	; (8005d78 <CAN_Rx_Process+0x59c>)
 8005cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8005cda:	095b      	lsrs	r3, r3, #5
 8005cdc:	b29b      	uxth	r3, r3
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f7fb f818 	bl	8000d14 <__aeabi_i2f>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	4b25      	ldr	r3, [pc, #148]	; (8005d7c <CAN_Rx_Process+0x5a0>)
 8005ce8:	601a      	str	r2, [r3, #0]
		BP_Current = (Batt_current.m_uint16t/100)-50;
 8005cea:	4b25      	ldr	r3, [pc, #148]	; (8005d80 <CAN_Rx_Process+0x5a4>)
 8005cec:	881b      	ldrh	r3, [r3, #0]
 8005cee:	4a22      	ldr	r2, [pc, #136]	; (8005d78 <CAN_Rx_Process+0x59c>)
 8005cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8005cf4:	095b      	lsrs	r3, r3, #5
 8005cf6:	b29b      	uxth	r3, r3
 8005cf8:	3b32      	subs	r3, #50	; 0x32
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	f7fb f80a 	bl	8000d14 <__aeabi_i2f>
 8005d00:	4602      	mov	r2, r0
 8005d02:	4b20      	ldr	r3, [pc, #128]	; (8005d84 <CAN_Rx_Process+0x5a8>)
 8005d04:	601a      	str	r2, [r3, #0]
		BP_Temp = (Batt_temp.m_uint16t/10)-40;
 8005d06:	4b20      	ldr	r3, [pc, #128]	; (8005d88 <CAN_Rx_Process+0x5ac>)
 8005d08:	881b      	ldrh	r3, [r3, #0]
 8005d0a:	4a20      	ldr	r2, [pc, #128]	; (8005d8c <CAN_Rx_Process+0x5b0>)
 8005d0c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d10:	08db      	lsrs	r3, r3, #3
 8005d12:	b29b      	uxth	r3, r3
 8005d14:	3b28      	subs	r3, #40	; 0x28
 8005d16:	4618      	mov	r0, r3
 8005d18:	f7fa fffc 	bl	8000d14 <__aeabi_i2f>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	4b1c      	ldr	r3, [pc, #112]	; (8005d90 <CAN_Rx_Process+0x5b4>)
 8005d20:	601a      	str	r2, [r3, #0]
		BP_SOC = Batt_SOC.m_uint16t;
 8005d22:	4b1c      	ldr	r3, [pc, #112]	; (8005d94 <CAN_Rx_Process+0x5b8>)
 8005d24:	881b      	ldrh	r3, [r3, #0]
 8005d26:	4618      	mov	r0, r3
 8005d28:	f7fa fff0 	bl	8000d0c <__aeabi_ui2f>
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	4b1a      	ldr	r3, [pc, #104]	; (8005d98 <CAN_Rx_Process+0x5bc>)
 8005d30:	601a      	str	r2, [r3, #0]
		BP_Capacity = Batt_capacity.m_uint16t/100;
 8005d32:	4b1a      	ldr	r3, [pc, #104]	; (8005d9c <CAN_Rx_Process+0x5c0>)
 8005d34:	881b      	ldrh	r3, [r3, #0]
 8005d36:	4a10      	ldr	r2, [pc, #64]	; (8005d78 <CAN_Rx_Process+0x59c>)
 8005d38:	fba2 2303 	umull	r2, r3, r2, r3
 8005d3c:	095b      	lsrs	r3, r3, #5
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	4618      	mov	r0, r3
 8005d42:	f7fa ffe7 	bl	8000d14 <__aeabi_i2f>
 8005d46:	4602      	mov	r2, r0
 8005d48:	4b15      	ldr	r3, [pc, #84]	; (8005da0 <CAN_Rx_Process+0x5c4>)
 8005d4a:	601a      	str	r2, [r3, #0]
		BP_SOH = Batt_SOH.m_uint16t;
 8005d4c:	4b15      	ldr	r3, [pc, #84]	; (8005da4 <CAN_Rx_Process+0x5c8>)
 8005d4e:	881b      	ldrh	r3, [r3, #0]
 8005d50:	4618      	mov	r0, r3
 8005d52:	f7fa ffdb 	bl	8000d0c <__aeabi_ui2f>
 8005d56:	4602      	mov	r2, r0
 8005d58:	4b13      	ldr	r3, [pc, #76]	; (8005da8 <CAN_Rx_Process+0x5cc>)
 8005d5a:	601a      	str	r2, [r3, #0]
//		BP_Cycle = Batt_cycle.m_uint16;

}
 8005d5c:	bf00      	nop
 8005d5e:	3708      	adds	r7, #8
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	20000a20 	.word	0x20000a20
 8005d68:	20000bf8 	.word	0x20000bf8
 8005d6c:	20000dac 	.word	0x20000dac
 8005d70:	20000a74 	.word	0x20000a74
 8005d74:	20000b44 	.word	0x20000b44
 8005d78:	51eb851f 	.word	0x51eb851f
 8005d7c:	2000079c 	.word	0x2000079c
 8005d80:	20000928 	.word	0x20000928
 8005d84:	20000a10 	.word	0x20000a10
 8005d88:	20000a64 	.word	0x20000a64
 8005d8c:	cccccccd 	.word	0xcccccccd
 8005d90:	200008e8 	.word	0x200008e8
 8005d94:	20000a1c 	.word	0x20000a1c
 8005d98:	200007c8 	.word	0x200007c8
 8005d9c:	20000af4 	.word	0x20000af4
 8005da0:	20000aa8 	.word	0x20000aa8
 8005da4:	2000075c 	.word	0x2000075c
 8005da8:	20000a98 	.word	0x20000a98

08005dac <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b082      	sub	sp, #8
 8005db0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8005db2:	2300      	movs	r3, #0
 8005db4:	607b      	str	r3, [r7, #4]
 8005db6:	4b0c      	ldr	r3, [pc, #48]	; (8005de8 <MX_DMA_Init+0x3c>)
 8005db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dba:	4a0b      	ldr	r2, [pc, #44]	; (8005de8 <MX_DMA_Init+0x3c>)
 8005dbc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8005dc2:	4b09      	ldr	r3, [pc, #36]	; (8005de8 <MX_DMA_Init+0x3c>)
 8005dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005dca:	607b      	str	r3, [r7, #4]
 8005dcc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8005dce:	2200      	movs	r2, #0
 8005dd0:	2100      	movs	r1, #0
 8005dd2:	2038      	movs	r0, #56	; 0x38
 8005dd4:	f003 fc3f 	bl	8009656 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8005dd8:	2038      	movs	r0, #56	; 0x38
 8005dda:	f003 fc58 	bl	800968e <HAL_NVIC_EnableIRQ>

}
 8005dde:	bf00      	nop
 8005de0:	3708      	adds	r7, #8
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}
 8005de6:	bf00      	nop
 8005de8:	40023800 	.word	0x40023800

08005dec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b088      	sub	sp, #32
 8005df0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005df2:	f107 030c 	add.w	r3, r7, #12
 8005df6:	2200      	movs	r2, #0
 8005df8:	601a      	str	r2, [r3, #0]
 8005dfa:	605a      	str	r2, [r3, #4]
 8005dfc:	609a      	str	r2, [r3, #8]
 8005dfe:	60da      	str	r2, [r3, #12]
 8005e00:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005e02:	2300      	movs	r3, #0
 8005e04:	60bb      	str	r3, [r7, #8]
 8005e06:	4b31      	ldr	r3, [pc, #196]	; (8005ecc <MX_GPIO_Init+0xe0>)
 8005e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e0a:	4a30      	ldr	r2, [pc, #192]	; (8005ecc <MX_GPIO_Init+0xe0>)
 8005e0c:	f043 0304 	orr.w	r3, r3, #4
 8005e10:	6313      	str	r3, [r2, #48]	; 0x30
 8005e12:	4b2e      	ldr	r3, [pc, #184]	; (8005ecc <MX_GPIO_Init+0xe0>)
 8005e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e16:	f003 0304 	and.w	r3, r3, #4
 8005e1a:	60bb      	str	r3, [r7, #8]
 8005e1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e1e:	2300      	movs	r3, #0
 8005e20:	607b      	str	r3, [r7, #4]
 8005e22:	4b2a      	ldr	r3, [pc, #168]	; (8005ecc <MX_GPIO_Init+0xe0>)
 8005e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e26:	4a29      	ldr	r2, [pc, #164]	; (8005ecc <MX_GPIO_Init+0xe0>)
 8005e28:	f043 0301 	orr.w	r3, r3, #1
 8005e2c:	6313      	str	r3, [r2, #48]	; 0x30
 8005e2e:	4b27      	ldr	r3, [pc, #156]	; (8005ecc <MX_GPIO_Init+0xe0>)
 8005e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e32:	f003 0301 	and.w	r3, r3, #1
 8005e36:	607b      	str	r3, [r7, #4]
 8005e38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	603b      	str	r3, [r7, #0]
 8005e3e:	4b23      	ldr	r3, [pc, #140]	; (8005ecc <MX_GPIO_Init+0xe0>)
 8005e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e42:	4a22      	ldr	r2, [pc, #136]	; (8005ecc <MX_GPIO_Init+0xe0>)
 8005e44:	f043 0302 	orr.w	r3, r3, #2
 8005e48:	6313      	str	r3, [r2, #48]	; 0x30
 8005e4a:	4b20      	ldr	r3, [pc, #128]	; (8005ecc <MX_GPIO_Init+0xe0>)
 8005e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e4e:	f003 0302 	and.w	r3, r3, #2
 8005e52:	603b      	str	r3, [r7, #0]
 8005e54:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Buzzer_Pin|Led3_Pin, GPIO_PIN_RESET);
 8005e56:	2200      	movs	r2, #0
 8005e58:	f248 0140 	movw	r1, #32832	; 0x8040
 8005e5c:	481c      	ldr	r0, [pc, #112]	; (8005ed0 <MX_GPIO_Init+0xe4>)
 8005e5e:	f004 f974 	bl	800a14a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Led1_Pin|Led2_Pin, GPIO_PIN_RESET);
 8005e62:	2200      	movs	r2, #0
 8005e64:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8005e68:	481a      	ldr	r0, [pc, #104]	; (8005ed4 <MX_GPIO_Init+0xe8>)
 8005e6a:	f004 f96e 	bl	800a14a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Buzzer_Pin|Led3_Pin;
 8005e6e:	f248 0340 	movw	r3, #32832	; 0x8040
 8005e72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005e74:	2301      	movs	r3, #1
 8005e76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005e80:	f107 030c 	add.w	r3, r7, #12
 8005e84:	4619      	mov	r1, r3
 8005e86:	4812      	ldr	r0, [pc, #72]	; (8005ed0 <MX_GPIO_Init+0xe4>)
 8005e88:	f003 ffaa 	bl	8009de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = Led1_Pin|Led2_Pin;
 8005e8c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8005e90:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005e92:	2301      	movs	r3, #1
 8005e94:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e96:	2300      	movs	r3, #0
 8005e98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e9e:	f107 030c 	add.w	r3, r7, #12
 8005ea2:	4619      	mov	r1, r3
 8005ea4:	480b      	ldr	r0, [pc, #44]	; (8005ed4 <MX_GPIO_Init+0xe8>)
 8005ea6:	f003 ff9b 	bl	8009de0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button2_Pin;
 8005eaa:	2380      	movs	r3, #128	; 0x80
 8005eac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005eb2:	2302      	movs	r3, #2
 8005eb4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Button2_GPIO_Port, &GPIO_InitStruct);
 8005eb6:	f107 030c 	add.w	r3, r7, #12
 8005eba:	4619      	mov	r1, r3
 8005ebc:	4804      	ldr	r0, [pc, #16]	; (8005ed0 <MX_GPIO_Init+0xe4>)
 8005ebe:	f003 ff8f 	bl	8009de0 <HAL_GPIO_Init>

}
 8005ec2:	bf00      	nop
 8005ec4:	3720      	adds	r7, #32
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
 8005eca:	bf00      	nop
 8005ecc:	40023800 	.word	0x40023800
 8005ed0:	40020800 	.word	0x40020800
 8005ed4:	40020400 	.word	0x40020400

08005ed8 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8005edc:	4b12      	ldr	r3, [pc, #72]	; (8005f28 <MX_I2C1_Init+0x50>)
 8005ede:	4a13      	ldr	r2, [pc, #76]	; (8005f2c <MX_I2C1_Init+0x54>)
 8005ee0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8005ee2:	4b11      	ldr	r3, [pc, #68]	; (8005f28 <MX_I2C1_Init+0x50>)
 8005ee4:	4a12      	ldr	r2, [pc, #72]	; (8005f30 <MX_I2C1_Init+0x58>)
 8005ee6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005ee8:	4b0f      	ldr	r3, [pc, #60]	; (8005f28 <MX_I2C1_Init+0x50>)
 8005eea:	2200      	movs	r2, #0
 8005eec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8005eee:	4b0e      	ldr	r3, [pc, #56]	; (8005f28 <MX_I2C1_Init+0x50>)
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005ef4:	4b0c      	ldr	r3, [pc, #48]	; (8005f28 <MX_I2C1_Init+0x50>)
 8005ef6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005efa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005efc:	4b0a      	ldr	r3, [pc, #40]	; (8005f28 <MX_I2C1_Init+0x50>)
 8005efe:	2200      	movs	r2, #0
 8005f00:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8005f02:	4b09      	ldr	r3, [pc, #36]	; (8005f28 <MX_I2C1_Init+0x50>)
 8005f04:	2200      	movs	r2, #0
 8005f06:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005f08:	4b07      	ldr	r3, [pc, #28]	; (8005f28 <MX_I2C1_Init+0x50>)
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005f0e:	4b06      	ldr	r3, [pc, #24]	; (8005f28 <MX_I2C1_Init+0x50>)
 8005f10:	2200      	movs	r2, #0
 8005f12:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005f14:	4804      	ldr	r0, [pc, #16]	; (8005f28 <MX_I2C1_Init+0x50>)
 8005f16:	f004 f949 	bl	800a1ac <HAL_I2C_Init>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d001      	beq.n	8005f24 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8005f20:	f000 fb4a 	bl	80065b8 <Error_Handler>
  }

}
 8005f24:	bf00      	nop
 8005f26:	bd80      	pop	{r7, pc}
 8005f28:	20000c2c 	.word	0x20000c2c
 8005f2c:	40005400 	.word	0x40005400
 8005f30:	000186a0 	.word	0x000186a0

08005f34 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8005f38:	4b12      	ldr	r3, [pc, #72]	; (8005f84 <MX_I2C2_Init+0x50>)
 8005f3a:	4a13      	ldr	r2, [pc, #76]	; (8005f88 <MX_I2C2_Init+0x54>)
 8005f3c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8005f3e:	4b11      	ldr	r3, [pc, #68]	; (8005f84 <MX_I2C2_Init+0x50>)
 8005f40:	4a12      	ldr	r2, [pc, #72]	; (8005f8c <MX_I2C2_Init+0x58>)
 8005f42:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005f44:	4b0f      	ldr	r3, [pc, #60]	; (8005f84 <MX_I2C2_Init+0x50>)
 8005f46:	2200      	movs	r2, #0
 8005f48:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8005f4a:	4b0e      	ldr	r3, [pc, #56]	; (8005f84 <MX_I2C2_Init+0x50>)
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005f50:	4b0c      	ldr	r3, [pc, #48]	; (8005f84 <MX_I2C2_Init+0x50>)
 8005f52:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005f56:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005f58:	4b0a      	ldr	r3, [pc, #40]	; (8005f84 <MX_I2C2_Init+0x50>)
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8005f5e:	4b09      	ldr	r3, [pc, #36]	; (8005f84 <MX_I2C2_Init+0x50>)
 8005f60:	2200      	movs	r2, #0
 8005f62:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005f64:	4b07      	ldr	r3, [pc, #28]	; (8005f84 <MX_I2C2_Init+0x50>)
 8005f66:	2200      	movs	r2, #0
 8005f68:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005f6a:	4b06      	ldr	r3, [pc, #24]	; (8005f84 <MX_I2C2_Init+0x50>)
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8005f70:	4804      	ldr	r0, [pc, #16]	; (8005f84 <MX_I2C2_Init+0x50>)
 8005f72:	f004 f91b 	bl	800a1ac <HAL_I2C_Init>
 8005f76:	4603      	mov	r3, r0
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d001      	beq.n	8005f80 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8005f7c:	f000 fb1c 	bl	80065b8 <Error_Handler>
  }

}
 8005f80:	bf00      	nop
 8005f82:	bd80      	pop	{r7, pc}
 8005f84:	20000c80 	.word	0x20000c80
 8005f88:	40005800 	.word	0x40005800
 8005f8c:	00061a80 	.word	0x00061a80

08005f90 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b08c      	sub	sp, #48	; 0x30
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f98:	f107 031c 	add.w	r3, r7, #28
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	601a      	str	r2, [r3, #0]
 8005fa0:	605a      	str	r2, [r3, #4]
 8005fa2:	609a      	str	r2, [r3, #8]
 8005fa4:	60da      	str	r2, [r3, #12]
 8005fa6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a33      	ldr	r2, [pc, #204]	; (800607c <HAL_I2C_MspInit+0xec>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d12d      	bne.n	800600e <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	61bb      	str	r3, [r7, #24]
 8005fb6:	4b32      	ldr	r3, [pc, #200]	; (8006080 <HAL_I2C_MspInit+0xf0>)
 8005fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fba:	4a31      	ldr	r2, [pc, #196]	; (8006080 <HAL_I2C_MspInit+0xf0>)
 8005fbc:	f043 0302 	orr.w	r3, r3, #2
 8005fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8005fc2:	4b2f      	ldr	r3, [pc, #188]	; (8006080 <HAL_I2C_MspInit+0xf0>)
 8005fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc6:	f003 0302 	and.w	r3, r3, #2
 8005fca:	61bb      	str	r3, [r7, #24]
 8005fcc:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005fce:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005fd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005fd4:	2312      	movs	r3, #18
 8005fd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005fdc:	2303      	movs	r3, #3
 8005fde:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005fe0:	2304      	movs	r3, #4
 8005fe2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005fe4:	f107 031c 	add.w	r3, r7, #28
 8005fe8:	4619      	mov	r1, r3
 8005fea:	4826      	ldr	r0, [pc, #152]	; (8006084 <HAL_I2C_MspInit+0xf4>)
 8005fec:	f003 fef8 	bl	8009de0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	617b      	str	r3, [r7, #20]
 8005ff4:	4b22      	ldr	r3, [pc, #136]	; (8006080 <HAL_I2C_MspInit+0xf0>)
 8005ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ff8:	4a21      	ldr	r2, [pc, #132]	; (8006080 <HAL_I2C_MspInit+0xf0>)
 8005ffa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005ffe:	6413      	str	r3, [r2, #64]	; 0x40
 8006000:	4b1f      	ldr	r3, [pc, #124]	; (8006080 <HAL_I2C_MspInit+0xf0>)
 8006002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006004:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006008:	617b      	str	r3, [r7, #20]
 800600a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800600c:	e031      	b.n	8006072 <HAL_I2C_MspInit+0xe2>
  else if(i2cHandle->Instance==I2C2)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a1d      	ldr	r2, [pc, #116]	; (8006088 <HAL_I2C_MspInit+0xf8>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d12c      	bne.n	8006072 <HAL_I2C_MspInit+0xe2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006018:	2300      	movs	r3, #0
 800601a:	613b      	str	r3, [r7, #16]
 800601c:	4b18      	ldr	r3, [pc, #96]	; (8006080 <HAL_I2C_MspInit+0xf0>)
 800601e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006020:	4a17      	ldr	r2, [pc, #92]	; (8006080 <HAL_I2C_MspInit+0xf0>)
 8006022:	f043 0302 	orr.w	r3, r3, #2
 8006026:	6313      	str	r3, [r2, #48]	; 0x30
 8006028:	4b15      	ldr	r3, [pc, #84]	; (8006080 <HAL_I2C_MspInit+0xf0>)
 800602a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800602c:	f003 0302 	and.w	r3, r3, #2
 8006030:	613b      	str	r3, [r7, #16]
 8006032:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006034:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006038:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800603a:	2312      	movs	r3, #18
 800603c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800603e:	2301      	movs	r3, #1
 8006040:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006042:	2303      	movs	r3, #3
 8006044:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8006046:	2304      	movs	r3, #4
 8006048:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800604a:	f107 031c 	add.w	r3, r7, #28
 800604e:	4619      	mov	r1, r3
 8006050:	480c      	ldr	r0, [pc, #48]	; (8006084 <HAL_I2C_MspInit+0xf4>)
 8006052:	f003 fec5 	bl	8009de0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8006056:	2300      	movs	r3, #0
 8006058:	60fb      	str	r3, [r7, #12]
 800605a:	4b09      	ldr	r3, [pc, #36]	; (8006080 <HAL_I2C_MspInit+0xf0>)
 800605c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800605e:	4a08      	ldr	r2, [pc, #32]	; (8006080 <HAL_I2C_MspInit+0xf0>)
 8006060:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006064:	6413      	str	r3, [r2, #64]	; 0x40
 8006066:	4b06      	ldr	r3, [pc, #24]	; (8006080 <HAL_I2C_MspInit+0xf0>)
 8006068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800606a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800606e:	60fb      	str	r3, [r7, #12]
 8006070:	68fb      	ldr	r3, [r7, #12]
}
 8006072:	bf00      	nop
 8006074:	3730      	adds	r7, #48	; 0x30
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}
 800607a:	bf00      	nop
 800607c:	40005400 	.word	0x40005400
 8006080:	40023800 	.word	0x40023800
 8006084:	40020400 	.word	0x40020400
 8006088:	40005800 	.word	0x40005800

0800608c <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	af00      	add	r7, sp, #0

  hiwdg.Instance = IWDG;
 8006090:	4b09      	ldr	r3, [pc, #36]	; (80060b8 <MX_IWDG_Init+0x2c>)
 8006092:	4a0a      	ldr	r2, [pc, #40]	; (80060bc <MX_IWDG_Init+0x30>)
 8006094:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8006096:	4b08      	ldr	r3, [pc, #32]	; (80060b8 <MX_IWDG_Init+0x2c>)
 8006098:	2204      	movs	r2, #4
 800609a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 800609c:	4b06      	ldr	r3, [pc, #24]	; (80060b8 <MX_IWDG_Init+0x2c>)
 800609e:	f640 72ff 	movw	r2, #4095	; 0xfff
 80060a2:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80060a4:	4804      	ldr	r0, [pc, #16]	; (80060b8 <MX_IWDG_Init+0x2c>)
 80060a6:	f004 ff7b 	bl	800afa0 <HAL_IWDG_Init>
 80060aa:	4603      	mov	r3, r0
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d001      	beq.n	80060b4 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 80060b0:	f000 fa82 	bl	80065b8 <Error_Handler>
  }

}
 80060b4:	bf00      	nop
 80060b6:	bd80      	pop	{r7, pc}
 80060b8:	20000cd4 	.word	0x20000cd4
 80060bc:	40003000 	.word	0x40003000

080060c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80060c4:	f001 ff3c 	bl	8007f40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80060c8:	f000 f840 	bl	800614c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80060cc:	f7ff fe8e 	bl	8005dec <MX_GPIO_Init>
  MX_DMA_Init();
 80060d0:	f7ff fe6c 	bl	8005dac <MX_DMA_Init>
  MX_I2C2_Init();
 80060d4:	f7ff ff2e 	bl	8005f34 <MX_I2C2_Init>
  MX_TIM1_Init();
 80060d8:	f001 fbec 	bl	80078b4 <MX_TIM1_Init>
  MX_CAN1_Init();
 80060dc:	f7ff fab2 	bl	8005644 <MX_CAN1_Init>
  MX_I2C1_Init();
 80060e0:	f7ff fefa 	bl	8005ed8 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80060e4:	f001 fe4a 	bl	8007d7c <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80060e8:	f7ff f990 	bl	800540c <MX_ADC1_Init>
  MX_TIM2_Init();
 80060ec:	f001 fc82 	bl	80079f4 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80060f0:	f001 fe1a 	bl	8007d28 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80060f4:	f001 fcca 	bl	8007a8c <MX_TIM3_Init>
  MX_IWDG_Init();
 80060f8:	f7ff ffc8 	bl	800608c <MX_IWDG_Init>
  MX_TIM4_Init();
 80060fc:	f001 fd14 	bl	8007b28 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  Charger_Mode = 0;
 8006100:	4b0f      	ldr	r3, [pc, #60]	; (8006140 <main+0x80>)
 8006102:	2200      	movs	r2, #0
 8006104:	701a      	strb	r2, [r3, #0]
  Eror_Code = 0;
 8006106:	4b0f      	ldr	r3, [pc, #60]	; (8006144 <main+0x84>)
 8006108:	2200      	movs	r2, #0
 800610a:	701a      	strb	r2, [r3, #0]
  CHARGER_ON_Init();
 800610c:	f000 f898 	bl	8006240 <CHARGER_ON_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  EEPROM_isDeviceReady(0XA0);
  EEPROM_WriteData(10, 15);
 8006110:	210f      	movs	r1, #15
 8006112:	200a      	movs	r0, #10
 8006114:	f7ff f95c 	bl	80053d0 <EEPROM_WriteData>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(Charger_Mode==1) 		Display_ChargeMode();
 8006118:	4b09      	ldr	r3, [pc, #36]	; (8006140 <main+0x80>)
 800611a:	781b      	ldrb	r3, [r3, #0]
 800611c:	2b01      	cmp	r3, #1
 800611e:	d102      	bne.n	8006126 <main+0x66>
 8006120:	f000 f950 	bl	80063c4 <Display_ChargeMode>
 8006124:	e008      	b.n	8006138 <main+0x78>
	  else if (Charger_Mode==2)	Display_ProtectionMode();
 8006126:	4b06      	ldr	r3, [pc, #24]	; (8006140 <main+0x80>)
 8006128:	781b      	ldrb	r3, [r3, #0]
 800612a:	2b02      	cmp	r3, #2
 800612c:	d102      	bne.n	8006134 <main+0x74>
 800612e:	f000 f91d 	bl	800636c <Display_ProtectionMode>
 8006132:	e001      	b.n	8006138 <main+0x78>
	  else						Display_StanbyMode();
 8006134:	f000 f904 	bl	8006340 <Display_StanbyMode>

	  HAL_IWDG_Refresh(&hiwdg);
 8006138:	4803      	ldr	r0, [pc, #12]	; (8006148 <main+0x88>)
 800613a:	f004 ff6a 	bl	800b012 <HAL_IWDG_Refresh>
	  if(Charger_Mode==1) 		Display_ChargeMode();
 800613e:	e7eb      	b.n	8006118 <main+0x58>
 8006140:	200007b4 	.word	0x200007b4
 8006144:	20000680 	.word	0x20000680
 8006148:	20000cd4 	.word	0x20000cd4

0800614c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b092      	sub	sp, #72	; 0x48
 8006150:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006152:	f107 0318 	add.w	r3, r7, #24
 8006156:	2230      	movs	r2, #48	; 0x30
 8006158:	2100      	movs	r1, #0
 800615a:	4618      	mov	r0, r3
 800615c:	f006 ff88 	bl	800d070 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006160:	1d3b      	adds	r3, r7, #4
 8006162:	2200      	movs	r2, #0
 8006164:	601a      	str	r2, [r3, #0]
 8006166:	605a      	str	r2, [r3, #4]
 8006168:	609a      	str	r2, [r3, #8]
 800616a:	60da      	str	r2, [r3, #12]
 800616c:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800616e:	230a      	movs	r3, #10
 8006170:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006172:	2301      	movs	r3, #1
 8006174:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006176:	2310      	movs	r3, #16
 8006178:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800617a:	2301      	movs	r3, #1
 800617c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800617e:	2302      	movs	r3, #2
 8006180:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006182:	2300      	movs	r3, #0
 8006184:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 13;
 8006186:	230d      	movs	r3, #13
 8006188:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 195;
 800618a:	23c3      	movs	r3, #195	; 0xc3
 800618c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800618e:	2302      	movs	r3, #2
 8006190:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8006192:	2304      	movs	r3, #4
 8006194:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006196:	f107 0318 	add.w	r3, r7, #24
 800619a:	4618      	mov	r0, r3
 800619c:	f004 ff48 	bl	800b030 <HAL_RCC_OscConfig>
 80061a0:	4603      	mov	r3, r0
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d001      	beq.n	80061aa <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80061a6:	f000 fa07 	bl	80065b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80061aa:	230f      	movs	r3, #15
 80061ac:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80061ae:	2302      	movs	r3, #2
 80061b0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80061b2:	2300      	movs	r3, #0
 80061b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80061b6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80061ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80061bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80061c0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80061c2:	1d3b      	adds	r3, r7, #4
 80061c4:	2103      	movs	r1, #3
 80061c6:	4618      	mov	r0, r3
 80061c8:	f005 f99c 	bl	800b504 <HAL_RCC_ClockConfig>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d001      	beq.n	80061d6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80061d2:	f000 f9f1 	bl	80065b8 <Error_Handler>
  }
}
 80061d6:	bf00      	nop
 80061d8:	3748      	adds	r7, #72	; 0x48
 80061da:	46bd      	mov	sp, r7
 80061dc:	bd80      	pop	{r7, pc}
	...

080061e0 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b083      	sub	sp, #12
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
	if (hadc->Instance==ADC1)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a0d      	ldr	r2, [pc, #52]	; (8006224 <HAL_ADC_ConvCpltCallback+0x44>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d113      	bne.n	800621a <HAL_ADC_ConvCpltCallback+0x3a>
	{
		ADC_voltagen = ADC_value[0];
 80061f2:	4b0d      	ldr	r3, [pc, #52]	; (8006228 <HAL_ADC_ConvCpltCallback+0x48>)
 80061f4:	881a      	ldrh	r2, [r3, #0]
 80061f6:	4b0d      	ldr	r3, [pc, #52]	; (800622c <HAL_ADC_ConvCpltCallback+0x4c>)
 80061f8:	801a      	strh	r2, [r3, #0]
		ADC_voltagep = ADC_value[1];
 80061fa:	4b0b      	ldr	r3, [pc, #44]	; (8006228 <HAL_ADC_ConvCpltCallback+0x48>)
 80061fc:	885a      	ldrh	r2, [r3, #2]
 80061fe:	4b0c      	ldr	r3, [pc, #48]	; (8006230 <HAL_ADC_ConvCpltCallback+0x50>)
 8006200:	801a      	strh	r2, [r3, #0]
		ADC_current = ADC_value[2];
 8006202:	4b09      	ldr	r3, [pc, #36]	; (8006228 <HAL_ADC_ConvCpltCallback+0x48>)
 8006204:	889a      	ldrh	r2, [r3, #4]
 8006206:	4b0b      	ldr	r3, [pc, #44]	; (8006234 <HAL_ADC_ConvCpltCallback+0x54>)
 8006208:	801a      	strh	r2, [r3, #0]
		ADC_temp1 = ADC_value[3];
 800620a:	4b07      	ldr	r3, [pc, #28]	; (8006228 <HAL_ADC_ConvCpltCallback+0x48>)
 800620c:	88da      	ldrh	r2, [r3, #6]
 800620e:	4b0a      	ldr	r3, [pc, #40]	; (8006238 <HAL_ADC_ConvCpltCallback+0x58>)
 8006210:	801a      	strh	r2, [r3, #0]
		ADC_temp2 = ADC_value[4];
 8006212:	4b05      	ldr	r3, [pc, #20]	; (8006228 <HAL_ADC_ConvCpltCallback+0x48>)
 8006214:	891a      	ldrh	r2, [r3, #8]
 8006216:	4b09      	ldr	r3, [pc, #36]	; (800623c <HAL_ADC_ConvCpltCallback+0x5c>)
 8006218:	801a      	strh	r2, [r3, #0]
	}
}
 800621a:	bf00      	nop
 800621c:	370c      	adds	r7, #12
 800621e:	46bd      	mov	sp, r7
 8006220:	bc80      	pop	{r7}
 8006222:	4770      	bx	lr
 8006224:	40012000 	.word	0x40012000
 8006228:	200008c4 	.word	0x200008c4
 800622c:	200008f2 	.word	0x200008f2
 8006230:	20000a7c 	.word	0x20000a7c
 8006234:	20000aae 	.word	0x20000aae
 8006238:	200008b4 	.word	0x200008b4
 800623c:	20000754 	.word	0x20000754

08006240 <CHARGER_ON_Init>:

void CHARGER_ON_Init(void)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	af00      	add	r7, sp, #0
	SSD1306_Init();
 8006244:	f000 f9be 	bl	80065c4 <SSD1306_Init>
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8006248:	2000      	movs	r0, #0
 800624a:	f000 faa9 	bl	80067a0 <SSD1306_Fill>
	SSD1306_UpdateScreen();
 800624e:	f000 fa79 	bl	8006744 <SSD1306_UpdateScreen>

	HAL_GPIO_WritePin(GPIOC, Buzzer_Pin,1);
 8006252:	2201      	movs	r2, #1
 8006254:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006258:	4830      	ldr	r0, [pc, #192]	; (800631c <CHARGER_ON_Init+0xdc>)
 800625a:	f003 ff76 	bl	800a14a <HAL_GPIO_WritePin>
	HAL_Delay(300);
 800625e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006262:	f001 fedb 	bl	800801c <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, Buzzer_Pin);
 8006266:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800626a:	482c      	ldr	r0, [pc, #176]	; (800631c <CHARGER_ON_Init+0xdc>)
 800626c:	f003 ff85 	bl	800a17a <HAL_GPIO_TogglePin>
	HAL_Delay(300);
 8006270:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006274:	f001 fed2 	bl	800801c <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, Buzzer_Pin);
 8006278:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800627c:	4827      	ldr	r0, [pc, #156]	; (800631c <CHARGER_ON_Init+0xdc>)
 800627e:	f003 ff7c 	bl	800a17a <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 8006282:	2064      	movs	r0, #100	; 0x64
 8006284:	f001 feca 	bl	800801c <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, Buzzer_Pin);
 8006288:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800628c:	4823      	ldr	r0, [pc, #140]	; (800631c <CHARGER_ON_Init+0xdc>)
 800628e:	f003 ff74 	bl	800a17a <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 8006292:	2064      	movs	r0, #100	; 0x64
 8006294:	f001 fec2 	bl	800801c <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, Buzzer_Pin);
 8006298:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800629c:	481f      	ldr	r0, [pc, #124]	; (800631c <CHARGER_ON_Init+0xdc>)
 800629e:	f003 ff6c 	bl	800a17a <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 80062a2:	2064      	movs	r0, #100	; 0x64
 80062a4:	f001 feba 	bl	800801c <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, Buzzer_Pin);
 80062a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80062ac:	481b      	ldr	r0, [pc, #108]	; (800631c <CHARGER_ON_Init+0xdc>)
 80062ae:	f003 ff64 	bl	800a17a <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 80062b2:	2064      	movs	r0, #100	; 0x64
 80062b4:	f001 feb2 	bl	800801c <HAL_Delay>

	CAN_Setting();
 80062b8:	f7ff fa52 	bl	8005760 <CAN_Setting>

	SSD1306_GotoXY (15,10);
 80062bc:	210a      	movs	r1, #10
 80062be:	200f      	movs	r0, #15
 80062c0:	f000 fae4 	bl	800688c <SSD1306_GotoXY>
	SSD1306_Puts ("GEN-I Charger", &Font_7x10, 1);
 80062c4:	2201      	movs	r2, #1
 80062c6:	4916      	ldr	r1, [pc, #88]	; (8006320 <CHARGER_ON_Init+0xe0>)
 80062c8:	4816      	ldr	r0, [pc, #88]	; (8006324 <CHARGER_ON_Init+0xe4>)
 80062ca:	f000 fb75 	bl	80069b8 <SSD1306_Puts>
	SSD1306_GotoXY (50, 30);
 80062ce:	211e      	movs	r1, #30
 80062d0:	2032      	movs	r0, #50	; 0x32
 80062d2:	f000 fadb 	bl	800688c <SSD1306_GotoXY>
	SSD1306_Puts ("V1.0", &Font_7x10, 1);
 80062d6:	2201      	movs	r2, #1
 80062d8:	4911      	ldr	r1, [pc, #68]	; (8006320 <CHARGER_ON_Init+0xe0>)
 80062da:	4813      	ldr	r0, [pc, #76]	; (8006328 <CHARGER_ON_Init+0xe8>)
 80062dc:	f000 fb6c 	bl	80069b8 <SSD1306_Puts>
	SSD1306_UpdateScreen(); //display
 80062e0:	f000 fa30 	bl	8006744 <SSD1306_UpdateScreen>
	SSD1306_Fill (0);
 80062e4:	2000      	movs	r0, #0
 80062e6:	f000 fa5b 	bl	80067a0 <SSD1306_Fill>

	HAL_TIM_Base_Start(&htim1);
 80062ea:	4810      	ldr	r0, [pc, #64]	; (800632c <CHARGER_ON_Init+0xec>)
 80062ec:	f005 fb21 	bl	800b932 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80062f0:	2100      	movs	r1, #0
 80062f2:	480e      	ldr	r0, [pc, #56]	; (800632c <CHARGER_ON_Init+0xec>)
 80062f4:	f005 fb98 	bl	800ba28 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(&htim2);
 80062f8:	480d      	ldr	r0, [pc, #52]	; (8006330 <CHARGER_ON_Init+0xf0>)
 80062fa:	f005 fb3d 	bl	800b978 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 80062fe:	480d      	ldr	r0, [pc, #52]	; (8006334 <CHARGER_ON_Init+0xf4>)
 8006300:	f005 fb3a 	bl	800b978 <HAL_TIM_Base_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADC_value, 5);
 8006304:	2205      	movs	r2, #5
 8006306:	490c      	ldr	r1, [pc, #48]	; (8006338 <CHARGER_ON_Init+0xf8>)
 8006308:	480c      	ldr	r0, [pc, #48]	; (800633c <CHARGER_ON_Init+0xfc>)
 800630a:	f001 feed 	bl	80080e8 <HAL_ADC_Start_DMA>
	HAL_Delay(1000);
 800630e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006312:	f001 fe83 	bl	800801c <HAL_Delay>
//	Charger_Mode=1;
}
 8006316:	bf00      	nop
 8006318:	bd80      	pop	{r7, pc}
 800631a:	bf00      	nop
 800631c:	40020800 	.word	0x40020800
 8006320:	20000048 	.word	0x20000048
 8006324:	0800f580 	.word	0x0800f580
 8006328:	0800f590 	.word	0x0800f590
 800632c:	20000e74 	.word	0x20000e74
 8006330:	20000eb4 	.word	0x20000eb4
 8006334:	20000e34 	.word	0x20000e34
 8006338:	200008c4 	.word	0x200008c4
 800633c:	20000b48 	.word	0x20000b48

08006340 <Display_StanbyMode>:

void Display_StanbyMode(void){
 8006340:	b580      	push	{r7, lr}
 8006342:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8006344:	2000      	movs	r0, #0
 8006346:	f000 fa2b 	bl	80067a0 <SSD1306_Fill>
	SSD1306_GotoXY (20,30);
 800634a:	211e      	movs	r1, #30
 800634c:	2014      	movs	r0, #20
 800634e:	f000 fa9d 	bl	800688c <SSD1306_GotoXY>
	SSD1306_Puts ("STANBY-Mode", &Font_7x10, 1);
 8006352:	2201      	movs	r2, #1
 8006354:	4903      	ldr	r1, [pc, #12]	; (8006364 <Display_StanbyMode+0x24>)
 8006356:	4804      	ldr	r0, [pc, #16]	; (8006368 <Display_StanbyMode+0x28>)
 8006358:	f000 fb2e 	bl	80069b8 <SSD1306_Puts>
	SSD1306_UpdateScreen(); //display
 800635c:	f000 f9f2 	bl	8006744 <SSD1306_UpdateScreen>
}
 8006360:	bf00      	nop
 8006362:	bd80      	pop	{r7, pc}
 8006364:	20000048 	.word	0x20000048
 8006368:	0800f598 	.word	0x0800f598

0800636c <Display_ProtectionMode>:

void Display_ProtectionMode(void){
 800636c:	b580      	push	{r7, lr}
 800636e:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8006370:	2000      	movs	r0, #0
 8006372:	f000 fa15 	bl	80067a0 <SSD1306_Fill>
	SSD1306_GotoXY (20,10);
 8006376:	210a      	movs	r1, #10
 8006378:	2014      	movs	r0, #20
 800637a:	f000 fa87 	bl	800688c <SSD1306_GotoXY>
	SSD1306_Puts ("FAULT Protect", &Font_7x10, 1);
 800637e:	2201      	movs	r2, #1
 8006380:	490b      	ldr	r1, [pc, #44]	; (80063b0 <Display_ProtectionMode+0x44>)
 8006382:	480c      	ldr	r0, [pc, #48]	; (80063b4 <Display_ProtectionMode+0x48>)
 8006384:	f000 fb18 	bl	80069b8 <SSD1306_Puts>

	sprintf(buffer_i2c, "Eror =%2d", Eror_Code);
 8006388:	4b0b      	ldr	r3, [pc, #44]	; (80063b8 <Display_ProtectionMode+0x4c>)
 800638a:	781b      	ldrb	r3, [r3, #0]
 800638c:	461a      	mov	r2, r3
 800638e:	490b      	ldr	r1, [pc, #44]	; (80063bc <Display_ProtectionMode+0x50>)
 8006390:	480b      	ldr	r0, [pc, #44]	; (80063c0 <Display_ProtectionMode+0x54>)
 8006392:	f007 fac5 	bl	800d920 <siprintf>
	SSD1306_GotoXY (20,30);
 8006396:	211e      	movs	r1, #30
 8006398:	2014      	movs	r0, #20
 800639a:	f000 fa77 	bl	800688c <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 800639e:	2201      	movs	r2, #1
 80063a0:	4903      	ldr	r1, [pc, #12]	; (80063b0 <Display_ProtectionMode+0x44>)
 80063a2:	4807      	ldr	r0, [pc, #28]	; (80063c0 <Display_ProtectionMode+0x54>)
 80063a4:	f000 fb08 	bl	80069b8 <SSD1306_Puts>

	SSD1306_UpdateScreen(); //display
 80063a8:	f000 f9cc 	bl	8006744 <SSD1306_UpdateScreen>
}
 80063ac:	bf00      	nop
 80063ae:	bd80      	pop	{r7, pc}
 80063b0:	20000048 	.word	0x20000048
 80063b4:	0800f5a4 	.word	0x0800f5a4
 80063b8:	20000680 	.word	0x20000680
 80063bc:	0800f5b4 	.word	0x0800f5b4
 80063c0:	20000ce0 	.word	0x20000ce0

080063c4 <Display_ChargeMode>:

void Display_ChargeMode(void){
 80063c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80063c6:	b083      	sub	sp, #12
 80063c8:	af02      	add	r7, sp, #8
	SSD1306_Fill (0);
 80063ca:	2000      	movs	r0, #0
 80063cc:	f000 f9e8 	bl	80067a0 <SSD1306_Fill>

	sprintf(buffer_i2c, "Charger - RUN");
 80063d0:	4a63      	ldr	r2, [pc, #396]	; (8006560 <Display_ChargeMode+0x19c>)
 80063d2:	4b64      	ldr	r3, [pc, #400]	; (8006564 <Display_ChargeMode+0x1a0>)
 80063d4:	4614      	mov	r4, r2
 80063d6:	cb07      	ldmia	r3!, {r0, r1, r2}
 80063d8:	6020      	str	r0, [r4, #0]
 80063da:	6061      	str	r1, [r4, #4]
 80063dc:	60a2      	str	r2, [r4, #8]
 80063de:	881b      	ldrh	r3, [r3, #0]
 80063e0:	81a3      	strh	r3, [r4, #12]
	SSD1306_GotoXY (12,0);
 80063e2:	2100      	movs	r1, #0
 80063e4:	200c      	movs	r0, #12
 80063e6:	f000 fa51 	bl	800688c <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 80063ea:	2201      	movs	r2, #1
 80063ec:	495e      	ldr	r1, [pc, #376]	; (8006568 <Display_ChargeMode+0x1a4>)
 80063ee:	485c      	ldr	r0, [pc, #368]	; (8006560 <Display_ChargeMode+0x19c>)
 80063f0:	f000 fae2 	bl	80069b8 <SSD1306_Puts>

	sprintf(buffer_i2c, "D = %4.1f | %4d   \r\n", dc, Batt_SOC.m_uint16t);
 80063f4:	4b5d      	ldr	r3, [pc, #372]	; (800656c <Display_ChargeMode+0x1a8>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4618      	mov	r0, r3
 80063fa:	f7fa f851 	bl	80004a0 <__aeabi_f2d>
 80063fe:	460a      	mov	r2, r1
 8006400:	4601      	mov	r1, r0
 8006402:	4b5b      	ldr	r3, [pc, #364]	; (8006570 <Display_ChargeMode+0x1ac>)
 8006404:	881b      	ldrh	r3, [r3, #0]
 8006406:	9300      	str	r3, [sp, #0]
 8006408:	4613      	mov	r3, r2
 800640a:	460a      	mov	r2, r1
 800640c:	4959      	ldr	r1, [pc, #356]	; (8006574 <Display_ChargeMode+0x1b0>)
 800640e:	4854      	ldr	r0, [pc, #336]	; (8006560 <Display_ChargeMode+0x19c>)
 8006410:	f007 fa86 	bl	800d920 <siprintf>
	SSD1306_GotoXY (5,13);
 8006414:	210d      	movs	r1, #13
 8006416:	2005      	movs	r0, #5
 8006418:	f000 fa38 	bl	800688c <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 800641c:	2201      	movs	r2, #1
 800641e:	4952      	ldr	r1, [pc, #328]	; (8006568 <Display_ChargeMode+0x1a4>)
 8006420:	484f      	ldr	r0, [pc, #316]	; (8006560 <Display_ChargeMode+0x19c>)
 8006422:	f000 fac9 	bl	80069b8 <SSD1306_Puts>

	//sprintf(usart_Tx_buffer,"Test USART %d\r\n",(unsigned int)i);
	HAL_UART_Transmit_IT(&huart3, (uint8_t *)buffer_i2c, strlen(buffer_i2c));
 8006426:	484e      	ldr	r0, [pc, #312]	; (8006560 <Display_ChargeMode+0x19c>)
 8006428:	f7f9 fece 	bl	80001c8 <strlen>
 800642c:	4603      	mov	r3, r0
 800642e:	b29b      	uxth	r3, r3
 8006430:	461a      	mov	r2, r3
 8006432:	494b      	ldr	r1, [pc, #300]	; (8006560 <Display_ChargeMode+0x19c>)
 8006434:	4850      	ldr	r0, [pc, #320]	; (8006578 <Display_ChargeMode+0x1b4>)
 8006436:	f006 f9df 	bl	800c7f8 <HAL_UART_Transmit_IT>
	HAL_UART_Transmit_IT(&huart1, (uint8_t *)buffer_i2c, strlen(buffer_i2c));
 800643a:	4849      	ldr	r0, [pc, #292]	; (8006560 <Display_ChargeMode+0x19c>)
 800643c:	f7f9 fec4 	bl	80001c8 <strlen>
 8006440:	4603      	mov	r3, r0
 8006442:	b29b      	uxth	r3, r3
 8006444:	461a      	mov	r2, r3
 8006446:	4946      	ldr	r1, [pc, #280]	; (8006560 <Display_ChargeMode+0x19c>)
 8006448:	484c      	ldr	r0, [pc, #304]	; (800657c <Display_ChargeMode+0x1b8>)
 800644a:	f006 f9d5 	bl	800c7f8 <HAL_UART_Transmit_IT>

	HAL_Delay(10);
 800644e:	200a      	movs	r0, #10
 8006450:	f001 fde4 	bl	800801c <HAL_Delay>

	sprintf(buffer_i2c, "T = %4.1f | %4.1f", Temp_T1, Temp_T2);
 8006454:	4b4a      	ldr	r3, [pc, #296]	; (8006580 <Display_ChargeMode+0x1bc>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4618      	mov	r0, r3
 800645a:	f7fa f821 	bl	80004a0 <__aeabi_f2d>
 800645e:	4605      	mov	r5, r0
 8006460:	460e      	mov	r6, r1
 8006462:	4b48      	ldr	r3, [pc, #288]	; (8006584 <Display_ChargeMode+0x1c0>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4618      	mov	r0, r3
 8006468:	f7fa f81a 	bl	80004a0 <__aeabi_f2d>
 800646c:	4603      	mov	r3, r0
 800646e:	460c      	mov	r4, r1
 8006470:	e9cd 3400 	strd	r3, r4, [sp]
 8006474:	462a      	mov	r2, r5
 8006476:	4633      	mov	r3, r6
 8006478:	4943      	ldr	r1, [pc, #268]	; (8006588 <Display_ChargeMode+0x1c4>)
 800647a:	4839      	ldr	r0, [pc, #228]	; (8006560 <Display_ChargeMode+0x19c>)
 800647c:	f007 fa50 	bl	800d920 <siprintf>
	SSD1306_GotoXY (5,23);
 8006480:	2117      	movs	r1, #23
 8006482:	2005      	movs	r0, #5
 8006484:	f000 fa02 	bl	800688c <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 8006488:	2201      	movs	r2, #1
 800648a:	4937      	ldr	r1, [pc, #220]	; (8006568 <Display_ChargeMode+0x1a4>)
 800648c:	4834      	ldr	r0, [pc, #208]	; (8006560 <Display_ChargeMode+0x19c>)
 800648e:	f000 fa93 	bl	80069b8 <SSD1306_Puts>

	sprintf(buffer_i2c, "V = %4.0f | %4.2f", ADC_VoltageResult, Voltage_Charger);
 8006492:	4b3e      	ldr	r3, [pc, #248]	; (800658c <Display_ChargeMode+0x1c8>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4618      	mov	r0, r3
 8006498:	f7fa f802 	bl	80004a0 <__aeabi_f2d>
 800649c:	4605      	mov	r5, r0
 800649e:	460e      	mov	r6, r1
 80064a0:	4b3b      	ldr	r3, [pc, #236]	; (8006590 <Display_ChargeMode+0x1cc>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4618      	mov	r0, r3
 80064a6:	f7f9 fffb 	bl	80004a0 <__aeabi_f2d>
 80064aa:	4603      	mov	r3, r0
 80064ac:	460c      	mov	r4, r1
 80064ae:	e9cd 3400 	strd	r3, r4, [sp]
 80064b2:	462a      	mov	r2, r5
 80064b4:	4633      	mov	r3, r6
 80064b6:	4937      	ldr	r1, [pc, #220]	; (8006594 <Display_ChargeMode+0x1d0>)
 80064b8:	4829      	ldr	r0, [pc, #164]	; (8006560 <Display_ChargeMode+0x19c>)
 80064ba:	f007 fa31 	bl	800d920 <siprintf>
	SSD1306_GotoXY (5,33);
 80064be:	2121      	movs	r1, #33	; 0x21
 80064c0:	2005      	movs	r0, #5
 80064c2:	f000 f9e3 	bl	800688c <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 80064c6:	2201      	movs	r2, #1
 80064c8:	4927      	ldr	r1, [pc, #156]	; (8006568 <Display_ChargeMode+0x1a4>)
 80064ca:	4825      	ldr	r0, [pc, #148]	; (8006560 <Display_ChargeMode+0x19c>)
 80064cc:	f000 fa74 	bl	80069b8 <SSD1306_Puts>

	sprintf(buffer_i2c, "A = %4.0f | %4.2f", ADC_Average_I, Current_Charger);
 80064d0:	4b31      	ldr	r3, [pc, #196]	; (8006598 <Display_ChargeMode+0x1d4>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4618      	mov	r0, r3
 80064d6:	f7f9 ffe3 	bl	80004a0 <__aeabi_f2d>
 80064da:	4605      	mov	r5, r0
 80064dc:	460e      	mov	r6, r1
 80064de:	4b2f      	ldr	r3, [pc, #188]	; (800659c <Display_ChargeMode+0x1d8>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4618      	mov	r0, r3
 80064e4:	f7f9 ffdc 	bl	80004a0 <__aeabi_f2d>
 80064e8:	4603      	mov	r3, r0
 80064ea:	460c      	mov	r4, r1
 80064ec:	e9cd 3400 	strd	r3, r4, [sp]
 80064f0:	462a      	mov	r2, r5
 80064f2:	4633      	mov	r3, r6
 80064f4:	492a      	ldr	r1, [pc, #168]	; (80065a0 <Display_ChargeMode+0x1dc>)
 80064f6:	481a      	ldr	r0, [pc, #104]	; (8006560 <Display_ChargeMode+0x19c>)
 80064f8:	f007 fa12 	bl	800d920 <siprintf>
	//(float)Batt_current.m_uint16t/100);
	SSD1306_GotoXY (5,43);
 80064fc:	212b      	movs	r1, #43	; 0x2b
 80064fe:	2005      	movs	r0, #5
 8006500:	f000 f9c4 	bl	800688c <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 8006504:	2201      	movs	r2, #1
 8006506:	4918      	ldr	r1, [pc, #96]	; (8006568 <Display_ChargeMode+0x1a4>)
 8006508:	4815      	ldr	r0, [pc, #84]	; (8006560 <Display_ChargeMode+0x19c>)
 800650a:	f000 fa55 	bl	80069b8 <SSD1306_Puts>

	sprintf(buffer_i2c, "E =%2d--%2d ", Eror_Code, LastEror_code);
 800650e:	4b25      	ldr	r3, [pc, #148]	; (80065a4 <Display_ChargeMode+0x1e0>)
 8006510:	781b      	ldrb	r3, [r3, #0]
 8006512:	461a      	mov	r2, r3
 8006514:	4b24      	ldr	r3, [pc, #144]	; (80065a8 <Display_ChargeMode+0x1e4>)
 8006516:	781b      	ldrb	r3, [r3, #0]
 8006518:	4924      	ldr	r1, [pc, #144]	; (80065ac <Display_ChargeMode+0x1e8>)
 800651a:	4811      	ldr	r0, [pc, #68]	; (8006560 <Display_ChargeMode+0x19c>)
 800651c:	f007 fa00 	bl	800d920 <siprintf>
	SSD1306_GotoXY (5,53);
 8006520:	2135      	movs	r1, #53	; 0x35
 8006522:	2005      	movs	r0, #5
 8006524:	f000 f9b2 	bl	800688c <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 8006528:	2201      	movs	r2, #1
 800652a:	490f      	ldr	r1, [pc, #60]	; (8006568 <Display_ChargeMode+0x1a4>)
 800652c:	480c      	ldr	r0, [pc, #48]	; (8006560 <Display_ChargeMode+0x19c>)
 800652e:	f000 fa43 	bl	80069b8 <SSD1306_Puts>

	sprintf(buffer_i2c, "| %lx", UNIQUE_Code);
 8006532:	4b1f      	ldr	r3, [pc, #124]	; (80065b0 <Display_ChargeMode+0x1ec>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	461a      	mov	r2, r3
 8006538:	491e      	ldr	r1, [pc, #120]	; (80065b4 <Display_ChargeMode+0x1f0>)
 800653a:	4809      	ldr	r0, [pc, #36]	; (8006560 <Display_ChargeMode+0x19c>)
 800653c:	f007 f9f0 	bl	800d920 <siprintf>
	SSD1306_GotoXY (68,53);
 8006540:	2135      	movs	r1, #53	; 0x35
 8006542:	2044      	movs	r0, #68	; 0x44
 8006544:	f000 f9a2 	bl	800688c <SSD1306_GotoXY>
	SSD1306_Puts (buffer_i2c, &Font_7x10, 1);
 8006548:	2201      	movs	r2, #1
 800654a:	4907      	ldr	r1, [pc, #28]	; (8006568 <Display_ChargeMode+0x1a4>)
 800654c:	4804      	ldr	r0, [pc, #16]	; (8006560 <Display_ChargeMode+0x19c>)
 800654e:	f000 fa33 	bl	80069b8 <SSD1306_Puts>

	SSD1306_UpdateScreen(); //display
 8006552:	f000 f8f7 	bl	8006744 <SSD1306_UpdateScreen>
}
 8006556:	bf00      	nop
 8006558:	3704      	adds	r7, #4
 800655a:	46bd      	mov	sp, r7
 800655c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800655e:	bf00      	nop
 8006560:	20000ce0 	.word	0x20000ce0
 8006564:	0800f5c0 	.word	0x0800f5c0
 8006568:	20000048 	.word	0x20000048
 800656c:	20000778 	.word	0x20000778
 8006570:	20000a1c 	.word	0x20000a1c
 8006574:	0800f5d0 	.word	0x0800f5d0
 8006578:	20000ef4 	.word	0x20000ef4
 800657c:	20000f34 	.word	0x20000f34
 8006580:	20000a14 	.word	0x20000a14
 8006584:	20000758 	.word	0x20000758
 8006588:	0800f5e8 	.word	0x0800f5e8
 800658c:	20000a18 	.word	0x20000a18
 8006590:	20000aa4 	.word	0x20000aa4
 8006594:	0800f5fc 	.word	0x0800f5fc
 8006598:	200008e4 	.word	0x200008e4
 800659c:	20000adc 	.word	0x20000adc
 80065a0:	0800f610 	.word	0x0800f610
 80065a4:	20000680 	.word	0x20000680
 80065a8:	200007a0 	.word	0x200007a0
 80065ac:	0800f624 	.word	0x0800f624
 80065b0:	20000a74 	.word	0x20000a74
 80065b4:	0800f634 	.word	0x0800f634

080065b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80065b8:	b480      	push	{r7}
 80065ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80065bc:	bf00      	nop
 80065be:	46bd      	mov	sp, r7
 80065c0:	bc80      	pop	{r7}
 80065c2:	4770      	bx	lr

080065c4 <SSD1306_Init>:
} SSD1306_t;

/* Private variable */
static SSD1306_t SSD1306;

uint8_t SSD1306_Init(void) {
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b082      	sub	sp, #8
 80065c8:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80065ca:	f000 fa1b 	bl	8006a04 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c2, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80065ce:	f644 6320 	movw	r3, #20000	; 0x4e20
 80065d2:	2201      	movs	r2, #1
 80065d4:	2178      	movs	r1, #120	; 0x78
 80065d6:	4858      	ldr	r0, [pc, #352]	; (8006738 <SSD1306_Init+0x174>)
 80065d8:	f004 f918 	bl	800a80c <HAL_I2C_IsDeviceReady>
 80065dc:	4603      	mov	r3, r0
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d001      	beq.n	80065e6 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 80065e2:	2300      	movs	r3, #0
 80065e4:	e0a3      	b.n	800672e <SSD1306_Init+0x16a>
	}
	
	/* A little delay */
	uint32_t p = 250000;
 80065e6:	4b55      	ldr	r3, [pc, #340]	; (800673c <SSD1306_Init+0x178>)
 80065e8:	607b      	str	r3, [r7, #4]
	while(p>0)
 80065ea:	e002      	b.n	80065f2 <SSD1306_Init+0x2e>
		p--;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	3b01      	subs	r3, #1
 80065f0:	607b      	str	r3, [r7, #4]
	while(p>0)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d1f9      	bne.n	80065ec <SSD1306_Init+0x28>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80065f8:	22ae      	movs	r2, #174	; 0xae
 80065fa:	2100      	movs	r1, #0
 80065fc:	2078      	movs	r0, #120	; 0x78
 80065fe:	f000 fa6f 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8006602:	2220      	movs	r2, #32
 8006604:	2100      	movs	r1, #0
 8006606:	2078      	movs	r0, #120	; 0x78
 8006608:	f000 fa6a 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800660c:	2210      	movs	r2, #16
 800660e:	2100      	movs	r1, #0
 8006610:	2078      	movs	r0, #120	; 0x78
 8006612:	f000 fa65 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8006616:	22b0      	movs	r2, #176	; 0xb0
 8006618:	2100      	movs	r1, #0
 800661a:	2078      	movs	r0, #120	; 0x78
 800661c:	f000 fa60 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8006620:	22c8      	movs	r2, #200	; 0xc8
 8006622:	2100      	movs	r1, #0
 8006624:	2078      	movs	r0, #120	; 0x78
 8006626:	f000 fa5b 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 800662a:	2200      	movs	r2, #0
 800662c:	2100      	movs	r1, #0
 800662e:	2078      	movs	r0, #120	; 0x78
 8006630:	f000 fa56 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8006634:	2210      	movs	r2, #16
 8006636:	2100      	movs	r1, #0
 8006638:	2078      	movs	r0, #120	; 0x78
 800663a:	f000 fa51 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 800663e:	2240      	movs	r2, #64	; 0x40
 8006640:	2100      	movs	r1, #0
 8006642:	2078      	movs	r0, #120	; 0x78
 8006644:	f000 fa4c 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8006648:	2281      	movs	r2, #129	; 0x81
 800664a:	2100      	movs	r1, #0
 800664c:	2078      	movs	r0, #120	; 0x78
 800664e:	f000 fa47 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8006652:	22ff      	movs	r2, #255	; 0xff
 8006654:	2100      	movs	r1, #0
 8006656:	2078      	movs	r0, #120	; 0x78
 8006658:	f000 fa42 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800665c:	22a1      	movs	r2, #161	; 0xa1
 800665e:	2100      	movs	r1, #0
 8006660:	2078      	movs	r0, #120	; 0x78
 8006662:	f000 fa3d 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8006666:	22a6      	movs	r2, #166	; 0xa6
 8006668:	2100      	movs	r1, #0
 800666a:	2078      	movs	r0, #120	; 0x78
 800666c:	f000 fa38 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8006670:	22a8      	movs	r2, #168	; 0xa8
 8006672:	2100      	movs	r1, #0
 8006674:	2078      	movs	r0, #120	; 0x78
 8006676:	f000 fa33 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 800667a:	223f      	movs	r2, #63	; 0x3f
 800667c:	2100      	movs	r1, #0
 800667e:	2078      	movs	r0, #120	; 0x78
 8006680:	f000 fa2e 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8006684:	22a4      	movs	r2, #164	; 0xa4
 8006686:	2100      	movs	r1, #0
 8006688:	2078      	movs	r0, #120	; 0x78
 800668a:	f000 fa29 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 800668e:	22d3      	movs	r2, #211	; 0xd3
 8006690:	2100      	movs	r1, #0
 8006692:	2078      	movs	r0, #120	; 0x78
 8006694:	f000 fa24 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8006698:	2200      	movs	r2, #0
 800669a:	2100      	movs	r1, #0
 800669c:	2078      	movs	r0, #120	; 0x78
 800669e:	f000 fa1f 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80066a2:	22d5      	movs	r2, #213	; 0xd5
 80066a4:	2100      	movs	r1, #0
 80066a6:	2078      	movs	r0, #120	; 0x78
 80066a8:	f000 fa1a 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80066ac:	22f0      	movs	r2, #240	; 0xf0
 80066ae:	2100      	movs	r1, #0
 80066b0:	2078      	movs	r0, #120	; 0x78
 80066b2:	f000 fa15 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80066b6:	22d9      	movs	r2, #217	; 0xd9
 80066b8:	2100      	movs	r1, #0
 80066ba:	2078      	movs	r0, #120	; 0x78
 80066bc:	f000 fa10 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80066c0:	2222      	movs	r2, #34	; 0x22
 80066c2:	2100      	movs	r1, #0
 80066c4:	2078      	movs	r0, #120	; 0x78
 80066c6:	f000 fa0b 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80066ca:	22da      	movs	r2, #218	; 0xda
 80066cc:	2100      	movs	r1, #0
 80066ce:	2078      	movs	r0, #120	; 0x78
 80066d0:	f000 fa06 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80066d4:	2212      	movs	r2, #18
 80066d6:	2100      	movs	r1, #0
 80066d8:	2078      	movs	r0, #120	; 0x78
 80066da:	f000 fa01 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80066de:	22db      	movs	r2, #219	; 0xdb
 80066e0:	2100      	movs	r1, #0
 80066e2:	2078      	movs	r0, #120	; 0x78
 80066e4:	f000 f9fc 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80066e8:	2220      	movs	r2, #32
 80066ea:	2100      	movs	r1, #0
 80066ec:	2078      	movs	r0, #120	; 0x78
 80066ee:	f000 f9f7 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80066f2:	228d      	movs	r2, #141	; 0x8d
 80066f4:	2100      	movs	r1, #0
 80066f6:	2078      	movs	r0, #120	; 0x78
 80066f8:	f000 f9f2 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80066fc:	2214      	movs	r2, #20
 80066fe:	2100      	movs	r1, #0
 8006700:	2078      	movs	r0, #120	; 0x78
 8006702:	f000 f9ed 	bl	8006ae0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8006706:	22af      	movs	r2, #175	; 0xaf
 8006708:	2100      	movs	r1, #0
 800670a:	2078      	movs	r0, #120	; 0x78
 800670c:	f000 f9e8 	bl	8006ae0 <ssd1306_I2C_Write>
	
	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8006710:	2000      	movs	r0, #0
 8006712:	f000 f845 	bl	80067a0 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8006716:	f000 f815 	bl	8006744 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 800671a:	4b09      	ldr	r3, [pc, #36]	; (8006740 <SSD1306_Init+0x17c>)
 800671c:	2200      	movs	r2, #0
 800671e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8006720:	4b07      	ldr	r3, [pc, #28]	; (8006740 <SSD1306_Init+0x17c>)
 8006722:	2200      	movs	r2, #0
 8006724:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8006726:	4b06      	ldr	r3, [pc, #24]	; (8006740 <SSD1306_Init+0x17c>)
 8006728:	2201      	movs	r2, #1
 800672a:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 800672c:	2301      	movs	r3, #1
}
 800672e:	4618      	mov	r0, r3
 8006730:	3708      	adds	r7, #8
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}
 8006736:	bf00      	nop
 8006738:	20000c80 	.word	0x20000c80
 800673c:	0003d090 	.word	0x0003d090
 8006740:	20000660 	.word	0x20000660

08006744 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8006744:	b580      	push	{r7, lr}
 8006746:	b082      	sub	sp, #8
 8006748:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 800674a:	2300      	movs	r3, #0
 800674c:	71fb      	strb	r3, [r7, #7]
 800674e:	e01d      	b.n	800678c <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8006750:	79fb      	ldrb	r3, [r7, #7]
 8006752:	3b50      	subs	r3, #80	; 0x50
 8006754:	b2db      	uxtb	r3, r3
 8006756:	461a      	mov	r2, r3
 8006758:	2100      	movs	r1, #0
 800675a:	2078      	movs	r0, #120	; 0x78
 800675c:	f000 f9c0 	bl	8006ae0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8006760:	2200      	movs	r2, #0
 8006762:	2100      	movs	r1, #0
 8006764:	2078      	movs	r0, #120	; 0x78
 8006766:	f000 f9bb 	bl	8006ae0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800676a:	2210      	movs	r2, #16
 800676c:	2100      	movs	r1, #0
 800676e:	2078      	movs	r0, #120	; 0x78
 8006770:	f000 f9b6 	bl	8006ae0 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8006774:	79fb      	ldrb	r3, [r7, #7]
 8006776:	01db      	lsls	r3, r3, #7
 8006778:	4a08      	ldr	r2, [pc, #32]	; (800679c <SSD1306_UpdateScreen+0x58>)
 800677a:	441a      	add	r2, r3
 800677c:	2380      	movs	r3, #128	; 0x80
 800677e:	2140      	movs	r1, #64	; 0x40
 8006780:	2078      	movs	r0, #120	; 0x78
 8006782:	f000 f953 	bl	8006a2c <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8006786:	79fb      	ldrb	r3, [r7, #7]
 8006788:	3301      	adds	r3, #1
 800678a:	71fb      	strb	r3, [r7, #7]
 800678c:	79fb      	ldrb	r3, [r7, #7]
 800678e:	2b07      	cmp	r3, #7
 8006790:	d9de      	bls.n	8006750 <SSD1306_UpdateScreen+0xc>
	}
}
 8006792:	bf00      	nop
 8006794:	3708      	adds	r7, #8
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}
 800679a:	bf00      	nop
 800679c:	20000260 	.word	0x20000260

080067a0 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b082      	sub	sp, #8
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	4603      	mov	r3, r0
 80067a8:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0x100, sizeof(SSD1306_Buffer));
 80067aa:	79fb      	ldrb	r3, [r7, #7]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d101      	bne.n	80067b4 <SSD1306_Fill+0x14>
 80067b0:	2300      	movs	r3, #0
 80067b2:	e001      	b.n	80067b8 <SSD1306_Fill+0x18>
 80067b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80067b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80067bc:	4619      	mov	r1, r3
 80067be:	4803      	ldr	r0, [pc, #12]	; (80067cc <SSD1306_Fill+0x2c>)
 80067c0:	f006 fc56 	bl	800d070 <memset>
}
 80067c4:	bf00      	nop
 80067c6:	3708      	adds	r7, #8
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}
 80067cc:	20000260 	.word	0x20000260

080067d0 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80067d0:	b480      	push	{r7}
 80067d2:	b083      	sub	sp, #12
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	4603      	mov	r3, r0
 80067d8:	80fb      	strh	r3, [r7, #6]
 80067da:	460b      	mov	r3, r1
 80067dc:	80bb      	strh	r3, [r7, #4]
 80067de:	4613      	mov	r3, r2
 80067e0:	70fb      	strb	r3, [r7, #3]
	if (
 80067e2:	88fb      	ldrh	r3, [r7, #6]
 80067e4:	2b7f      	cmp	r3, #127	; 0x7f
 80067e6:	d848      	bhi.n	800687a <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80067e8:	88bb      	ldrh	r3, [r7, #4]
 80067ea:	2b3f      	cmp	r3, #63	; 0x3f
 80067ec:	d845      	bhi.n	800687a <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80067ee:	4b25      	ldr	r3, [pc, #148]	; (8006884 <SSD1306_DrawPixel+0xb4>)
 80067f0:	791b      	ldrb	r3, [r3, #4]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d006      	beq.n	8006804 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80067f6:	78fb      	ldrb	r3, [r7, #3]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	bf0c      	ite	eq
 80067fc:	2301      	moveq	r3, #1
 80067fe:	2300      	movne	r3, #0
 8006800:	b2db      	uxtb	r3, r3
 8006802:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8006804:	78fb      	ldrb	r3, [r7, #3]
 8006806:	2b01      	cmp	r3, #1
 8006808:	d11a      	bne.n	8006840 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800680a:	88fa      	ldrh	r2, [r7, #6]
 800680c:	88bb      	ldrh	r3, [r7, #4]
 800680e:	08db      	lsrs	r3, r3, #3
 8006810:	b298      	uxth	r0, r3
 8006812:	4603      	mov	r3, r0
 8006814:	01db      	lsls	r3, r3, #7
 8006816:	4413      	add	r3, r2
 8006818:	4a1b      	ldr	r2, [pc, #108]	; (8006888 <SSD1306_DrawPixel+0xb8>)
 800681a:	5cd3      	ldrb	r3, [r2, r3]
 800681c:	b25a      	sxtb	r2, r3
 800681e:	88bb      	ldrh	r3, [r7, #4]
 8006820:	f003 0307 	and.w	r3, r3, #7
 8006824:	2101      	movs	r1, #1
 8006826:	fa01 f303 	lsl.w	r3, r1, r3
 800682a:	b25b      	sxtb	r3, r3
 800682c:	4313      	orrs	r3, r2
 800682e:	b259      	sxtb	r1, r3
 8006830:	88fa      	ldrh	r2, [r7, #6]
 8006832:	4603      	mov	r3, r0
 8006834:	01db      	lsls	r3, r3, #7
 8006836:	4413      	add	r3, r2
 8006838:	b2c9      	uxtb	r1, r1
 800683a:	4a13      	ldr	r2, [pc, #76]	; (8006888 <SSD1306_DrawPixel+0xb8>)
 800683c:	54d1      	strb	r1, [r2, r3]
 800683e:	e01d      	b.n	800687c <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8006840:	88fa      	ldrh	r2, [r7, #6]
 8006842:	88bb      	ldrh	r3, [r7, #4]
 8006844:	08db      	lsrs	r3, r3, #3
 8006846:	b298      	uxth	r0, r3
 8006848:	4603      	mov	r3, r0
 800684a:	01db      	lsls	r3, r3, #7
 800684c:	4413      	add	r3, r2
 800684e:	4a0e      	ldr	r2, [pc, #56]	; (8006888 <SSD1306_DrawPixel+0xb8>)
 8006850:	5cd3      	ldrb	r3, [r2, r3]
 8006852:	b25a      	sxtb	r2, r3
 8006854:	88bb      	ldrh	r3, [r7, #4]
 8006856:	f003 0307 	and.w	r3, r3, #7
 800685a:	2101      	movs	r1, #1
 800685c:	fa01 f303 	lsl.w	r3, r1, r3
 8006860:	b25b      	sxtb	r3, r3
 8006862:	43db      	mvns	r3, r3
 8006864:	b25b      	sxtb	r3, r3
 8006866:	4013      	ands	r3, r2
 8006868:	b259      	sxtb	r1, r3
 800686a:	88fa      	ldrh	r2, [r7, #6]
 800686c:	4603      	mov	r3, r0
 800686e:	01db      	lsls	r3, r3, #7
 8006870:	4413      	add	r3, r2
 8006872:	b2c9      	uxtb	r1, r1
 8006874:	4a04      	ldr	r2, [pc, #16]	; (8006888 <SSD1306_DrawPixel+0xb8>)
 8006876:	54d1      	strb	r1, [r2, r3]
 8006878:	e000      	b.n	800687c <SSD1306_DrawPixel+0xac>
		return;
 800687a:	bf00      	nop
	}
}
 800687c:	370c      	adds	r7, #12
 800687e:	46bd      	mov	sp, r7
 8006880:	bc80      	pop	{r7}
 8006882:	4770      	bx	lr
 8006884:	20000660 	.word	0x20000660
 8006888:	20000260 	.word	0x20000260

0800688c <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 800688c:	b480      	push	{r7}
 800688e:	b083      	sub	sp, #12
 8006890:	af00      	add	r7, sp, #0
 8006892:	4603      	mov	r3, r0
 8006894:	460a      	mov	r2, r1
 8006896:	80fb      	strh	r3, [r7, #6]
 8006898:	4613      	mov	r3, r2
 800689a:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 800689c:	4a05      	ldr	r2, [pc, #20]	; (80068b4 <SSD1306_GotoXY+0x28>)
 800689e:	88fb      	ldrh	r3, [r7, #6]
 80068a0:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80068a2:	4a04      	ldr	r2, [pc, #16]	; (80068b4 <SSD1306_GotoXY+0x28>)
 80068a4:	88bb      	ldrh	r3, [r7, #4]
 80068a6:	8053      	strh	r3, [r2, #2]
}
 80068a8:	bf00      	nop
 80068aa:	370c      	adds	r7, #12
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bc80      	pop	{r7}
 80068b0:	4770      	bx	lr
 80068b2:	bf00      	nop
 80068b4:	20000660 	.word	0x20000660

080068b8 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b086      	sub	sp, #24
 80068bc:	af00      	add	r7, sp, #0
 80068be:	4603      	mov	r3, r0
 80068c0:	6039      	str	r1, [r7, #0]
 80068c2:	71fb      	strb	r3, [r7, #7]
 80068c4:	4613      	mov	r3, r2
 80068c6:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80068c8:	4b3a      	ldr	r3, [pc, #232]	; (80069b4 <SSD1306_Putc+0xfc>)
 80068ca:	881b      	ldrh	r3, [r3, #0]
 80068cc:	461a      	mov	r2, r3
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	781b      	ldrb	r3, [r3, #0]
 80068d2:	4413      	add	r3, r2
	if (
 80068d4:	2b7f      	cmp	r3, #127	; 0x7f
 80068d6:	dc07      	bgt.n	80068e8 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80068d8:	4b36      	ldr	r3, [pc, #216]	; (80069b4 <SSD1306_Putc+0xfc>)
 80068da:	885b      	ldrh	r3, [r3, #2]
 80068dc:	461a      	mov	r2, r3
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	785b      	ldrb	r3, [r3, #1]
 80068e2:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80068e4:	2b3f      	cmp	r3, #63	; 0x3f
 80068e6:	dd01      	ble.n	80068ec <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80068e8:	2300      	movs	r3, #0
 80068ea:	e05e      	b.n	80069aa <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80068ec:	2300      	movs	r3, #0
 80068ee:	617b      	str	r3, [r7, #20]
 80068f0:	e04b      	b.n	800698a <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	685a      	ldr	r2, [r3, #4]
 80068f6:	79fb      	ldrb	r3, [r7, #7]
 80068f8:	3b20      	subs	r3, #32
 80068fa:	6839      	ldr	r1, [r7, #0]
 80068fc:	7849      	ldrb	r1, [r1, #1]
 80068fe:	fb01 f303 	mul.w	r3, r1, r3
 8006902:	4619      	mov	r1, r3
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	440b      	add	r3, r1
 8006908:	005b      	lsls	r3, r3, #1
 800690a:	4413      	add	r3, r2
 800690c:	881b      	ldrh	r3, [r3, #0]
 800690e:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8006910:	2300      	movs	r3, #0
 8006912:	613b      	str	r3, [r7, #16]
 8006914:	e030      	b.n	8006978 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8006916:	68fa      	ldr	r2, [r7, #12]
 8006918:	693b      	ldr	r3, [r7, #16]
 800691a:	fa02 f303 	lsl.w	r3, r2, r3
 800691e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006922:	2b00      	cmp	r3, #0
 8006924:	d010      	beq.n	8006948 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8006926:	4b23      	ldr	r3, [pc, #140]	; (80069b4 <SSD1306_Putc+0xfc>)
 8006928:	881a      	ldrh	r2, [r3, #0]
 800692a:	693b      	ldr	r3, [r7, #16]
 800692c:	b29b      	uxth	r3, r3
 800692e:	4413      	add	r3, r2
 8006930:	b298      	uxth	r0, r3
 8006932:	4b20      	ldr	r3, [pc, #128]	; (80069b4 <SSD1306_Putc+0xfc>)
 8006934:	885a      	ldrh	r2, [r3, #2]
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	b29b      	uxth	r3, r3
 800693a:	4413      	add	r3, r2
 800693c:	b29b      	uxth	r3, r3
 800693e:	79ba      	ldrb	r2, [r7, #6]
 8006940:	4619      	mov	r1, r3
 8006942:	f7ff ff45 	bl	80067d0 <SSD1306_DrawPixel>
 8006946:	e014      	b.n	8006972 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8006948:	4b1a      	ldr	r3, [pc, #104]	; (80069b4 <SSD1306_Putc+0xfc>)
 800694a:	881a      	ldrh	r2, [r3, #0]
 800694c:	693b      	ldr	r3, [r7, #16]
 800694e:	b29b      	uxth	r3, r3
 8006950:	4413      	add	r3, r2
 8006952:	b298      	uxth	r0, r3
 8006954:	4b17      	ldr	r3, [pc, #92]	; (80069b4 <SSD1306_Putc+0xfc>)
 8006956:	885a      	ldrh	r2, [r3, #2]
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	b29b      	uxth	r3, r3
 800695c:	4413      	add	r3, r2
 800695e:	b299      	uxth	r1, r3
 8006960:	79bb      	ldrb	r3, [r7, #6]
 8006962:	2b00      	cmp	r3, #0
 8006964:	bf0c      	ite	eq
 8006966:	2301      	moveq	r3, #1
 8006968:	2300      	movne	r3, #0
 800696a:	b2db      	uxtb	r3, r3
 800696c:	461a      	mov	r2, r3
 800696e:	f7ff ff2f 	bl	80067d0 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8006972:	693b      	ldr	r3, [r7, #16]
 8006974:	3301      	adds	r3, #1
 8006976:	613b      	str	r3, [r7, #16]
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	781b      	ldrb	r3, [r3, #0]
 800697c:	461a      	mov	r2, r3
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	4293      	cmp	r3, r2
 8006982:	d3c8      	bcc.n	8006916 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8006984:	697b      	ldr	r3, [r7, #20]
 8006986:	3301      	adds	r3, #1
 8006988:	617b      	str	r3, [r7, #20]
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	785b      	ldrb	r3, [r3, #1]
 800698e:	461a      	mov	r2, r3
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	4293      	cmp	r3, r2
 8006994:	d3ad      	bcc.n	80068f2 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8006996:	4b07      	ldr	r3, [pc, #28]	; (80069b4 <SSD1306_Putc+0xfc>)
 8006998:	881a      	ldrh	r2, [r3, #0]
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	781b      	ldrb	r3, [r3, #0]
 800699e:	b29b      	uxth	r3, r3
 80069a0:	4413      	add	r3, r2
 80069a2:	b29a      	uxth	r2, r3
 80069a4:	4b03      	ldr	r3, [pc, #12]	; (80069b4 <SSD1306_Putc+0xfc>)
 80069a6:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 80069a8:	79fb      	ldrb	r3, [r7, #7]
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3718      	adds	r7, #24
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}
 80069b2:	bf00      	nop
 80069b4:	20000660 	.word	0x20000660

080069b8 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b084      	sub	sp, #16
 80069bc:	af00      	add	r7, sp, #0
 80069be:	60f8      	str	r0, [r7, #12]
 80069c0:	60b9      	str	r1, [r7, #8]
 80069c2:	4613      	mov	r3, r2
 80069c4:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 80069c6:	e012      	b.n	80069ee <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	781b      	ldrb	r3, [r3, #0]
 80069cc:	79fa      	ldrb	r2, [r7, #7]
 80069ce:	68b9      	ldr	r1, [r7, #8]
 80069d0:	4618      	mov	r0, r3
 80069d2:	f7ff ff71 	bl	80068b8 <SSD1306_Putc>
 80069d6:	4603      	mov	r3, r0
 80069d8:	461a      	mov	r2, r3
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	781b      	ldrb	r3, [r3, #0]
 80069de:	429a      	cmp	r2, r3
 80069e0:	d002      	beq.n	80069e8 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	781b      	ldrb	r3, [r3, #0]
 80069e6:	e008      	b.n	80069fa <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	3301      	adds	r3, #1
 80069ec:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	781b      	ldrb	r3, [r3, #0]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d1e8      	bne.n	80069c8 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	781b      	ldrb	r3, [r3, #0]
}
 80069fa:	4618      	mov	r0, r3
 80069fc:	3710      	adds	r7, #16
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}
	...

08006a04 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8006a04:	b480      	push	{r7}
 8006a06:	b083      	sub	sp, #12
 8006a08:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 350000;
 8006a0a:	4b07      	ldr	r3, [pc, #28]	; (8006a28 <ssd1306_I2C_Init+0x24>)
 8006a0c:	607b      	str	r3, [r7, #4]
	while(p>0)
 8006a0e:	e002      	b.n	8006a16 <ssd1306_I2C_Init+0x12>
		p--;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	3b01      	subs	r3, #1
 8006a14:	607b      	str	r3, [r7, #4]
	while(p>0)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d1f9      	bne.n	8006a10 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c2);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8006a1c:	bf00      	nop
 8006a1e:	370c      	adds	r7, #12
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bc80      	pop	{r7}
 8006a24:	4770      	bx	lr
 8006a26:	bf00      	nop
 8006a28:	00055730 	.word	0x00055730

08006a2c <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8006a2c:	b5b0      	push	{r4, r5, r7, lr}
 8006a2e:	b088      	sub	sp, #32
 8006a30:	af02      	add	r7, sp, #8
 8006a32:	603a      	str	r2, [r7, #0]
 8006a34:	461a      	mov	r2, r3
 8006a36:	4603      	mov	r3, r0
 8006a38:	71fb      	strb	r3, [r7, #7]
 8006a3a:	460b      	mov	r3, r1
 8006a3c:	71bb      	strb	r3, [r7, #6]
 8006a3e:	4613      	mov	r3, r2
 8006a40:	80bb      	strh	r3, [r7, #4]
 8006a42:	466b      	mov	r3, sp
 8006a44:	461d      	mov	r5, r3
	uint8_t dt[count + 1];
 8006a46:	88bb      	ldrh	r3, [r7, #4]
 8006a48:	1c58      	adds	r0, r3, #1
 8006a4a:	1e43      	subs	r3, r0, #1
 8006a4c:	613b      	str	r3, [r7, #16]
 8006a4e:	4603      	mov	r3, r0
 8006a50:	4619      	mov	r1, r3
 8006a52:	f04f 0200 	mov.w	r2, #0
 8006a56:	f04f 0300 	mov.w	r3, #0
 8006a5a:	f04f 0400 	mov.w	r4, #0
 8006a5e:	00d4      	lsls	r4, r2, #3
 8006a60:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006a64:	00cb      	lsls	r3, r1, #3
 8006a66:	4603      	mov	r3, r0
 8006a68:	4619      	mov	r1, r3
 8006a6a:	f04f 0200 	mov.w	r2, #0
 8006a6e:	f04f 0300 	mov.w	r3, #0
 8006a72:	f04f 0400 	mov.w	r4, #0
 8006a76:	00d4      	lsls	r4, r2, #3
 8006a78:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8006a7c:	00cb      	lsls	r3, r1, #3
 8006a7e:	4603      	mov	r3, r0
 8006a80:	3307      	adds	r3, #7
 8006a82:	08db      	lsrs	r3, r3, #3
 8006a84:	00db      	lsls	r3, r3, #3
 8006a86:	ebad 0d03 	sub.w	sp, sp, r3
 8006a8a:	ab02      	add	r3, sp, #8
 8006a8c:	3300      	adds	r3, #0
 8006a8e:	60fb      	str	r3, [r7, #12]
	dt[0] = reg;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	79ba      	ldrb	r2, [r7, #6]
 8006a94:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 1; i <= count; i++)
 8006a96:	2301      	movs	r3, #1
 8006a98:	75fb      	strb	r3, [r7, #23]
 8006a9a:	e00a      	b.n	8006ab2 <ssd1306_I2C_WriteMulti+0x86>
		dt[i] = data[i-1];
 8006a9c:	7dfb      	ldrb	r3, [r7, #23]
 8006a9e:	3b01      	subs	r3, #1
 8006aa0:	683a      	ldr	r2, [r7, #0]
 8006aa2:	441a      	add	r2, r3
 8006aa4:	7dfb      	ldrb	r3, [r7, #23]
 8006aa6:	7811      	ldrb	r1, [r2, #0]
 8006aa8:	68fa      	ldr	r2, [r7, #12]
 8006aaa:	54d1      	strb	r1, [r2, r3]
	for(i = 1; i <= count; i++)
 8006aac:	7dfb      	ldrb	r3, [r7, #23]
 8006aae:	3301      	adds	r3, #1
 8006ab0:	75fb      	strb	r3, [r7, #23]
 8006ab2:	7dfb      	ldrb	r3, [r7, #23]
 8006ab4:	b29b      	uxth	r3, r3
 8006ab6:	88ba      	ldrh	r2, [r7, #4]
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	d2ef      	bcs.n	8006a9c <ssd1306_I2C_WriteMulti+0x70>
	HAL_I2C_Master_Transmit(&hi2c2, address, dt, count, 10);
 8006abc:	79fb      	ldrb	r3, [r7, #7]
 8006abe:	b299      	uxth	r1, r3
 8006ac0:	68fa      	ldr	r2, [r7, #12]
 8006ac2:	88b8      	ldrh	r0, [r7, #4]
 8006ac4:	230a      	movs	r3, #10
 8006ac6:	9300      	str	r3, [sp, #0]
 8006ac8:	4603      	mov	r3, r0
 8006aca:	4804      	ldr	r0, [pc, #16]	; (8006adc <ssd1306_I2C_WriteMulti+0xb0>)
 8006acc:	f003 fca6 	bl	800a41c <HAL_I2C_Master_Transmit>
 8006ad0:	46ad      	mov	sp, r5
}
 8006ad2:	bf00      	nop
 8006ad4:	3718      	adds	r7, #24
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bdb0      	pop	{r4, r5, r7, pc}
 8006ada:	bf00      	nop
 8006adc:	20000c80 	.word	0x20000c80

08006ae0 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b086      	sub	sp, #24
 8006ae4:	af02      	add	r7, sp, #8
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	71fb      	strb	r3, [r7, #7]
 8006aea:	460b      	mov	r3, r1
 8006aec:	71bb      	strb	r3, [r7, #6]
 8006aee:	4613      	mov	r3, r2
 8006af0:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8006af2:	79bb      	ldrb	r3, [r7, #6]
 8006af4:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8006af6:	797b      	ldrb	r3, [r7, #5]
 8006af8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c2, address, dt, 2, 10);
 8006afa:	79fb      	ldrb	r3, [r7, #7]
 8006afc:	b299      	uxth	r1, r3
 8006afe:	f107 020c 	add.w	r2, r7, #12
 8006b02:	230a      	movs	r3, #10
 8006b04:	9300      	str	r3, [sp, #0]
 8006b06:	2302      	movs	r3, #2
 8006b08:	4803      	ldr	r0, [pc, #12]	; (8006b18 <ssd1306_I2C_Write+0x38>)
 8006b0a:	f003 fc87 	bl	800a41c <HAL_I2C_Master_Transmit>
}
 8006b0e:	bf00      	nop
 8006b10:	3710      	adds	r7, #16
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}
 8006b16:	bf00      	nop
 8006b18:	20000c80 	.word	0x20000c80

08006b1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b083      	sub	sp, #12
 8006b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006b22:	2300      	movs	r3, #0
 8006b24:	607b      	str	r3, [r7, #4]
 8006b26:	4b0f      	ldr	r3, [pc, #60]	; (8006b64 <HAL_MspInit+0x48>)
 8006b28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b2a:	4a0e      	ldr	r2, [pc, #56]	; (8006b64 <HAL_MspInit+0x48>)
 8006b2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006b30:	6453      	str	r3, [r2, #68]	; 0x44
 8006b32:	4b0c      	ldr	r3, [pc, #48]	; (8006b64 <HAL_MspInit+0x48>)
 8006b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b3a:	607b      	str	r3, [r7, #4]
 8006b3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006b3e:	2300      	movs	r3, #0
 8006b40:	603b      	str	r3, [r7, #0]
 8006b42:	4b08      	ldr	r3, [pc, #32]	; (8006b64 <HAL_MspInit+0x48>)
 8006b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b46:	4a07      	ldr	r2, [pc, #28]	; (8006b64 <HAL_MspInit+0x48>)
 8006b48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b4c:	6413      	str	r3, [r2, #64]	; 0x40
 8006b4e:	4b05      	ldr	r3, [pc, #20]	; (8006b64 <HAL_MspInit+0x48>)
 8006b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b56:	603b      	str	r3, [r7, #0]
 8006b58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006b5a:	bf00      	nop
 8006b5c:	370c      	adds	r7, #12
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bc80      	pop	{r7}
 8006b62:	4770      	bx	lr
 8006b64:	40023800 	.word	0x40023800

08006b68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006b6c:	bf00      	nop
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bc80      	pop	{r7}
 8006b72:	4770      	bx	lr

08006b74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006b74:	b480      	push	{r7}
 8006b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006b78:	e7fe      	b.n	8006b78 <HardFault_Handler+0x4>

08006b7a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006b7a:	b480      	push	{r7}
 8006b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006b7e:	e7fe      	b.n	8006b7e <MemManage_Handler+0x4>

08006b80 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006b80:	b480      	push	{r7}
 8006b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006b84:	e7fe      	b.n	8006b84 <BusFault_Handler+0x4>

08006b86 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006b86:	b480      	push	{r7}
 8006b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006b8a:	e7fe      	b.n	8006b8a <UsageFault_Handler+0x4>

08006b8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006b90:	bf00      	nop
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bc80      	pop	{r7}
 8006b96:	4770      	bx	lr

08006b98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006b9c:	bf00      	nop
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bc80      	pop	{r7}
 8006ba2:	4770      	bx	lr

08006ba4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006ba8:	bf00      	nop
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bc80      	pop	{r7}
 8006bae:	4770      	bx	lr

08006bb0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006bb4:	f001 fa16 	bl	8007fe4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006bb8:	bf00      	nop
 8006bba:	bd80      	pop	{r7, pc}

08006bbc <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8006bc0:	4802      	ldr	r0, [pc, #8]	; (8006bcc <CAN1_RX1_IRQHandler+0x10>)
 8006bc2:	f002 fa4b 	bl	800905c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8006bc6:	bf00      	nop
 8006bc8:	bd80      	pop	{r7, pc}
 8006bca:	bf00      	nop
 8006bcc:	20000c04 	.word	0x20000c04

08006bd0 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8006bd4:	4802      	ldr	r0, [pc, #8]	; (8006be0 <CAN1_SCE_IRQHandler+0x10>)
 8006bd6:	f002 fa41 	bl	800905c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8006bda:	bf00      	nop
 8006bdc:	bd80      	pop	{r7, pc}
 8006bde:	bf00      	nop
 8006be0:	20000c04 	.word	0x20000c04
 8006be4:	00000000 	.word	0x00000000

08006be8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006be8:	b5b0      	push	{r4, r5, r7, lr}
 8006bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

	CAN_Rx_Process();	//can receive handle
 8006bec:	f7fe fdf6 	bl	80057dc <CAN_Rx_Process>

	// *********************** Sensing Process (ADC average) ******************************

	ADC_SUM_I = ADC_SUM_I - ADC_Array_I[i];		//delete old data
 8006bf0:	4bad      	ldr	r3, [pc, #692]	; (8006ea8 <TIM2_IRQHandler+0x2c0>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4aad      	ldr	r2, [pc, #692]	; (8006eac <TIM2_IRQHandler+0x2c4>)
 8006bf6:	7812      	ldrb	r2, [r2, #0]
 8006bf8:	4611      	mov	r1, r2
 8006bfa:	4aad      	ldr	r2, [pc, #692]	; (8006eb0 <TIM2_IRQHandler+0x2c8>)
 8006bfc:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8006c00:	1a9b      	subs	r3, r3, r2
 8006c02:	4aa9      	ldr	r2, [pc, #676]	; (8006ea8 <TIM2_IRQHandler+0x2c0>)
 8006c04:	6013      	str	r3, [r2, #0]
	ADC_SUM_Vn = ADC_SUM_Vn - ADC_Array_Vn[i];
 8006c06:	4bab      	ldr	r3, [pc, #684]	; (8006eb4 <TIM2_IRQHandler+0x2cc>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4aa8      	ldr	r2, [pc, #672]	; (8006eac <TIM2_IRQHandler+0x2c4>)
 8006c0c:	7812      	ldrb	r2, [r2, #0]
 8006c0e:	4611      	mov	r1, r2
 8006c10:	4aa9      	ldr	r2, [pc, #676]	; (8006eb8 <TIM2_IRQHandler+0x2d0>)
 8006c12:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8006c16:	1a9b      	subs	r3, r3, r2
 8006c18:	4aa6      	ldr	r2, [pc, #664]	; (8006eb4 <TIM2_IRQHandler+0x2cc>)
 8006c1a:	6013      	str	r3, [r2, #0]
	ADC_SUM_Vp = ADC_SUM_Vp - ADC_Array_Vp[i];
 8006c1c:	4ba7      	ldr	r3, [pc, #668]	; (8006ebc <TIM2_IRQHandler+0x2d4>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4aa2      	ldr	r2, [pc, #648]	; (8006eac <TIM2_IRQHandler+0x2c4>)
 8006c22:	7812      	ldrb	r2, [r2, #0]
 8006c24:	4611      	mov	r1, r2
 8006c26:	4aa6      	ldr	r2, [pc, #664]	; (8006ec0 <TIM2_IRQHandler+0x2d8>)
 8006c28:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8006c2c:	1a9b      	subs	r3, r3, r2
 8006c2e:	4aa3      	ldr	r2, [pc, #652]	; (8006ebc <TIM2_IRQHandler+0x2d4>)
 8006c30:	6013      	str	r3, [r2, #0]

	ADC_Array_I[i] = ADC_current;				//save data from ADC read
 8006c32:	4b9e      	ldr	r3, [pc, #632]	; (8006eac <TIM2_IRQHandler+0x2c4>)
 8006c34:	781b      	ldrb	r3, [r3, #0]
 8006c36:	461a      	mov	r2, r3
 8006c38:	4ba2      	ldr	r3, [pc, #648]	; (8006ec4 <TIM2_IRQHandler+0x2dc>)
 8006c3a:	8819      	ldrh	r1, [r3, #0]
 8006c3c:	4b9c      	ldr	r3, [pc, #624]	; (8006eb0 <TIM2_IRQHandler+0x2c8>)
 8006c3e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	ADC_Array_Vn[i] = ADC_voltagen;
 8006c42:	4b9a      	ldr	r3, [pc, #616]	; (8006eac <TIM2_IRQHandler+0x2c4>)
 8006c44:	781b      	ldrb	r3, [r3, #0]
 8006c46:	461a      	mov	r2, r3
 8006c48:	4b9f      	ldr	r3, [pc, #636]	; (8006ec8 <TIM2_IRQHandler+0x2e0>)
 8006c4a:	8819      	ldrh	r1, [r3, #0]
 8006c4c:	4b9a      	ldr	r3, [pc, #616]	; (8006eb8 <TIM2_IRQHandler+0x2d0>)
 8006c4e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	ADC_Array_Vp[i] = ADC_voltagep;
 8006c52:	4b96      	ldr	r3, [pc, #600]	; (8006eac <TIM2_IRQHandler+0x2c4>)
 8006c54:	781b      	ldrb	r3, [r3, #0]
 8006c56:	461a      	mov	r2, r3
 8006c58:	4b9c      	ldr	r3, [pc, #624]	; (8006ecc <TIM2_IRQHandler+0x2e4>)
 8006c5a:	8819      	ldrh	r1, [r3, #0]
 8006c5c:	4b98      	ldr	r3, [pc, #608]	; (8006ec0 <TIM2_IRQHandler+0x2d8>)
 8006c5e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	ADC_SUM_I = ADC_SUM_I + ADC_Array_I[i];		//summing data and add new data
 8006c62:	4b92      	ldr	r3, [pc, #584]	; (8006eac <TIM2_IRQHandler+0x2c4>)
 8006c64:	781b      	ldrb	r3, [r3, #0]
 8006c66:	461a      	mov	r2, r3
 8006c68:	4b91      	ldr	r3, [pc, #580]	; (8006eb0 <TIM2_IRQHandler+0x2c8>)
 8006c6a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006c6e:	461a      	mov	r2, r3
 8006c70:	4b8d      	ldr	r3, [pc, #564]	; (8006ea8 <TIM2_IRQHandler+0x2c0>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4413      	add	r3, r2
 8006c76:	4a8c      	ldr	r2, [pc, #560]	; (8006ea8 <TIM2_IRQHandler+0x2c0>)
 8006c78:	6013      	str	r3, [r2, #0]
	ADC_SUM_Vn = ADC_SUM_Vn + ADC_Array_Vn[i];
 8006c7a:	4b8c      	ldr	r3, [pc, #560]	; (8006eac <TIM2_IRQHandler+0x2c4>)
 8006c7c:	781b      	ldrb	r3, [r3, #0]
 8006c7e:	461a      	mov	r2, r3
 8006c80:	4b8d      	ldr	r3, [pc, #564]	; (8006eb8 <TIM2_IRQHandler+0x2d0>)
 8006c82:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006c86:	461a      	mov	r2, r3
 8006c88:	4b8a      	ldr	r3, [pc, #552]	; (8006eb4 <TIM2_IRQHandler+0x2cc>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4413      	add	r3, r2
 8006c8e:	4a89      	ldr	r2, [pc, #548]	; (8006eb4 <TIM2_IRQHandler+0x2cc>)
 8006c90:	6013      	str	r3, [r2, #0]
	ADC_SUM_Vp = ADC_SUM_Vp + ADC_Array_Vp[i];
 8006c92:	4b86      	ldr	r3, [pc, #536]	; (8006eac <TIM2_IRQHandler+0x2c4>)
 8006c94:	781b      	ldrb	r3, [r3, #0]
 8006c96:	461a      	mov	r2, r3
 8006c98:	4b89      	ldr	r3, [pc, #548]	; (8006ec0 <TIM2_IRQHandler+0x2d8>)
 8006c9a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006c9e:	461a      	mov	r2, r3
 8006ca0:	4b86      	ldr	r3, [pc, #536]	; (8006ebc <TIM2_IRQHandler+0x2d4>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4413      	add	r3, r2
 8006ca6:	4a85      	ldr	r2, [pc, #532]	; (8006ebc <TIM2_IRQHandler+0x2d4>)
 8006ca8:	6013      	str	r3, [r2, #0]

	ADC_Average_I = (float) ADC_SUM_I / maxdata;	//calculate average data
 8006caa:	4b7f      	ldr	r3, [pc, #508]	; (8006ea8 <TIM2_IRQHandler+0x2c0>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4618      	mov	r0, r3
 8006cb0:	f7fa f830 	bl	8000d14 <__aeabi_i2f>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	4986      	ldr	r1, [pc, #536]	; (8006ed0 <TIM2_IRQHandler+0x2e8>)
 8006cb8:	4618      	mov	r0, r3
 8006cba:	f7fa f933 	bl	8000f24 <__aeabi_fdiv>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	461a      	mov	r2, r3
 8006cc2:	4b84      	ldr	r3, [pc, #528]	; (8006ed4 <TIM2_IRQHandler+0x2ec>)
 8006cc4:	601a      	str	r2, [r3, #0]
	ADC_Average_Vn = (float) ADC_SUM_Vn / maxdata;
 8006cc6:	4b7b      	ldr	r3, [pc, #492]	; (8006eb4 <TIM2_IRQHandler+0x2cc>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4618      	mov	r0, r3
 8006ccc:	f7fa f822 	bl	8000d14 <__aeabi_i2f>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	497f      	ldr	r1, [pc, #508]	; (8006ed0 <TIM2_IRQHandler+0x2e8>)
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	f7fa f925 	bl	8000f24 <__aeabi_fdiv>
 8006cda:	4603      	mov	r3, r0
 8006cdc:	461a      	mov	r2, r3
 8006cde:	4b7e      	ldr	r3, [pc, #504]	; (8006ed8 <TIM2_IRQHandler+0x2f0>)
 8006ce0:	601a      	str	r2, [r3, #0]
	ADC_Average_Vp = (float) ADC_SUM_Vp / maxdata;
 8006ce2:	4b76      	ldr	r3, [pc, #472]	; (8006ebc <TIM2_IRQHandler+0x2d4>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	f7fa f814 	bl	8000d14 <__aeabi_i2f>
 8006cec:	4603      	mov	r3, r0
 8006cee:	4978      	ldr	r1, [pc, #480]	; (8006ed0 <TIM2_IRQHandler+0x2e8>)
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f7fa f917 	bl	8000f24 <__aeabi_fdiv>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	461a      	mov	r2, r3
 8006cfa:	4b78      	ldr	r3, [pc, #480]	; (8006edc <TIM2_IRQHandler+0x2f4>)
 8006cfc:	601a      	str	r2, [r3, #0]

	i++;
 8006cfe:	4b6b      	ldr	r3, [pc, #428]	; (8006eac <TIM2_IRQHandler+0x2c4>)
 8006d00:	781b      	ldrb	r3, [r3, #0]
 8006d02:	3301      	adds	r3, #1
 8006d04:	b2da      	uxtb	r2, r3
 8006d06:	4b69      	ldr	r3, [pc, #420]	; (8006eac <TIM2_IRQHandler+0x2c4>)
 8006d08:	701a      	strb	r2, [r3, #0]
	i = i % maxdata;
 8006d0a:	4b68      	ldr	r3, [pc, #416]	; (8006eac <TIM2_IRQHandler+0x2c4>)
 8006d0c:	781b      	ldrb	r3, [r3, #0]
 8006d0e:	4a74      	ldr	r2, [pc, #464]	; (8006ee0 <TIM2_IRQHandler+0x2f8>)
 8006d10:	fba2 1203 	umull	r1, r2, r2, r3
 8006d14:	0952      	lsrs	r2, r2, #5
 8006d16:	2164      	movs	r1, #100	; 0x64
 8006d18:	fb01 f202 	mul.w	r2, r1, r2
 8006d1c:	1a9b      	subs	r3, r3, r2
 8006d1e:	b2da      	uxtb	r2, r3
 8006d20:	4b62      	ldr	r3, [pc, #392]	; (8006eac <TIM2_IRQHandler+0x2c4>)
 8006d22:	701a      	strb	r2, [r3, #0]

	//Current value calculation and calibration
	Current_Charger = 0.0125*ADC_Average_I - 24.845 - OFFSET_CurrentSense;
 8006d24:	4b6b      	ldr	r3, [pc, #428]	; (8006ed4 <TIM2_IRQHandler+0x2ec>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4618      	mov	r0, r3
 8006d2a:	f7f9 fbb9 	bl	80004a0 <__aeabi_f2d>
 8006d2e:	a356      	add	r3, pc, #344	; (adr r3, 8006e88 <TIM2_IRQHandler+0x2a0>)
 8006d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d34:	f7f9 fc0c 	bl	8000550 <__aeabi_dmul>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	460c      	mov	r4, r1
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	4621      	mov	r1, r4
 8006d40:	a353      	add	r3, pc, #332	; (adr r3, 8006e90 <TIM2_IRQHandler+0x2a8>)
 8006d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d46:	f7f9 fa4b 	bl	80001e0 <__aeabi_dsub>
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	460c      	mov	r4, r1
 8006d4e:	4625      	mov	r5, r4
 8006d50:	461c      	mov	r4, r3
 8006d52:	4b64      	ldr	r3, [pc, #400]	; (8006ee4 <TIM2_IRQHandler+0x2fc>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4618      	mov	r0, r3
 8006d58:	f7f9 fba2 	bl	80004a0 <__aeabi_f2d>
 8006d5c:	4602      	mov	r2, r0
 8006d5e:	460b      	mov	r3, r1
 8006d60:	4620      	mov	r0, r4
 8006d62:	4629      	mov	r1, r5
 8006d64:	f7f9 fa3c 	bl	80001e0 <__aeabi_dsub>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	460c      	mov	r4, r1
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	4621      	mov	r1, r4
 8006d70:	f7f9 fec6 	bl	8000b00 <__aeabi_d2f>
 8006d74:	4602      	mov	r2, r0
 8006d76:	4b5c      	ldr	r3, [pc, #368]	; (8006ee8 <TIM2_IRQHandler+0x300>)
 8006d78:	601a      	str	r2, [r3, #0]
	OFFSET_Calibration = 0.0125*ADC_Average_I - 24.845;
 8006d7a:	4b56      	ldr	r3, [pc, #344]	; (8006ed4 <TIM2_IRQHandler+0x2ec>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f7f9 fb8e 	bl	80004a0 <__aeabi_f2d>
 8006d84:	a340      	add	r3, pc, #256	; (adr r3, 8006e88 <TIM2_IRQHandler+0x2a0>)
 8006d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d8a:	f7f9 fbe1 	bl	8000550 <__aeabi_dmul>
 8006d8e:	4603      	mov	r3, r0
 8006d90:	460c      	mov	r4, r1
 8006d92:	4618      	mov	r0, r3
 8006d94:	4621      	mov	r1, r4
 8006d96:	a33e      	add	r3, pc, #248	; (adr r3, 8006e90 <TIM2_IRQHandler+0x2a8>)
 8006d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d9c:	f7f9 fa20 	bl	80001e0 <__aeabi_dsub>
 8006da0:	4603      	mov	r3, r0
 8006da2:	460c      	mov	r4, r1
 8006da4:	4618      	mov	r0, r3
 8006da6:	4621      	mov	r1, r4
 8006da8:	f7f9 feaa 	bl	8000b00 <__aeabi_d2f>
 8006dac:	4602      	mov	r2, r0
 8006dae:	4b4f      	ldr	r3, [pc, #316]	; (8006eec <TIM2_IRQHandler+0x304>)
 8006db0:	601a      	str	r2, [r3, #0]
	if (Current_Charger<=0)
 8006db2:	4b4d      	ldr	r3, [pc, #308]	; (8006ee8 <TIM2_IRQHandler+0x300>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f04f 0100 	mov.w	r1, #0
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f7fa f9a6 	bl	800110c <__aeabi_fcmple>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d003      	beq.n	8006dce <TIM2_IRQHandler+0x1e6>
		Current_Charger = 0;
 8006dc6:	4b48      	ldr	r3, [pc, #288]	; (8006ee8 <TIM2_IRQHandler+0x300>)
 8006dc8:	f04f 0200 	mov.w	r2, #0
 8006dcc:	601a      	str	r2, [r3, #0]

	//Voltage value calculation and calibration
	ADC_VoltageResult = fabs (ADC_Average_Vn - ADC_Average_Vp);
 8006dce:	4b42      	ldr	r3, [pc, #264]	; (8006ed8 <TIM2_IRQHandler+0x2f0>)
 8006dd0:	681a      	ldr	r2, [r3, #0]
 8006dd2:	4b42      	ldr	r3, [pc, #264]	; (8006edc <TIM2_IRQHandler+0x2f4>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4619      	mov	r1, r3
 8006dd8:	4610      	mov	r0, r2
 8006dda:	f7f9 fee5 	bl	8000ba8 <__aeabi_fsub>
 8006dde:	4603      	mov	r3, r0
 8006de0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006de4:	4a42      	ldr	r2, [pc, #264]	; (8006ef0 <TIM2_IRQHandler+0x308>)
 8006de6:	6013      	str	r3, [r2, #0]
	Voltage_Charger = ADC_VoltageResult*0.0275-0.018;
 8006de8:	4b41      	ldr	r3, [pc, #260]	; (8006ef0 <TIM2_IRQHandler+0x308>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	4618      	mov	r0, r3
 8006dee:	f7f9 fb57 	bl	80004a0 <__aeabi_f2d>
 8006df2:	a329      	add	r3, pc, #164	; (adr r3, 8006e98 <TIM2_IRQHandler+0x2b0>)
 8006df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006df8:	f7f9 fbaa 	bl	8000550 <__aeabi_dmul>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	460c      	mov	r4, r1
 8006e00:	4618      	mov	r0, r3
 8006e02:	4621      	mov	r1, r4
 8006e04:	a326      	add	r3, pc, #152	; (adr r3, 8006ea0 <TIM2_IRQHandler+0x2b8>)
 8006e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e0a:	f7f9 f9e9 	bl	80001e0 <__aeabi_dsub>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	460c      	mov	r4, r1
 8006e12:	4618      	mov	r0, r3
 8006e14:	4621      	mov	r1, r4
 8006e16:	f7f9 fe73 	bl	8000b00 <__aeabi_d2f>
 8006e1a:	4602      	mov	r2, r0
 8006e1c:	4b35      	ldr	r3, [pc, #212]	; (8006ef4 <TIM2_IRQHandler+0x30c>)
 8006e1e:	601a      	str	r2, [r3, #0]
	if(Voltage_Charger <= 0)
 8006e20:	4b34      	ldr	r3, [pc, #208]	; (8006ef4 <TIM2_IRQHandler+0x30c>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f04f 0100 	mov.w	r1, #0
 8006e28:	4618      	mov	r0, r3
 8006e2a:	f7fa f96f 	bl	800110c <__aeabi_fcmple>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d003      	beq.n	8006e3c <TIM2_IRQHandler+0x254>
		Voltage_Charger = 0;
 8006e34:	4b2f      	ldr	r3, [pc, #188]	; (8006ef4 <TIM2_IRQHandler+0x30c>)
 8006e36:	f04f 0200 	mov.w	r2, #0
 8006e3a:	601a      	str	r2, [r3, #0]

	Temp_delay_calc++;
 8006e3c:	4b2e      	ldr	r3, [pc, #184]	; (8006ef8 <TIM2_IRQHandler+0x310>)
 8006e3e:	781b      	ldrb	r3, [r3, #0]
 8006e40:	3301      	adds	r3, #1
 8006e42:	b2da      	uxtb	r2, r3
 8006e44:	4b2c      	ldr	r3, [pc, #176]	; (8006ef8 <TIM2_IRQHandler+0x310>)
 8006e46:	701a      	strb	r2, [r3, #0]

	if(Temp_delay_calc >= 100)
 8006e48:	4b2b      	ldr	r3, [pc, #172]	; (8006ef8 <TIM2_IRQHandler+0x310>)
 8006e4a:	781b      	ldrb	r3, [r3, #0]
 8006e4c:	2b63      	cmp	r3, #99	; 0x63
 8006e4e:	f240 80ae 	bls.w	8006fae <TIM2_IRQHandler+0x3c6>
	{
		Temp_delay_calc = 0;
 8006e52:	4b29      	ldr	r3, [pc, #164]	; (8006ef8 <TIM2_IRQHandler+0x310>)
 8006e54:	2200      	movs	r2, #0
 8006e56:	701a      	strb	r2, [r3, #0]
		Res_T1 = ADC_temp1*10000/(3900-ADC_temp1); 	// 10000 => R1 , 3900 => Vcc dalam nilai digital
 8006e58:	4b28      	ldr	r3, [pc, #160]	; (8006efc <TIM2_IRQHandler+0x314>)
 8006e5a:	881b      	ldrh	r3, [r3, #0]
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	f242 7310 	movw	r3, #10000	; 0x2710
 8006e62:	fb03 f202 	mul.w	r2, r3, r2
 8006e66:	4b25      	ldr	r3, [pc, #148]	; (8006efc <TIM2_IRQHandler+0x314>)
 8006e68:	881b      	ldrh	r3, [r3, #0]
 8006e6a:	f5c3 6373 	rsb	r3, r3, #3888	; 0xf30
 8006e6e:	330c      	adds	r3, #12
 8006e70:	fb92 f3f3 	sdiv	r3, r2, r3
 8006e74:	4618      	mov	r0, r3
 8006e76:	f7f9 ff4d 	bl	8000d14 <__aeabi_i2f>
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	4b20      	ldr	r3, [pc, #128]	; (8006f00 <TIM2_IRQHandler+0x318>)
 8006e7e:	601a      	str	r2, [r3, #0]
		Temp_T1 = -24.05*log(Res_T1) + 246.41;			//1 / a + b (Ln RT / R25) + c b (Ln RT / R25)2
 8006e80:	4b1f      	ldr	r3, [pc, #124]	; (8006f00 <TIM2_IRQHandler+0x318>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4618      	mov	r0, r3
 8006e86:	e03d      	b.n	8006f04 <TIM2_IRQHandler+0x31c>
 8006e88:	9999999a 	.word	0x9999999a
 8006e8c:	3f899999 	.word	0x3f899999
 8006e90:	eb851eb8 	.word	0xeb851eb8
 8006e94:	4038d851 	.word	0x4038d851
 8006e98:	c28f5c29 	.word	0xc28f5c29
 8006e9c:	3f9c28f5 	.word	0x3f9c28f5
 8006ea0:	8d4fdf3b 	.word	0x8d4fdf3b
 8006ea4:	3f926e97 	.word	0x3f926e97
 8006ea8:	200008b0 	.word	0x200008b0
 8006eac:	20000de4 	.word	0x20000de4
 8006eb0:	2000068c 	.word	0x2000068c
 8006eb4:	2000076c 	.word	0x2000076c
 8006eb8:	200007e4 	.word	0x200007e4
 8006ebc:	200008b8 	.word	0x200008b8
 8006ec0:	20000930 	.word	0x20000930
 8006ec4:	20000aae 	.word	0x20000aae
 8006ec8:	200008f2 	.word	0x200008f2
 8006ecc:	20000a7c 	.word	0x20000a7c
 8006ed0:	42c80000 	.word	0x42c80000
 8006ed4:	200008e4 	.word	0x200008e4
 8006ed8:	20000ae0 	.word	0x20000ae0
 8006edc:	20000abc 	.word	0x20000abc
 8006ee0:	51eb851f 	.word	0x51eb851f
 8006ee4:	200007c0 	.word	0x200007c0
 8006ee8:	20000adc 	.word	0x20000adc
 8006eec:	20000794 	.word	0x20000794
 8006ef0:	20000a18 	.word	0x20000a18
 8006ef4:	20000aa4 	.word	0x20000aa4
 8006ef8:	20000dec 	.word	0x20000dec
 8006efc:	200008b4 	.word	0x200008b4
 8006f00:	200008c0 	.word	0x200008c0
 8006f04:	f7f9 facc 	bl	80004a0 <__aeabi_f2d>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	460c      	mov	r4, r1
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	4621      	mov	r1, r4
 8006f10:	f008 f8f4 	bl	800f0fc <log>
 8006f14:	a3a8      	add	r3, pc, #672	; (adr r3, 80071b8 <TIM2_IRQHandler+0x5d0>)
 8006f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f1a:	f7f9 fb19 	bl	8000550 <__aeabi_dmul>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	460c      	mov	r4, r1
 8006f22:	4618      	mov	r0, r3
 8006f24:	4621      	mov	r1, r4
 8006f26:	a3a6      	add	r3, pc, #664	; (adr r3, 80071c0 <TIM2_IRQHandler+0x5d8>)
 8006f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f2c:	f7f9 f95a 	bl	80001e4 <__adddf3>
 8006f30:	4603      	mov	r3, r0
 8006f32:	460c      	mov	r4, r1
 8006f34:	4618      	mov	r0, r3
 8006f36:	4621      	mov	r1, r4
 8006f38:	f7f9 fde2 	bl	8000b00 <__aeabi_d2f>
 8006f3c:	4602      	mov	r2, r0
 8006f3e:	4ba4      	ldr	r3, [pc, #656]	; (80071d0 <TIM2_IRQHandler+0x5e8>)
 8006f40:	601a      	str	r2, [r3, #0]
		Res_T2 = ADC_temp2*10000/(3900-ADC_temp2);
 8006f42:	4ba4      	ldr	r3, [pc, #656]	; (80071d4 <TIM2_IRQHandler+0x5ec>)
 8006f44:	881b      	ldrh	r3, [r3, #0]
 8006f46:	461a      	mov	r2, r3
 8006f48:	f242 7310 	movw	r3, #10000	; 0x2710
 8006f4c:	fb03 f202 	mul.w	r2, r3, r2
 8006f50:	4ba0      	ldr	r3, [pc, #640]	; (80071d4 <TIM2_IRQHandler+0x5ec>)
 8006f52:	881b      	ldrh	r3, [r3, #0]
 8006f54:	f5c3 6373 	rsb	r3, r3, #3888	; 0xf30
 8006f58:	330c      	adds	r3, #12
 8006f5a:	fb92 f3f3 	sdiv	r3, r2, r3
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f7f9 fed8 	bl	8000d14 <__aeabi_i2f>
 8006f64:	4602      	mov	r2, r0
 8006f66:	4b9c      	ldr	r3, [pc, #624]	; (80071d8 <TIM2_IRQHandler+0x5f0>)
 8006f68:	601a      	str	r2, [r3, #0]
		Temp_T2 = -24.05*log(Res_T2) + 246.41;			//1 / a + b (Ln RT / R25) + c b (Ln RT / R25)2
 8006f6a:	4b9b      	ldr	r3, [pc, #620]	; (80071d8 <TIM2_IRQHandler+0x5f0>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f7f9 fa96 	bl	80004a0 <__aeabi_f2d>
 8006f74:	4603      	mov	r3, r0
 8006f76:	460c      	mov	r4, r1
 8006f78:	4618      	mov	r0, r3
 8006f7a:	4621      	mov	r1, r4
 8006f7c:	f008 f8be 	bl	800f0fc <log>
 8006f80:	a38d      	add	r3, pc, #564	; (adr r3, 80071b8 <TIM2_IRQHandler+0x5d0>)
 8006f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f86:	f7f9 fae3 	bl	8000550 <__aeabi_dmul>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	460c      	mov	r4, r1
 8006f8e:	4618      	mov	r0, r3
 8006f90:	4621      	mov	r1, r4
 8006f92:	a38b      	add	r3, pc, #556	; (adr r3, 80071c0 <TIM2_IRQHandler+0x5d8>)
 8006f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f98:	f7f9 f924 	bl	80001e4 <__adddf3>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	460c      	mov	r4, r1
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	4621      	mov	r1, r4
 8006fa4:	f7f9 fdac 	bl	8000b00 <__aeabi_d2f>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	4b8c      	ldr	r3, [pc, #560]	; (80071dc <TIM2_IRQHandler+0x5f4>)
 8006fac:	601a      	str	r2, [r3, #0]
	// *********************** end of Sensing Process (ADC average) ******************************


	// ***********************Charge or standby State ******************************

	if (Charger_Mode == 1){	//charge mode
 8006fae:	4b8c      	ldr	r3, [pc, #560]	; (80071e0 <TIM2_IRQHandler+0x5f8>)
 8006fb0:	781b      	ldrb	r3, [r3, #0]
 8006fb2:	2b01      	cmp	r3, #1
 8006fb4:	f040 80aa 	bne.w	800710c <TIM2_IRQHandler+0x524>

		if(	flag_trip_overvoltage == 1		||
 8006fb8:	4b8a      	ldr	r3, [pc, #552]	; (80071e4 <TIM2_IRQHandler+0x5fc>)
 8006fba:	781b      	ldrb	r3, [r3, #0]
 8006fbc:	2b01      	cmp	r3, #1
 8006fbe:	d027      	beq.n	8007010 <TIM2_IRQHandler+0x428>
			flag_trip_overtemperature == 1	||
 8006fc0:	4b89      	ldr	r3, [pc, #548]	; (80071e8 <TIM2_IRQHandler+0x600>)
 8006fc2:	781b      	ldrb	r3, [r3, #0]
		if(	flag_trip_overvoltage == 1		||
 8006fc4:	2b01      	cmp	r3, #1
 8006fc6:	d023      	beq.n	8007010 <TIM2_IRQHandler+0x428>
			flag_trip_undertemperature == 1	||
 8006fc8:	4b88      	ldr	r3, [pc, #544]	; (80071ec <TIM2_IRQHandler+0x604>)
 8006fca:	781b      	ldrb	r3, [r3, #0]
			flag_trip_overtemperature == 1	||
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	d01f      	beq.n	8007010 <TIM2_IRQHandler+0x428>
			flag_trip_overcurrentcharge == 1||
 8006fd0:	4b87      	ldr	r3, [pc, #540]	; (80071f0 <TIM2_IRQHandler+0x608>)
 8006fd2:	781b      	ldrb	r3, [r3, #0]
			flag_trip_undertemperature == 1	||
 8006fd4:	2b01      	cmp	r3, #1
 8006fd6:	d01b      	beq.n	8007010 <TIM2_IRQHandler+0x428>
			flag_trip_SOCOverCharge == 1	||
 8006fd8:	4b86      	ldr	r3, [pc, #536]	; (80071f4 <TIM2_IRQHandler+0x60c>)
 8006fda:	781b      	ldrb	r3, [r3, #0]
			flag_trip_overcurrentcharge == 1||
 8006fdc:	2b01      	cmp	r3, #1
 8006fde:	d017      	beq.n	8007010 <TIM2_IRQHandler+0x428>
			flag_trip_shortcircuit == 1		||
 8006fe0:	4b85      	ldr	r3, [pc, #532]	; (80071f8 <TIM2_IRQHandler+0x610>)
 8006fe2:	781b      	ldrb	r3, [r3, #0]
			flag_trip_SOCOverCharge == 1	||
 8006fe4:	2b01      	cmp	r3, #1
 8006fe6:	d013      	beq.n	8007010 <TIM2_IRQHandler+0x428>
			flag_trip_systemfailure == 1	||
 8006fe8:	4b84      	ldr	r3, [pc, #528]	; (80071fc <TIM2_IRQHandler+0x614>)
 8006fea:	781b      	ldrb	r3, [r3, #0]
			flag_trip_shortcircuit == 1		||
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d00f      	beq.n	8007010 <TIM2_IRQHandler+0x428>
			Flag_ChargerShortCircuit == 1	||
 8006ff0:	4b83      	ldr	r3, [pc, #524]	; (8007200 <TIM2_IRQHandler+0x618>)
 8006ff2:	781b      	ldrb	r3, [r3, #0]
			flag_trip_systemfailure == 1	||
 8006ff4:	2b01      	cmp	r3, #1
 8006ff6:	d00b      	beq.n	8007010 <TIM2_IRQHandler+0x428>
			Flag_ChargerOverCurrent == 1	||
 8006ff8:	4b82      	ldr	r3, [pc, #520]	; (8007204 <TIM2_IRQHandler+0x61c>)
 8006ffa:	781b      	ldrb	r3, [r3, #0]
			Flag_ChargerShortCircuit == 1	||
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d007      	beq.n	8007010 <TIM2_IRQHandler+0x428>
			Flag_ChargerOverTemperature == 1||
 8007000:	4b81      	ldr	r3, [pc, #516]	; (8007208 <TIM2_IRQHandler+0x620>)
 8007002:	781b      	ldrb	r3, [r3, #0]
			Flag_ChargerOverCurrent == 1	||
 8007004:	2b01      	cmp	r3, #1
 8007006:	d003      	beq.n	8007010 <TIM2_IRQHandler+0x428>
			Flag_ChargerOverVoltage == 1	)
 8007008:	4b80      	ldr	r3, [pc, #512]	; (800720c <TIM2_IRQHandler+0x624>)
 800700a:	781b      	ldrb	r3, [r3, #0]
			Flag_ChargerOverTemperature == 1||
 800700c:	2b01      	cmp	r3, #1
 800700e:	d11b      	bne.n	8007048 <TIM2_IRQHandler+0x460>
			{
				duty=0;
 8007010:	4b7f      	ldr	r3, [pc, #508]	; (8007210 <TIM2_IRQHandler+0x628>)
 8007012:	f04f 0200 	mov.w	r2, #0
 8007016:	601a      	str	r2, [r3, #0]
				htim1.Instance->CCR1=duty*TIM1->ARR;
 8007018:	4b7e      	ldr	r3, [pc, #504]	; (8007214 <TIM2_IRQHandler+0x62c>)
 800701a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800701c:	4618      	mov	r0, r3
 800701e:	f7f9 fe75 	bl	8000d0c <__aeabi_ui2f>
 8007022:	4602      	mov	r2, r0
 8007024:	4b7a      	ldr	r3, [pc, #488]	; (8007210 <TIM2_IRQHandler+0x628>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4619      	mov	r1, r3
 800702a:	4610      	mov	r0, r2
 800702c:	f7f9 fec6 	bl	8000dbc <__aeabi_fmul>
 8007030:	4603      	mov	r3, r0
 8007032:	461a      	mov	r2, r3
 8007034:	4b78      	ldr	r3, [pc, #480]	; (8007218 <TIM2_IRQHandler+0x630>)
 8007036:	681c      	ldr	r4, [r3, #0]
 8007038:	4610      	mov	r0, r2
 800703a:	f7fa f885 	bl	8001148 <__aeabi_f2uiz>
 800703e:	4603      	mov	r3, r0
 8007040:	6363      	str	r3, [r4, #52]	; 0x34
				Charger_Mode = 2;
 8007042:	4b67      	ldr	r3, [pc, #412]	; (80071e0 <TIM2_IRQHandler+0x5f8>)
 8007044:	2202      	movs	r2, #2
 8007046:	701a      	strb	r2, [r3, #0]
			}

		Fault_Check();
 8007048:	f000 fa9e 	bl	8007588 <Fault_Check>
		htim1.Instance->CCR1=duty*TIM1->ARR;
 800704c:	4b71      	ldr	r3, [pc, #452]	; (8007214 <TIM2_IRQHandler+0x62c>)
 800704e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007050:	4618      	mov	r0, r3
 8007052:	f7f9 fe5b 	bl	8000d0c <__aeabi_ui2f>
 8007056:	4602      	mov	r2, r0
 8007058:	4b6d      	ldr	r3, [pc, #436]	; (8007210 <TIM2_IRQHandler+0x628>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4619      	mov	r1, r3
 800705e:	4610      	mov	r0, r2
 8007060:	f7f9 feac 	bl	8000dbc <__aeabi_fmul>
 8007064:	4603      	mov	r3, r0
 8007066:	461a      	mov	r2, r3
 8007068:	4b6b      	ldr	r3, [pc, #428]	; (8007218 <TIM2_IRQHandler+0x630>)
 800706a:	681c      	ldr	r4, [r3, #0]
 800706c:	4610      	mov	r0, r2
 800706e:	f7fa f86b 	bl	8001148 <__aeabi_f2uiz>
 8007072:	4603      	mov	r3, r0
 8007074:	6363      	str	r3, [r4, #52]	; 0x34
		if(duty>=0.9)
 8007076:	4b66      	ldr	r3, [pc, #408]	; (8007210 <TIM2_IRQHandler+0x628>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	4618      	mov	r0, r3
 800707c:	f7f9 fa10 	bl	80004a0 <__aeabi_f2d>
 8007080:	a351      	add	r3, pc, #324	; (adr r3, 80071c8 <TIM2_IRQHandler+0x5e0>)
 8007082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007086:	f7f9 fce9 	bl	8000a5c <__aeabi_dcmpge>
 800708a:	4603      	mov	r3, r0
 800708c:	2b00      	cmp	r3, #0
 800708e:	d003      	beq.n	8007098 <TIM2_IRQHandler+0x4b0>
			duty=0;
 8007090:	4b5f      	ldr	r3, [pc, #380]	; (8007210 <TIM2_IRQHandler+0x628>)
 8007092:	f04f 0200 	mov.w	r2, #0
 8007096:	601a      	str	r2, [r3, #0]

		if(Batt_SOC.m_uint16t>70){
 8007098:	4b60      	ldr	r3, [pc, #384]	; (800721c <TIM2_IRQHandler+0x634>)
 800709a:	881b      	ldrh	r3, [r3, #0]
 800709c:	2b46      	cmp	r3, #70	; 0x46
 800709e:	d901      	bls.n	80070a4 <TIM2_IRQHandler+0x4bc>
			Constant_Voltage();
 80070a0:	f7fc fa2c 	bl	80034fc <Constant_Voltage>
		}

		if(Batt_SOC.m_uint16t<=70){
 80070a4:	4b5d      	ldr	r3, [pc, #372]	; (800721c <TIM2_IRQHandler+0x634>)
 80070a6:	881b      	ldrh	r3, [r3, #0]
 80070a8:	2b46      	cmp	r3, #70	; 0x46
 80070aa:	d801      	bhi.n	80070b0 <TIM2_IRQHandler+0x4c8>
			Constant_Current();
 80070ac:	f7fa f9f0 	bl	8001490 <Constant_Current>
		}

		//Clearing Charger Decrease rating flag
		if (flag_Derating == 1 && Temp_T1<=(SetProtection_Temp1-15) && Temp_T2<=(SetProtection_Temp2-25)){
 80070b0:	4b5b      	ldr	r3, [pc, #364]	; (8007220 <TIM2_IRQHandler+0x638>)
 80070b2:	781b      	ldrb	r3, [r3, #0]
 80070b4:	2b01      	cmp	r3, #1
 80070b6:	d122      	bne.n	80070fe <TIM2_IRQHandler+0x516>
 80070b8:	4b5a      	ldr	r3, [pc, #360]	; (8007224 <TIM2_IRQHandler+0x63c>)
 80070ba:	781b      	ldrb	r3, [r3, #0]
 80070bc:	3b0f      	subs	r3, #15
 80070be:	4618      	mov	r0, r3
 80070c0:	f7f9 fe28 	bl	8000d14 <__aeabi_i2f>
 80070c4:	4602      	mov	r2, r0
 80070c6:	4b42      	ldr	r3, [pc, #264]	; (80071d0 <TIM2_IRQHandler+0x5e8>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	4619      	mov	r1, r3
 80070cc:	4610      	mov	r0, r2
 80070ce:	f7fa f827 	bl	8001120 <__aeabi_fcmpge>
 80070d2:	4603      	mov	r3, r0
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d012      	beq.n	80070fe <TIM2_IRQHandler+0x516>
 80070d8:	4b53      	ldr	r3, [pc, #332]	; (8007228 <TIM2_IRQHandler+0x640>)
 80070da:	781b      	ldrb	r3, [r3, #0]
 80070dc:	3b19      	subs	r3, #25
 80070de:	4618      	mov	r0, r3
 80070e0:	f7f9 fe18 	bl	8000d14 <__aeabi_i2f>
 80070e4:	4602      	mov	r2, r0
 80070e6:	4b3d      	ldr	r3, [pc, #244]	; (80071dc <TIM2_IRQHandler+0x5f4>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4619      	mov	r1, r3
 80070ec:	4610      	mov	r0, r2
 80070ee:	f7fa f817 	bl	8001120 <__aeabi_fcmpge>
 80070f2:	4603      	mov	r3, r0
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d002      	beq.n	80070fe <TIM2_IRQHandler+0x516>
			flag_Derating = 0;
 80070f8:	4b49      	ldr	r3, [pc, #292]	; (8007220 <TIM2_IRQHandler+0x638>)
 80070fa:	2200      	movs	r2, #0
 80070fc:	701a      	strb	r2, [r3, #0]
		}

		L=0; Tbuzz=999;
 80070fe:	4b4b      	ldr	r3, [pc, #300]	; (800722c <TIM2_IRQHandler+0x644>)
 8007100:	2200      	movs	r2, #0
 8007102:	701a      	strb	r2, [r3, #0]
 8007104:	4b4a      	ldr	r3, [pc, #296]	; (8007230 <TIM2_IRQHandler+0x648>)
 8007106:	f240 32e7 	movw	r2, #999	; 0x3e7
 800710a:	801a      	strh	r2, [r3, #0]
	}

	if(Charger_Mode == 0){	//standby mode
 800710c:	4b34      	ldr	r3, [pc, #208]	; (80071e0 <TIM2_IRQHandler+0x5f8>)
 800710e:	781b      	ldrb	r3, [r3, #0]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d121      	bne.n	8007158 <TIM2_IRQHandler+0x570>
		duty=0;
 8007114:	4b3e      	ldr	r3, [pc, #248]	; (8007210 <TIM2_IRQHandler+0x628>)
 8007116:	f04f 0200 	mov.w	r2, #0
 800711a:	601a      	str	r2, [r3, #0]
		htim1.Instance->CCR1=duty*TIM1->ARR;
 800711c:	4b3d      	ldr	r3, [pc, #244]	; (8007214 <TIM2_IRQHandler+0x62c>)
 800711e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007120:	4618      	mov	r0, r3
 8007122:	f7f9 fdf3 	bl	8000d0c <__aeabi_ui2f>
 8007126:	4602      	mov	r2, r0
 8007128:	4b39      	ldr	r3, [pc, #228]	; (8007210 <TIM2_IRQHandler+0x628>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4619      	mov	r1, r3
 800712e:	4610      	mov	r0, r2
 8007130:	f7f9 fe44 	bl	8000dbc <__aeabi_fmul>
 8007134:	4603      	mov	r3, r0
 8007136:	461a      	mov	r2, r3
 8007138:	4b37      	ldr	r3, [pc, #220]	; (8007218 <TIM2_IRQHandler+0x630>)
 800713a:	681c      	ldr	r4, [r3, #0]
 800713c:	4610      	mov	r0, r2
 800713e:	f7fa f803 	bl	8001148 <__aeabi_f2uiz>
 8007142:	4603      	mov	r3, r0
 8007144:	6363      	str	r3, [r4, #52]	; 0x34
		Clear_ProtectionFlag();
 8007146:	f000 f9e1 	bl	800750c <Clear_ProtectionFlag>
		Eror_Code = 0;
 800714a:	4b3a      	ldr	r3, [pc, #232]	; (8007234 <TIM2_IRQHandler+0x64c>)
 800714c:	2200      	movs	r2, #0
 800714e:	701a      	strb	r2, [r3, #0]
		OFFSET_CurrentSense = OFFSET_Calibration;
 8007150:	4b39      	ldr	r3, [pc, #228]	; (8007238 <TIM2_IRQHandler+0x650>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4a39      	ldr	r2, [pc, #228]	; (800723c <TIM2_IRQHandler+0x654>)
 8007156:	6013      	str	r3, [r2, #0]
	}

	if(Charger_Mode == 2){	//Protection mode
 8007158:	4b21      	ldr	r3, [pc, #132]	; (80071e0 <TIM2_IRQHandler+0x5f8>)
 800715a:	781b      	ldrb	r3, [r3, #0]
 800715c:	2b02      	cmp	r3, #2
 800715e:	f040 80c7 	bne.w	80072f0 <TIM2_IRQHandler+0x708>
		Tbuzz=Tbuzz+1;
 8007162:	4b33      	ldr	r3, [pc, #204]	; (8007230 <TIM2_IRQHandler+0x648>)
 8007164:	881b      	ldrh	r3, [r3, #0]
 8007166:	3301      	adds	r3, #1
 8007168:	b29a      	uxth	r2, r3
 800716a:	4b31      	ldr	r3, [pc, #196]	; (8007230 <TIM2_IRQHandler+0x648>)
 800716c:	801a      	strh	r2, [r3, #0]
		if (Tbuzz==1000 && L<=5){
 800716e:	4b30      	ldr	r3, [pc, #192]	; (8007230 <TIM2_IRQHandler+0x648>)
 8007170:	881b      	ldrh	r3, [r3, #0]
 8007172:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007176:	d116      	bne.n	80071a6 <TIM2_IRQHandler+0x5be>
 8007178:	4b2c      	ldr	r3, [pc, #176]	; (800722c <TIM2_IRQHandler+0x644>)
 800717a:	781b      	ldrb	r3, [r3, #0]
 800717c:	2b05      	cmp	r3, #5
 800717e:	d812      	bhi.n	80071a6 <TIM2_IRQHandler+0x5be>
			HAL_GPIO_TogglePin(GPIOC, Buzzer_Pin);
 8007180:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007184:	482e      	ldr	r0, [pc, #184]	; (8007240 <TIM2_IRQHandler+0x658>)
 8007186:	f002 fff8 	bl	800a17a <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIOB, Led1_Pin);
 800718a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800718e:	482d      	ldr	r0, [pc, #180]	; (8007244 <TIM2_IRQHandler+0x65c>)
 8007190:	f002 fff3 	bl	800a17a <HAL_GPIO_TogglePin>
			Tbuzz=0; L+=1;
 8007194:	4b26      	ldr	r3, [pc, #152]	; (8007230 <TIM2_IRQHandler+0x648>)
 8007196:	2200      	movs	r2, #0
 8007198:	801a      	strh	r2, [r3, #0]
 800719a:	4b24      	ldr	r3, [pc, #144]	; (800722c <TIM2_IRQHandler+0x644>)
 800719c:	781b      	ldrb	r3, [r3, #0]
 800719e:	3301      	adds	r3, #1
 80071a0:	b2da      	uxtb	r2, r3
 80071a2:	4b22      	ldr	r3, [pc, #136]	; (800722c <TIM2_IRQHandler+0x644>)
 80071a4:	701a      	strb	r2, [r3, #0]
		}

		if (HAL_GPIO_ReadPin(GPIOC, Button2_Pin)==1){
 80071a6:	2180      	movs	r1, #128	; 0x80
 80071a8:	4825      	ldr	r0, [pc, #148]	; (8007240 <TIM2_IRQHandler+0x658>)
 80071aa:	f002 ffb7 	bl	800a11c <HAL_GPIO_ReadPin>
 80071ae:	4603      	mov	r3, r0
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d15c      	bne.n	800726e <TIM2_IRQHandler+0x686>
 80071b4:	e048      	b.n	8007248 <TIM2_IRQHandler+0x660>
 80071b6:	bf00      	nop
 80071b8:	cccccccd 	.word	0xcccccccd
 80071bc:	c0380ccc 	.word	0xc0380ccc
 80071c0:	b851eb85 	.word	0xb851eb85
 80071c4:	406ecd1e 	.word	0x406ecd1e
 80071c8:	cccccccd 	.word	0xcccccccd
 80071cc:	3feccccc 	.word	0x3feccccc
 80071d0:	20000a14 	.word	0x20000a14
 80071d4:	20000754 	.word	0x20000754
 80071d8:	20000a94 	.word	0x20000a94
 80071dc:	20000758 	.word	0x20000758
 80071e0:	200007b4 	.word	0x200007b4
 80071e4:	20000b14 	.word	0x20000b14
 80071e8:	200007b5 	.word	0x200007b5
 80071ec:	200008f0 	.word	0x200008f0
 80071f0:	20000a70 	.word	0x20000a70
 80071f4:	20000689 	.word	0x20000689
 80071f8:	20000768 	.word	0x20000768
 80071fc:	20000788 	.word	0x20000788
 8007200:	200008ac 	.word	0x200008ac
 8007204:	200007d0 	.word	0x200007d0
 8007208:	200007a1 	.word	0x200007a1
 800720c:	200008bc 	.word	0x200008bc
 8007210:	20000ae4 	.word	0x20000ae4
 8007214:	40010000 	.word	0x40010000
 8007218:	20000e74 	.word	0x20000e74
 800721c:	20000a1c 	.word	0x20000a1c
 8007220:	20000acc 	.word	0x20000acc
 8007224:	20000055 	.word	0x20000055
 8007228:	20000056 	.word	0x20000056
 800722c:	20000666 	.word	0x20000666
 8007230:	20000050 	.word	0x20000050
 8007234:	20000680 	.word	0x20000680
 8007238:	20000794 	.word	0x20000794
 800723c:	200007c0 	.word	0x200007c0
 8007240:	40020800 	.word	0x40020800
 8007244:	40020400 	.word	0x40020400
			HAL_GPIO_TogglePin(GPIOC, Led3_Pin);
 8007248:	2140      	movs	r1, #64	; 0x40
 800724a:	482d      	ldr	r0, [pc, #180]	; (8007300 <TIM2_IRQHandler+0x718>)
 800724c:	f002 ff95 	bl	800a17a <HAL_GPIO_TogglePin>
			HAL_GPIO_WritePin(GPIOC, Buzzer_Pin, 0);
 8007250:	2200      	movs	r2, #0
 8007252:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007256:	482a      	ldr	r0, [pc, #168]	; (8007300 <TIM2_IRQHandler+0x718>)
 8007258:	f002 ff77 	bl	800a14a <HAL_GPIO_WritePin>
			Clear_ProtectionFlag();
 800725c:	f000 f956 	bl	800750c <Clear_ProtectionFlag>
			dc=0; Charger_Mode =1;
 8007260:	4b28      	ldr	r3, [pc, #160]	; (8007304 <TIM2_IRQHandler+0x71c>)
 8007262:	f04f 0200 	mov.w	r2, #0
 8007266:	601a      	str	r2, [r3, #0]
 8007268:	4b27      	ldr	r3, [pc, #156]	; (8007308 <TIM2_IRQHandler+0x720>)
 800726a:	2201      	movs	r2, #1
 800726c:	701a      	strb	r2, [r3, #0]
		}

		//Clearing Charger Over Temperature
		if (Flag_ChargerOverTemperature == 1 && Temp_T1<=(SetProtection_Temp1-10) && Temp_T2<=(SetProtection_Temp2-10) && L>5){
 800726e:	4b27      	ldr	r3, [pc, #156]	; (800730c <TIM2_IRQHandler+0x724>)
 8007270:	781b      	ldrb	r3, [r3, #0]
 8007272:	2b01      	cmp	r3, #1
 8007274:	d12d      	bne.n	80072d2 <TIM2_IRQHandler+0x6ea>
 8007276:	4b26      	ldr	r3, [pc, #152]	; (8007310 <TIM2_IRQHandler+0x728>)
 8007278:	781b      	ldrb	r3, [r3, #0]
 800727a:	3b0a      	subs	r3, #10
 800727c:	4618      	mov	r0, r3
 800727e:	f7f9 fd49 	bl	8000d14 <__aeabi_i2f>
 8007282:	4602      	mov	r2, r0
 8007284:	4b23      	ldr	r3, [pc, #140]	; (8007314 <TIM2_IRQHandler+0x72c>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4619      	mov	r1, r3
 800728a:	4610      	mov	r0, r2
 800728c:	f7f9 ff48 	bl	8001120 <__aeabi_fcmpge>
 8007290:	4603      	mov	r3, r0
 8007292:	2b00      	cmp	r3, #0
 8007294:	d01d      	beq.n	80072d2 <TIM2_IRQHandler+0x6ea>
 8007296:	4b20      	ldr	r3, [pc, #128]	; (8007318 <TIM2_IRQHandler+0x730>)
 8007298:	781b      	ldrb	r3, [r3, #0]
 800729a:	3b0a      	subs	r3, #10
 800729c:	4618      	mov	r0, r3
 800729e:	f7f9 fd39 	bl	8000d14 <__aeabi_i2f>
 80072a2:	4602      	mov	r2, r0
 80072a4:	4b1d      	ldr	r3, [pc, #116]	; (800731c <TIM2_IRQHandler+0x734>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4619      	mov	r1, r3
 80072aa:	4610      	mov	r0, r2
 80072ac:	f7f9 ff38 	bl	8001120 <__aeabi_fcmpge>
 80072b0:	4603      	mov	r3, r0
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d00d      	beq.n	80072d2 <TIM2_IRQHandler+0x6ea>
 80072b6:	4b1a      	ldr	r3, [pc, #104]	; (8007320 <TIM2_IRQHandler+0x738>)
 80072b8:	781b      	ldrb	r3, [r3, #0]
 80072ba:	2b05      	cmp	r3, #5
 80072bc:	d909      	bls.n	80072d2 <TIM2_IRQHandler+0x6ea>
			Flag_ChargerOverTemperature = 0;
 80072be:	4b13      	ldr	r3, [pc, #76]	; (800730c <TIM2_IRQHandler+0x724>)
 80072c0:	2200      	movs	r2, #0
 80072c2:	701a      	strb	r2, [r3, #0]
			dc=0; Charger_Mode =1;
 80072c4:	4b0f      	ldr	r3, [pc, #60]	; (8007304 <TIM2_IRQHandler+0x71c>)
 80072c6:	f04f 0200 	mov.w	r2, #0
 80072ca:	601a      	str	r2, [r3, #0]
 80072cc:	4b0e      	ldr	r3, [pc, #56]	; (8007308 <TIM2_IRQHandler+0x720>)
 80072ce:	2201      	movs	r2, #1
 80072d0:	701a      	strb	r2, [r3, #0]
		}

		//Clearing Battery Over Temperature
		if (flag_trip_overtemperature == 0 && LastFlag_OverTemperature == 1){
 80072d2:	4b14      	ldr	r3, [pc, #80]	; (8007324 <TIM2_IRQHandler+0x73c>)
 80072d4:	781b      	ldrb	r3, [r3, #0]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d10a      	bne.n	80072f0 <TIM2_IRQHandler+0x708>
 80072da:	4b13      	ldr	r3, [pc, #76]	; (8007328 <TIM2_IRQHandler+0x740>)
 80072dc:	781b      	ldrb	r3, [r3, #0]
 80072de:	2b01      	cmp	r3, #1
 80072e0:	d106      	bne.n	80072f0 <TIM2_IRQHandler+0x708>
			dc=0; Charger_Mode =1;
 80072e2:	4b08      	ldr	r3, [pc, #32]	; (8007304 <TIM2_IRQHandler+0x71c>)
 80072e4:	f04f 0200 	mov.w	r2, #0
 80072e8:	601a      	str	r2, [r3, #0]
 80072ea:	4b07      	ldr	r3, [pc, #28]	; (8007308 <TIM2_IRQHandler+0x720>)
 80072ec:	2201      	movs	r2, #1
 80072ee:	701a      	strb	r2, [r3, #0]
		}
	}

	Eror_CodeCheck();
 80072f0:	f000 f874 	bl	80073dc <Eror_CodeCheck>

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80072f4:	480d      	ldr	r0, [pc, #52]	; (800732c <TIM2_IRQHandler+0x744>)
 80072f6:	f004 fbd5 	bl	800baa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80072fa:	bf00      	nop
 80072fc:	bdb0      	pop	{r4, r5, r7, pc}
 80072fe:	bf00      	nop
 8007300:	40020800 	.word	0x40020800
 8007304:	20000778 	.word	0x20000778
 8007308:	200007b4 	.word	0x200007b4
 800730c:	200007a1 	.word	0x200007a1
 8007310:	20000055 	.word	0x20000055
 8007314:	20000a14 	.word	0x20000a14
 8007318:	20000056 	.word	0x20000056
 800731c:	20000758 	.word	0x20000758
 8007320:	20000666 	.word	0x20000666
 8007324:	200007b5 	.word	0x200007b5
 8007328:	200009f8 	.word	0x200009f8
 800732c:	20000eb4 	.word	0x20000eb4

08007330 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
//	CAN_Tx_Process();
	SS+=1;
 8007334:	4b10      	ldr	r3, [pc, #64]	; (8007378 <TIM3_IRQHandler+0x48>)
 8007336:	781b      	ldrb	r3, [r3, #0]
 8007338:	3301      	adds	r3, #1
 800733a:	b2da      	uxtb	r2, r3
 800733c:	4b0e      	ldr	r3, [pc, #56]	; (8007378 <TIM3_IRQHandler+0x48>)
 800733e:	701a      	strb	r2, [r3, #0]
	if(SS >= 30 && Handshaking ==1){
 8007340:	4b0d      	ldr	r3, [pc, #52]	; (8007378 <TIM3_IRQHandler+0x48>)
 8007342:	781b      	ldrb	r3, [r3, #0]
 8007344:	2b1d      	cmp	r3, #29
 8007346:	d911      	bls.n	800736c <TIM3_IRQHandler+0x3c>
 8007348:	4b0c      	ldr	r3, [pc, #48]	; (800737c <TIM3_IRQHandler+0x4c>)
 800734a:	781b      	ldrb	r3, [r3, #0]
 800734c:	2b01      	cmp	r3, #1
 800734e:	d10d      	bne.n	800736c <TIM3_IRQHandler+0x3c>
		if(Communication_Flag == 1) Communication_Flag = 0;
 8007350:	4b0b      	ldr	r3, [pc, #44]	; (8007380 <TIM3_IRQHandler+0x50>)
 8007352:	781b      	ldrb	r3, [r3, #0]
 8007354:	2b01      	cmp	r3, #1
 8007356:	d103      	bne.n	8007360 <TIM3_IRQHandler+0x30>
 8007358:	4b09      	ldr	r3, [pc, #36]	; (8007380 <TIM3_IRQHandler+0x50>)
 800735a:	2200      	movs	r2, #0
 800735c:	701a      	strb	r2, [r3, #0]
 800735e:	e002      	b.n	8007366 <TIM3_IRQHandler+0x36>
		else Flag_ChargerLostCommunication = 1;
 8007360:	4b08      	ldr	r3, [pc, #32]	; (8007384 <TIM3_IRQHandler+0x54>)
 8007362:	2201      	movs	r2, #1
 8007364:	701a      	strb	r2, [r3, #0]
		SS = 0;
 8007366:	4b04      	ldr	r3, [pc, #16]	; (8007378 <TIM3_IRQHandler+0x48>)
 8007368:	2200      	movs	r2, #0
 800736a:	701a      	strb	r2, [r3, #0]
	}


  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800736c:	4806      	ldr	r0, [pc, #24]	; (8007388 <TIM3_IRQHandler+0x58>)
 800736e:	f004 fb99 	bl	800baa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8007372:	bf00      	nop
 8007374:	bd80      	pop	{r7, pc}
 8007376:	bf00      	nop
 8007378:	20000667 	.word	0x20000667
 800737c:	20000a90 	.word	0x20000a90
 8007380:	200007d1 	.word	0x200007d1
 8007384:	20000924 	.word	0x20000924
 8007388:	20000e34 	.word	0x20000e34

0800738c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
//	CAN_Rx_Process();	//can receive handle

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8007390:	4802      	ldr	r0, [pc, #8]	; (800739c <TIM4_IRQHandler+0x10>)
 8007392:	f004 fb87 	bl	800baa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8007396:	bf00      	nop
 8007398:	bd80      	pop	{r7, pc}
 800739a:	bf00      	nop
 800739c:	20000df4 	.word	0x20000df4

080073a0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80073a4:	4802      	ldr	r0, [pc, #8]	; (80073b0 <USART1_IRQHandler+0x10>)
 80073a6:	f005 fa6b 	bl	800c880 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80073aa:	bf00      	nop
 80073ac:	bd80      	pop	{r7, pc}
 80073ae:	bf00      	nop
 80073b0:	20000f34 	.word	0x20000f34

080073b4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80073b8:	4802      	ldr	r0, [pc, #8]	; (80073c4 <USART3_IRQHandler+0x10>)
 80073ba:	f005 fa61 	bl	800c880 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80073be:	bf00      	nop
 80073c0:	bd80      	pop	{r7, pc}
 80073c2:	bf00      	nop
 80073c4:	20000ef4 	.word	0x20000ef4

080073c8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80073cc:	4802      	ldr	r0, [pc, #8]	; (80073d8 <DMA2_Stream0_IRQHandler+0x10>)
 80073ce:	f002 faa1 	bl	8009914 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80073d2:	bf00      	nop
 80073d4:	bd80      	pop	{r7, pc}
 80073d6:	bf00      	nop
 80073d8:	20000b90 	.word	0x20000b90

080073dc <Eror_CodeCheck>:

/* USER CODE BEGIN 1 */

void Eror_CodeCheck(void)
{
 80073dc:	b480      	push	{r7}
 80073de:	af00      	add	r7, sp, #0
	if (flag_trip_shortcircuit==1)
 80073e0:	4b3a      	ldr	r3, [pc, #232]	; (80074cc <Eror_CodeCheck+0xf0>)
 80073e2:	781b      	ldrb	r3, [r3, #0]
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d103      	bne.n	80073f0 <Eror_CodeCheck+0x14>
		Eror_Code=1;	//Battery Pack short circuit
 80073e8:	4b39      	ldr	r3, [pc, #228]	; (80074d0 <Eror_CodeCheck+0xf4>)
 80073ea:	2201      	movs	r2, #1
 80073ec:	701a      	strb	r2, [r3, #0]
		Eror_Code=18;	//Charger Over Current
	else if(Flag_ChargerLostCommunication==1)
		Eror_Code=19;
//	else
//		Eror_Code=0;
}
 80073ee:	e069      	b.n	80074c4 <Eror_CodeCheck+0xe8>
	else if (flag_trip_overcurrentcharge==1)
 80073f0:	4b38      	ldr	r3, [pc, #224]	; (80074d4 <Eror_CodeCheck+0xf8>)
 80073f2:	781b      	ldrb	r3, [r3, #0]
 80073f4:	2b01      	cmp	r3, #1
 80073f6:	d103      	bne.n	8007400 <Eror_CodeCheck+0x24>
		Eror_Code=3;	//Battery Pack over current charge
 80073f8:	4b35      	ldr	r3, [pc, #212]	; (80074d0 <Eror_CodeCheck+0xf4>)
 80073fa:	2203      	movs	r2, #3
 80073fc:	701a      	strb	r2, [r3, #0]
}
 80073fe:	e061      	b.n	80074c4 <Eror_CodeCheck+0xe8>
	else if (flag_trip_overtemperature==1){
 8007400:	4b35      	ldr	r3, [pc, #212]	; (80074d8 <Eror_CodeCheck+0xfc>)
 8007402:	781b      	ldrb	r3, [r3, #0]
 8007404:	2b01      	cmp	r3, #1
 8007406:	d106      	bne.n	8007416 <Eror_CodeCheck+0x3a>
		Eror_Code=4;	//Battery Pack over temperature
 8007408:	4b31      	ldr	r3, [pc, #196]	; (80074d0 <Eror_CodeCheck+0xf4>)
 800740a:	2204      	movs	r2, #4
 800740c:	701a      	strb	r2, [r3, #0]
		LastFlag_OverTemperature = 1;
 800740e:	4b33      	ldr	r3, [pc, #204]	; (80074dc <Eror_CodeCheck+0x100>)
 8007410:	2201      	movs	r2, #1
 8007412:	701a      	strb	r2, [r3, #0]
}
 8007414:	e056      	b.n	80074c4 <Eror_CodeCheck+0xe8>
	else if (flag_trip_undertemperature==1)
 8007416:	4b32      	ldr	r3, [pc, #200]	; (80074e0 <Eror_CodeCheck+0x104>)
 8007418:	781b      	ldrb	r3, [r3, #0]
 800741a:	2b01      	cmp	r3, #1
 800741c:	d103      	bne.n	8007426 <Eror_CodeCheck+0x4a>
		Eror_Code=5;	//Battery Pack under temperature
 800741e:	4b2c      	ldr	r3, [pc, #176]	; (80074d0 <Eror_CodeCheck+0xf4>)
 8007420:	2205      	movs	r2, #5
 8007422:	701a      	strb	r2, [r3, #0]
}
 8007424:	e04e      	b.n	80074c4 <Eror_CodeCheck+0xe8>
	else if (flag_trip_unbalance==1)
 8007426:	4b2f      	ldr	r3, [pc, #188]	; (80074e4 <Eror_CodeCheck+0x108>)
 8007428:	781b      	ldrb	r3, [r3, #0]
 800742a:	2b01      	cmp	r3, #1
 800742c:	d103      	bne.n	8007436 <Eror_CodeCheck+0x5a>
		Eror_Code=8;	//Battery Pack unbalance
 800742e:	4b28      	ldr	r3, [pc, #160]	; (80074d0 <Eror_CodeCheck+0xf4>)
 8007430:	2208      	movs	r2, #8
 8007432:	701a      	strb	r2, [r3, #0]
}
 8007434:	e046      	b.n	80074c4 <Eror_CodeCheck+0xe8>
	else if (flag_trip_undervoltage==1)
 8007436:	4b2c      	ldr	r3, [pc, #176]	; (80074e8 <Eror_CodeCheck+0x10c>)
 8007438:	781b      	ldrb	r3, [r3, #0]
 800743a:	2b01      	cmp	r3, #1
 800743c:	d103      	bne.n	8007446 <Eror_CodeCheck+0x6a>
		Eror_Code=9;	//Battery Pack under voltage
 800743e:	4b24      	ldr	r3, [pc, #144]	; (80074d0 <Eror_CodeCheck+0xf4>)
 8007440:	2209      	movs	r2, #9
 8007442:	701a      	strb	r2, [r3, #0]
}
 8007444:	e03e      	b.n	80074c4 <Eror_CodeCheck+0xe8>
	else if (flag_trip_overvoltage==1)
 8007446:	4b29      	ldr	r3, [pc, #164]	; (80074ec <Eror_CodeCheck+0x110>)
 8007448:	781b      	ldrb	r3, [r3, #0]
 800744a:	2b01      	cmp	r3, #1
 800744c:	d103      	bne.n	8007456 <Eror_CodeCheck+0x7a>
		Eror_Code=10;	//Battery Pack over voltage
 800744e:	4b20      	ldr	r3, [pc, #128]	; (80074d0 <Eror_CodeCheck+0xf4>)
 8007450:	220a      	movs	r2, #10
 8007452:	701a      	strb	r2, [r3, #0]
}
 8007454:	e036      	b.n	80074c4 <Eror_CodeCheck+0xe8>
	else if (flag_trip_systemfailure==1)
 8007456:	4b26      	ldr	r3, [pc, #152]	; (80074f0 <Eror_CodeCheck+0x114>)
 8007458:	781b      	ldrb	r3, [r3, #0]
 800745a:	2b01      	cmp	r3, #1
 800745c:	d103      	bne.n	8007466 <Eror_CodeCheck+0x8a>
			Eror_Code=12;	//Battery Pack system failure
 800745e:	4b1c      	ldr	r3, [pc, #112]	; (80074d0 <Eror_CodeCheck+0xf4>)
 8007460:	220c      	movs	r2, #12
 8007462:	701a      	strb	r2, [r3, #0]
}
 8007464:	e02e      	b.n	80074c4 <Eror_CodeCheck+0xe8>
	else if (Flag_ChargerUnderVoltage==1)
 8007466:	4b23      	ldr	r3, [pc, #140]	; (80074f4 <Eror_CodeCheck+0x118>)
 8007468:	781b      	ldrb	r3, [r3, #0]
 800746a:	2b01      	cmp	r3, #1
 800746c:	d103      	bne.n	8007476 <Eror_CodeCheck+0x9a>
		Eror_Code=13;	//Charger Under Voltage
 800746e:	4b18      	ldr	r3, [pc, #96]	; (80074d0 <Eror_CodeCheck+0xf4>)
 8007470:	220d      	movs	r2, #13
 8007472:	701a      	strb	r2, [r3, #0]
}
 8007474:	e026      	b.n	80074c4 <Eror_CodeCheck+0xe8>
	else if (Flag_ChargerUnderTemperature==1)
 8007476:	4b20      	ldr	r3, [pc, #128]	; (80074f8 <Eror_CodeCheck+0x11c>)
 8007478:	781b      	ldrb	r3, [r3, #0]
 800747a:	2b01      	cmp	r3, #1
 800747c:	d103      	bne.n	8007486 <Eror_CodeCheck+0xaa>
		Eror_Code=15;	//Charger Under Temperature
 800747e:	4b14      	ldr	r3, [pc, #80]	; (80074d0 <Eror_CodeCheck+0xf4>)
 8007480:	220f      	movs	r2, #15
 8007482:	701a      	strb	r2, [r3, #0]
}
 8007484:	e01e      	b.n	80074c4 <Eror_CodeCheck+0xe8>
	else if (Flag_ChargerShortCircuit==1)
 8007486:	4b1d      	ldr	r3, [pc, #116]	; (80074fc <Eror_CodeCheck+0x120>)
 8007488:	781b      	ldrb	r3, [r3, #0]
 800748a:	2b01      	cmp	r3, #1
 800748c:	d103      	bne.n	8007496 <Eror_CodeCheck+0xba>
		Eror_Code=16;	//Charger Short Circuit
 800748e:	4b10      	ldr	r3, [pc, #64]	; (80074d0 <Eror_CodeCheck+0xf4>)
 8007490:	2210      	movs	r2, #16
 8007492:	701a      	strb	r2, [r3, #0]
}
 8007494:	e016      	b.n	80074c4 <Eror_CodeCheck+0xe8>
	else if (Flag_ChargerOverCurrent==1)
 8007496:	4b1a      	ldr	r3, [pc, #104]	; (8007500 <Eror_CodeCheck+0x124>)
 8007498:	781b      	ldrb	r3, [r3, #0]
 800749a:	2b01      	cmp	r3, #1
 800749c:	d103      	bne.n	80074a6 <Eror_CodeCheck+0xca>
		Eror_Code=17;	//Charger Over Current
 800749e:	4b0c      	ldr	r3, [pc, #48]	; (80074d0 <Eror_CodeCheck+0xf4>)
 80074a0:	2211      	movs	r2, #17
 80074a2:	701a      	strb	r2, [r3, #0]
}
 80074a4:	e00e      	b.n	80074c4 <Eror_CodeCheck+0xe8>
	else if (Flag_ChargerOverVoltage==1)
 80074a6:	4b17      	ldr	r3, [pc, #92]	; (8007504 <Eror_CodeCheck+0x128>)
 80074a8:	781b      	ldrb	r3, [r3, #0]
 80074aa:	2b01      	cmp	r3, #1
 80074ac:	d103      	bne.n	80074b6 <Eror_CodeCheck+0xda>
		Eror_Code=18;	//Charger Over Current
 80074ae:	4b08      	ldr	r3, [pc, #32]	; (80074d0 <Eror_CodeCheck+0xf4>)
 80074b0:	2212      	movs	r2, #18
 80074b2:	701a      	strb	r2, [r3, #0]
}
 80074b4:	e006      	b.n	80074c4 <Eror_CodeCheck+0xe8>
	else if(Flag_ChargerLostCommunication==1)
 80074b6:	4b14      	ldr	r3, [pc, #80]	; (8007508 <Eror_CodeCheck+0x12c>)
 80074b8:	781b      	ldrb	r3, [r3, #0]
 80074ba:	2b01      	cmp	r3, #1
 80074bc:	d102      	bne.n	80074c4 <Eror_CodeCheck+0xe8>
		Eror_Code=19;
 80074be:	4b04      	ldr	r3, [pc, #16]	; (80074d0 <Eror_CodeCheck+0xf4>)
 80074c0:	2213      	movs	r2, #19
 80074c2:	701a      	strb	r2, [r3, #0]
}
 80074c4:	bf00      	nop
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bc80      	pop	{r7}
 80074ca:	4770      	bx	lr
 80074cc:	20000768 	.word	0x20000768
 80074d0:	20000680 	.word	0x20000680
 80074d4:	20000a70 	.word	0x20000a70
 80074d8:	200007b5 	.word	0x200007b5
 80074dc:	200009f8 	.word	0x200009f8
 80074e0:	200008f0 	.word	0x200008f0
 80074e4:	20000688 	.word	0x20000688
 80074e8:	200008f4 	.word	0x200008f4
 80074ec:	20000b14 	.word	0x20000b14
 80074f0:	20000788 	.word	0x20000788
 80074f4:	200007bc 	.word	0x200007bc
 80074f8:	20000b30 	.word	0x20000b30
 80074fc:	200008ac 	.word	0x200008ac
 8007500:	200007d0 	.word	0x200007d0
 8007504:	200008bc 	.word	0x200008bc
 8007508:	20000924 	.word	0x20000924

0800750c <Clear_ProtectionFlag>:

void Clear_ProtectionFlag(void)
{
 800750c:	b480      	push	{r7}
 800750e:	af00      	add	r7, sp, #0
	flag_trip_overvoltage = 0;
 8007510:	4b12      	ldr	r3, [pc, #72]	; (800755c <Clear_ProtectionFlag+0x50>)
 8007512:	2200      	movs	r2, #0
 8007514:	701a      	strb	r2, [r3, #0]
	flag_trip_overtemperature = 0;
 8007516:	4b12      	ldr	r3, [pc, #72]	; (8007560 <Clear_ProtectionFlag+0x54>)
 8007518:	2200      	movs	r2, #0
 800751a:	701a      	strb	r2, [r3, #0]
	flag_trip_undertemperature = 0;
 800751c:	4b11      	ldr	r3, [pc, #68]	; (8007564 <Clear_ProtectionFlag+0x58>)
 800751e:	2200      	movs	r2, #0
 8007520:	701a      	strb	r2, [r3, #0]
	flag_trip_overcurrentcharge = 0;
 8007522:	4b11      	ldr	r3, [pc, #68]	; (8007568 <Clear_ProtectionFlag+0x5c>)
 8007524:	2200      	movs	r2, #0
 8007526:	701a      	strb	r2, [r3, #0]
	flag_trip_SOCOverCharge = 0;
 8007528:	4b10      	ldr	r3, [pc, #64]	; (800756c <Clear_ProtectionFlag+0x60>)
 800752a:	2200      	movs	r2, #0
 800752c:	701a      	strb	r2, [r3, #0]
	flag_trip_shortcircuit = 0;
 800752e:	4b10      	ldr	r3, [pc, #64]	; (8007570 <Clear_ProtectionFlag+0x64>)
 8007530:	2200      	movs	r2, #0
 8007532:	701a      	strb	r2, [r3, #0]
	flag_trip_systemfailure = 0;
 8007534:	4b0f      	ldr	r3, [pc, #60]	; (8007574 <Clear_ProtectionFlag+0x68>)
 8007536:	2200      	movs	r2, #0
 8007538:	701a      	strb	r2, [r3, #0]
	Flag_ChargerOverCurrent = 0;
 800753a:	4b0f      	ldr	r3, [pc, #60]	; (8007578 <Clear_ProtectionFlag+0x6c>)
 800753c:	2200      	movs	r2, #0
 800753e:	701a      	strb	r2, [r3, #0]
	Flag_ChargerOverTemperature = 0;
 8007540:	4b0e      	ldr	r3, [pc, #56]	; (800757c <Clear_ProtectionFlag+0x70>)
 8007542:	2200      	movs	r2, #0
 8007544:	701a      	strb	r2, [r3, #0]
	Flag_ChargerOverVoltage = 0;
 8007546:	4b0e      	ldr	r3, [pc, #56]	; (8007580 <Clear_ProtectionFlag+0x74>)
 8007548:	2200      	movs	r2, #0
 800754a:	701a      	strb	r2, [r3, #0]
	Flag_ChargerLostCommunication = 0;
 800754c:	4b0d      	ldr	r3, [pc, #52]	; (8007584 <Clear_ProtectionFlag+0x78>)
 800754e:	2200      	movs	r2, #0
 8007550:	701a      	strb	r2, [r3, #0]
}
 8007552:	bf00      	nop
 8007554:	46bd      	mov	sp, r7
 8007556:	bc80      	pop	{r7}
 8007558:	4770      	bx	lr
 800755a:	bf00      	nop
 800755c:	20000b14 	.word	0x20000b14
 8007560:	200007b5 	.word	0x200007b5
 8007564:	200008f0 	.word	0x200008f0
 8007568:	20000a70 	.word	0x20000a70
 800756c:	20000689 	.word	0x20000689
 8007570:	20000768 	.word	0x20000768
 8007574:	20000788 	.word	0x20000788
 8007578:	200007d0 	.word	0x200007d0
 800757c:	200007a1 	.word	0x200007a1
 8007580:	200008bc 	.word	0x200008bc
 8007584:	20000924 	.word	0x20000924

08007588 <Fault_Check>:

void Fault_Check(void)
{
 8007588:	b5b0      	push	{r4, r5, r7, lr}
 800758a:	af00      	add	r7, sp, #0
	if(Current_Charger >= SetProtection_ShortCircuit){
 800758c:	4b88      	ldr	r3, [pc, #544]	; (80077b0 <Fault_Check+0x228>)
 800758e:	781b      	ldrb	r3, [r3, #0]
 8007590:	4618      	mov	r0, r3
 8007592:	f7f9 fbbf 	bl	8000d14 <__aeabi_i2f>
 8007596:	4602      	mov	r2, r0
 8007598:	4b86      	ldr	r3, [pc, #536]	; (80077b4 <Fault_Check+0x22c>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4619      	mov	r1, r3
 800759e:	4610      	mov	r0, r2
 80075a0:	f7f9 fdb4 	bl	800110c <__aeabi_fcmple>
 80075a4:	4603      	mov	r3, r0
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d009      	beq.n	80075be <Fault_Check+0x36>
		Flag_ChargerShortCircuit=1;
 80075aa:	4b83      	ldr	r3, [pc, #524]	; (80077b8 <Fault_Check+0x230>)
 80075ac:	2201      	movs	r2, #1
 80075ae:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOC, Buzzer_Pin,1);
 80075b0:	2201      	movs	r2, #1
 80075b2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80075b6:	4881      	ldr	r0, [pc, #516]	; (80077bc <Fault_Check+0x234>)
 80075b8:	f002 fdc7 	bl	800a14a <HAL_GPIO_WritePin>
		if (Eror_Code != 0) LastEror_code = Eror_Code;
		Eror_Code = 0;
		TripTime_OverCurrent = 0;
		Count_TripTime -= 0.001;
	}
}
 80075bc:	e0ef      	b.n	800779e <Fault_Check+0x216>
	else if((SetProtection_OverCurrent - Current_Charger)<=0 && Flag_ChargerOverCurrent==0 ){
 80075be:	4b80      	ldr	r3, [pc, #512]	; (80077c0 <Fault_Check+0x238>)
 80075c0:	781b      	ldrb	r3, [r3, #0]
 80075c2:	4618      	mov	r0, r3
 80075c4:	f7f9 fba6 	bl	8000d14 <__aeabi_i2f>
 80075c8:	4602      	mov	r2, r0
 80075ca:	4b7a      	ldr	r3, [pc, #488]	; (80077b4 <Fault_Check+0x22c>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	4619      	mov	r1, r3
 80075d0:	4610      	mov	r0, r2
 80075d2:	f7f9 fae9 	bl	8000ba8 <__aeabi_fsub>
 80075d6:	4603      	mov	r3, r0
 80075d8:	f04f 0100 	mov.w	r1, #0
 80075dc:	4618      	mov	r0, r3
 80075de:	f7f9 fd95 	bl	800110c <__aeabi_fcmple>
 80075e2:	4603      	mov	r3, r0
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d058      	beq.n	800769a <Fault_Check+0x112>
 80075e8:	4b76      	ldr	r3, [pc, #472]	; (80077c4 <Fault_Check+0x23c>)
 80075ea:	781b      	ldrb	r3, [r3, #0]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d154      	bne.n	800769a <Fault_Check+0x112>
		Eror_Code=17;
 80075f0:	4b75      	ldr	r3, [pc, #468]	; (80077c8 <Fault_Check+0x240>)
 80075f2:	2211      	movs	r2, #17
 80075f4:	701a      	strb	r2, [r3, #0]
		TripTime_OverCurrent = 2/(((Current_Charger/SetProtection_OverCurrent)*(Current_Charger/SetProtection_OverCurrent))-1);
 80075f6:	4b6f      	ldr	r3, [pc, #444]	; (80077b4 <Fault_Check+0x22c>)
 80075f8:	681c      	ldr	r4, [r3, #0]
 80075fa:	4b71      	ldr	r3, [pc, #452]	; (80077c0 <Fault_Check+0x238>)
 80075fc:	781b      	ldrb	r3, [r3, #0]
 80075fe:	4618      	mov	r0, r3
 8007600:	f7f9 fb88 	bl	8000d14 <__aeabi_i2f>
 8007604:	4603      	mov	r3, r0
 8007606:	4619      	mov	r1, r3
 8007608:	4620      	mov	r0, r4
 800760a:	f7f9 fc8b 	bl	8000f24 <__aeabi_fdiv>
 800760e:	4603      	mov	r3, r0
 8007610:	461d      	mov	r5, r3
 8007612:	4b68      	ldr	r3, [pc, #416]	; (80077b4 <Fault_Check+0x22c>)
 8007614:	681c      	ldr	r4, [r3, #0]
 8007616:	4b6a      	ldr	r3, [pc, #424]	; (80077c0 <Fault_Check+0x238>)
 8007618:	781b      	ldrb	r3, [r3, #0]
 800761a:	4618      	mov	r0, r3
 800761c:	f7f9 fb7a 	bl	8000d14 <__aeabi_i2f>
 8007620:	4603      	mov	r3, r0
 8007622:	4619      	mov	r1, r3
 8007624:	4620      	mov	r0, r4
 8007626:	f7f9 fc7d 	bl	8000f24 <__aeabi_fdiv>
 800762a:	4603      	mov	r3, r0
 800762c:	4619      	mov	r1, r3
 800762e:	4628      	mov	r0, r5
 8007630:	f7f9 fbc4 	bl	8000dbc <__aeabi_fmul>
 8007634:	4603      	mov	r3, r0
 8007636:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800763a:	4618      	mov	r0, r3
 800763c:	f7f9 fab4 	bl	8000ba8 <__aeabi_fsub>
 8007640:	4603      	mov	r3, r0
 8007642:	4619      	mov	r1, r3
 8007644:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8007648:	f7f9 fc6c 	bl	8000f24 <__aeabi_fdiv>
 800764c:	4603      	mov	r3, r0
 800764e:	461a      	mov	r2, r3
 8007650:	4b5e      	ldr	r3, [pc, #376]	; (80077cc <Fault_Check+0x244>)
 8007652:	601a      	str	r2, [r3, #0]
		Count_TripTime += 0.001;
 8007654:	4b5e      	ldr	r3, [pc, #376]	; (80077d0 <Fault_Check+0x248>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4618      	mov	r0, r3
 800765a:	f7f8 ff21 	bl	80004a0 <__aeabi_f2d>
 800765e:	a352      	add	r3, pc, #328	; (adr r3, 80077a8 <Fault_Check+0x220>)
 8007660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007664:	f7f8 fdbe 	bl	80001e4 <__adddf3>
 8007668:	4603      	mov	r3, r0
 800766a:	460c      	mov	r4, r1
 800766c:	4618      	mov	r0, r3
 800766e:	4621      	mov	r1, r4
 8007670:	f7f9 fa46 	bl	8000b00 <__aeabi_d2f>
 8007674:	4602      	mov	r2, r0
 8007676:	4b56      	ldr	r3, [pc, #344]	; (80077d0 <Fault_Check+0x248>)
 8007678:	601a      	str	r2, [r3, #0]
		if(Count_TripTime >= TripTime_OverCurrent){
 800767a:	4b55      	ldr	r3, [pc, #340]	; (80077d0 <Fault_Check+0x248>)
 800767c:	681a      	ldr	r2, [r3, #0]
 800767e:	4b53      	ldr	r3, [pc, #332]	; (80077cc <Fault_Check+0x244>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	4619      	mov	r1, r3
 8007684:	4610      	mov	r0, r2
 8007686:	f7f9 fd4b 	bl	8001120 <__aeabi_fcmpge>
 800768a:	4603      	mov	r3, r0
 800768c:	2b00      	cmp	r3, #0
 800768e:	f000 8086 	beq.w	800779e <Fault_Check+0x216>
			Flag_ChargerOverCurrent=1;
 8007692:	4b4c      	ldr	r3, [pc, #304]	; (80077c4 <Fault_Check+0x23c>)
 8007694:	2201      	movs	r2, #1
 8007696:	701a      	strb	r2, [r3, #0]
		if(Count_TripTime >= TripTime_OverCurrent){
 8007698:	e081      	b.n	800779e <Fault_Check+0x216>
	else if ( Temp_T1 >= (SetProtection_Temp1-15)  || Temp_T2 >= (SetProtection_Temp2-15)){
 800769a:	4b4e      	ldr	r3, [pc, #312]	; (80077d4 <Fault_Check+0x24c>)
 800769c:	781b      	ldrb	r3, [r3, #0]
 800769e:	3b0f      	subs	r3, #15
 80076a0:	4618      	mov	r0, r3
 80076a2:	f7f9 fb37 	bl	8000d14 <__aeabi_i2f>
 80076a6:	4602      	mov	r2, r0
 80076a8:	4b4b      	ldr	r3, [pc, #300]	; (80077d8 <Fault_Check+0x250>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4619      	mov	r1, r3
 80076ae:	4610      	mov	r0, r2
 80076b0:	f7f9 fd2c 	bl	800110c <__aeabi_fcmple>
 80076b4:	4603      	mov	r3, r0
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d10f      	bne.n	80076da <Fault_Check+0x152>
 80076ba:	4b48      	ldr	r3, [pc, #288]	; (80077dc <Fault_Check+0x254>)
 80076bc:	781b      	ldrb	r3, [r3, #0]
 80076be:	3b0f      	subs	r3, #15
 80076c0:	4618      	mov	r0, r3
 80076c2:	f7f9 fb27 	bl	8000d14 <__aeabi_i2f>
 80076c6:	4602      	mov	r2, r0
 80076c8:	4b45      	ldr	r3, [pc, #276]	; (80077e0 <Fault_Check+0x258>)
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	4619      	mov	r1, r3
 80076ce:	4610      	mov	r0, r2
 80076d0:	f7f9 fd1c 	bl	800110c <__aeabi_fcmple>
 80076d4:	4603      	mov	r3, r0
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d02b      	beq.n	8007732 <Fault_Check+0x1aa>
		flag_Derating = 1;
 80076da:	4b42      	ldr	r3, [pc, #264]	; (80077e4 <Fault_Check+0x25c>)
 80076dc:	2201      	movs	r2, #1
 80076de:	701a      	strb	r2, [r3, #0]
		Eror_Code = 14;
 80076e0:	4b39      	ldr	r3, [pc, #228]	; (80077c8 <Fault_Check+0x240>)
 80076e2:	220e      	movs	r2, #14
 80076e4:	701a      	strb	r2, [r3, #0]
		if(Temp_T1 >= SetProtection_Temp1 || Temp_T2 >= SetProtection_Temp2){
 80076e6:	4b3b      	ldr	r3, [pc, #236]	; (80077d4 <Fault_Check+0x24c>)
 80076e8:	781b      	ldrb	r3, [r3, #0]
 80076ea:	4618      	mov	r0, r3
 80076ec:	f7f9 fb12 	bl	8000d14 <__aeabi_i2f>
 80076f0:	4602      	mov	r2, r0
 80076f2:	4b39      	ldr	r3, [pc, #228]	; (80077d8 <Fault_Check+0x250>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4619      	mov	r1, r3
 80076f8:	4610      	mov	r0, r2
 80076fa:	f7f9 fd07 	bl	800110c <__aeabi_fcmple>
 80076fe:	4603      	mov	r3, r0
 8007700:	2b00      	cmp	r3, #0
 8007702:	d10f      	bne.n	8007724 <Fault_Check+0x19c>
 8007704:	4b35      	ldr	r3, [pc, #212]	; (80077dc <Fault_Check+0x254>)
 8007706:	781b      	ldrb	r3, [r3, #0]
 8007708:	4618      	mov	r0, r3
 800770a:	f7f9 fb03 	bl	8000d14 <__aeabi_i2f>
 800770e:	4602      	mov	r2, r0
 8007710:	4b33      	ldr	r3, [pc, #204]	; (80077e0 <Fault_Check+0x258>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4619      	mov	r1, r3
 8007716:	4610      	mov	r0, r2
 8007718:	f7f9 fcf8 	bl	800110c <__aeabi_fcmple>
 800771c:	4603      	mov	r3, r0
 800771e:	2b00      	cmp	r3, #0
 8007720:	d100      	bne.n	8007724 <Fault_Check+0x19c>
 8007722:	e03c      	b.n	800779e <Fault_Check+0x216>
			Flag_ChargerOverTemperature = 1;
 8007724:	4b30      	ldr	r3, [pc, #192]	; (80077e8 <Fault_Check+0x260>)
 8007726:	2201      	movs	r2, #1
 8007728:	701a      	strb	r2, [r3, #0]
			Charger_Mode = 2;
 800772a:	4b30      	ldr	r3, [pc, #192]	; (80077ec <Fault_Check+0x264>)
 800772c:	2202      	movs	r2, #2
 800772e:	701a      	strb	r2, [r3, #0]
		if(Temp_T1 >= SetProtection_Temp1 || Temp_T2 >= SetProtection_Temp2){
 8007730:	e035      	b.n	800779e <Fault_Check+0x216>
	else if(Voltage_Charger >= SetProtection_OverVoltage){
 8007732:	4b2f      	ldr	r3, [pc, #188]	; (80077f0 <Fault_Check+0x268>)
 8007734:	781b      	ldrb	r3, [r3, #0]
 8007736:	4618      	mov	r0, r3
 8007738:	f7f9 faec 	bl	8000d14 <__aeabi_i2f>
 800773c:	4602      	mov	r2, r0
 800773e:	4b2d      	ldr	r3, [pc, #180]	; (80077f4 <Fault_Check+0x26c>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4619      	mov	r1, r3
 8007744:	4610      	mov	r0, r2
 8007746:	f7f9 fce1 	bl	800110c <__aeabi_fcmple>
 800774a:	4603      	mov	r3, r0
 800774c:	2b00      	cmp	r3, #0
 800774e:	d003      	beq.n	8007758 <Fault_Check+0x1d0>
		Flag_ChargerOverVoltage=1;
 8007750:	4b29      	ldr	r3, [pc, #164]	; (80077f8 <Fault_Check+0x270>)
 8007752:	2201      	movs	r2, #1
 8007754:	701a      	strb	r2, [r3, #0]
}
 8007756:	e022      	b.n	800779e <Fault_Check+0x216>
		if (Eror_Code != 0) LastEror_code = Eror_Code;
 8007758:	4b1b      	ldr	r3, [pc, #108]	; (80077c8 <Fault_Check+0x240>)
 800775a:	781b      	ldrb	r3, [r3, #0]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d003      	beq.n	8007768 <Fault_Check+0x1e0>
 8007760:	4b19      	ldr	r3, [pc, #100]	; (80077c8 <Fault_Check+0x240>)
 8007762:	781a      	ldrb	r2, [r3, #0]
 8007764:	4b25      	ldr	r3, [pc, #148]	; (80077fc <Fault_Check+0x274>)
 8007766:	701a      	strb	r2, [r3, #0]
		Eror_Code = 0;
 8007768:	4b17      	ldr	r3, [pc, #92]	; (80077c8 <Fault_Check+0x240>)
 800776a:	2200      	movs	r2, #0
 800776c:	701a      	strb	r2, [r3, #0]
		TripTime_OverCurrent = 0;
 800776e:	4b17      	ldr	r3, [pc, #92]	; (80077cc <Fault_Check+0x244>)
 8007770:	f04f 0200 	mov.w	r2, #0
 8007774:	601a      	str	r2, [r3, #0]
		Count_TripTime -= 0.001;
 8007776:	4b16      	ldr	r3, [pc, #88]	; (80077d0 <Fault_Check+0x248>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4618      	mov	r0, r3
 800777c:	f7f8 fe90 	bl	80004a0 <__aeabi_f2d>
 8007780:	a309      	add	r3, pc, #36	; (adr r3, 80077a8 <Fault_Check+0x220>)
 8007782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007786:	f7f8 fd2b 	bl	80001e0 <__aeabi_dsub>
 800778a:	4603      	mov	r3, r0
 800778c:	460c      	mov	r4, r1
 800778e:	4618      	mov	r0, r3
 8007790:	4621      	mov	r1, r4
 8007792:	f7f9 f9b5 	bl	8000b00 <__aeabi_d2f>
 8007796:	4602      	mov	r2, r0
 8007798:	4b0d      	ldr	r3, [pc, #52]	; (80077d0 <Fault_Check+0x248>)
 800779a:	601a      	str	r2, [r3, #0]
}
 800779c:	e7ff      	b.n	800779e <Fault_Check+0x216>
 800779e:	bf00      	nop
 80077a0:	bdb0      	pop	{r4, r5, r7, pc}
 80077a2:	bf00      	nop
 80077a4:	f3af 8000 	nop.w
 80077a8:	d2f1a9fc 	.word	0xd2f1a9fc
 80077ac:	3f50624d 	.word	0x3f50624d
 80077b0:	20000052 	.word	0x20000052
 80077b4:	20000adc 	.word	0x20000adc
 80077b8:	200008ac 	.word	0x200008ac
 80077bc:	40020800 	.word	0x40020800
 80077c0:	20000053 	.word	0x20000053
 80077c4:	200007d0 	.word	0x200007d0
 80077c8:	20000680 	.word	0x20000680
 80077cc:	20000de8 	.word	0x20000de8
 80077d0:	20000df0 	.word	0x20000df0
 80077d4:	20000055 	.word	0x20000055
 80077d8:	20000a14 	.word	0x20000a14
 80077dc:	20000056 	.word	0x20000056
 80077e0:	20000758 	.word	0x20000758
 80077e4:	20000acc 	.word	0x20000acc
 80077e8:	200007a1 	.word	0x200007a1
 80077ec:	200007b4 	.word	0x200007b4
 80077f0:	20000054 	.word	0x20000054
 80077f4:	20000aa4 	.word	0x20000aa4
 80077f8:	200008bc 	.word	0x200008bc
 80077fc:	200007a0 	.word	0x200007a0

08007800 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b084      	sub	sp, #16
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007808:	4b11      	ldr	r3, [pc, #68]	; (8007850 <_sbrk+0x50>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d102      	bne.n	8007816 <_sbrk+0x16>
		heap_end = &end;
 8007810:	4b0f      	ldr	r3, [pc, #60]	; (8007850 <_sbrk+0x50>)
 8007812:	4a10      	ldr	r2, [pc, #64]	; (8007854 <_sbrk+0x54>)
 8007814:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8007816:	4b0e      	ldr	r3, [pc, #56]	; (8007850 <_sbrk+0x50>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800781c:	4b0c      	ldr	r3, [pc, #48]	; (8007850 <_sbrk+0x50>)
 800781e:	681a      	ldr	r2, [r3, #0]
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	4413      	add	r3, r2
 8007824:	466a      	mov	r2, sp
 8007826:	4293      	cmp	r3, r2
 8007828:	d907      	bls.n	800783a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800782a:	f005 fbf7 	bl	800d01c <__errno>
 800782e:	4602      	mov	r2, r0
 8007830:	230c      	movs	r3, #12
 8007832:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8007834:	f04f 33ff 	mov.w	r3, #4294967295
 8007838:	e006      	b.n	8007848 <_sbrk+0x48>
	}

	heap_end += incr;
 800783a:	4b05      	ldr	r3, [pc, #20]	; (8007850 <_sbrk+0x50>)
 800783c:	681a      	ldr	r2, [r3, #0]
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	4413      	add	r3, r2
 8007842:	4a03      	ldr	r2, [pc, #12]	; (8007850 <_sbrk+0x50>)
 8007844:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8007846:	68fb      	ldr	r3, [r7, #12]
}
 8007848:	4618      	mov	r0, r3
 800784a:	3710      	adds	r7, #16
 800784c:	46bd      	mov	sp, r7
 800784e:	bd80      	pop	{r7, pc}
 8007850:	20000668 	.word	0x20000668
 8007854:	20000f80 	.word	0x20000f80

08007858 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007858:	b480      	push	{r7}
 800785a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800785c:	4b12      	ldr	r3, [pc, #72]	; (80078a8 <SystemInit+0x50>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	4a11      	ldr	r2, [pc, #68]	; (80078a8 <SystemInit+0x50>)
 8007862:	f043 0301 	orr.w	r3, r3, #1
 8007866:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007868:	4b0f      	ldr	r3, [pc, #60]	; (80078a8 <SystemInit+0x50>)
 800786a:	2200      	movs	r2, #0
 800786c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800786e:	4b0e      	ldr	r3, [pc, #56]	; (80078a8 <SystemInit+0x50>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4a0d      	ldr	r2, [pc, #52]	; (80078a8 <SystemInit+0x50>)
 8007874:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8007878:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800787c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800787e:	4b0a      	ldr	r3, [pc, #40]	; (80078a8 <SystemInit+0x50>)
 8007880:	4a0a      	ldr	r2, [pc, #40]	; (80078ac <SystemInit+0x54>)
 8007882:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8007884:	4b08      	ldr	r3, [pc, #32]	; (80078a8 <SystemInit+0x50>)
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4a07      	ldr	r2, [pc, #28]	; (80078a8 <SystemInit+0x50>)
 800788a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800788e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8007890:	4b05      	ldr	r3, [pc, #20]	; (80078a8 <SystemInit+0x50>)
 8007892:	2200      	movs	r2, #0
 8007894:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007896:	4b06      	ldr	r3, [pc, #24]	; (80078b0 <SystemInit+0x58>)
 8007898:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800789c:	609a      	str	r2, [r3, #8]
#endif
}
 800789e:	bf00      	nop
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bc80      	pop	{r7}
 80078a4:	4770      	bx	lr
 80078a6:	bf00      	nop
 80078a8:	40023800 	.word	0x40023800
 80078ac:	24003010 	.word	0x24003010
 80078b0:	e000ed00 	.word	0xe000ed00

080078b4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b096      	sub	sp, #88	; 0x58
 80078b8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80078ba:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80078be:	2200      	movs	r2, #0
 80078c0:	601a      	str	r2, [r3, #0]
 80078c2:	605a      	str	r2, [r3, #4]
 80078c4:	609a      	str	r2, [r3, #8]
 80078c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80078c8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80078cc:	2200      	movs	r2, #0
 80078ce:	601a      	str	r2, [r3, #0]
 80078d0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80078d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80078d6:	2200      	movs	r2, #0
 80078d8:	601a      	str	r2, [r3, #0]
 80078da:	605a      	str	r2, [r3, #4]
 80078dc:	609a      	str	r2, [r3, #8]
 80078de:	60da      	str	r2, [r3, #12]
 80078e0:	611a      	str	r2, [r3, #16]
 80078e2:	615a      	str	r2, [r3, #20]
 80078e4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80078e6:	1d3b      	adds	r3, r7, #4
 80078e8:	2220      	movs	r2, #32
 80078ea:	2100      	movs	r1, #0
 80078ec:	4618      	mov	r0, r3
 80078ee:	f005 fbbf 	bl	800d070 <memset>

  htim1.Instance = TIM1;
 80078f2:	4b3e      	ldr	r3, [pc, #248]	; (80079ec <MX_TIM1_Init+0x138>)
 80078f4:	4a3e      	ldr	r2, [pc, #248]	; (80079f0 <MX_TIM1_Init+0x13c>)
 80078f6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80078f8:	4b3c      	ldr	r3, [pc, #240]	; (80079ec <MX_TIM1_Init+0x138>)
 80078fa:	2200      	movs	r2, #0
 80078fc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80078fe:	4b3b      	ldr	r3, [pc, #236]	; (80079ec <MX_TIM1_Init+0x138>)
 8007900:	2200      	movs	r2, #0
 8007902:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5999;
 8007904:	4b39      	ldr	r3, [pc, #228]	; (80079ec <MX_TIM1_Init+0x138>)
 8007906:	f241 726f 	movw	r2, #5999	; 0x176f
 800790a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800790c:	4b37      	ldr	r3, [pc, #220]	; (80079ec <MX_TIM1_Init+0x138>)
 800790e:	2200      	movs	r2, #0
 8007910:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8007912:	4b36      	ldr	r3, [pc, #216]	; (80079ec <MX_TIM1_Init+0x138>)
 8007914:	2200      	movs	r2, #0
 8007916:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007918:	4b34      	ldr	r3, [pc, #208]	; (80079ec <MX_TIM1_Init+0x138>)
 800791a:	2200      	movs	r2, #0
 800791c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800791e:	4833      	ldr	r0, [pc, #204]	; (80079ec <MX_TIM1_Init+0x138>)
 8007920:	f003 ffdc 	bl	800b8dc <HAL_TIM_Base_Init>
 8007924:	4603      	mov	r3, r0
 8007926:	2b00      	cmp	r3, #0
 8007928:	d001      	beq.n	800792e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800792a:	f7fe fe45 	bl	80065b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800792e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007932:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8007934:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8007938:	4619      	mov	r1, r3
 800793a:	482c      	ldr	r0, [pc, #176]	; (80079ec <MX_TIM1_Init+0x138>)
 800793c:	f004 fa80 	bl	800be40 <HAL_TIM_ConfigClockSource>
 8007940:	4603      	mov	r3, r0
 8007942:	2b00      	cmp	r3, #0
 8007944:	d001      	beq.n	800794a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8007946:	f7fe fe37 	bl	80065b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800794a:	4828      	ldr	r0, [pc, #160]	; (80079ec <MX_TIM1_Init+0x138>)
 800794c:	f004 f837 	bl	800b9be <HAL_TIM_PWM_Init>
 8007950:	4603      	mov	r3, r0
 8007952:	2b00      	cmp	r3, #0
 8007954:	d001      	beq.n	800795a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8007956:	f7fe fe2f 	bl	80065b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800795a:	2300      	movs	r3, #0
 800795c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800795e:	2300      	movs	r3, #0
 8007960:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8007962:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007966:	4619      	mov	r1, r3
 8007968:	4820      	ldr	r0, [pc, #128]	; (80079ec <MX_TIM1_Init+0x138>)
 800796a:	f004 fe51 	bl	800c610 <HAL_TIMEx_MasterConfigSynchronization>
 800796e:	4603      	mov	r3, r0
 8007970:	2b00      	cmp	r3, #0
 8007972:	d001      	beq.n	8007978 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8007974:	f7fe fe20 	bl	80065b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007978:	2360      	movs	r3, #96	; 0x60
 800797a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800797c:	2300      	movs	r3, #0
 800797e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007980:	2300      	movs	r3, #0
 8007982:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007984:	2300      	movs	r3, #0
 8007986:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007988:	2300      	movs	r3, #0
 800798a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800798c:	2300      	movs	r3, #0
 800798e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007990:	2300      	movs	r3, #0
 8007992:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007994:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007998:	2200      	movs	r2, #0
 800799a:	4619      	mov	r1, r3
 800799c:	4813      	ldr	r0, [pc, #76]	; (80079ec <MX_TIM1_Init+0x138>)
 800799e:	f004 f989 	bl	800bcb4 <HAL_TIM_PWM_ConfigChannel>
 80079a2:	4603      	mov	r3, r0
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d001      	beq.n	80079ac <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80079a8:	f7fe fe06 	bl	80065b8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80079ac:	2300      	movs	r3, #0
 80079ae:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80079b0:	2300      	movs	r3, #0
 80079b2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80079b4:	2300      	movs	r3, #0
 80079b6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80079b8:	2300      	movs	r3, #0
 80079ba:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80079bc:	2300      	movs	r3, #0
 80079be:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80079c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80079c4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80079c6:	2300      	movs	r3, #0
 80079c8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80079ca:	1d3b      	adds	r3, r7, #4
 80079cc:	4619      	mov	r1, r3
 80079ce:	4807      	ldr	r0, [pc, #28]	; (80079ec <MX_TIM1_Init+0x138>)
 80079d0:	f004 fe62 	bl	800c698 <HAL_TIMEx_ConfigBreakDeadTime>
 80079d4:	4603      	mov	r3, r0
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d001      	beq.n	80079de <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80079da:	f7fe fded 	bl	80065b8 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 80079de:	4803      	ldr	r0, [pc, #12]	; (80079ec <MX_TIM1_Init+0x138>)
 80079e0:	f000 f968 	bl	8007cb4 <HAL_TIM_MspPostInit>

}
 80079e4:	bf00      	nop
 80079e6:	3758      	adds	r7, #88	; 0x58
 80079e8:	46bd      	mov	sp, r7
 80079ea:	bd80      	pop	{r7, pc}
 80079ec:	20000e74 	.word	0x20000e74
 80079f0:	40010000 	.word	0x40010000

080079f4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b086      	sub	sp, #24
 80079f8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80079fa:	f107 0308 	add.w	r3, r7, #8
 80079fe:	2200      	movs	r2, #0
 8007a00:	601a      	str	r2, [r3, #0]
 8007a02:	605a      	str	r2, [r3, #4]
 8007a04:	609a      	str	r2, [r3, #8]
 8007a06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007a08:	463b      	mov	r3, r7
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	601a      	str	r2, [r3, #0]
 8007a0e:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8007a10:	4b1d      	ldr	r3, [pc, #116]	; (8007a88 <MX_TIM2_Init+0x94>)
 8007a12:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007a16:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 59;
 8007a18:	4b1b      	ldr	r3, [pc, #108]	; (8007a88 <MX_TIM2_Init+0x94>)
 8007a1a:	223b      	movs	r2, #59	; 0x3b
 8007a1c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007a1e:	4b1a      	ldr	r3, [pc, #104]	; (8007a88 <MX_TIM2_Init+0x94>)
 8007a20:	2200      	movs	r2, #0
 8007a22:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8007a24:	4b18      	ldr	r3, [pc, #96]	; (8007a88 <MX_TIM2_Init+0x94>)
 8007a26:	f240 32e7 	movw	r2, #999	; 0x3e7
 8007a2a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007a2c:	4b16      	ldr	r3, [pc, #88]	; (8007a88 <MX_TIM2_Init+0x94>)
 8007a2e:	2200      	movs	r2, #0
 8007a30:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007a32:	4b15      	ldr	r3, [pc, #84]	; (8007a88 <MX_TIM2_Init+0x94>)
 8007a34:	2200      	movs	r2, #0
 8007a36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8007a38:	4813      	ldr	r0, [pc, #76]	; (8007a88 <MX_TIM2_Init+0x94>)
 8007a3a:	f003 ff4f 	bl	800b8dc <HAL_TIM_Base_Init>
 8007a3e:	4603      	mov	r3, r0
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d001      	beq.n	8007a48 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8007a44:	f7fe fdb8 	bl	80065b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007a48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007a4c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8007a4e:	f107 0308 	add.w	r3, r7, #8
 8007a52:	4619      	mov	r1, r3
 8007a54:	480c      	ldr	r0, [pc, #48]	; (8007a88 <MX_TIM2_Init+0x94>)
 8007a56:	f004 f9f3 	bl	800be40 <HAL_TIM_ConfigClockSource>
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d001      	beq.n	8007a64 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8007a60:	f7fe fdaa 	bl	80065b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007a64:	2300      	movs	r3, #0
 8007a66:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007a68:	2300      	movs	r3, #0
 8007a6a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007a6c:	463b      	mov	r3, r7
 8007a6e:	4619      	mov	r1, r3
 8007a70:	4805      	ldr	r0, [pc, #20]	; (8007a88 <MX_TIM2_Init+0x94>)
 8007a72:	f004 fdcd 	bl	800c610 <HAL_TIMEx_MasterConfigSynchronization>
 8007a76:	4603      	mov	r3, r0
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d001      	beq.n	8007a80 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8007a7c:	f7fe fd9c 	bl	80065b8 <Error_Handler>
  }

}
 8007a80:	bf00      	nop
 8007a82:	3718      	adds	r7, #24
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}
 8007a88:	20000eb4 	.word	0x20000eb4

08007a8c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b086      	sub	sp, #24
 8007a90:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007a92:	f107 0308 	add.w	r3, r7, #8
 8007a96:	2200      	movs	r2, #0
 8007a98:	601a      	str	r2, [r3, #0]
 8007a9a:	605a      	str	r2, [r3, #4]
 8007a9c:	609a      	str	r2, [r3, #8]
 8007a9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007aa0:	463b      	mov	r3, r7
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	601a      	str	r2, [r3, #0]
 8007aa6:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8007aa8:	4b1d      	ldr	r3, [pc, #116]	; (8007b20 <MX_TIM3_Init+0x94>)
 8007aaa:	4a1e      	ldr	r2, [pc, #120]	; (8007b24 <MX_TIM3_Init+0x98>)
 8007aac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 599;
 8007aae:	4b1c      	ldr	r3, [pc, #112]	; (8007b20 <MX_TIM3_Init+0x94>)
 8007ab0:	f240 2257 	movw	r2, #599	; 0x257
 8007ab4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007ab6:	4b1a      	ldr	r3, [pc, #104]	; (8007b20 <MX_TIM3_Init+0x94>)
 8007ab8:	2200      	movs	r2, #0
 8007aba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8007abc:	4b18      	ldr	r3, [pc, #96]	; (8007b20 <MX_TIM3_Init+0x94>)
 8007abe:	f242 720f 	movw	r2, #9999	; 0x270f
 8007ac2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007ac4:	4b16      	ldr	r3, [pc, #88]	; (8007b20 <MX_TIM3_Init+0x94>)
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007aca:	4b15      	ldr	r3, [pc, #84]	; (8007b20 <MX_TIM3_Init+0x94>)
 8007acc:	2200      	movs	r2, #0
 8007ace:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8007ad0:	4813      	ldr	r0, [pc, #76]	; (8007b20 <MX_TIM3_Init+0x94>)
 8007ad2:	f003 ff03 	bl	800b8dc <HAL_TIM_Base_Init>
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d001      	beq.n	8007ae0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8007adc:	f7fe fd6c 	bl	80065b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007ae0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007ae4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8007ae6:	f107 0308 	add.w	r3, r7, #8
 8007aea:	4619      	mov	r1, r3
 8007aec:	480c      	ldr	r0, [pc, #48]	; (8007b20 <MX_TIM3_Init+0x94>)
 8007aee:	f004 f9a7 	bl	800be40 <HAL_TIM_ConfigClockSource>
 8007af2:	4603      	mov	r3, r0
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d001      	beq.n	8007afc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8007af8:	f7fe fd5e 	bl	80065b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007afc:	2300      	movs	r3, #0
 8007afe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007b00:	2300      	movs	r3, #0
 8007b02:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007b04:	463b      	mov	r3, r7
 8007b06:	4619      	mov	r1, r3
 8007b08:	4805      	ldr	r0, [pc, #20]	; (8007b20 <MX_TIM3_Init+0x94>)
 8007b0a:	f004 fd81 	bl	800c610 <HAL_TIMEx_MasterConfigSynchronization>
 8007b0e:	4603      	mov	r3, r0
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d001      	beq.n	8007b18 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8007b14:	f7fe fd50 	bl	80065b8 <Error_Handler>
  }

}
 8007b18:	bf00      	nop
 8007b1a:	3718      	adds	r7, #24
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}
 8007b20:	20000e34 	.word	0x20000e34
 8007b24:	40000400 	.word	0x40000400

08007b28 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b086      	sub	sp, #24
 8007b2c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007b2e:	f107 0308 	add.w	r3, r7, #8
 8007b32:	2200      	movs	r2, #0
 8007b34:	601a      	str	r2, [r3, #0]
 8007b36:	605a      	str	r2, [r3, #4]
 8007b38:	609a      	str	r2, [r3, #8]
 8007b3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007b3c:	463b      	mov	r3, r7
 8007b3e:	2200      	movs	r2, #0
 8007b40:	601a      	str	r2, [r3, #0]
 8007b42:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 8007b44:	4b1d      	ldr	r3, [pc, #116]	; (8007bbc <MX_TIM4_Init+0x94>)
 8007b46:	4a1e      	ldr	r2, [pc, #120]	; (8007bc0 <MX_TIM4_Init+0x98>)
 8007b48:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8007b4a:	4b1c      	ldr	r3, [pc, #112]	; (8007bbc <MX_TIM4_Init+0x94>)
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007b50:	4b1a      	ldr	r3, [pc, #104]	; (8007bbc <MX_TIM4_Init+0x94>)
 8007b52:	2200      	movs	r2, #0
 8007b54:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 5999;
 8007b56:	4b19      	ldr	r3, [pc, #100]	; (8007bbc <MX_TIM4_Init+0x94>)
 8007b58:	f241 726f 	movw	r2, #5999	; 0x176f
 8007b5c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007b5e:	4b17      	ldr	r3, [pc, #92]	; (8007bbc <MX_TIM4_Init+0x94>)
 8007b60:	2200      	movs	r2, #0
 8007b62:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007b64:	4b15      	ldr	r3, [pc, #84]	; (8007bbc <MX_TIM4_Init+0x94>)
 8007b66:	2200      	movs	r2, #0
 8007b68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8007b6a:	4814      	ldr	r0, [pc, #80]	; (8007bbc <MX_TIM4_Init+0x94>)
 8007b6c:	f003 feb6 	bl	800b8dc <HAL_TIM_Base_Init>
 8007b70:	4603      	mov	r3, r0
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d001      	beq.n	8007b7a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8007b76:	f7fe fd1f 	bl	80065b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007b7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007b7e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8007b80:	f107 0308 	add.w	r3, r7, #8
 8007b84:	4619      	mov	r1, r3
 8007b86:	480d      	ldr	r0, [pc, #52]	; (8007bbc <MX_TIM4_Init+0x94>)
 8007b88:	f004 f95a 	bl	800be40 <HAL_TIM_ConfigClockSource>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d001      	beq.n	8007b96 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8007b92:	f7fe fd11 	bl	80065b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007b96:	2300      	movs	r3, #0
 8007b98:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8007b9e:	463b      	mov	r3, r7
 8007ba0:	4619      	mov	r1, r3
 8007ba2:	4806      	ldr	r0, [pc, #24]	; (8007bbc <MX_TIM4_Init+0x94>)
 8007ba4:	f004 fd34 	bl	800c610 <HAL_TIMEx_MasterConfigSynchronization>
 8007ba8:	4603      	mov	r3, r0
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d001      	beq.n	8007bb2 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8007bae:	f7fe fd03 	bl	80065b8 <Error_Handler>
  }

}
 8007bb2:	bf00      	nop
 8007bb4:	3718      	adds	r7, #24
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bd80      	pop	{r7, pc}
 8007bba:	bf00      	nop
 8007bbc:	20000df4 	.word	0x20000df4
 8007bc0:	40000800 	.word	0x40000800

08007bc4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b086      	sub	sp, #24
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	4a34      	ldr	r2, [pc, #208]	; (8007ca4 <HAL_TIM_Base_MspInit+0xe0>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d10e      	bne.n	8007bf4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	617b      	str	r3, [r7, #20]
 8007bda:	4b33      	ldr	r3, [pc, #204]	; (8007ca8 <HAL_TIM_Base_MspInit+0xe4>)
 8007bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bde:	4a32      	ldr	r2, [pc, #200]	; (8007ca8 <HAL_TIM_Base_MspInit+0xe4>)
 8007be0:	f043 0301 	orr.w	r3, r3, #1
 8007be4:	6453      	str	r3, [r2, #68]	; 0x44
 8007be6:	4b30      	ldr	r3, [pc, #192]	; (8007ca8 <HAL_TIM_Base_MspInit+0xe4>)
 8007be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bea:	f003 0301 	and.w	r3, r3, #1
 8007bee:	617b      	str	r3, [r7, #20]
 8007bf0:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8007bf2:	e052      	b.n	8007c9a <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM2)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bfc:	d116      	bne.n	8007c2c <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007bfe:	2300      	movs	r3, #0
 8007c00:	613b      	str	r3, [r7, #16]
 8007c02:	4b29      	ldr	r3, [pc, #164]	; (8007ca8 <HAL_TIM_Base_MspInit+0xe4>)
 8007c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c06:	4a28      	ldr	r2, [pc, #160]	; (8007ca8 <HAL_TIM_Base_MspInit+0xe4>)
 8007c08:	f043 0301 	orr.w	r3, r3, #1
 8007c0c:	6413      	str	r3, [r2, #64]	; 0x40
 8007c0e:	4b26      	ldr	r3, [pc, #152]	; (8007ca8 <HAL_TIM_Base_MspInit+0xe4>)
 8007c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c12:	f003 0301 	and.w	r3, r3, #1
 8007c16:	613b      	str	r3, [r7, #16]
 8007c18:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	2100      	movs	r1, #0
 8007c1e:	201c      	movs	r0, #28
 8007c20:	f001 fd19 	bl	8009656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8007c24:	201c      	movs	r0, #28
 8007c26:	f001 fd32 	bl	800968e <HAL_NVIC_EnableIRQ>
}
 8007c2a:	e036      	b.n	8007c9a <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM3)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	4a1e      	ldr	r2, [pc, #120]	; (8007cac <HAL_TIM_Base_MspInit+0xe8>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d116      	bne.n	8007c64 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007c36:	2300      	movs	r3, #0
 8007c38:	60fb      	str	r3, [r7, #12]
 8007c3a:	4b1b      	ldr	r3, [pc, #108]	; (8007ca8 <HAL_TIM_Base_MspInit+0xe4>)
 8007c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c3e:	4a1a      	ldr	r2, [pc, #104]	; (8007ca8 <HAL_TIM_Base_MspInit+0xe4>)
 8007c40:	f043 0302 	orr.w	r3, r3, #2
 8007c44:	6413      	str	r3, [r2, #64]	; 0x40
 8007c46:	4b18      	ldr	r3, [pc, #96]	; (8007ca8 <HAL_TIM_Base_MspInit+0xe4>)
 8007c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c4a:	f003 0302 	and.w	r3, r3, #2
 8007c4e:	60fb      	str	r3, [r7, #12]
 8007c50:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8007c52:	2200      	movs	r2, #0
 8007c54:	2100      	movs	r1, #0
 8007c56:	201d      	movs	r0, #29
 8007c58:	f001 fcfd 	bl	8009656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8007c5c:	201d      	movs	r0, #29
 8007c5e:	f001 fd16 	bl	800968e <HAL_NVIC_EnableIRQ>
}
 8007c62:	e01a      	b.n	8007c9a <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM4)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4a11      	ldr	r2, [pc, #68]	; (8007cb0 <HAL_TIM_Base_MspInit+0xec>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d115      	bne.n	8007c9a <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8007c6e:	2300      	movs	r3, #0
 8007c70:	60bb      	str	r3, [r7, #8]
 8007c72:	4b0d      	ldr	r3, [pc, #52]	; (8007ca8 <HAL_TIM_Base_MspInit+0xe4>)
 8007c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c76:	4a0c      	ldr	r2, [pc, #48]	; (8007ca8 <HAL_TIM_Base_MspInit+0xe4>)
 8007c78:	f043 0304 	orr.w	r3, r3, #4
 8007c7c:	6413      	str	r3, [r2, #64]	; 0x40
 8007c7e:	4b0a      	ldr	r3, [pc, #40]	; (8007ca8 <HAL_TIM_Base_MspInit+0xe4>)
 8007c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c82:	f003 0304 	and.w	r3, r3, #4
 8007c86:	60bb      	str	r3, [r7, #8]
 8007c88:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	2100      	movs	r1, #0
 8007c8e:	201e      	movs	r0, #30
 8007c90:	f001 fce1 	bl	8009656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8007c94:	201e      	movs	r0, #30
 8007c96:	f001 fcfa 	bl	800968e <HAL_NVIC_EnableIRQ>
}
 8007c9a:	bf00      	nop
 8007c9c:	3718      	adds	r7, #24
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bd80      	pop	{r7, pc}
 8007ca2:	bf00      	nop
 8007ca4:	40010000 	.word	0x40010000
 8007ca8:	40023800 	.word	0x40023800
 8007cac:	40000400 	.word	0x40000400
 8007cb0:	40000800 	.word	0x40000800

08007cb4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b088      	sub	sp, #32
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007cbc:	f107 030c 	add.w	r3, r7, #12
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	601a      	str	r2, [r3, #0]
 8007cc4:	605a      	str	r2, [r3, #4]
 8007cc6:	609a      	str	r2, [r3, #8]
 8007cc8:	60da      	str	r2, [r3, #12]
 8007cca:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	4a12      	ldr	r2, [pc, #72]	; (8007d1c <HAL_TIM_MspPostInit+0x68>)
 8007cd2:	4293      	cmp	r3, r2
 8007cd4:	d11e      	bne.n	8007d14 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	60bb      	str	r3, [r7, #8]
 8007cda:	4b11      	ldr	r3, [pc, #68]	; (8007d20 <HAL_TIM_MspPostInit+0x6c>)
 8007cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cde:	4a10      	ldr	r2, [pc, #64]	; (8007d20 <HAL_TIM_MspPostInit+0x6c>)
 8007ce0:	f043 0301 	orr.w	r3, r3, #1
 8007ce4:	6313      	str	r3, [r2, #48]	; 0x30
 8007ce6:	4b0e      	ldr	r3, [pc, #56]	; (8007d20 <HAL_TIM_MspPostInit+0x6c>)
 8007ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cea:	f003 0301 	and.w	r3, r3, #1
 8007cee:	60bb      	str	r3, [r7, #8]
 8007cf0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8007cf2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007cf6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007cf8:	2302      	movs	r3, #2
 8007cfa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007d00:	2303      	movs	r3, #3
 8007d02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007d04:	2301      	movs	r3, #1
 8007d06:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007d08:	f107 030c 	add.w	r3, r7, #12
 8007d0c:	4619      	mov	r1, r3
 8007d0e:	4805      	ldr	r0, [pc, #20]	; (8007d24 <HAL_TIM_MspPostInit+0x70>)
 8007d10:	f002 f866 	bl	8009de0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8007d14:	bf00      	nop
 8007d16:	3720      	adds	r7, #32
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bd80      	pop	{r7, pc}
 8007d1c:	40010000 	.word	0x40010000
 8007d20:	40023800 	.word	0x40023800
 8007d24:	40020000 	.word	0x40020000

08007d28 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8007d2c:	4b11      	ldr	r3, [pc, #68]	; (8007d74 <MX_USART1_UART_Init+0x4c>)
 8007d2e:	4a12      	ldr	r2, [pc, #72]	; (8007d78 <MX_USART1_UART_Init+0x50>)
 8007d30:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8007d32:	4b10      	ldr	r3, [pc, #64]	; (8007d74 <MX_USART1_UART_Init+0x4c>)
 8007d34:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007d38:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8007d3a:	4b0e      	ldr	r3, [pc, #56]	; (8007d74 <MX_USART1_UART_Init+0x4c>)
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8007d40:	4b0c      	ldr	r3, [pc, #48]	; (8007d74 <MX_USART1_UART_Init+0x4c>)
 8007d42:	2200      	movs	r2, #0
 8007d44:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8007d46:	4b0b      	ldr	r3, [pc, #44]	; (8007d74 <MX_USART1_UART_Init+0x4c>)
 8007d48:	2200      	movs	r2, #0
 8007d4a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8007d4c:	4b09      	ldr	r3, [pc, #36]	; (8007d74 <MX_USART1_UART_Init+0x4c>)
 8007d4e:	220c      	movs	r2, #12
 8007d50:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007d52:	4b08      	ldr	r3, [pc, #32]	; (8007d74 <MX_USART1_UART_Init+0x4c>)
 8007d54:	2200      	movs	r2, #0
 8007d56:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8007d58:	4b06      	ldr	r3, [pc, #24]	; (8007d74 <MX_USART1_UART_Init+0x4c>)
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8007d5e:	4805      	ldr	r0, [pc, #20]	; (8007d74 <MX_USART1_UART_Init+0x4c>)
 8007d60:	f004 fcfd 	bl	800c75e <HAL_UART_Init>
 8007d64:	4603      	mov	r3, r0
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d001      	beq.n	8007d6e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8007d6a:	f7fe fc25 	bl	80065b8 <Error_Handler>
  }

}
 8007d6e:	bf00      	nop
 8007d70:	bd80      	pop	{r7, pc}
 8007d72:	bf00      	nop
 8007d74:	20000f34 	.word	0x20000f34
 8007d78:	40011000 	.word	0x40011000

08007d7c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8007d80:	4b11      	ldr	r3, [pc, #68]	; (8007dc8 <MX_USART3_UART_Init+0x4c>)
 8007d82:	4a12      	ldr	r2, [pc, #72]	; (8007dcc <MX_USART3_UART_Init+0x50>)
 8007d84:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8007d86:	4b10      	ldr	r3, [pc, #64]	; (8007dc8 <MX_USART3_UART_Init+0x4c>)
 8007d88:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007d8c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8007d8e:	4b0e      	ldr	r3, [pc, #56]	; (8007dc8 <MX_USART3_UART_Init+0x4c>)
 8007d90:	2200      	movs	r2, #0
 8007d92:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8007d94:	4b0c      	ldr	r3, [pc, #48]	; (8007dc8 <MX_USART3_UART_Init+0x4c>)
 8007d96:	2200      	movs	r2, #0
 8007d98:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8007d9a:	4b0b      	ldr	r3, [pc, #44]	; (8007dc8 <MX_USART3_UART_Init+0x4c>)
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8007da0:	4b09      	ldr	r3, [pc, #36]	; (8007dc8 <MX_USART3_UART_Init+0x4c>)
 8007da2:	220c      	movs	r2, #12
 8007da4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007da6:	4b08      	ldr	r3, [pc, #32]	; (8007dc8 <MX_USART3_UART_Init+0x4c>)
 8007da8:	2200      	movs	r2, #0
 8007daa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8007dac:	4b06      	ldr	r3, [pc, #24]	; (8007dc8 <MX_USART3_UART_Init+0x4c>)
 8007dae:	2200      	movs	r2, #0
 8007db0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8007db2:	4805      	ldr	r0, [pc, #20]	; (8007dc8 <MX_USART3_UART_Init+0x4c>)
 8007db4:	f004 fcd3 	bl	800c75e <HAL_UART_Init>
 8007db8:	4603      	mov	r3, r0
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d001      	beq.n	8007dc2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8007dbe:	f7fe fbfb 	bl	80065b8 <Error_Handler>
  }

}
 8007dc2:	bf00      	nop
 8007dc4:	bd80      	pop	{r7, pc}
 8007dc6:	bf00      	nop
 8007dc8:	20000ef4 	.word	0x20000ef4
 8007dcc:	40004800 	.word	0x40004800

08007dd0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b08c      	sub	sp, #48	; 0x30
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007dd8:	f107 031c 	add.w	r3, r7, #28
 8007ddc:	2200      	movs	r2, #0
 8007dde:	601a      	str	r2, [r3, #0]
 8007de0:	605a      	str	r2, [r3, #4]
 8007de2:	609a      	str	r2, [r3, #8]
 8007de4:	60da      	str	r2, [r3, #12]
 8007de6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4a3a      	ldr	r2, [pc, #232]	; (8007ed8 <HAL_UART_MspInit+0x108>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d134      	bne.n	8007e5c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007df2:	2300      	movs	r3, #0
 8007df4:	61bb      	str	r3, [r7, #24]
 8007df6:	4b39      	ldr	r3, [pc, #228]	; (8007edc <HAL_UART_MspInit+0x10c>)
 8007df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dfa:	4a38      	ldr	r2, [pc, #224]	; (8007edc <HAL_UART_MspInit+0x10c>)
 8007dfc:	f043 0310 	orr.w	r3, r3, #16
 8007e00:	6453      	str	r3, [r2, #68]	; 0x44
 8007e02:	4b36      	ldr	r3, [pc, #216]	; (8007edc <HAL_UART_MspInit+0x10c>)
 8007e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e06:	f003 0310 	and.w	r3, r3, #16
 8007e0a:	61bb      	str	r3, [r7, #24]
 8007e0c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007e0e:	2300      	movs	r3, #0
 8007e10:	617b      	str	r3, [r7, #20]
 8007e12:	4b32      	ldr	r3, [pc, #200]	; (8007edc <HAL_UART_MspInit+0x10c>)
 8007e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e16:	4a31      	ldr	r2, [pc, #196]	; (8007edc <HAL_UART_MspInit+0x10c>)
 8007e18:	f043 0302 	orr.w	r3, r3, #2
 8007e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8007e1e:	4b2f      	ldr	r3, [pc, #188]	; (8007edc <HAL_UART_MspInit+0x10c>)
 8007e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e22:	f003 0302 	and.w	r3, r3, #2
 8007e26:	617b      	str	r3, [r7, #20]
 8007e28:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007e2a:	23c0      	movs	r3, #192	; 0xc0
 8007e2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e2e:	2302      	movs	r3, #2
 8007e30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e32:	2300      	movs	r3, #0
 8007e34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007e36:	2303      	movs	r3, #3
 8007e38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8007e3a:	2307      	movs	r3, #7
 8007e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007e3e:	f107 031c 	add.w	r3, r7, #28
 8007e42:	4619      	mov	r1, r3
 8007e44:	4826      	ldr	r0, [pc, #152]	; (8007ee0 <HAL_UART_MspInit+0x110>)
 8007e46:	f001 ffcb 	bl	8009de0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	2101      	movs	r1, #1
 8007e4e:	2025      	movs	r0, #37	; 0x25
 8007e50:	f001 fc01 	bl	8009656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8007e54:	2025      	movs	r0, #37	; 0x25
 8007e56:	f001 fc1a 	bl	800968e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8007e5a:	e039      	b.n	8007ed0 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART3)
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4a20      	ldr	r2, [pc, #128]	; (8007ee4 <HAL_UART_MspInit+0x114>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d134      	bne.n	8007ed0 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART3_CLK_ENABLE();
 8007e66:	2300      	movs	r3, #0
 8007e68:	613b      	str	r3, [r7, #16]
 8007e6a:	4b1c      	ldr	r3, [pc, #112]	; (8007edc <HAL_UART_MspInit+0x10c>)
 8007e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e6e:	4a1b      	ldr	r2, [pc, #108]	; (8007edc <HAL_UART_MspInit+0x10c>)
 8007e70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007e74:	6413      	str	r3, [r2, #64]	; 0x40
 8007e76:	4b19      	ldr	r3, [pc, #100]	; (8007edc <HAL_UART_MspInit+0x10c>)
 8007e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007e7e:	613b      	str	r3, [r7, #16]
 8007e80:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007e82:	2300      	movs	r3, #0
 8007e84:	60fb      	str	r3, [r7, #12]
 8007e86:	4b15      	ldr	r3, [pc, #84]	; (8007edc <HAL_UART_MspInit+0x10c>)
 8007e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e8a:	4a14      	ldr	r2, [pc, #80]	; (8007edc <HAL_UART_MspInit+0x10c>)
 8007e8c:	f043 0304 	orr.w	r3, r3, #4
 8007e90:	6313      	str	r3, [r2, #48]	; 0x30
 8007e92:	4b12      	ldr	r3, [pc, #72]	; (8007edc <HAL_UART_MspInit+0x10c>)
 8007e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e96:	f003 0304 	and.w	r3, r3, #4
 8007e9a:	60fb      	str	r3, [r7, #12]
 8007e9c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8007e9e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8007ea2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ea4:	2302      	movs	r3, #2
 8007ea6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007eac:	2303      	movs	r3, #3
 8007eae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8007eb0:	2307      	movs	r3, #7
 8007eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007eb4:	f107 031c 	add.w	r3, r7, #28
 8007eb8:	4619      	mov	r1, r3
 8007eba:	480b      	ldr	r0, [pc, #44]	; (8007ee8 <HAL_UART_MspInit+0x118>)
 8007ebc:	f001 ff90 	bl	8009de0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	2101      	movs	r1, #1
 8007ec4:	2027      	movs	r0, #39	; 0x27
 8007ec6:	f001 fbc6 	bl	8009656 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8007eca:	2027      	movs	r0, #39	; 0x27
 8007ecc:	f001 fbdf 	bl	800968e <HAL_NVIC_EnableIRQ>
}
 8007ed0:	bf00      	nop
 8007ed2:	3730      	adds	r7, #48	; 0x30
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	bd80      	pop	{r7, pc}
 8007ed8:	40011000 	.word	0x40011000
 8007edc:	40023800 	.word	0x40023800
 8007ee0:	40020400 	.word	0x40020400
 8007ee4:	40004800 	.word	0x40004800
 8007ee8:	40020800 	.word	0x40020800

08007eec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8007eec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007f24 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8007ef0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8007ef2:	e003      	b.n	8007efc <LoopCopyDataInit>

08007ef4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007ef4:	4b0c      	ldr	r3, [pc, #48]	; (8007f28 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007ef6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007ef8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007efa:	3104      	adds	r1, #4

08007efc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007efc:	480b      	ldr	r0, [pc, #44]	; (8007f2c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8007efe:	4b0c      	ldr	r3, [pc, #48]	; (8007f30 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007f00:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007f02:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007f04:	d3f6      	bcc.n	8007ef4 <CopyDataInit>
  ldr  r2, =_sbss
 8007f06:	4a0b      	ldr	r2, [pc, #44]	; (8007f34 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007f08:	e002      	b.n	8007f10 <LoopFillZerobss>

08007f0a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8007f0a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007f0c:	f842 3b04 	str.w	r3, [r2], #4

08007f10 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007f10:	4b09      	ldr	r3, [pc, #36]	; (8007f38 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8007f12:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007f14:	d3f9      	bcc.n	8007f0a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8007f16:	f7ff fc9f 	bl	8007858 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007f1a:	f005 f885 	bl	800d028 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007f1e:	f7fe f8cf 	bl	80060c0 <main>
  bx  lr    
 8007f22:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8007f24:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8007f28:	0801003c 	.word	0x0801003c
  ldr  r0, =_sdata
 8007f2c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007f30:	20000238 	.word	0x20000238
  ldr  r2, =_sbss
 8007f34:	20000238 	.word	0x20000238
  ldr  r3, = _ebss
 8007f38:	20000f7c 	.word	0x20000f7c

08007f3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007f3c:	e7fe      	b.n	8007f3c <ADC_IRQHandler>
	...

08007f40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007f44:	4b0e      	ldr	r3, [pc, #56]	; (8007f80 <HAL_Init+0x40>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	4a0d      	ldr	r2, [pc, #52]	; (8007f80 <HAL_Init+0x40>)
 8007f4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007f4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8007f50:	4b0b      	ldr	r3, [pc, #44]	; (8007f80 <HAL_Init+0x40>)
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a0a      	ldr	r2, [pc, #40]	; (8007f80 <HAL_Init+0x40>)
 8007f56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007f5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007f5c:	4b08      	ldr	r3, [pc, #32]	; (8007f80 <HAL_Init+0x40>)
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	4a07      	ldr	r2, [pc, #28]	; (8007f80 <HAL_Init+0x40>)
 8007f62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007f68:	2003      	movs	r0, #3
 8007f6a:	f001 fb69 	bl	8009640 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007f6e:	2000      	movs	r0, #0
 8007f70:	f000 f808 	bl	8007f84 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8007f74:	f7fe fdd2 	bl	8006b1c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8007f78:	2300      	movs	r3, #0
}
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	bd80      	pop	{r7, pc}
 8007f7e:	bf00      	nop
 8007f80:	40023c00 	.word	0x40023c00

08007f84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b082      	sub	sp, #8
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007f8c:	4b12      	ldr	r3, [pc, #72]	; (8007fd8 <HAL_InitTick+0x54>)
 8007f8e:	681a      	ldr	r2, [r3, #0]
 8007f90:	4b12      	ldr	r3, [pc, #72]	; (8007fdc <HAL_InitTick+0x58>)
 8007f92:	781b      	ldrb	r3, [r3, #0]
 8007f94:	4619      	mov	r1, r3
 8007f96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007f9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8007f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	f001 fb81 	bl	80096aa <HAL_SYSTICK_Config>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d001      	beq.n	8007fb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	e00e      	b.n	8007fd0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2b0f      	cmp	r3, #15
 8007fb6:	d80a      	bhi.n	8007fce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007fb8:	2200      	movs	r2, #0
 8007fba:	6879      	ldr	r1, [r7, #4]
 8007fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8007fc0:	f001 fb49 	bl	8009656 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007fc4:	4a06      	ldr	r2, [pc, #24]	; (8007fe0 <HAL_InitTick+0x5c>)
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	e000      	b.n	8007fd0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007fce:	2301      	movs	r3, #1
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	3708      	adds	r7, #8
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	bd80      	pop	{r7, pc}
 8007fd8:	20000058 	.word	0x20000058
 8007fdc:	20000060 	.word	0x20000060
 8007fe0:	2000005c 	.word	0x2000005c

08007fe4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007fe8:	4b05      	ldr	r3, [pc, #20]	; (8008000 <HAL_IncTick+0x1c>)
 8007fea:	781b      	ldrb	r3, [r3, #0]
 8007fec:	461a      	mov	r2, r3
 8007fee:	4b05      	ldr	r3, [pc, #20]	; (8008004 <HAL_IncTick+0x20>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	4413      	add	r3, r2
 8007ff4:	4a03      	ldr	r2, [pc, #12]	; (8008004 <HAL_IncTick+0x20>)
 8007ff6:	6013      	str	r3, [r2, #0]
}
 8007ff8:	bf00      	nop
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bc80      	pop	{r7}
 8007ffe:	4770      	bx	lr
 8008000:	20000060 	.word	0x20000060
 8008004:	20000f74 	.word	0x20000f74

08008008 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008008:	b480      	push	{r7}
 800800a:	af00      	add	r7, sp, #0
  return uwTick;
 800800c:	4b02      	ldr	r3, [pc, #8]	; (8008018 <HAL_GetTick+0x10>)
 800800e:	681b      	ldr	r3, [r3, #0]
}
 8008010:	4618      	mov	r0, r3
 8008012:	46bd      	mov	sp, r7
 8008014:	bc80      	pop	{r7}
 8008016:	4770      	bx	lr
 8008018:	20000f74 	.word	0x20000f74

0800801c <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b084      	sub	sp, #16
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008024:	f7ff fff0 	bl	8008008 <HAL_GetTick>
 8008028:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008034:	d005      	beq.n	8008042 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008036:	4b09      	ldr	r3, [pc, #36]	; (800805c <HAL_Delay+0x40>)
 8008038:	781b      	ldrb	r3, [r3, #0]
 800803a:	461a      	mov	r2, r3
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	4413      	add	r3, r2
 8008040:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008042:	bf00      	nop
 8008044:	f7ff ffe0 	bl	8008008 <HAL_GetTick>
 8008048:	4602      	mov	r2, r0
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	1ad3      	subs	r3, r2, r3
 800804e:	68fa      	ldr	r2, [r7, #12]
 8008050:	429a      	cmp	r2, r3
 8008052:	d8f7      	bhi.n	8008044 <HAL_Delay+0x28>
  {
  }
}
 8008054:	bf00      	nop
 8008056:	3710      	adds	r7, #16
 8008058:	46bd      	mov	sp, r7
 800805a:	bd80      	pop	{r7, pc}
 800805c:	20000060 	.word	0x20000060

08008060 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b084      	sub	sp, #16
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008068:	2300      	movs	r3, #0
 800806a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d101      	bne.n	8008076 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8008072:	2301      	movs	r3, #1
 8008074:	e033      	b.n	80080de <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800807a:	2b00      	cmp	r3, #0
 800807c:	d109      	bne.n	8008092 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f7fd fa4c 	bl	800551c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2200      	movs	r2, #0
 8008088:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2200      	movs	r2, #0
 800808e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008096:	f003 0310 	and.w	r3, r3, #16
 800809a:	2b00      	cmp	r3, #0
 800809c:	d118      	bne.n	80080d0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080a2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80080a6:	f023 0302 	bic.w	r3, r3, #2
 80080aa:	f043 0202 	orr.w	r2, r3, #2
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f000 fa1c 	bl	80084f0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2200      	movs	r2, #0
 80080bc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080c2:	f023 0303 	bic.w	r3, r3, #3
 80080c6:	f043 0201 	orr.w	r2, r3, #1
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	641a      	str	r2, [r3, #64]	; 0x40
 80080ce:	e001      	b.n	80080d4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80080d0:	2301      	movs	r3, #1
 80080d2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2200      	movs	r2, #0
 80080d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80080dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80080de:	4618      	mov	r0, r3
 80080e0:	3710      	adds	r7, #16
 80080e2:	46bd      	mov	sp, r7
 80080e4:	bd80      	pop	{r7, pc}
	...

080080e8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b086      	sub	sp, #24
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	60f8      	str	r0, [r7, #12]
 80080f0:	60b9      	str	r1, [r7, #8]
 80080f2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80080f4:	2300      	movs	r3, #0
 80080f6:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80080fe:	2b01      	cmp	r3, #1
 8008100:	d101      	bne.n	8008106 <HAL_ADC_Start_DMA+0x1e>
 8008102:	2302      	movs	r3, #2
 8008104:	e0af      	b.n	8008266 <HAL_ADC_Start_DMA+0x17e>
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	2201      	movs	r2, #1
 800810a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	689b      	ldr	r3, [r3, #8]
 8008114:	f003 0301 	and.w	r3, r3, #1
 8008118:	2b01      	cmp	r3, #1
 800811a:	d018      	beq.n	800814e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	689a      	ldr	r2, [r3, #8]
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f042 0201 	orr.w	r2, r2, #1
 800812a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800812c:	4b50      	ldr	r3, [pc, #320]	; (8008270 <HAL_ADC_Start_DMA+0x188>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4a50      	ldr	r2, [pc, #320]	; (8008274 <HAL_ADC_Start_DMA+0x18c>)
 8008132:	fba2 2303 	umull	r2, r3, r2, r3
 8008136:	0c9a      	lsrs	r2, r3, #18
 8008138:	4613      	mov	r3, r2
 800813a:	005b      	lsls	r3, r3, #1
 800813c:	4413      	add	r3, r2
 800813e:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8008140:	e002      	b.n	8008148 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	3b01      	subs	r3, #1
 8008146:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8008148:	697b      	ldr	r3, [r7, #20]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d1f9      	bne.n	8008142 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	689b      	ldr	r3, [r3, #8]
 8008154:	f003 0301 	and.w	r3, r3, #1
 8008158:	2b01      	cmp	r3, #1
 800815a:	f040 8083 	bne.w	8008264 <HAL_ADC_Start_DMA+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008162:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8008166:	f023 0301 	bic.w	r3, r3, #1
 800816a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	685b      	ldr	r3, [r3, #4]
 8008178:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800817c:	2b00      	cmp	r3, #0
 800817e:	d007      	beq.n	8008190 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008184:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8008188:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008194:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008198:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800819c:	d106      	bne.n	80081ac <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081a2:	f023 0206 	bic.w	r2, r3, #6
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	645a      	str	r2, [r3, #68]	; 0x44
 80081aa:	e002      	b.n	80081b2 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2200      	movs	r2, #0
 80081b0:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2200      	movs	r2, #0
 80081b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081be:	4a2e      	ldr	r2, [pc, #184]	; (8008278 <HAL_ADC_Start_DMA+0x190>)
 80081c0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081c6:	4a2d      	ldr	r2, [pc, #180]	; (800827c <HAL_ADC_Start_DMA+0x194>)
 80081c8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081ce:	4a2c      	ldr	r2, [pc, #176]	; (8008280 <HAL_ADC_Start_DMA+0x198>)
 80081d0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80081da:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	685a      	ldr	r2, [r3, #4]
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80081ea:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	689a      	ldr	r2, [r3, #8]
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80081fa:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	334c      	adds	r3, #76	; 0x4c
 8008206:	4619      	mov	r1, r3
 8008208:	68ba      	ldr	r2, [r7, #8]
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f001 fb08 	bl	8009820 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8008210:	4b1c      	ldr	r3, [pc, #112]	; (8008284 <HAL_ADC_Start_DMA+0x19c>)
 8008212:	685b      	ldr	r3, [r3, #4]
 8008214:	f003 031f 	and.w	r3, r3, #31
 8008218:	2b00      	cmp	r3, #0
 800821a:	d10f      	bne.n	800823c <HAL_ADC_Start_DMA+0x154>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	689b      	ldr	r3, [r3, #8]
 8008222:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008226:	2b00      	cmp	r3, #0
 8008228:	d11c      	bne.n	8008264 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	689a      	ldr	r2, [r3, #8]
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8008238:	609a      	str	r2, [r3, #8]
 800823a:	e013      	b.n	8008264 <HAL_ADC_Start_DMA+0x17c>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a11      	ldr	r2, [pc, #68]	; (8008288 <HAL_ADC_Start_DMA+0x1a0>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d10e      	bne.n	8008264 <HAL_ADC_Start_DMA+0x17c>
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	689b      	ldr	r3, [r3, #8]
 800824c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008250:	2b00      	cmp	r3, #0
 8008252:	d107      	bne.n	8008264 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	689a      	ldr	r2, [r3, #8]
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8008262:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8008264:	2300      	movs	r3, #0
}
 8008266:	4618      	mov	r0, r3
 8008268:	3718      	adds	r7, #24
 800826a:	46bd      	mov	sp, r7
 800826c:	bd80      	pop	{r7, pc}
 800826e:	bf00      	nop
 8008270:	20000058 	.word	0x20000058
 8008274:	431bde83 	.word	0x431bde83
 8008278:	080086f9 	.word	0x080086f9
 800827c:	080087b3 	.word	0x080087b3
 8008280:	080087cf 	.word	0x080087cf
 8008284:	40012300 	.word	0x40012300
 8008288:	40012000 	.word	0x40012000

0800828c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800828c:	b480      	push	{r7}
 800828e:	b083      	sub	sp, #12
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8008294:	bf00      	nop
 8008296:	370c      	adds	r7, #12
 8008298:	46bd      	mov	sp, r7
 800829a:	bc80      	pop	{r7}
 800829c:	4770      	bx	lr

0800829e <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800829e:	b480      	push	{r7}
 80082a0:	b083      	sub	sp, #12
 80082a2:	af00      	add	r7, sp, #0
 80082a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80082a6:	bf00      	nop
 80082a8:	370c      	adds	r7, #12
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bc80      	pop	{r7}
 80082ae:	4770      	bx	lr

080082b0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80082b0:	b480      	push	{r7}
 80082b2:	b085      	sub	sp, #20
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
 80082b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80082ba:	2300      	movs	r3, #0
 80082bc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082c4:	2b01      	cmp	r3, #1
 80082c6:	d101      	bne.n	80082cc <HAL_ADC_ConfigChannel+0x1c>
 80082c8:	2302      	movs	r3, #2
 80082ca:	e103      	b.n	80084d4 <HAL_ADC_ConfigChannel+0x224>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2201      	movs	r2, #1
 80082d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	2b09      	cmp	r3, #9
 80082da:	d925      	bls.n	8008328 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	68d9      	ldr	r1, [r3, #12]
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	b29b      	uxth	r3, r3
 80082e8:	461a      	mov	r2, r3
 80082ea:	4613      	mov	r3, r2
 80082ec:	005b      	lsls	r3, r3, #1
 80082ee:	4413      	add	r3, r2
 80082f0:	3b1e      	subs	r3, #30
 80082f2:	2207      	movs	r2, #7
 80082f4:	fa02 f303 	lsl.w	r3, r2, r3
 80082f8:	43da      	mvns	r2, r3
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	400a      	ands	r2, r1
 8008300:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	68d9      	ldr	r1, [r3, #12]
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	689a      	ldr	r2, [r3, #8]
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	b29b      	uxth	r3, r3
 8008312:	4618      	mov	r0, r3
 8008314:	4603      	mov	r3, r0
 8008316:	005b      	lsls	r3, r3, #1
 8008318:	4403      	add	r3, r0
 800831a:	3b1e      	subs	r3, #30
 800831c:	409a      	lsls	r2, r3
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	430a      	orrs	r2, r1
 8008324:	60da      	str	r2, [r3, #12]
 8008326:	e022      	b.n	800836e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	6919      	ldr	r1, [r3, #16]
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	b29b      	uxth	r3, r3
 8008334:	461a      	mov	r2, r3
 8008336:	4613      	mov	r3, r2
 8008338:	005b      	lsls	r3, r3, #1
 800833a:	4413      	add	r3, r2
 800833c:	2207      	movs	r2, #7
 800833e:	fa02 f303 	lsl.w	r3, r2, r3
 8008342:	43da      	mvns	r2, r3
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	400a      	ands	r2, r1
 800834a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	6919      	ldr	r1, [r3, #16]
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	689a      	ldr	r2, [r3, #8]
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	b29b      	uxth	r3, r3
 800835c:	4618      	mov	r0, r3
 800835e:	4603      	mov	r3, r0
 8008360:	005b      	lsls	r3, r3, #1
 8008362:	4403      	add	r3, r0
 8008364:	409a      	lsls	r2, r3
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	430a      	orrs	r2, r1
 800836c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	685b      	ldr	r3, [r3, #4]
 8008372:	2b06      	cmp	r3, #6
 8008374:	d824      	bhi.n	80083c0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	685a      	ldr	r2, [r3, #4]
 8008380:	4613      	mov	r3, r2
 8008382:	009b      	lsls	r3, r3, #2
 8008384:	4413      	add	r3, r2
 8008386:	3b05      	subs	r3, #5
 8008388:	221f      	movs	r2, #31
 800838a:	fa02 f303 	lsl.w	r3, r2, r3
 800838e:	43da      	mvns	r2, r3
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	400a      	ands	r2, r1
 8008396:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	b29b      	uxth	r3, r3
 80083a4:	4618      	mov	r0, r3
 80083a6:	683b      	ldr	r3, [r7, #0]
 80083a8:	685a      	ldr	r2, [r3, #4]
 80083aa:	4613      	mov	r3, r2
 80083ac:	009b      	lsls	r3, r3, #2
 80083ae:	4413      	add	r3, r2
 80083b0:	3b05      	subs	r3, #5
 80083b2:	fa00 f203 	lsl.w	r2, r0, r3
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	430a      	orrs	r2, r1
 80083bc:	635a      	str	r2, [r3, #52]	; 0x34
 80083be:	e04c      	b.n	800845a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	2b0c      	cmp	r3, #12
 80083c6:	d824      	bhi.n	8008412 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	685a      	ldr	r2, [r3, #4]
 80083d2:	4613      	mov	r3, r2
 80083d4:	009b      	lsls	r3, r3, #2
 80083d6:	4413      	add	r3, r2
 80083d8:	3b23      	subs	r3, #35	; 0x23
 80083da:	221f      	movs	r2, #31
 80083dc:	fa02 f303 	lsl.w	r3, r2, r3
 80083e0:	43da      	mvns	r2, r3
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	400a      	ands	r2, r1
 80083e8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	b29b      	uxth	r3, r3
 80083f6:	4618      	mov	r0, r3
 80083f8:	683b      	ldr	r3, [r7, #0]
 80083fa:	685a      	ldr	r2, [r3, #4]
 80083fc:	4613      	mov	r3, r2
 80083fe:	009b      	lsls	r3, r3, #2
 8008400:	4413      	add	r3, r2
 8008402:	3b23      	subs	r3, #35	; 0x23
 8008404:	fa00 f203 	lsl.w	r2, r0, r3
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	430a      	orrs	r2, r1
 800840e:	631a      	str	r2, [r3, #48]	; 0x30
 8008410:	e023      	b.n	800845a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	685a      	ldr	r2, [r3, #4]
 800841c:	4613      	mov	r3, r2
 800841e:	009b      	lsls	r3, r3, #2
 8008420:	4413      	add	r3, r2
 8008422:	3b41      	subs	r3, #65	; 0x41
 8008424:	221f      	movs	r2, #31
 8008426:	fa02 f303 	lsl.w	r3, r2, r3
 800842a:	43da      	mvns	r2, r3
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	400a      	ands	r2, r1
 8008432:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	b29b      	uxth	r3, r3
 8008440:	4618      	mov	r0, r3
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	685a      	ldr	r2, [r3, #4]
 8008446:	4613      	mov	r3, r2
 8008448:	009b      	lsls	r3, r3, #2
 800844a:	4413      	add	r3, r2
 800844c:	3b41      	subs	r3, #65	; 0x41
 800844e:	fa00 f203 	lsl.w	r2, r0, r3
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	430a      	orrs	r2, r1
 8008458:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	4a20      	ldr	r2, [pc, #128]	; (80084e0 <HAL_ADC_ConfigChannel+0x230>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d109      	bne.n	8008478 <HAL_ADC_ConfigChannel+0x1c8>
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	2b12      	cmp	r3, #18
 800846a:	d105      	bne.n	8008478 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800846c:	4b1d      	ldr	r3, [pc, #116]	; (80084e4 <HAL_ADC_ConfigChannel+0x234>)
 800846e:	685b      	ldr	r3, [r3, #4]
 8008470:	4a1c      	ldr	r2, [pc, #112]	; (80084e4 <HAL_ADC_ConfigChannel+0x234>)
 8008472:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008476:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4a18      	ldr	r2, [pc, #96]	; (80084e0 <HAL_ADC_ConfigChannel+0x230>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d123      	bne.n	80084ca <HAL_ADC_ConfigChannel+0x21a>
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	2b10      	cmp	r3, #16
 8008488:	d003      	beq.n	8008492 <HAL_ADC_ConfigChannel+0x1e2>
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	2b11      	cmp	r3, #17
 8008490:	d11b      	bne.n	80084ca <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8008492:	4b14      	ldr	r3, [pc, #80]	; (80084e4 <HAL_ADC_ConfigChannel+0x234>)
 8008494:	685b      	ldr	r3, [r3, #4]
 8008496:	4a13      	ldr	r2, [pc, #76]	; (80084e4 <HAL_ADC_ConfigChannel+0x234>)
 8008498:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800849c:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	2b10      	cmp	r3, #16
 80084a4:	d111      	bne.n	80084ca <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80084a6:	4b10      	ldr	r3, [pc, #64]	; (80084e8 <HAL_ADC_ConfigChannel+0x238>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4a10      	ldr	r2, [pc, #64]	; (80084ec <HAL_ADC_ConfigChannel+0x23c>)
 80084ac:	fba2 2303 	umull	r2, r3, r2, r3
 80084b0:	0c9a      	lsrs	r2, r3, #18
 80084b2:	4613      	mov	r3, r2
 80084b4:	009b      	lsls	r3, r3, #2
 80084b6:	4413      	add	r3, r2
 80084b8:	005b      	lsls	r3, r3, #1
 80084ba:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80084bc:	e002      	b.n	80084c4 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	3b01      	subs	r3, #1
 80084c2:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d1f9      	bne.n	80084be <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2200      	movs	r2, #0
 80084ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80084d2:	2300      	movs	r3, #0
}
 80084d4:	4618      	mov	r0, r3
 80084d6:	3714      	adds	r7, #20
 80084d8:	46bd      	mov	sp, r7
 80084da:	bc80      	pop	{r7}
 80084dc:	4770      	bx	lr
 80084de:	bf00      	nop
 80084e0:	40012000 	.word	0x40012000
 80084e4:	40012300 	.word	0x40012300
 80084e8:	20000058 	.word	0x20000058
 80084ec:	431bde83 	.word	0x431bde83

080084f0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80084f0:	b480      	push	{r7}
 80084f2:	b085      	sub	sp, #20
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80084f8:	4b7d      	ldr	r3, [pc, #500]	; (80086f0 <ADC_Init+0x200>)
 80084fa:	685b      	ldr	r3, [r3, #4]
 80084fc:	4a7c      	ldr	r2, [pc, #496]	; (80086f0 <ADC_Init+0x200>)
 80084fe:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8008502:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8008504:	4b7a      	ldr	r3, [pc, #488]	; (80086f0 <ADC_Init+0x200>)
 8008506:	685a      	ldr	r2, [r3, #4]
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	685b      	ldr	r3, [r3, #4]
 800850c:	4978      	ldr	r1, [pc, #480]	; (80086f0 <ADC_Init+0x200>)
 800850e:	4313      	orrs	r3, r2
 8008510:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	685a      	ldr	r2, [r3, #4]
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008520:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	6859      	ldr	r1, [r3, #4]
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	691b      	ldr	r3, [r3, #16]
 800852c:	021a      	lsls	r2, r3, #8
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	430a      	orrs	r2, r1
 8008534:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	685a      	ldr	r2, [r3, #4]
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8008544:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	6859      	ldr	r1, [r3, #4]
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	689a      	ldr	r2, [r3, #8]
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	430a      	orrs	r2, r1
 8008556:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	689a      	ldr	r2, [r3, #8]
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008566:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	6899      	ldr	r1, [r3, #8]
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	68da      	ldr	r2, [r3, #12]
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	430a      	orrs	r2, r1
 8008578:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800857e:	4a5d      	ldr	r2, [pc, #372]	; (80086f4 <ADC_Init+0x204>)
 8008580:	4293      	cmp	r3, r2
 8008582:	d022      	beq.n	80085ca <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	689a      	ldr	r2, [r3, #8]
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008592:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	6899      	ldr	r1, [r3, #8]
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	430a      	orrs	r2, r1
 80085a4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	689a      	ldr	r2, [r3, #8]
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80085b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	6899      	ldr	r1, [r3, #8]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	430a      	orrs	r2, r1
 80085c6:	609a      	str	r2, [r3, #8]
 80085c8:	e00f      	b.n	80085ea <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	689a      	ldr	r2, [r3, #8]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80085d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	689a      	ldr	r2, [r3, #8]
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80085e8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	689a      	ldr	r2, [r3, #8]
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f022 0202 	bic.w	r2, r2, #2
 80085f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	6899      	ldr	r1, [r3, #8]
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	699b      	ldr	r3, [r3, #24]
 8008604:	005a      	lsls	r2, r3, #1
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	430a      	orrs	r2, r1
 800860c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	6a1b      	ldr	r3, [r3, #32]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d027      	beq.n	8008666 <ADC_Init+0x176>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	685a      	ldr	r2, [r3, #4]
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008624:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	685a      	ldr	r2, [r3, #4]
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8008634:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800863a:	3b01      	subs	r3, #1
 800863c:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8008640:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008642:	68fa      	ldr	r2, [r7, #12]
 8008644:	fa92 f2a2 	rbit	r2, r2
 8008648:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800864a:	68ba      	ldr	r2, [r7, #8]
 800864c:	fab2 f282 	clz	r2, r2
 8008650:	b2d2      	uxtb	r2, r2
 8008652:	fa03 f102 	lsl.w	r1, r3, r2
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	685a      	ldr	r2, [r3, #4]
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	430a      	orrs	r2, r1
 8008662:	605a      	str	r2, [r3, #4]
 8008664:	e007      	b.n	8008676 <ADC_Init+0x186>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	685a      	ldr	r2, [r3, #4]
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008674:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8008684:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	69db      	ldr	r3, [r3, #28]
 8008690:	3b01      	subs	r3, #1
 8008692:	051a      	lsls	r2, r3, #20
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	430a      	orrs	r2, r1
 800869a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	689a      	ldr	r2, [r3, #8]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80086aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	6899      	ldr	r1, [r3, #8]
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086b6:	025a      	lsls	r2, r3, #9
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	430a      	orrs	r2, r1
 80086be:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	689a      	ldr	r2, [r3, #8]
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80086ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	6899      	ldr	r1, [r3, #8]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	695b      	ldr	r3, [r3, #20]
 80086da:	029a      	lsls	r2, r3, #10
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	430a      	orrs	r2, r1
 80086e2:	609a      	str	r2, [r3, #8]
}
 80086e4:	bf00      	nop
 80086e6:	3714      	adds	r7, #20
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bc80      	pop	{r7}
 80086ec:	4770      	bx	lr
 80086ee:	bf00      	nop
 80086f0:	40012300 	.word	0x40012300
 80086f4:	0f000001 	.word	0x0f000001

080086f8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b084      	sub	sp, #16
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008704:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800870a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800870e:	2b00      	cmp	r3, #0
 8008710:	d13c      	bne.n	800878c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008716:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	689b      	ldr	r3, [r3, #8]
 8008724:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008728:	2b00      	cmp	r3, #0
 800872a:	d12b      	bne.n	8008784 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8008730:	2b00      	cmp	r3, #0
 8008732:	d127      	bne.n	8008784 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800873a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800873e:	2b00      	cmp	r3, #0
 8008740:	d006      	beq.n	8008750 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	689b      	ldr	r3, [r3, #8]
 8008748:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800874c:	2b00      	cmp	r3, #0
 800874e:	d119      	bne.n	8008784 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	685a      	ldr	r2, [r3, #4]
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f022 0220 	bic.w	r2, r2, #32
 800875e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008764:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008770:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008774:	2b00      	cmp	r3, #0
 8008776:	d105      	bne.n	8008784 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800877c:	f043 0201 	orr.w	r2, r3, #1
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008784:	68f8      	ldr	r0, [r7, #12]
 8008786:	f7fd fd2b 	bl	80061e0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800878a:	e00e      	b.n	80087aa <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008790:	f003 0310 	and.w	r3, r3, #16
 8008794:	2b00      	cmp	r3, #0
 8008796:	d003      	beq.n	80087a0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8008798:	68f8      	ldr	r0, [r7, #12]
 800879a:	f7ff fd80 	bl	800829e <HAL_ADC_ErrorCallback>
}
 800879e:	e004      	b.n	80087aa <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	4798      	blx	r3
}
 80087aa:	bf00      	nop
 80087ac:	3710      	adds	r7, #16
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}

080087b2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80087b2:	b580      	push	{r7, lr}
 80087b4:	b084      	sub	sp, #16
 80087b6:	af00      	add	r7, sp, #0
 80087b8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087be:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80087c0:	68f8      	ldr	r0, [r7, #12]
 80087c2:	f7ff fd63 	bl	800828c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80087c6:	bf00      	nop
 80087c8:	3710      	adds	r7, #16
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bd80      	pop	{r7, pc}

080087ce <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80087ce:	b580      	push	{r7, lr}
 80087d0:	b084      	sub	sp, #16
 80087d2:	af00      	add	r7, sp, #0
 80087d4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087da:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	2240      	movs	r2, #64	; 0x40
 80087e0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087e6:	f043 0204 	orr.w	r2, r3, #4
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80087ee:	68f8      	ldr	r0, [r7, #12]
 80087f0:	f7ff fd55 	bl	800829e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80087f4:	bf00      	nop
 80087f6:	3710      	adds	r7, #16
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bd80      	pop	{r7, pc}

080087fc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b084      	sub	sp, #16
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d101      	bne.n	800880e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800880a:	2301      	movs	r3, #1
 800880c:	e0ed      	b.n	80089ea <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008814:	b2db      	uxtb	r3, r3
 8008816:	2b00      	cmp	r3, #0
 8008818:	d102      	bne.n	8008820 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f7fc ff48 	bl	80056b0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	681a      	ldr	r2, [r3, #0]
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f022 0202 	bic.w	r2, r2, #2
 800882e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008830:	f7ff fbea 	bl	8008008 <HAL_GetTick>
 8008834:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8008836:	e012      	b.n	800885e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8008838:	f7ff fbe6 	bl	8008008 <HAL_GetTick>
 800883c:	4602      	mov	r2, r0
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	1ad3      	subs	r3, r2, r3
 8008842:	2b0a      	cmp	r3, #10
 8008844:	d90b      	bls.n	800885e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800884a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2205      	movs	r2, #5
 8008856:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800885a:	2301      	movs	r3, #1
 800885c:	e0c5      	b.n	80089ea <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	685b      	ldr	r3, [r3, #4]
 8008864:	f003 0302 	and.w	r3, r3, #2
 8008868:	2b00      	cmp	r3, #0
 800886a:	d1e5      	bne.n	8008838 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	681a      	ldr	r2, [r3, #0]
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f042 0201 	orr.w	r2, r2, #1
 800887a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800887c:	f7ff fbc4 	bl	8008008 <HAL_GetTick>
 8008880:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8008882:	e012      	b.n	80088aa <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8008884:	f7ff fbc0 	bl	8008008 <HAL_GetTick>
 8008888:	4602      	mov	r2, r0
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	1ad3      	subs	r3, r2, r3
 800888e:	2b0a      	cmp	r3, #10
 8008890:	d90b      	bls.n	80088aa <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008896:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2205      	movs	r2, #5
 80088a2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80088a6:	2301      	movs	r3, #1
 80088a8:	e09f      	b.n	80089ea <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	685b      	ldr	r3, [r3, #4]
 80088b0:	f003 0301 	and.w	r3, r3, #1
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d0e5      	beq.n	8008884 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	7e1b      	ldrb	r3, [r3, #24]
 80088bc:	2b01      	cmp	r3, #1
 80088be:	d108      	bne.n	80088d2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	681a      	ldr	r2, [r3, #0]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80088ce:	601a      	str	r2, [r3, #0]
 80088d0:	e007      	b.n	80088e2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	681a      	ldr	r2, [r3, #0]
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80088e0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	7e5b      	ldrb	r3, [r3, #25]
 80088e6:	2b01      	cmp	r3, #1
 80088e8:	d108      	bne.n	80088fc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	681a      	ldr	r2, [r3, #0]
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80088f8:	601a      	str	r2, [r3, #0]
 80088fa:	e007      	b.n	800890c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	681a      	ldr	r2, [r3, #0]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800890a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	7e9b      	ldrb	r3, [r3, #26]
 8008910:	2b01      	cmp	r3, #1
 8008912:	d108      	bne.n	8008926 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	681a      	ldr	r2, [r3, #0]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f042 0220 	orr.w	r2, r2, #32
 8008922:	601a      	str	r2, [r3, #0]
 8008924:	e007      	b.n	8008936 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	681a      	ldr	r2, [r3, #0]
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	f022 0220 	bic.w	r2, r2, #32
 8008934:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	7edb      	ldrb	r3, [r3, #27]
 800893a:	2b01      	cmp	r3, #1
 800893c:	d108      	bne.n	8008950 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	681a      	ldr	r2, [r3, #0]
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f022 0210 	bic.w	r2, r2, #16
 800894c:	601a      	str	r2, [r3, #0]
 800894e:	e007      	b.n	8008960 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	681a      	ldr	r2, [r3, #0]
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f042 0210 	orr.w	r2, r2, #16
 800895e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	7f1b      	ldrb	r3, [r3, #28]
 8008964:	2b01      	cmp	r3, #1
 8008966:	d108      	bne.n	800897a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	681a      	ldr	r2, [r3, #0]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f042 0208 	orr.w	r2, r2, #8
 8008976:	601a      	str	r2, [r3, #0]
 8008978:	e007      	b.n	800898a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	681a      	ldr	r2, [r3, #0]
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f022 0208 	bic.w	r2, r2, #8
 8008988:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	7f5b      	ldrb	r3, [r3, #29]
 800898e:	2b01      	cmp	r3, #1
 8008990:	d108      	bne.n	80089a4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	681a      	ldr	r2, [r3, #0]
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f042 0204 	orr.w	r2, r2, #4
 80089a0:	601a      	str	r2, [r3, #0]
 80089a2:	e007      	b.n	80089b4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	681a      	ldr	r2, [r3, #0]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f022 0204 	bic.w	r2, r2, #4
 80089b2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	689a      	ldr	r2, [r3, #8]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	68db      	ldr	r3, [r3, #12]
 80089bc:	431a      	orrs	r2, r3
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	691b      	ldr	r3, [r3, #16]
 80089c2:	431a      	orrs	r2, r3
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	695b      	ldr	r3, [r3, #20]
 80089c8:	ea42 0103 	orr.w	r1, r2, r3
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	685b      	ldr	r3, [r3, #4]
 80089d0:	1e5a      	subs	r2, r3, #1
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	430a      	orrs	r2, r1
 80089d8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2200      	movs	r2, #0
 80089de:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2201      	movs	r2, #1
 80089e4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80089e8:	2300      	movs	r3, #0
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	3710      	adds	r7, #16
 80089ee:	46bd      	mov	sp, r7
 80089f0:	bd80      	pop	{r7, pc}
	...

080089f4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80089f4:	b480      	push	{r7}
 80089f6:	b087      	sub	sp, #28
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
 80089fc:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008a0a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8008a0c:	7cfb      	ldrb	r3, [r7, #19]
 8008a0e:	2b01      	cmp	r3, #1
 8008a10:	d003      	beq.n	8008a1a <HAL_CAN_ConfigFilter+0x26>
 8008a12:	7cfb      	ldrb	r3, [r7, #19]
 8008a14:	2b02      	cmp	r3, #2
 8008a16:	f040 80be 	bne.w	8008b96 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8008a1a:	4b65      	ldr	r3, [pc, #404]	; (8008bb0 <HAL_CAN_ConfigFilter+0x1bc>)
 8008a1c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8008a1e:	697b      	ldr	r3, [r7, #20]
 8008a20:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008a24:	f043 0201 	orr.w	r2, r3, #1
 8008a28:	697b      	ldr	r3, [r7, #20]
 8008a2a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008a34:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a48:	021b      	lsls	r3, r3, #8
 8008a4a:	431a      	orrs	r2, r3
 8008a4c:	697b      	ldr	r3, [r7, #20]
 8008a4e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	695b      	ldr	r3, [r3, #20]
 8008a56:	f003 031f 	and.w	r3, r3, #31
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8008a60:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8008a62:	697b      	ldr	r3, [r7, #20]
 8008a64:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	43db      	mvns	r3, r3
 8008a6c:	401a      	ands	r2, r3
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	69db      	ldr	r3, [r3, #28]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d123      	bne.n	8008ac4 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8008a7c:	697b      	ldr	r3, [r7, #20]
 8008a7e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	43db      	mvns	r3, r3
 8008a86:	401a      	ands	r2, r3
 8008a88:	697b      	ldr	r3, [r7, #20]
 8008a8a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	68db      	ldr	r3, [r3, #12]
 8008a92:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	685b      	ldr	r3, [r3, #4]
 8008a98:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8008a9a:	683a      	ldr	r2, [r7, #0]
 8008a9c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8008a9e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8008aa0:	697b      	ldr	r3, [r7, #20]
 8008aa2:	3248      	adds	r2, #72	; 0x48
 8008aa4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	689b      	ldr	r3, [r3, #8]
 8008aac:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8008ab8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8008aba:	6979      	ldr	r1, [r7, #20]
 8008abc:	3348      	adds	r3, #72	; 0x48
 8008abe:	00db      	lsls	r3, r3, #3
 8008ac0:	440b      	add	r3, r1
 8008ac2:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	69db      	ldr	r3, [r3, #28]
 8008ac8:	2b01      	cmp	r3, #1
 8008aca:	d122      	bne.n	8008b12 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8008acc:	697b      	ldr	r3, [r7, #20]
 8008ace:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	431a      	orrs	r2, r3
 8008ad6:	697b      	ldr	r3, [r7, #20]
 8008ad8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	685b      	ldr	r3, [r3, #4]
 8008ae6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8008ae8:	683a      	ldr	r2, [r7, #0]
 8008aea:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8008aec:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	3248      	adds	r2, #72	; 0x48
 8008af2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	689b      	ldr	r3, [r3, #8]
 8008afa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8008afc:	683b      	ldr	r3, [r7, #0]
 8008afe:	68db      	ldr	r3, [r3, #12]
 8008b00:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8008b06:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8008b08:	6979      	ldr	r1, [r7, #20]
 8008b0a:	3348      	adds	r3, #72	; 0x48
 8008b0c:	00db      	lsls	r3, r3, #3
 8008b0e:	440b      	add	r3, r1
 8008b10:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	699b      	ldr	r3, [r3, #24]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d109      	bne.n	8008b2e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	43db      	mvns	r3, r3
 8008b24:	401a      	ands	r2, r3
 8008b26:	697b      	ldr	r3, [r7, #20]
 8008b28:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8008b2c:	e007      	b.n	8008b3e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	431a      	orrs	r2, r3
 8008b38:	697b      	ldr	r3, [r7, #20]
 8008b3a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	691b      	ldr	r3, [r3, #16]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d109      	bne.n	8008b5a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8008b46:	697b      	ldr	r3, [r7, #20]
 8008b48:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	43db      	mvns	r3, r3
 8008b50:	401a      	ands	r2, r3
 8008b52:	697b      	ldr	r3, [r7, #20]
 8008b54:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8008b58:	e007      	b.n	8008b6a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8008b5a:	697b      	ldr	r3, [r7, #20]
 8008b5c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	431a      	orrs	r2, r3
 8008b64:	697b      	ldr	r3, [r7, #20]
 8008b66:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	6a1b      	ldr	r3, [r3, #32]
 8008b6e:	2b01      	cmp	r3, #1
 8008b70:	d107      	bne.n	8008b82 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8008b72:	697b      	ldr	r3, [r7, #20]
 8008b74:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	431a      	orrs	r2, r3
 8008b7c:	697b      	ldr	r3, [r7, #20]
 8008b7e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8008b82:	697b      	ldr	r3, [r7, #20]
 8008b84:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8008b88:	f023 0201 	bic.w	r2, r3, #1
 8008b8c:	697b      	ldr	r3, [r7, #20]
 8008b8e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8008b92:	2300      	movs	r3, #0
 8008b94:	e006      	b.n	8008ba4 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b9a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8008ba2:	2301      	movs	r3, #1
  }
}
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	371c      	adds	r7, #28
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	bc80      	pop	{r7}
 8008bac:	4770      	bx	lr
 8008bae:	bf00      	nop
 8008bb0:	40006400 	.word	0x40006400

08008bb4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b084      	sub	sp, #16
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008bc2:	b2db      	uxtb	r3, r3
 8008bc4:	2b01      	cmp	r3, #1
 8008bc6:	d12e      	bne.n	8008c26 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2202      	movs	r2, #2
 8008bcc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	681a      	ldr	r2, [r3, #0]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f022 0201 	bic.w	r2, r2, #1
 8008bde:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008be0:	f7ff fa12 	bl	8008008 <HAL_GetTick>
 8008be4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8008be6:	e012      	b.n	8008c0e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8008be8:	f7ff fa0e 	bl	8008008 <HAL_GetTick>
 8008bec:	4602      	mov	r2, r0
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	1ad3      	subs	r3, r2, r3
 8008bf2:	2b0a      	cmp	r3, #10
 8008bf4:	d90b      	bls.n	8008c0e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bfa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2205      	movs	r2, #5
 8008c06:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	e012      	b.n	8008c34 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	685b      	ldr	r3, [r3, #4]
 8008c14:	f003 0301 	and.w	r3, r3, #1
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d1e5      	bne.n	8008be8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2200      	movs	r2, #0
 8008c20:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8008c22:	2300      	movs	r3, #0
 8008c24:	e006      	b.n	8008c34 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c2a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8008c32:	2301      	movs	r3, #1
  }
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3710      	adds	r7, #16
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b089      	sub	sp, #36	; 0x24
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	60f8      	str	r0, [r7, #12]
 8008c44:	60b9      	str	r1, [r7, #8]
 8008c46:	607a      	str	r2, [r7, #4]
 8008c48:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008c50:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	689b      	ldr	r3, [r3, #8]
 8008c58:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8008c5a:	7ffb      	ldrb	r3, [r7, #31]
 8008c5c:	2b01      	cmp	r3, #1
 8008c5e:	d003      	beq.n	8008c68 <HAL_CAN_AddTxMessage+0x2c>
 8008c60:	7ffb      	ldrb	r3, [r7, #31]
 8008c62:	2b02      	cmp	r3, #2
 8008c64:	f040 80b8 	bne.w	8008dd8 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8008c68:	69bb      	ldr	r3, [r7, #24]
 8008c6a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d10a      	bne.n	8008c88 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8008c72:	69bb      	ldr	r3, [r7, #24]
 8008c74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d105      	bne.n	8008c88 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8008c7c:	69bb      	ldr	r3, [r7, #24]
 8008c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	f000 80a0 	beq.w	8008dc8 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8008c88:	69bb      	ldr	r3, [r7, #24]
 8008c8a:	0e1b      	lsrs	r3, r3, #24
 8008c8c:	f003 0303 	and.w	r3, r3, #3
 8008c90:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8008c92:	697b      	ldr	r3, [r7, #20]
 8008c94:	2b02      	cmp	r3, #2
 8008c96:	d907      	bls.n	8008ca8 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c9c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8008ca4:	2301      	movs	r3, #1
 8008ca6:	e09e      	b.n	8008de6 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8008ca8:	2201      	movs	r2, #1
 8008caa:	697b      	ldr	r3, [r7, #20]
 8008cac:	409a      	lsls	r2, r3
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	689b      	ldr	r3, [r3, #8]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d10d      	bne.n	8008cd6 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8008cba:	68bb      	ldr	r3, [r7, #8]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8008cc4:	68f9      	ldr	r1, [r7, #12]
 8008cc6:	6809      	ldr	r1, [r1, #0]
 8008cc8:	431a      	orrs	r2, r3
 8008cca:	697b      	ldr	r3, [r7, #20]
 8008ccc:	3318      	adds	r3, #24
 8008cce:	011b      	lsls	r3, r3, #4
 8008cd0:	440b      	add	r3, r1
 8008cd2:	601a      	str	r2, [r3, #0]
 8008cd4:	e00f      	b.n	8008cf6 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8008cd6:	68bb      	ldr	r3, [r7, #8]
 8008cd8:	685b      	ldr	r3, [r3, #4]
 8008cda:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8008ce0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8008ce6:	68f9      	ldr	r1, [r7, #12]
 8008ce8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8008cea:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8008cec:	697b      	ldr	r3, [r7, #20]
 8008cee:	3318      	adds	r3, #24
 8008cf0:	011b      	lsls	r3, r3, #4
 8008cf2:	440b      	add	r3, r1
 8008cf4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	6819      	ldr	r1, [r3, #0]
 8008cfa:	68bb      	ldr	r3, [r7, #8]
 8008cfc:	691a      	ldr	r2, [r3, #16]
 8008cfe:	697b      	ldr	r3, [r7, #20]
 8008d00:	3318      	adds	r3, #24
 8008d02:	011b      	lsls	r3, r3, #4
 8008d04:	440b      	add	r3, r1
 8008d06:	3304      	adds	r3, #4
 8008d08:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8008d0a:	68bb      	ldr	r3, [r7, #8]
 8008d0c:	7d1b      	ldrb	r3, [r3, #20]
 8008d0e:	2b01      	cmp	r3, #1
 8008d10:	d111      	bne.n	8008d36 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	681a      	ldr	r2, [r3, #0]
 8008d16:	697b      	ldr	r3, [r7, #20]
 8008d18:	3318      	adds	r3, #24
 8008d1a:	011b      	lsls	r3, r3, #4
 8008d1c:	4413      	add	r3, r2
 8008d1e:	3304      	adds	r3, #4
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	68fa      	ldr	r2, [r7, #12]
 8008d24:	6811      	ldr	r1, [r2, #0]
 8008d26:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008d2a:	697b      	ldr	r3, [r7, #20]
 8008d2c:	3318      	adds	r3, #24
 8008d2e:	011b      	lsls	r3, r3, #4
 8008d30:	440b      	add	r3, r1
 8008d32:	3304      	adds	r3, #4
 8008d34:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	3307      	adds	r3, #7
 8008d3a:	781b      	ldrb	r3, [r3, #0]
 8008d3c:	061a      	lsls	r2, r3, #24
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	3306      	adds	r3, #6
 8008d42:	781b      	ldrb	r3, [r3, #0]
 8008d44:	041b      	lsls	r3, r3, #16
 8008d46:	431a      	orrs	r2, r3
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	3305      	adds	r3, #5
 8008d4c:	781b      	ldrb	r3, [r3, #0]
 8008d4e:	021b      	lsls	r3, r3, #8
 8008d50:	4313      	orrs	r3, r2
 8008d52:	687a      	ldr	r2, [r7, #4]
 8008d54:	3204      	adds	r2, #4
 8008d56:	7812      	ldrb	r2, [r2, #0]
 8008d58:	4610      	mov	r0, r2
 8008d5a:	68fa      	ldr	r2, [r7, #12]
 8008d5c:	6811      	ldr	r1, [r2, #0]
 8008d5e:	ea43 0200 	orr.w	r2, r3, r0
 8008d62:	697b      	ldr	r3, [r7, #20]
 8008d64:	011b      	lsls	r3, r3, #4
 8008d66:	440b      	add	r3, r1
 8008d68:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8008d6c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	3303      	adds	r3, #3
 8008d72:	781b      	ldrb	r3, [r3, #0]
 8008d74:	061a      	lsls	r2, r3, #24
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	3302      	adds	r3, #2
 8008d7a:	781b      	ldrb	r3, [r3, #0]
 8008d7c:	041b      	lsls	r3, r3, #16
 8008d7e:	431a      	orrs	r2, r3
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	3301      	adds	r3, #1
 8008d84:	781b      	ldrb	r3, [r3, #0]
 8008d86:	021b      	lsls	r3, r3, #8
 8008d88:	4313      	orrs	r3, r2
 8008d8a:	687a      	ldr	r2, [r7, #4]
 8008d8c:	7812      	ldrb	r2, [r2, #0]
 8008d8e:	4610      	mov	r0, r2
 8008d90:	68fa      	ldr	r2, [r7, #12]
 8008d92:	6811      	ldr	r1, [r2, #0]
 8008d94:	ea43 0200 	orr.w	r2, r3, r0
 8008d98:	697b      	ldr	r3, [r7, #20]
 8008d9a:	011b      	lsls	r3, r3, #4
 8008d9c:	440b      	add	r3, r1
 8008d9e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8008da2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	681a      	ldr	r2, [r3, #0]
 8008da8:	697b      	ldr	r3, [r7, #20]
 8008daa:	3318      	adds	r3, #24
 8008dac:	011b      	lsls	r3, r3, #4
 8008dae:	4413      	add	r3, r2
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	68fa      	ldr	r2, [r7, #12]
 8008db4:	6811      	ldr	r1, [r2, #0]
 8008db6:	f043 0201 	orr.w	r2, r3, #1
 8008dba:	697b      	ldr	r3, [r7, #20]
 8008dbc:	3318      	adds	r3, #24
 8008dbe:	011b      	lsls	r3, r3, #4
 8008dc0:	440b      	add	r3, r1
 8008dc2:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	e00e      	b.n	8008de6 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dcc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	e006      	b.n	8008de6 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ddc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8008de4:	2301      	movs	r3, #1
  }
}
 8008de6:	4618      	mov	r0, r3
 8008de8:	3724      	adds	r7, #36	; 0x24
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bc80      	pop	{r7}
 8008dee:	4770      	bx	lr

08008df0 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8008df0:	b480      	push	{r7}
 8008df2:	b087      	sub	sp, #28
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	60f8      	str	r0, [r7, #12]
 8008df8:	60b9      	str	r1, [r7, #8]
 8008dfa:	607a      	str	r2, [r7, #4]
 8008dfc:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008e04:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8008e06:	7dfb      	ldrb	r3, [r7, #23]
 8008e08:	2b01      	cmp	r3, #1
 8008e0a:	d003      	beq.n	8008e14 <HAL_CAN_GetRxMessage+0x24>
 8008e0c:	7dfb      	ldrb	r3, [r7, #23]
 8008e0e:	2b02      	cmp	r3, #2
 8008e10:	f040 80f3 	bne.w	8008ffa <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d10e      	bne.n	8008e38 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	68db      	ldr	r3, [r3, #12]
 8008e20:	f003 0303 	and.w	r3, r3, #3
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d116      	bne.n	8008e56 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e2c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8008e34:	2301      	movs	r3, #1
 8008e36:	e0e7      	b.n	8009008 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	691b      	ldr	r3, [r3, #16]
 8008e3e:	f003 0303 	and.w	r3, r3, #3
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d107      	bne.n	8008e56 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e4a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8008e52:	2301      	movs	r3, #1
 8008e54:	e0d8      	b.n	8009008 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	681a      	ldr	r2, [r3, #0]
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	331b      	adds	r3, #27
 8008e5e:	011b      	lsls	r3, r3, #4
 8008e60:	4413      	add	r3, r2
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f003 0204 	and.w	r2, r3, #4
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	689b      	ldr	r3, [r3, #8]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d10c      	bne.n	8008e8e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681a      	ldr	r2, [r3, #0]
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	331b      	adds	r3, #27
 8008e7c:	011b      	lsls	r3, r3, #4
 8008e7e:	4413      	add	r3, r2
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	0d5b      	lsrs	r3, r3, #21
 8008e84:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	601a      	str	r2, [r3, #0]
 8008e8c:	e00b      	b.n	8008ea6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681a      	ldr	r2, [r3, #0]
 8008e92:	68bb      	ldr	r3, [r7, #8]
 8008e94:	331b      	adds	r3, #27
 8008e96:	011b      	lsls	r3, r3, #4
 8008e98:	4413      	add	r3, r2
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	08db      	lsrs	r3, r3, #3
 8008e9e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	681a      	ldr	r2, [r3, #0]
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	331b      	adds	r3, #27
 8008eae:	011b      	lsls	r3, r3, #4
 8008eb0:	4413      	add	r3, r2
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f003 0202 	and.w	r2, r3, #2
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	681a      	ldr	r2, [r3, #0]
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	331b      	adds	r3, #27
 8008ec4:	011b      	lsls	r3, r3, #4
 8008ec6:	4413      	add	r3, r2
 8008ec8:	3304      	adds	r3, #4
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f003 020f 	and.w	r2, r3, #15
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	681a      	ldr	r2, [r3, #0]
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	331b      	adds	r3, #27
 8008edc:	011b      	lsls	r3, r3, #4
 8008ede:	4413      	add	r3, r2
 8008ee0:	3304      	adds	r3, #4
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	0a1b      	lsrs	r3, r3, #8
 8008ee6:	b2da      	uxtb	r2, r3
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681a      	ldr	r2, [r3, #0]
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	331b      	adds	r3, #27
 8008ef4:	011b      	lsls	r3, r3, #4
 8008ef6:	4413      	add	r3, r2
 8008ef8:	3304      	adds	r3, #4
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	0c1b      	lsrs	r3, r3, #16
 8008efe:	b29a      	uxth	r2, r3
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681a      	ldr	r2, [r3, #0]
 8008f08:	68bb      	ldr	r3, [r7, #8]
 8008f0a:	011b      	lsls	r3, r3, #4
 8008f0c:	4413      	add	r3, r2
 8008f0e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	b2da      	uxtb	r2, r3
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681a      	ldr	r2, [r3, #0]
 8008f1e:	68bb      	ldr	r3, [r7, #8]
 8008f20:	011b      	lsls	r3, r3, #4
 8008f22:	4413      	add	r3, r2
 8008f24:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	0a1a      	lsrs	r2, r3, #8
 8008f2c:	683b      	ldr	r3, [r7, #0]
 8008f2e:	3301      	adds	r3, #1
 8008f30:	b2d2      	uxtb	r2, r2
 8008f32:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	681a      	ldr	r2, [r3, #0]
 8008f38:	68bb      	ldr	r3, [r7, #8]
 8008f3a:	011b      	lsls	r3, r3, #4
 8008f3c:	4413      	add	r3, r2
 8008f3e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	0c1a      	lsrs	r2, r3, #16
 8008f46:	683b      	ldr	r3, [r7, #0]
 8008f48:	3302      	adds	r3, #2
 8008f4a:	b2d2      	uxtb	r2, r2
 8008f4c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681a      	ldr	r2, [r3, #0]
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	011b      	lsls	r3, r3, #4
 8008f56:	4413      	add	r3, r2
 8008f58:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	0e1a      	lsrs	r2, r3, #24
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	3303      	adds	r3, #3
 8008f64:	b2d2      	uxtb	r2, r2
 8008f66:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681a      	ldr	r2, [r3, #0]
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	011b      	lsls	r3, r3, #4
 8008f70:	4413      	add	r3, r2
 8008f72:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8008f76:	681a      	ldr	r2, [r3, #0]
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	3304      	adds	r3, #4
 8008f7c:	b2d2      	uxtb	r2, r2
 8008f7e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681a      	ldr	r2, [r3, #0]
 8008f84:	68bb      	ldr	r3, [r7, #8]
 8008f86:	011b      	lsls	r3, r3, #4
 8008f88:	4413      	add	r3, r2
 8008f8a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	0a1a      	lsrs	r2, r3, #8
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	3305      	adds	r3, #5
 8008f96:	b2d2      	uxtb	r2, r2
 8008f98:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681a      	ldr	r2, [r3, #0]
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	011b      	lsls	r3, r3, #4
 8008fa2:	4413      	add	r3, r2
 8008fa4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	0c1a      	lsrs	r2, r3, #16
 8008fac:	683b      	ldr	r3, [r7, #0]
 8008fae:	3306      	adds	r3, #6
 8008fb0:	b2d2      	uxtb	r2, r2
 8008fb2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	681a      	ldr	r2, [r3, #0]
 8008fb8:	68bb      	ldr	r3, [r7, #8]
 8008fba:	011b      	lsls	r3, r3, #4
 8008fbc:	4413      	add	r3, r2
 8008fbe:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	0e1a      	lsrs	r2, r3, #24
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	3307      	adds	r3, #7
 8008fca:	b2d2      	uxtb	r2, r2
 8008fcc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8008fce:	68bb      	ldr	r3, [r7, #8]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d108      	bne.n	8008fe6 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	68da      	ldr	r2, [r3, #12]
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	f042 0220 	orr.w	r2, r2, #32
 8008fe2:	60da      	str	r2, [r3, #12]
 8008fe4:	e007      	b.n	8008ff6 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	691a      	ldr	r2, [r3, #16]
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f042 0220 	orr.w	r2, r2, #32
 8008ff4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	e006      	b.n	8009008 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ffe:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009006:	2301      	movs	r3, #1
  }
}
 8009008:	4618      	mov	r0, r3
 800900a:	371c      	adds	r7, #28
 800900c:	46bd      	mov	sp, r7
 800900e:	bc80      	pop	{r7}
 8009010:	4770      	bx	lr

08009012 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8009012:	b480      	push	{r7}
 8009014:	b085      	sub	sp, #20
 8009016:	af00      	add	r7, sp, #0
 8009018:	6078      	str	r0, [r7, #4]
 800901a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009022:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8009024:	7bfb      	ldrb	r3, [r7, #15]
 8009026:	2b01      	cmp	r3, #1
 8009028:	d002      	beq.n	8009030 <HAL_CAN_ActivateNotification+0x1e>
 800902a:	7bfb      	ldrb	r3, [r7, #15]
 800902c:	2b02      	cmp	r3, #2
 800902e:	d109      	bne.n	8009044 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	6959      	ldr	r1, [r3, #20]
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	683a      	ldr	r2, [r7, #0]
 800903c:	430a      	orrs	r2, r1
 800903e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8009040:	2300      	movs	r3, #0
 8009042:	e006      	b.n	8009052 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009048:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009050:	2301      	movs	r3, #1
  }
}
 8009052:	4618      	mov	r0, r3
 8009054:	3714      	adds	r7, #20
 8009056:	46bd      	mov	sp, r7
 8009058:	bc80      	pop	{r7}
 800905a:	4770      	bx	lr

0800905c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b08a      	sub	sp, #40	; 0x28
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8009064:	2300      	movs	r3, #0
 8009066:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	695b      	ldr	r3, [r3, #20]
 800906e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	685b      	ldr	r3, [r3, #4]
 8009076:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	689b      	ldr	r3, [r3, #8]
 800907e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	68db      	ldr	r3, [r3, #12]
 8009086:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	691b      	ldr	r3, [r3, #16]
 800908e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	699b      	ldr	r3, [r3, #24]
 8009096:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8009098:	6a3b      	ldr	r3, [r7, #32]
 800909a:	f003 0301 	and.w	r3, r3, #1
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d07c      	beq.n	800919c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80090a2:	69bb      	ldr	r3, [r7, #24]
 80090a4:	f003 0301 	and.w	r3, r3, #1
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d023      	beq.n	80090f4 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	2201      	movs	r2, #1
 80090b2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80090b4:	69bb      	ldr	r3, [r7, #24]
 80090b6:	f003 0302 	and.w	r3, r3, #2
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d003      	beq.n	80090c6 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80090be:	6878      	ldr	r0, [r7, #4]
 80090c0:	f000 f97d 	bl	80093be <HAL_CAN_TxMailbox0CompleteCallback>
 80090c4:	e016      	b.n	80090f4 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80090c6:	69bb      	ldr	r3, [r7, #24]
 80090c8:	f003 0304 	and.w	r3, r3, #4
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d004      	beq.n	80090da <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80090d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090d2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80090d6:	627b      	str	r3, [r7, #36]	; 0x24
 80090d8:	e00c      	b.n	80090f4 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80090da:	69bb      	ldr	r3, [r7, #24]
 80090dc:	f003 0308 	and.w	r3, r3, #8
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d004      	beq.n	80090ee <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80090e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090e6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80090ea:	627b      	str	r3, [r7, #36]	; 0x24
 80090ec:	e002      	b.n	80090f4 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80090ee:	6878      	ldr	r0, [r7, #4]
 80090f0:	f000 f980 	bl	80093f4 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80090f4:	69bb      	ldr	r3, [r7, #24]
 80090f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d024      	beq.n	8009148 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009106:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8009108:	69bb      	ldr	r3, [r7, #24]
 800910a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800910e:	2b00      	cmp	r3, #0
 8009110:	d003      	beq.n	800911a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8009112:	6878      	ldr	r0, [r7, #4]
 8009114:	f000 f95c 	bl	80093d0 <HAL_CAN_TxMailbox1CompleteCallback>
 8009118:	e016      	b.n	8009148 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800911a:	69bb      	ldr	r3, [r7, #24]
 800911c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009120:	2b00      	cmp	r3, #0
 8009122:	d004      	beq.n	800912e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8009124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009126:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800912a:	627b      	str	r3, [r7, #36]	; 0x24
 800912c:	e00c      	b.n	8009148 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800912e:	69bb      	ldr	r3, [r7, #24]
 8009130:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009134:	2b00      	cmp	r3, #0
 8009136:	d004      	beq.n	8009142 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8009138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800913a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800913e:	627b      	str	r3, [r7, #36]	; 0x24
 8009140:	e002      	b.n	8009148 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8009142:	6878      	ldr	r0, [r7, #4]
 8009144:	f000 f95f 	bl	8009406 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8009148:	69bb      	ldr	r3, [r7, #24]
 800914a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800914e:	2b00      	cmp	r3, #0
 8009150:	d024      	beq.n	800919c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800915a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800915c:	69bb      	ldr	r3, [r7, #24]
 800915e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009162:	2b00      	cmp	r3, #0
 8009164:	d003      	beq.n	800916e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8009166:	6878      	ldr	r0, [r7, #4]
 8009168:	f000 f93b 	bl	80093e2 <HAL_CAN_TxMailbox2CompleteCallback>
 800916c:	e016      	b.n	800919c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800916e:	69bb      	ldr	r3, [r7, #24]
 8009170:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009174:	2b00      	cmp	r3, #0
 8009176:	d004      	beq.n	8009182 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8009178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800917a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800917e:	627b      	str	r3, [r7, #36]	; 0x24
 8009180:	e00c      	b.n	800919c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8009182:	69bb      	ldr	r3, [r7, #24]
 8009184:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009188:	2b00      	cmp	r3, #0
 800918a:	d004      	beq.n	8009196 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800918c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800918e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009192:	627b      	str	r3, [r7, #36]	; 0x24
 8009194:	e002      	b.n	800919c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	f000 f93e 	bl	8009418 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800919c:	6a3b      	ldr	r3, [r7, #32]
 800919e:	f003 0308 	and.w	r3, r3, #8
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d00c      	beq.n	80091c0 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80091a6:	697b      	ldr	r3, [r7, #20]
 80091a8:	f003 0310 	and.w	r3, r3, #16
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d007      	beq.n	80091c0 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80091b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80091b6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	2210      	movs	r2, #16
 80091be:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80091c0:	6a3b      	ldr	r3, [r7, #32]
 80091c2:	f003 0304 	and.w	r3, r3, #4
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d00b      	beq.n	80091e2 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80091ca:	697b      	ldr	r3, [r7, #20]
 80091cc:	f003 0308 	and.w	r3, r3, #8
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d006      	beq.n	80091e2 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	2208      	movs	r2, #8
 80091da:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f000 f92d 	bl	800943c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80091e2:	6a3b      	ldr	r3, [r7, #32]
 80091e4:	f003 0302 	and.w	r3, r3, #2
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d009      	beq.n	8009200 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	68db      	ldr	r3, [r3, #12]
 80091f2:	f003 0303 	and.w	r3, r3, #3
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d002      	beq.n	8009200 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80091fa:	6878      	ldr	r0, [r7, #4]
 80091fc:	f000 f915 	bl	800942a <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8009200:	6a3b      	ldr	r3, [r7, #32]
 8009202:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009206:	2b00      	cmp	r3, #0
 8009208:	d00c      	beq.n	8009224 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800920a:	693b      	ldr	r3, [r7, #16]
 800920c:	f003 0310 	and.w	r3, r3, #16
 8009210:	2b00      	cmp	r3, #0
 8009212:	d007      	beq.n	8009224 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8009214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009216:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800921a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	2210      	movs	r2, #16
 8009222:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8009224:	6a3b      	ldr	r3, [r7, #32]
 8009226:	f003 0320 	and.w	r3, r3, #32
 800922a:	2b00      	cmp	r3, #0
 800922c:	d00b      	beq.n	8009246 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800922e:	693b      	ldr	r3, [r7, #16]
 8009230:	f003 0308 	and.w	r3, r3, #8
 8009234:	2b00      	cmp	r3, #0
 8009236:	d006      	beq.n	8009246 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	2208      	movs	r2, #8
 800923e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8009240:	6878      	ldr	r0, [r7, #4]
 8009242:	f000 f90d 	bl	8009460 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8009246:	6a3b      	ldr	r3, [r7, #32]
 8009248:	f003 0310 	and.w	r3, r3, #16
 800924c:	2b00      	cmp	r3, #0
 800924e:	d009      	beq.n	8009264 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	691b      	ldr	r3, [r3, #16]
 8009256:	f003 0303 	and.w	r3, r3, #3
 800925a:	2b00      	cmp	r3, #0
 800925c:	d002      	beq.n	8009264 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800925e:	6878      	ldr	r0, [r7, #4]
 8009260:	f000 f8f5 	bl	800944e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8009264:	6a3b      	ldr	r3, [r7, #32]
 8009266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800926a:	2b00      	cmp	r3, #0
 800926c:	d00b      	beq.n	8009286 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800926e:	69fb      	ldr	r3, [r7, #28]
 8009270:	f003 0310 	and.w	r3, r3, #16
 8009274:	2b00      	cmp	r3, #0
 8009276:	d006      	beq.n	8009286 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	2210      	movs	r2, #16
 800927e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8009280:	6878      	ldr	r0, [r7, #4]
 8009282:	f000 f8f6 	bl	8009472 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8009286:	6a3b      	ldr	r3, [r7, #32]
 8009288:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800928c:	2b00      	cmp	r3, #0
 800928e:	d00b      	beq.n	80092a8 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8009290:	69fb      	ldr	r3, [r7, #28]
 8009292:	f003 0308 	and.w	r3, r3, #8
 8009296:	2b00      	cmp	r3, #0
 8009298:	d006      	beq.n	80092a8 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	2208      	movs	r2, #8
 80092a0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80092a2:	6878      	ldr	r0, [r7, #4]
 80092a4:	f000 f8ee 	bl	8009484 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80092a8:	6a3b      	ldr	r3, [r7, #32]
 80092aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d075      	beq.n	800939e <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80092b2:	69fb      	ldr	r3, [r7, #28]
 80092b4:	f003 0304 	and.w	r3, r3, #4
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d06c      	beq.n	8009396 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80092bc:	6a3b      	ldr	r3, [r7, #32]
 80092be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d008      	beq.n	80092d8 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d003      	beq.n	80092d8 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80092d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092d2:	f043 0301 	orr.w	r3, r3, #1
 80092d6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80092d8:	6a3b      	ldr	r3, [r7, #32]
 80092da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d008      	beq.n	80092f4 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d003      	beq.n	80092f4 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80092ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092ee:	f043 0302 	orr.w	r3, r3, #2
 80092f2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80092f4:	6a3b      	ldr	r3, [r7, #32]
 80092f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d008      	beq.n	8009310 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8009304:	2b00      	cmp	r3, #0
 8009306:	d003      	beq.n	8009310 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8009308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800930a:	f043 0304 	orr.w	r3, r3, #4
 800930e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8009310:	6a3b      	ldr	r3, [r7, #32]
 8009312:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009316:	2b00      	cmp	r3, #0
 8009318:	d03d      	beq.n	8009396 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8009320:	2b00      	cmp	r3, #0
 8009322:	d038      	beq.n	8009396 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800932a:	2b30      	cmp	r3, #48	; 0x30
 800932c:	d017      	beq.n	800935e <HAL_CAN_IRQHandler+0x302>
 800932e:	2b30      	cmp	r3, #48	; 0x30
 8009330:	d804      	bhi.n	800933c <HAL_CAN_IRQHandler+0x2e0>
 8009332:	2b10      	cmp	r3, #16
 8009334:	d009      	beq.n	800934a <HAL_CAN_IRQHandler+0x2ee>
 8009336:	2b20      	cmp	r3, #32
 8009338:	d00c      	beq.n	8009354 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800933a:	e024      	b.n	8009386 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 800933c:	2b50      	cmp	r3, #80	; 0x50
 800933e:	d018      	beq.n	8009372 <HAL_CAN_IRQHandler+0x316>
 8009340:	2b60      	cmp	r3, #96	; 0x60
 8009342:	d01b      	beq.n	800937c <HAL_CAN_IRQHandler+0x320>
 8009344:	2b40      	cmp	r3, #64	; 0x40
 8009346:	d00f      	beq.n	8009368 <HAL_CAN_IRQHandler+0x30c>
            break;
 8009348:	e01d      	b.n	8009386 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 800934a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800934c:	f043 0308 	orr.w	r3, r3, #8
 8009350:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009352:	e018      	b.n	8009386 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8009354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009356:	f043 0310 	orr.w	r3, r3, #16
 800935a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800935c:	e013      	b.n	8009386 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 800935e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009360:	f043 0320 	orr.w	r3, r3, #32
 8009364:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009366:	e00e      	b.n	8009386 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8009368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800936a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800936e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009370:	e009      	b.n	8009386 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8009372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009374:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009378:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800937a:	e004      	b.n	8009386 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 800937c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800937e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009382:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009384:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	699a      	ldr	r2, [r3, #24]
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8009394:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	2204      	movs	r2, #4
 800939c:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800939e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d008      	beq.n	80093b6 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80093a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093aa:	431a      	orrs	r2, r3
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80093b0:	6878      	ldr	r0, [r7, #4]
 80093b2:	f000 f870 	bl	8009496 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80093b6:	bf00      	nop
 80093b8:	3728      	adds	r7, #40	; 0x28
 80093ba:	46bd      	mov	sp, r7
 80093bc:	bd80      	pop	{r7, pc}

080093be <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80093be:	b480      	push	{r7}
 80093c0:	b083      	sub	sp, #12
 80093c2:	af00      	add	r7, sp, #0
 80093c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80093c6:	bf00      	nop
 80093c8:	370c      	adds	r7, #12
 80093ca:	46bd      	mov	sp, r7
 80093cc:	bc80      	pop	{r7}
 80093ce:	4770      	bx	lr

080093d0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80093d0:	b480      	push	{r7}
 80093d2:	b083      	sub	sp, #12
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80093d8:	bf00      	nop
 80093da:	370c      	adds	r7, #12
 80093dc:	46bd      	mov	sp, r7
 80093de:	bc80      	pop	{r7}
 80093e0:	4770      	bx	lr

080093e2 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80093e2:	b480      	push	{r7}
 80093e4:	b083      	sub	sp, #12
 80093e6:	af00      	add	r7, sp, #0
 80093e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80093ea:	bf00      	nop
 80093ec:	370c      	adds	r7, #12
 80093ee:	46bd      	mov	sp, r7
 80093f0:	bc80      	pop	{r7}
 80093f2:	4770      	bx	lr

080093f4 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80093f4:	b480      	push	{r7}
 80093f6:	b083      	sub	sp, #12
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80093fc:	bf00      	nop
 80093fe:	370c      	adds	r7, #12
 8009400:	46bd      	mov	sp, r7
 8009402:	bc80      	pop	{r7}
 8009404:	4770      	bx	lr

08009406 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8009406:	b480      	push	{r7}
 8009408:	b083      	sub	sp, #12
 800940a:	af00      	add	r7, sp, #0
 800940c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800940e:	bf00      	nop
 8009410:	370c      	adds	r7, #12
 8009412:	46bd      	mov	sp, r7
 8009414:	bc80      	pop	{r7}
 8009416:	4770      	bx	lr

08009418 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8009418:	b480      	push	{r7}
 800941a:	b083      	sub	sp, #12
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8009420:	bf00      	nop
 8009422:	370c      	adds	r7, #12
 8009424:	46bd      	mov	sp, r7
 8009426:	bc80      	pop	{r7}
 8009428:	4770      	bx	lr

0800942a <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800942a:	b480      	push	{r7}
 800942c:	b083      	sub	sp, #12
 800942e:	af00      	add	r7, sp, #0
 8009430:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8009432:	bf00      	nop
 8009434:	370c      	adds	r7, #12
 8009436:	46bd      	mov	sp, r7
 8009438:	bc80      	pop	{r7}
 800943a:	4770      	bx	lr

0800943c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800943c:	b480      	push	{r7}
 800943e:	b083      	sub	sp, #12
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8009444:	bf00      	nop
 8009446:	370c      	adds	r7, #12
 8009448:	46bd      	mov	sp, r7
 800944a:	bc80      	pop	{r7}
 800944c:	4770      	bx	lr

0800944e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800944e:	b480      	push	{r7}
 8009450:	b083      	sub	sp, #12
 8009452:	af00      	add	r7, sp, #0
 8009454:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8009456:	bf00      	nop
 8009458:	370c      	adds	r7, #12
 800945a:	46bd      	mov	sp, r7
 800945c:	bc80      	pop	{r7}
 800945e:	4770      	bx	lr

08009460 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8009460:	b480      	push	{r7}
 8009462:	b083      	sub	sp, #12
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8009468:	bf00      	nop
 800946a:	370c      	adds	r7, #12
 800946c:	46bd      	mov	sp, r7
 800946e:	bc80      	pop	{r7}
 8009470:	4770      	bx	lr

08009472 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8009472:	b480      	push	{r7}
 8009474:	b083      	sub	sp, #12
 8009476:	af00      	add	r7, sp, #0
 8009478:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800947a:	bf00      	nop
 800947c:	370c      	adds	r7, #12
 800947e:	46bd      	mov	sp, r7
 8009480:	bc80      	pop	{r7}
 8009482:	4770      	bx	lr

08009484 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8009484:	b480      	push	{r7}
 8009486:	b083      	sub	sp, #12
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800948c:	bf00      	nop
 800948e:	370c      	adds	r7, #12
 8009490:	46bd      	mov	sp, r7
 8009492:	bc80      	pop	{r7}
 8009494:	4770      	bx	lr

08009496 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8009496:	b480      	push	{r7}
 8009498:	b083      	sub	sp, #12
 800949a:	af00      	add	r7, sp, #0
 800949c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800949e:	bf00      	nop
 80094a0:	370c      	adds	r7, #12
 80094a2:	46bd      	mov	sp, r7
 80094a4:	bc80      	pop	{r7}
 80094a6:	4770      	bx	lr

080094a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80094a8:	b480      	push	{r7}
 80094aa:	b085      	sub	sp, #20
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	f003 0307 	and.w	r3, r3, #7
 80094b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80094b8:	4b0c      	ldr	r3, [pc, #48]	; (80094ec <__NVIC_SetPriorityGrouping+0x44>)
 80094ba:	68db      	ldr	r3, [r3, #12]
 80094bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80094be:	68ba      	ldr	r2, [r7, #8]
 80094c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80094c4:	4013      	ands	r3, r2
 80094c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80094d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80094d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80094d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80094da:	4a04      	ldr	r2, [pc, #16]	; (80094ec <__NVIC_SetPriorityGrouping+0x44>)
 80094dc:	68bb      	ldr	r3, [r7, #8]
 80094de:	60d3      	str	r3, [r2, #12]
}
 80094e0:	bf00      	nop
 80094e2:	3714      	adds	r7, #20
 80094e4:	46bd      	mov	sp, r7
 80094e6:	bc80      	pop	{r7}
 80094e8:	4770      	bx	lr
 80094ea:	bf00      	nop
 80094ec:	e000ed00 	.word	0xe000ed00

080094f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80094f0:	b480      	push	{r7}
 80094f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80094f4:	4b04      	ldr	r3, [pc, #16]	; (8009508 <__NVIC_GetPriorityGrouping+0x18>)
 80094f6:	68db      	ldr	r3, [r3, #12]
 80094f8:	0a1b      	lsrs	r3, r3, #8
 80094fa:	f003 0307 	and.w	r3, r3, #7
}
 80094fe:	4618      	mov	r0, r3
 8009500:	46bd      	mov	sp, r7
 8009502:	bc80      	pop	{r7}
 8009504:	4770      	bx	lr
 8009506:	bf00      	nop
 8009508:	e000ed00 	.word	0xe000ed00

0800950c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800950c:	b480      	push	{r7}
 800950e:	b083      	sub	sp, #12
 8009510:	af00      	add	r7, sp, #0
 8009512:	4603      	mov	r3, r0
 8009514:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800951a:	2b00      	cmp	r3, #0
 800951c:	db0b      	blt.n	8009536 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800951e:	79fb      	ldrb	r3, [r7, #7]
 8009520:	f003 021f 	and.w	r2, r3, #31
 8009524:	4906      	ldr	r1, [pc, #24]	; (8009540 <__NVIC_EnableIRQ+0x34>)
 8009526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800952a:	095b      	lsrs	r3, r3, #5
 800952c:	2001      	movs	r0, #1
 800952e:	fa00 f202 	lsl.w	r2, r0, r2
 8009532:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8009536:	bf00      	nop
 8009538:	370c      	adds	r7, #12
 800953a:	46bd      	mov	sp, r7
 800953c:	bc80      	pop	{r7}
 800953e:	4770      	bx	lr
 8009540:	e000e100 	.word	0xe000e100

08009544 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009544:	b480      	push	{r7}
 8009546:	b083      	sub	sp, #12
 8009548:	af00      	add	r7, sp, #0
 800954a:	4603      	mov	r3, r0
 800954c:	6039      	str	r1, [r7, #0]
 800954e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009550:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009554:	2b00      	cmp	r3, #0
 8009556:	db0a      	blt.n	800956e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	b2da      	uxtb	r2, r3
 800955c:	490c      	ldr	r1, [pc, #48]	; (8009590 <__NVIC_SetPriority+0x4c>)
 800955e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009562:	0112      	lsls	r2, r2, #4
 8009564:	b2d2      	uxtb	r2, r2
 8009566:	440b      	add	r3, r1
 8009568:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800956c:	e00a      	b.n	8009584 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	b2da      	uxtb	r2, r3
 8009572:	4908      	ldr	r1, [pc, #32]	; (8009594 <__NVIC_SetPriority+0x50>)
 8009574:	79fb      	ldrb	r3, [r7, #7]
 8009576:	f003 030f 	and.w	r3, r3, #15
 800957a:	3b04      	subs	r3, #4
 800957c:	0112      	lsls	r2, r2, #4
 800957e:	b2d2      	uxtb	r2, r2
 8009580:	440b      	add	r3, r1
 8009582:	761a      	strb	r2, [r3, #24]
}
 8009584:	bf00      	nop
 8009586:	370c      	adds	r7, #12
 8009588:	46bd      	mov	sp, r7
 800958a:	bc80      	pop	{r7}
 800958c:	4770      	bx	lr
 800958e:	bf00      	nop
 8009590:	e000e100 	.word	0xe000e100
 8009594:	e000ed00 	.word	0xe000ed00

08009598 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009598:	b480      	push	{r7}
 800959a:	b089      	sub	sp, #36	; 0x24
 800959c:	af00      	add	r7, sp, #0
 800959e:	60f8      	str	r0, [r7, #12]
 80095a0:	60b9      	str	r1, [r7, #8]
 80095a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	f003 0307 	and.w	r3, r3, #7
 80095aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80095ac:	69fb      	ldr	r3, [r7, #28]
 80095ae:	f1c3 0307 	rsb	r3, r3, #7
 80095b2:	2b04      	cmp	r3, #4
 80095b4:	bf28      	it	cs
 80095b6:	2304      	movcs	r3, #4
 80095b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80095ba:	69fb      	ldr	r3, [r7, #28]
 80095bc:	3304      	adds	r3, #4
 80095be:	2b06      	cmp	r3, #6
 80095c0:	d902      	bls.n	80095c8 <NVIC_EncodePriority+0x30>
 80095c2:	69fb      	ldr	r3, [r7, #28]
 80095c4:	3b03      	subs	r3, #3
 80095c6:	e000      	b.n	80095ca <NVIC_EncodePriority+0x32>
 80095c8:	2300      	movs	r3, #0
 80095ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80095cc:	f04f 32ff 	mov.w	r2, #4294967295
 80095d0:	69bb      	ldr	r3, [r7, #24]
 80095d2:	fa02 f303 	lsl.w	r3, r2, r3
 80095d6:	43da      	mvns	r2, r3
 80095d8:	68bb      	ldr	r3, [r7, #8]
 80095da:	401a      	ands	r2, r3
 80095dc:	697b      	ldr	r3, [r7, #20]
 80095de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80095e0:	f04f 31ff 	mov.w	r1, #4294967295
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	fa01 f303 	lsl.w	r3, r1, r3
 80095ea:	43d9      	mvns	r1, r3
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80095f0:	4313      	orrs	r3, r2
         );
}
 80095f2:	4618      	mov	r0, r3
 80095f4:	3724      	adds	r7, #36	; 0x24
 80095f6:	46bd      	mov	sp, r7
 80095f8:	bc80      	pop	{r7}
 80095fa:	4770      	bx	lr

080095fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b082      	sub	sp, #8
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	3b01      	subs	r3, #1
 8009608:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800960c:	d301      	bcc.n	8009612 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800960e:	2301      	movs	r3, #1
 8009610:	e00f      	b.n	8009632 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009612:	4a0a      	ldr	r2, [pc, #40]	; (800963c <SysTick_Config+0x40>)
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	3b01      	subs	r3, #1
 8009618:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800961a:	210f      	movs	r1, #15
 800961c:	f04f 30ff 	mov.w	r0, #4294967295
 8009620:	f7ff ff90 	bl	8009544 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009624:	4b05      	ldr	r3, [pc, #20]	; (800963c <SysTick_Config+0x40>)
 8009626:	2200      	movs	r2, #0
 8009628:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800962a:	4b04      	ldr	r3, [pc, #16]	; (800963c <SysTick_Config+0x40>)
 800962c:	2207      	movs	r2, #7
 800962e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009630:	2300      	movs	r3, #0
}
 8009632:	4618      	mov	r0, r3
 8009634:	3708      	adds	r7, #8
 8009636:	46bd      	mov	sp, r7
 8009638:	bd80      	pop	{r7, pc}
 800963a:	bf00      	nop
 800963c:	e000e010 	.word	0xe000e010

08009640 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b082      	sub	sp, #8
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f7ff ff2d 	bl	80094a8 <__NVIC_SetPriorityGrouping>
}
 800964e:	bf00      	nop
 8009650:	3708      	adds	r7, #8
 8009652:	46bd      	mov	sp, r7
 8009654:	bd80      	pop	{r7, pc}

08009656 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8009656:	b580      	push	{r7, lr}
 8009658:	b086      	sub	sp, #24
 800965a:	af00      	add	r7, sp, #0
 800965c:	4603      	mov	r3, r0
 800965e:	60b9      	str	r1, [r7, #8]
 8009660:	607a      	str	r2, [r7, #4]
 8009662:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8009664:	2300      	movs	r3, #0
 8009666:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8009668:	f7ff ff42 	bl	80094f0 <__NVIC_GetPriorityGrouping>
 800966c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800966e:	687a      	ldr	r2, [r7, #4]
 8009670:	68b9      	ldr	r1, [r7, #8]
 8009672:	6978      	ldr	r0, [r7, #20]
 8009674:	f7ff ff90 	bl	8009598 <NVIC_EncodePriority>
 8009678:	4602      	mov	r2, r0
 800967a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800967e:	4611      	mov	r1, r2
 8009680:	4618      	mov	r0, r3
 8009682:	f7ff ff5f 	bl	8009544 <__NVIC_SetPriority>
}
 8009686:	bf00      	nop
 8009688:	3718      	adds	r7, #24
 800968a:	46bd      	mov	sp, r7
 800968c:	bd80      	pop	{r7, pc}

0800968e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800968e:	b580      	push	{r7, lr}
 8009690:	b082      	sub	sp, #8
 8009692:	af00      	add	r7, sp, #0
 8009694:	4603      	mov	r3, r0
 8009696:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800969c:	4618      	mov	r0, r3
 800969e:	f7ff ff35 	bl	800950c <__NVIC_EnableIRQ>
}
 80096a2:	bf00      	nop
 80096a4:	3708      	adds	r7, #8
 80096a6:	46bd      	mov	sp, r7
 80096a8:	bd80      	pop	{r7, pc}

080096aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80096aa:	b580      	push	{r7, lr}
 80096ac:	b082      	sub	sp, #8
 80096ae:	af00      	add	r7, sp, #0
 80096b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f7ff ffa2 	bl	80095fc <SysTick_Config>
 80096b8:	4603      	mov	r3, r0
}
 80096ba:	4618      	mov	r0, r3
 80096bc:	3708      	adds	r7, #8
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}
	...

080096c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b086      	sub	sp, #24
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80096cc:	2300      	movs	r3, #0
 80096ce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80096d0:	f7fe fc9a 	bl	8008008 <HAL_GetTick>
 80096d4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d101      	bne.n	80096e0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80096dc:	2301      	movs	r3, #1
 80096de:	e099      	b.n	8009814 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2200      	movs	r2, #0
 80096e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2202      	movs	r2, #2
 80096ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	681a      	ldr	r2, [r3, #0]
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f022 0201 	bic.w	r2, r2, #1
 80096fe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009700:	e00f      	b.n	8009722 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009702:	f7fe fc81 	bl	8008008 <HAL_GetTick>
 8009706:	4602      	mov	r2, r0
 8009708:	693b      	ldr	r3, [r7, #16]
 800970a:	1ad3      	subs	r3, r2, r3
 800970c:	2b05      	cmp	r3, #5
 800970e:	d908      	bls.n	8009722 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	2220      	movs	r2, #32
 8009714:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	2203      	movs	r2, #3
 800971a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800971e:	2303      	movs	r3, #3
 8009720:	e078      	b.n	8009814 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	f003 0301 	and.w	r3, r3, #1
 800972c:	2b00      	cmp	r3, #0
 800972e:	d1e8      	bne.n	8009702 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8009738:	697a      	ldr	r2, [r7, #20]
 800973a:	4b38      	ldr	r3, [pc, #224]	; (800981c <HAL_DMA_Init+0x158>)
 800973c:	4013      	ands	r3, r2
 800973e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	685a      	ldr	r2, [r3, #4]
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	689b      	ldr	r3, [r3, #8]
 8009748:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800974e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	691b      	ldr	r3, [r3, #16]
 8009754:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800975a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	699b      	ldr	r3, [r3, #24]
 8009760:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009766:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	6a1b      	ldr	r3, [r3, #32]
 800976c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800976e:	697a      	ldr	r2, [r7, #20]
 8009770:	4313      	orrs	r3, r2
 8009772:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009778:	2b04      	cmp	r3, #4
 800977a:	d107      	bne.n	800978c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009784:	4313      	orrs	r3, r2
 8009786:	697a      	ldr	r2, [r7, #20]
 8009788:	4313      	orrs	r3, r2
 800978a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	697a      	ldr	r2, [r7, #20]
 8009792:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	695b      	ldr	r3, [r3, #20]
 800979a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800979c:	697b      	ldr	r3, [r7, #20]
 800979e:	f023 0307 	bic.w	r3, r3, #7
 80097a2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097a8:	697a      	ldr	r2, [r7, #20]
 80097aa:	4313      	orrs	r3, r2
 80097ac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097b2:	2b04      	cmp	r3, #4
 80097b4:	d117      	bne.n	80097e6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097ba:	697a      	ldr	r2, [r7, #20]
 80097bc:	4313      	orrs	r3, r2
 80097be:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d00e      	beq.n	80097e6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f000 fa8f 	bl	8009cec <DMA_CheckFifoParam>
 80097ce:	4603      	mov	r3, r0
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d008      	beq.n	80097e6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2240      	movs	r2, #64	; 0x40
 80097d8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	2201      	movs	r2, #1
 80097de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80097e2:	2301      	movs	r3, #1
 80097e4:	e016      	b.n	8009814 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	697a      	ldr	r2, [r7, #20]
 80097ec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80097ee:	6878      	ldr	r0, [r7, #4]
 80097f0:	f000 fa48 	bl	8009c84 <DMA_CalcBaseAndBitshift>
 80097f4:	4603      	mov	r3, r0
 80097f6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80097fc:	223f      	movs	r2, #63	; 0x3f
 80097fe:	409a      	lsls	r2, r3
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2200      	movs	r2, #0
 8009808:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	2201      	movs	r2, #1
 800980e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8009812:	2300      	movs	r3, #0
}
 8009814:	4618      	mov	r0, r3
 8009816:	3718      	adds	r7, #24
 8009818:	46bd      	mov	sp, r7
 800981a:	bd80      	pop	{r7, pc}
 800981c:	f010803f 	.word	0xf010803f

08009820 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b086      	sub	sp, #24
 8009824:	af00      	add	r7, sp, #0
 8009826:	60f8      	str	r0, [r7, #12]
 8009828:	60b9      	str	r1, [r7, #8]
 800982a:	607a      	str	r2, [r7, #4]
 800982c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800982e:	2300      	movs	r3, #0
 8009830:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009836:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800983e:	2b01      	cmp	r3, #1
 8009840:	d101      	bne.n	8009846 <HAL_DMA_Start_IT+0x26>
 8009842:	2302      	movs	r3, #2
 8009844:	e040      	b.n	80098c8 <HAL_DMA_Start_IT+0xa8>
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	2201      	movs	r2, #1
 800984a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009854:	b2db      	uxtb	r3, r3
 8009856:	2b01      	cmp	r3, #1
 8009858:	d12f      	bne.n	80098ba <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	2202      	movs	r2, #2
 800985e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	2200      	movs	r2, #0
 8009866:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	687a      	ldr	r2, [r7, #4]
 800986c:	68b9      	ldr	r1, [r7, #8]
 800986e:	68f8      	ldr	r0, [r7, #12]
 8009870:	f000 f9da 	bl	8009c28 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009878:	223f      	movs	r2, #63	; 0x3f
 800987a:	409a      	lsls	r2, r3
 800987c:	693b      	ldr	r3, [r7, #16]
 800987e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	681a      	ldr	r2, [r3, #0]
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	f042 0216 	orr.w	r2, r2, #22
 800988e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009894:	2b00      	cmp	r3, #0
 8009896:	d007      	beq.n	80098a8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	681a      	ldr	r2, [r3, #0]
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f042 0208 	orr.w	r2, r2, #8
 80098a6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	681a      	ldr	r2, [r3, #0]
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	f042 0201 	orr.w	r2, r2, #1
 80098b6:	601a      	str	r2, [r3, #0]
 80098b8:	e005      	b.n	80098c6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	2200      	movs	r2, #0
 80098be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80098c2:	2302      	movs	r3, #2
 80098c4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80098c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80098c8:	4618      	mov	r0, r3
 80098ca:	3718      	adds	r7, #24
 80098cc:	46bd      	mov	sp, r7
 80098ce:	bd80      	pop	{r7, pc}

080098d0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80098d0:	b480      	push	{r7}
 80098d2:	b083      	sub	sp, #12
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80098de:	b2db      	uxtb	r3, r3
 80098e0:	2b02      	cmp	r3, #2
 80098e2:	d004      	beq.n	80098ee <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	2280      	movs	r2, #128	; 0x80
 80098e8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80098ea:	2301      	movs	r3, #1
 80098ec:	e00c      	b.n	8009908 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	2205      	movs	r2, #5
 80098f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	681a      	ldr	r2, [r3, #0]
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	f022 0201 	bic.w	r2, r2, #1
 8009904:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8009906:	2300      	movs	r3, #0
}
 8009908:	4618      	mov	r0, r3
 800990a:	370c      	adds	r7, #12
 800990c:	46bd      	mov	sp, r7
 800990e:	bc80      	pop	{r7}
 8009910:	4770      	bx	lr
	...

08009914 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b086      	sub	sp, #24
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800991c:	2300      	movs	r3, #0
 800991e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8009920:	4b92      	ldr	r3, [pc, #584]	; (8009b6c <HAL_DMA_IRQHandler+0x258>)
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	4a92      	ldr	r2, [pc, #584]	; (8009b70 <HAL_DMA_IRQHandler+0x25c>)
 8009926:	fba2 2303 	umull	r2, r3, r2, r3
 800992a:	0a9b      	lsrs	r3, r3, #10
 800992c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009932:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8009934:	693b      	ldr	r3, [r7, #16]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800993e:	2208      	movs	r2, #8
 8009940:	409a      	lsls	r2, r3
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	4013      	ands	r3, r2
 8009946:	2b00      	cmp	r3, #0
 8009948:	d01a      	beq.n	8009980 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	f003 0304 	and.w	r3, r3, #4
 8009954:	2b00      	cmp	r3, #0
 8009956:	d013      	beq.n	8009980 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	681a      	ldr	r2, [r3, #0]
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	f022 0204 	bic.w	r2, r2, #4
 8009966:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800996c:	2208      	movs	r2, #8
 800996e:	409a      	lsls	r2, r3
 8009970:	693b      	ldr	r3, [r7, #16]
 8009972:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009978:	f043 0201 	orr.w	r2, r3, #1
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009984:	2201      	movs	r2, #1
 8009986:	409a      	lsls	r2, r3
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	4013      	ands	r3, r2
 800998c:	2b00      	cmp	r3, #0
 800998e:	d012      	beq.n	80099b6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	695b      	ldr	r3, [r3, #20]
 8009996:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800999a:	2b00      	cmp	r3, #0
 800999c:	d00b      	beq.n	80099b6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80099a2:	2201      	movs	r2, #1
 80099a4:	409a      	lsls	r2, r3
 80099a6:	693b      	ldr	r3, [r7, #16]
 80099a8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099ae:	f043 0202 	orr.w	r2, r3, #2
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80099ba:	2204      	movs	r2, #4
 80099bc:	409a      	lsls	r2, r3
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	4013      	ands	r3, r2
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d012      	beq.n	80099ec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	f003 0302 	and.w	r3, r3, #2
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d00b      	beq.n	80099ec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80099d8:	2204      	movs	r2, #4
 80099da:	409a      	lsls	r2, r3
 80099dc:	693b      	ldr	r3, [r7, #16]
 80099de:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099e4:	f043 0204 	orr.w	r2, r3, #4
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80099f0:	2210      	movs	r2, #16
 80099f2:	409a      	lsls	r2, r3
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	4013      	ands	r3, r2
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d043      	beq.n	8009a84 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	f003 0308 	and.w	r3, r3, #8
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d03c      	beq.n	8009a84 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009a0e:	2210      	movs	r2, #16
 8009a10:	409a      	lsls	r2, r3
 8009a12:	693b      	ldr	r3, [r7, #16]
 8009a14:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d018      	beq.n	8009a56 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d108      	bne.n	8009a44 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d024      	beq.n	8009a84 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a3e:	6878      	ldr	r0, [r7, #4]
 8009a40:	4798      	blx	r3
 8009a42:	e01f      	b.n	8009a84 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d01b      	beq.n	8009a84 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009a50:	6878      	ldr	r0, [r7, #4]
 8009a52:	4798      	blx	r3
 8009a54:	e016      	b.n	8009a84 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d107      	bne.n	8009a74 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	681a      	ldr	r2, [r3, #0]
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	f022 0208 	bic.w	r2, r2, #8
 8009a72:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d003      	beq.n	8009a84 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a80:	6878      	ldr	r0, [r7, #4]
 8009a82:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009a88:	2220      	movs	r2, #32
 8009a8a:	409a      	lsls	r2, r3
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	4013      	ands	r3, r2
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	f000 808e 	beq.w	8009bb2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	f003 0310 	and.w	r3, r3, #16
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	f000 8086 	beq.w	8009bb2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009aaa:	2220      	movs	r2, #32
 8009aac:	409a      	lsls	r2, r3
 8009aae:	693b      	ldr	r3, [r7, #16]
 8009ab0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009ab8:	b2db      	uxtb	r3, r3
 8009aba:	2b05      	cmp	r3, #5
 8009abc:	d136      	bne.n	8009b2c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	681a      	ldr	r2, [r3, #0]
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f022 0216 	bic.w	r2, r2, #22
 8009acc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	695a      	ldr	r2, [r3, #20]
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009adc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d103      	bne.n	8009aee <HAL_DMA_IRQHandler+0x1da>
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d007      	beq.n	8009afe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	681a      	ldr	r2, [r3, #0]
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	f022 0208 	bic.w	r2, r2, #8
 8009afc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009b02:	223f      	movs	r2, #63	; 0x3f
 8009b04:	409a      	lsls	r2, r3
 8009b06:	693b      	ldr	r3, [r7, #16]
 8009b08:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2201      	movs	r2, #1
 8009b16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d07d      	beq.n	8009c1e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009b26:	6878      	ldr	r0, [r7, #4]
 8009b28:	4798      	blx	r3
        }
        return;
 8009b2a:	e078      	b.n	8009c1e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d01c      	beq.n	8009b74 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d108      	bne.n	8009b5a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d030      	beq.n	8009bb2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	4798      	blx	r3
 8009b58:	e02b      	b.n	8009bb2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d027      	beq.n	8009bb2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b66:	6878      	ldr	r0, [r7, #4]
 8009b68:	4798      	blx	r3
 8009b6a:	e022      	b.n	8009bb2 <HAL_DMA_IRQHandler+0x29e>
 8009b6c:	20000058 	.word	0x20000058
 8009b70:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d10f      	bne.n	8009ba2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	681a      	ldr	r2, [r3, #0]
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	f022 0210 	bic.w	r2, r2, #16
 8009b90:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2200      	movs	r2, #0
 8009b96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2201      	movs	r2, #1
 8009b9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d003      	beq.n	8009bb2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009bae:	6878      	ldr	r0, [r7, #4]
 8009bb0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d032      	beq.n	8009c20 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bbe:	f003 0301 	and.w	r3, r3, #1
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d022      	beq.n	8009c0c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2205      	movs	r2, #5
 8009bca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	681a      	ldr	r2, [r3, #0]
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f022 0201 	bic.w	r2, r2, #1
 8009bdc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8009bde:	68bb      	ldr	r3, [r7, #8]
 8009be0:	3301      	adds	r3, #1
 8009be2:	60bb      	str	r3, [r7, #8]
 8009be4:	697a      	ldr	r2, [r7, #20]
 8009be6:	429a      	cmp	r2, r3
 8009be8:	d307      	bcc.n	8009bfa <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	f003 0301 	and.w	r3, r3, #1
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d1f2      	bne.n	8009bde <HAL_DMA_IRQHandler+0x2ca>
 8009bf8:	e000      	b.n	8009bfc <HAL_DMA_IRQHandler+0x2e8>
          break;
 8009bfa:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	2200      	movs	r2, #0
 8009c00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	2201      	movs	r2, #1
 8009c08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d005      	beq.n	8009c20 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009c18:	6878      	ldr	r0, [r7, #4]
 8009c1a:	4798      	blx	r3
 8009c1c:	e000      	b.n	8009c20 <HAL_DMA_IRQHandler+0x30c>
        return;
 8009c1e:	bf00      	nop
    }
  }
}
 8009c20:	3718      	adds	r7, #24
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}
 8009c26:	bf00      	nop

08009c28 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009c28:	b480      	push	{r7}
 8009c2a:	b085      	sub	sp, #20
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	60f8      	str	r0, [r7, #12]
 8009c30:	60b9      	str	r1, [r7, #8]
 8009c32:	607a      	str	r2, [r7, #4]
 8009c34:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	681a      	ldr	r2, [r3, #0]
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009c44:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	683a      	ldr	r2, [r7, #0]
 8009c4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	689b      	ldr	r3, [r3, #8]
 8009c52:	2b40      	cmp	r3, #64	; 0x40
 8009c54:	d108      	bne.n	8009c68 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	687a      	ldr	r2, [r7, #4]
 8009c5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	68ba      	ldr	r2, [r7, #8]
 8009c64:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8009c66:	e007      	b.n	8009c78 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	68ba      	ldr	r2, [r7, #8]
 8009c6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	687a      	ldr	r2, [r7, #4]
 8009c76:	60da      	str	r2, [r3, #12]
}
 8009c78:	bf00      	nop
 8009c7a:	3714      	adds	r7, #20
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	bc80      	pop	{r7}
 8009c80:	4770      	bx	lr
	...

08009c84 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8009c84:	b480      	push	{r7}
 8009c86:	b085      	sub	sp, #20
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	b2db      	uxtb	r3, r3
 8009c92:	3b10      	subs	r3, #16
 8009c94:	4a13      	ldr	r2, [pc, #76]	; (8009ce4 <DMA_CalcBaseAndBitshift+0x60>)
 8009c96:	fba2 2303 	umull	r2, r3, r2, r3
 8009c9a:	091b      	lsrs	r3, r3, #4
 8009c9c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8009c9e:	4a12      	ldr	r2, [pc, #72]	; (8009ce8 <DMA_CalcBaseAndBitshift+0x64>)
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	4413      	add	r3, r2
 8009ca4:	781b      	ldrb	r3, [r3, #0]
 8009ca6:	461a      	mov	r2, r3
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	2b03      	cmp	r3, #3
 8009cb0:	d909      	bls.n	8009cc6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8009cba:	f023 0303 	bic.w	r3, r3, #3
 8009cbe:	1d1a      	adds	r2, r3, #4
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	659a      	str	r2, [r3, #88]	; 0x58
 8009cc4:	e007      	b.n	8009cd6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8009cce:	f023 0303 	bic.w	r3, r3, #3
 8009cd2:	687a      	ldr	r2, [r7, #4]
 8009cd4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8009cda:	4618      	mov	r0, r3
 8009cdc:	3714      	adds	r7, #20
 8009cde:	46bd      	mov	sp, r7
 8009ce0:	bc80      	pop	{r7}
 8009ce2:	4770      	bx	lr
 8009ce4:	aaaaaaab 	.word	0xaaaaaaab
 8009ce8:	0800fdc0 	.word	0x0800fdc0

08009cec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8009cec:	b480      	push	{r7}
 8009cee:	b085      	sub	sp, #20
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cfc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	699b      	ldr	r3, [r3, #24]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d11f      	bne.n	8009d46 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8009d06:	68bb      	ldr	r3, [r7, #8]
 8009d08:	2b03      	cmp	r3, #3
 8009d0a:	d855      	bhi.n	8009db8 <DMA_CheckFifoParam+0xcc>
 8009d0c:	a201      	add	r2, pc, #4	; (adr r2, 8009d14 <DMA_CheckFifoParam+0x28>)
 8009d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d12:	bf00      	nop
 8009d14:	08009d25 	.word	0x08009d25
 8009d18:	08009d37 	.word	0x08009d37
 8009d1c:	08009d25 	.word	0x08009d25
 8009d20:	08009db9 	.word	0x08009db9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d045      	beq.n	8009dbc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8009d30:	2301      	movs	r3, #1
 8009d32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009d34:	e042      	b.n	8009dbc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d3a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8009d3e:	d13f      	bne.n	8009dc0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8009d40:	2301      	movs	r3, #1
 8009d42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009d44:	e03c      	b.n	8009dc0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	699b      	ldr	r3, [r3, #24]
 8009d4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009d4e:	d121      	bne.n	8009d94 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8009d50:	68bb      	ldr	r3, [r7, #8]
 8009d52:	2b03      	cmp	r3, #3
 8009d54:	d836      	bhi.n	8009dc4 <DMA_CheckFifoParam+0xd8>
 8009d56:	a201      	add	r2, pc, #4	; (adr r2, 8009d5c <DMA_CheckFifoParam+0x70>)
 8009d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d5c:	08009d6d 	.word	0x08009d6d
 8009d60:	08009d73 	.word	0x08009d73
 8009d64:	08009d6d 	.word	0x08009d6d
 8009d68:	08009d85 	.word	0x08009d85
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8009d6c:	2301      	movs	r3, #1
 8009d6e:	73fb      	strb	r3, [r7, #15]
      break;
 8009d70:	e02f      	b.n	8009dd2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d76:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d024      	beq.n	8009dc8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8009d7e:	2301      	movs	r3, #1
 8009d80:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009d82:	e021      	b.n	8009dc8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d88:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8009d8c:	d11e      	bne.n	8009dcc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8009d8e:	2301      	movs	r3, #1
 8009d90:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8009d92:	e01b      	b.n	8009dcc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8009d94:	68bb      	ldr	r3, [r7, #8]
 8009d96:	2b02      	cmp	r3, #2
 8009d98:	d902      	bls.n	8009da0 <DMA_CheckFifoParam+0xb4>
 8009d9a:	2b03      	cmp	r3, #3
 8009d9c:	d003      	beq.n	8009da6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8009d9e:	e018      	b.n	8009dd2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8009da0:	2301      	movs	r3, #1
 8009da2:	73fb      	strb	r3, [r7, #15]
      break;
 8009da4:	e015      	b.n	8009dd2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009daa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d00e      	beq.n	8009dd0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8009db2:	2301      	movs	r3, #1
 8009db4:	73fb      	strb	r3, [r7, #15]
      break;
 8009db6:	e00b      	b.n	8009dd0 <DMA_CheckFifoParam+0xe4>
      break;
 8009db8:	bf00      	nop
 8009dba:	e00a      	b.n	8009dd2 <DMA_CheckFifoParam+0xe6>
      break;
 8009dbc:	bf00      	nop
 8009dbe:	e008      	b.n	8009dd2 <DMA_CheckFifoParam+0xe6>
      break;
 8009dc0:	bf00      	nop
 8009dc2:	e006      	b.n	8009dd2 <DMA_CheckFifoParam+0xe6>
      break;
 8009dc4:	bf00      	nop
 8009dc6:	e004      	b.n	8009dd2 <DMA_CheckFifoParam+0xe6>
      break;
 8009dc8:	bf00      	nop
 8009dca:	e002      	b.n	8009dd2 <DMA_CheckFifoParam+0xe6>
      break;   
 8009dcc:	bf00      	nop
 8009dce:	e000      	b.n	8009dd2 <DMA_CheckFifoParam+0xe6>
      break;
 8009dd0:	bf00      	nop
    }
  } 
  
  return status; 
 8009dd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	3714      	adds	r7, #20
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	bc80      	pop	{r7}
 8009ddc:	4770      	bx	lr
 8009dde:	bf00      	nop

08009de0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009de0:	b480      	push	{r7}
 8009de2:	b087      	sub	sp, #28
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	6078      	str	r0, [r7, #4]
 8009de8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8009dea:	2300      	movs	r3, #0
 8009dec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8009dee:	e16f      	b.n	800a0d0 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	681a      	ldr	r2, [r3, #0]
 8009df4:	2101      	movs	r1, #1
 8009df6:	697b      	ldr	r3, [r7, #20]
 8009df8:	fa01 f303 	lsl.w	r3, r1, r3
 8009dfc:	4013      	ands	r3, r2
 8009dfe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	f000 8161 	beq.w	800a0ca <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	685b      	ldr	r3, [r3, #4]
 8009e0c:	2b01      	cmp	r3, #1
 8009e0e:	d00b      	beq.n	8009e28 <HAL_GPIO_Init+0x48>
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	685b      	ldr	r3, [r3, #4]
 8009e14:	2b02      	cmp	r3, #2
 8009e16:	d007      	beq.n	8009e28 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8009e1c:	2b11      	cmp	r3, #17
 8009e1e:	d003      	beq.n	8009e28 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	685b      	ldr	r3, [r3, #4]
 8009e24:	2b12      	cmp	r3, #18
 8009e26:	d130      	bne.n	8009e8a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	689b      	ldr	r3, [r3, #8]
 8009e2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8009e2e:	697b      	ldr	r3, [r7, #20]
 8009e30:	005b      	lsls	r3, r3, #1
 8009e32:	2203      	movs	r2, #3
 8009e34:	fa02 f303 	lsl.w	r3, r2, r3
 8009e38:	43db      	mvns	r3, r3
 8009e3a:	693a      	ldr	r2, [r7, #16]
 8009e3c:	4013      	ands	r3, r2
 8009e3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	68da      	ldr	r2, [r3, #12]
 8009e44:	697b      	ldr	r3, [r7, #20]
 8009e46:	005b      	lsls	r3, r3, #1
 8009e48:	fa02 f303 	lsl.w	r3, r2, r3
 8009e4c:	693a      	ldr	r2, [r7, #16]
 8009e4e:	4313      	orrs	r3, r2
 8009e50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	693a      	ldr	r2, [r7, #16]
 8009e56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	685b      	ldr	r3, [r3, #4]
 8009e5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8009e5e:	2201      	movs	r2, #1
 8009e60:	697b      	ldr	r3, [r7, #20]
 8009e62:	fa02 f303 	lsl.w	r3, r2, r3
 8009e66:	43db      	mvns	r3, r3
 8009e68:	693a      	ldr	r2, [r7, #16]
 8009e6a:	4013      	ands	r3, r2
 8009e6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8009e6e:	683b      	ldr	r3, [r7, #0]
 8009e70:	685b      	ldr	r3, [r3, #4]
 8009e72:	091b      	lsrs	r3, r3, #4
 8009e74:	f003 0201 	and.w	r2, r3, #1
 8009e78:	697b      	ldr	r3, [r7, #20]
 8009e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8009e7e:	693a      	ldr	r2, [r7, #16]
 8009e80:	4313      	orrs	r3, r2
 8009e82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	693a      	ldr	r2, [r7, #16]
 8009e88:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	68db      	ldr	r3, [r3, #12]
 8009e8e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8009e90:	697b      	ldr	r3, [r7, #20]
 8009e92:	005b      	lsls	r3, r3, #1
 8009e94:	2203      	movs	r2, #3
 8009e96:	fa02 f303 	lsl.w	r3, r2, r3
 8009e9a:	43db      	mvns	r3, r3
 8009e9c:	693a      	ldr	r2, [r7, #16]
 8009e9e:	4013      	ands	r3, r2
 8009ea0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8009ea2:	683b      	ldr	r3, [r7, #0]
 8009ea4:	689a      	ldr	r2, [r3, #8]
 8009ea6:	697b      	ldr	r3, [r7, #20]
 8009ea8:	005b      	lsls	r3, r3, #1
 8009eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8009eae:	693a      	ldr	r2, [r7, #16]
 8009eb0:	4313      	orrs	r3, r2
 8009eb2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	693a      	ldr	r2, [r7, #16]
 8009eb8:	60da      	str	r2, [r3, #12]

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	685b      	ldr	r3, [r3, #4]
 8009ebe:	2b02      	cmp	r3, #2
 8009ec0:	d003      	beq.n	8009eca <HAL_GPIO_Init+0xea>
 8009ec2:	683b      	ldr	r3, [r7, #0]
 8009ec4:	685b      	ldr	r3, [r3, #4]
 8009ec6:	2b12      	cmp	r3, #18
 8009ec8:	d123      	bne.n	8009f12 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8009eca:	697b      	ldr	r3, [r7, #20]
 8009ecc:	08da      	lsrs	r2, r3, #3
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	3208      	adds	r2, #8
 8009ed2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ed6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8009ed8:	697b      	ldr	r3, [r7, #20]
 8009eda:	f003 0307 	and.w	r3, r3, #7
 8009ede:	009b      	lsls	r3, r3, #2
 8009ee0:	220f      	movs	r2, #15
 8009ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8009ee6:	43db      	mvns	r3, r3
 8009ee8:	693a      	ldr	r2, [r7, #16]
 8009eea:	4013      	ands	r3, r2
 8009eec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8009eee:	683b      	ldr	r3, [r7, #0]
 8009ef0:	691a      	ldr	r2, [r3, #16]
 8009ef2:	697b      	ldr	r3, [r7, #20]
 8009ef4:	f003 0307 	and.w	r3, r3, #7
 8009ef8:	009b      	lsls	r3, r3, #2
 8009efa:	fa02 f303 	lsl.w	r3, r2, r3
 8009efe:	693a      	ldr	r2, [r7, #16]
 8009f00:	4313      	orrs	r3, r2
 8009f02:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8009f04:	697b      	ldr	r3, [r7, #20]
 8009f06:	08da      	lsrs	r2, r3, #3
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	3208      	adds	r2, #8
 8009f0c:	6939      	ldr	r1, [r7, #16]
 8009f0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8009f18:	697b      	ldr	r3, [r7, #20]
 8009f1a:	005b      	lsls	r3, r3, #1
 8009f1c:	2203      	movs	r2, #3
 8009f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8009f22:	43db      	mvns	r3, r3
 8009f24:	693a      	ldr	r2, [r7, #16]
 8009f26:	4013      	ands	r3, r2
 8009f28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	685b      	ldr	r3, [r3, #4]
 8009f2e:	f003 0203 	and.w	r2, r3, #3
 8009f32:	697b      	ldr	r3, [r7, #20]
 8009f34:	005b      	lsls	r3, r3, #1
 8009f36:	fa02 f303 	lsl.w	r3, r2, r3
 8009f3a:	693a      	ldr	r2, [r7, #16]
 8009f3c:	4313      	orrs	r3, r2
 8009f3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	693a      	ldr	r2, [r7, #16]
 8009f44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	685b      	ldr	r3, [r3, #4]
 8009f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	f000 80bb 	beq.w	800a0ca <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009f54:	2300      	movs	r3, #0
 8009f56:	60bb      	str	r3, [r7, #8]
 8009f58:	4b64      	ldr	r3, [pc, #400]	; (800a0ec <HAL_GPIO_Init+0x30c>)
 8009f5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f5c:	4a63      	ldr	r2, [pc, #396]	; (800a0ec <HAL_GPIO_Init+0x30c>)
 8009f5e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009f62:	6453      	str	r3, [r2, #68]	; 0x44
 8009f64:	4b61      	ldr	r3, [pc, #388]	; (800a0ec <HAL_GPIO_Init+0x30c>)
 8009f66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009f6c:	60bb      	str	r3, [r7, #8]
 8009f6e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8009f70:	4a5f      	ldr	r2, [pc, #380]	; (800a0f0 <HAL_GPIO_Init+0x310>)
 8009f72:	697b      	ldr	r3, [r7, #20]
 8009f74:	089b      	lsrs	r3, r3, #2
 8009f76:	3302      	adds	r3, #2
 8009f78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009f7c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8009f7e:	697b      	ldr	r3, [r7, #20]
 8009f80:	f003 0303 	and.w	r3, r3, #3
 8009f84:	009b      	lsls	r3, r3, #2
 8009f86:	220f      	movs	r2, #15
 8009f88:	fa02 f303 	lsl.w	r3, r2, r3
 8009f8c:	43db      	mvns	r3, r3
 8009f8e:	693a      	ldr	r2, [r7, #16]
 8009f90:	4013      	ands	r3, r2
 8009f92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	4a57      	ldr	r2, [pc, #348]	; (800a0f4 <HAL_GPIO_Init+0x314>)
 8009f98:	4293      	cmp	r3, r2
 8009f9a:	d031      	beq.n	800a000 <HAL_GPIO_Init+0x220>
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	4a56      	ldr	r2, [pc, #344]	; (800a0f8 <HAL_GPIO_Init+0x318>)
 8009fa0:	4293      	cmp	r3, r2
 8009fa2:	d02b      	beq.n	8009ffc <HAL_GPIO_Init+0x21c>
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	4a55      	ldr	r2, [pc, #340]	; (800a0fc <HAL_GPIO_Init+0x31c>)
 8009fa8:	4293      	cmp	r3, r2
 8009faa:	d025      	beq.n	8009ff8 <HAL_GPIO_Init+0x218>
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	4a54      	ldr	r2, [pc, #336]	; (800a100 <HAL_GPIO_Init+0x320>)
 8009fb0:	4293      	cmp	r3, r2
 8009fb2:	d01f      	beq.n	8009ff4 <HAL_GPIO_Init+0x214>
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	4a53      	ldr	r2, [pc, #332]	; (800a104 <HAL_GPIO_Init+0x324>)
 8009fb8:	4293      	cmp	r3, r2
 8009fba:	d019      	beq.n	8009ff0 <HAL_GPIO_Init+0x210>
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	4a52      	ldr	r2, [pc, #328]	; (800a108 <HAL_GPIO_Init+0x328>)
 8009fc0:	4293      	cmp	r3, r2
 8009fc2:	d013      	beq.n	8009fec <HAL_GPIO_Init+0x20c>
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	4a51      	ldr	r2, [pc, #324]	; (800a10c <HAL_GPIO_Init+0x32c>)
 8009fc8:	4293      	cmp	r3, r2
 8009fca:	d00d      	beq.n	8009fe8 <HAL_GPIO_Init+0x208>
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	4a50      	ldr	r2, [pc, #320]	; (800a110 <HAL_GPIO_Init+0x330>)
 8009fd0:	4293      	cmp	r3, r2
 8009fd2:	d007      	beq.n	8009fe4 <HAL_GPIO_Init+0x204>
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	4a4f      	ldr	r2, [pc, #316]	; (800a114 <HAL_GPIO_Init+0x334>)
 8009fd8:	4293      	cmp	r3, r2
 8009fda:	d101      	bne.n	8009fe0 <HAL_GPIO_Init+0x200>
 8009fdc:	2308      	movs	r3, #8
 8009fde:	e010      	b.n	800a002 <HAL_GPIO_Init+0x222>
 8009fe0:	2309      	movs	r3, #9
 8009fe2:	e00e      	b.n	800a002 <HAL_GPIO_Init+0x222>
 8009fe4:	2307      	movs	r3, #7
 8009fe6:	e00c      	b.n	800a002 <HAL_GPIO_Init+0x222>
 8009fe8:	2306      	movs	r3, #6
 8009fea:	e00a      	b.n	800a002 <HAL_GPIO_Init+0x222>
 8009fec:	2305      	movs	r3, #5
 8009fee:	e008      	b.n	800a002 <HAL_GPIO_Init+0x222>
 8009ff0:	2304      	movs	r3, #4
 8009ff2:	e006      	b.n	800a002 <HAL_GPIO_Init+0x222>
 8009ff4:	2303      	movs	r3, #3
 8009ff6:	e004      	b.n	800a002 <HAL_GPIO_Init+0x222>
 8009ff8:	2302      	movs	r3, #2
 8009ffa:	e002      	b.n	800a002 <HAL_GPIO_Init+0x222>
 8009ffc:	2301      	movs	r3, #1
 8009ffe:	e000      	b.n	800a002 <HAL_GPIO_Init+0x222>
 800a000:	2300      	movs	r3, #0
 800a002:	697a      	ldr	r2, [r7, #20]
 800a004:	f002 0203 	and.w	r2, r2, #3
 800a008:	0092      	lsls	r2, r2, #2
 800a00a:	4093      	lsls	r3, r2
 800a00c:	461a      	mov	r2, r3
 800a00e:	693b      	ldr	r3, [r7, #16]
 800a010:	4313      	orrs	r3, r2
 800a012:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800a014:	4936      	ldr	r1, [pc, #216]	; (800a0f0 <HAL_GPIO_Init+0x310>)
 800a016:	697b      	ldr	r3, [r7, #20]
 800a018:	089b      	lsrs	r3, r3, #2
 800a01a:	3302      	adds	r3, #2
 800a01c:	693a      	ldr	r2, [r7, #16]
 800a01e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800a022:	4b3d      	ldr	r3, [pc, #244]	; (800a118 <HAL_GPIO_Init+0x338>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	43db      	mvns	r3, r3
 800a02c:	693a      	ldr	r2, [r7, #16]
 800a02e:	4013      	ands	r3, r2
 800a030:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800a032:	683b      	ldr	r3, [r7, #0]
 800a034:	685b      	ldr	r3, [r3, #4]
 800a036:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d003      	beq.n	800a046 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800a03e:	693a      	ldr	r2, [r7, #16]
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	4313      	orrs	r3, r2
 800a044:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800a046:	4a34      	ldr	r2, [pc, #208]	; (800a118 <HAL_GPIO_Init+0x338>)
 800a048:	693b      	ldr	r3, [r7, #16]
 800a04a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800a04c:	4b32      	ldr	r3, [pc, #200]	; (800a118 <HAL_GPIO_Init+0x338>)
 800a04e:	685b      	ldr	r3, [r3, #4]
 800a050:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	43db      	mvns	r3, r3
 800a056:	693a      	ldr	r2, [r7, #16]
 800a058:	4013      	ands	r3, r2
 800a05a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	685b      	ldr	r3, [r3, #4]
 800a060:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a064:	2b00      	cmp	r3, #0
 800a066:	d003      	beq.n	800a070 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800a068:	693a      	ldr	r2, [r7, #16]
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	4313      	orrs	r3, r2
 800a06e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800a070:	4a29      	ldr	r2, [pc, #164]	; (800a118 <HAL_GPIO_Init+0x338>)
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800a076:	4b28      	ldr	r3, [pc, #160]	; (800a118 <HAL_GPIO_Init+0x338>)
 800a078:	689b      	ldr	r3, [r3, #8]
 800a07a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	43db      	mvns	r3, r3
 800a080:	693a      	ldr	r2, [r7, #16]
 800a082:	4013      	ands	r3, r2
 800a084:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	685b      	ldr	r3, [r3, #4]
 800a08a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d003      	beq.n	800a09a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800a092:	693a      	ldr	r2, [r7, #16]
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	4313      	orrs	r3, r2
 800a098:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800a09a:	4a1f      	ldr	r2, [pc, #124]	; (800a118 <HAL_GPIO_Init+0x338>)
 800a09c:	693b      	ldr	r3, [r7, #16]
 800a09e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800a0a0:	4b1d      	ldr	r3, [pc, #116]	; (800a118 <HAL_GPIO_Init+0x338>)
 800a0a2:	68db      	ldr	r3, [r3, #12]
 800a0a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	43db      	mvns	r3, r3
 800a0aa:	693a      	ldr	r2, [r7, #16]
 800a0ac:	4013      	ands	r3, r2
 800a0ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	685b      	ldr	r3, [r3, #4]
 800a0b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d003      	beq.n	800a0c4 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 800a0bc:	693a      	ldr	r2, [r7, #16]
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	4313      	orrs	r3, r2
 800a0c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800a0c4:	4a14      	ldr	r2, [pc, #80]	; (800a118 <HAL_GPIO_Init+0x338>)
 800a0c6:	693b      	ldr	r3, [r7, #16]
 800a0c8:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800a0ca:	697b      	ldr	r3, [r7, #20]
 800a0cc:	3301      	adds	r3, #1
 800a0ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a0d0:	683b      	ldr	r3, [r7, #0]
 800a0d2:	681a      	ldr	r2, [r3, #0]
 800a0d4:	697b      	ldr	r3, [r7, #20]
 800a0d6:	fa22 f303 	lsr.w	r3, r2, r3
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	f47f ae88 	bne.w	8009df0 <HAL_GPIO_Init+0x10>
  }
}
 800a0e0:	bf00      	nop
 800a0e2:	371c      	adds	r7, #28
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	bc80      	pop	{r7}
 800a0e8:	4770      	bx	lr
 800a0ea:	bf00      	nop
 800a0ec:	40023800 	.word	0x40023800
 800a0f0:	40013800 	.word	0x40013800
 800a0f4:	40020000 	.word	0x40020000
 800a0f8:	40020400 	.word	0x40020400
 800a0fc:	40020800 	.word	0x40020800
 800a100:	40020c00 	.word	0x40020c00
 800a104:	40021000 	.word	0x40021000
 800a108:	40021400 	.word	0x40021400
 800a10c:	40021800 	.word	0x40021800
 800a110:	40021c00 	.word	0x40021c00
 800a114:	40022000 	.word	0x40022000
 800a118:	40013c00 	.word	0x40013c00

0800a11c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a11c:	b480      	push	{r7}
 800a11e:	b085      	sub	sp, #20
 800a120:	af00      	add	r7, sp, #0
 800a122:	6078      	str	r0, [r7, #4]
 800a124:	460b      	mov	r3, r1
 800a126:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	691a      	ldr	r2, [r3, #16]
 800a12c:	887b      	ldrh	r3, [r7, #2]
 800a12e:	4013      	ands	r3, r2
 800a130:	2b00      	cmp	r3, #0
 800a132:	d002      	beq.n	800a13a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a134:	2301      	movs	r3, #1
 800a136:	73fb      	strb	r3, [r7, #15]
 800a138:	e001      	b.n	800a13e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a13a:	2300      	movs	r3, #0
 800a13c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a13e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a140:	4618      	mov	r0, r3
 800a142:	3714      	adds	r7, #20
 800a144:	46bd      	mov	sp, r7
 800a146:	bc80      	pop	{r7}
 800a148:	4770      	bx	lr

0800a14a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a14a:	b480      	push	{r7}
 800a14c:	b083      	sub	sp, #12
 800a14e:	af00      	add	r7, sp, #0
 800a150:	6078      	str	r0, [r7, #4]
 800a152:	460b      	mov	r3, r1
 800a154:	807b      	strh	r3, [r7, #2]
 800a156:	4613      	mov	r3, r2
 800a158:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800a15a:	787b      	ldrb	r3, [r7, #1]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d003      	beq.n	800a168 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800a160:	887a      	ldrh	r2, [r7, #2]
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800a166:	e003      	b.n	800a170 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800a168:	887b      	ldrh	r3, [r7, #2]
 800a16a:	041a      	lsls	r2, r3, #16
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	619a      	str	r2, [r3, #24]
}
 800a170:	bf00      	nop
 800a172:	370c      	adds	r7, #12
 800a174:	46bd      	mov	sp, r7
 800a176:	bc80      	pop	{r7}
 800a178:	4770      	bx	lr

0800a17a <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800a17a:	b480      	push	{r7}
 800a17c:	b083      	sub	sp, #12
 800a17e:	af00      	add	r7, sp, #0
 800a180:	6078      	str	r0, [r7, #4]
 800a182:	460b      	mov	r3, r1
 800a184:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	695a      	ldr	r2, [r3, #20]
 800a18a:	887b      	ldrh	r3, [r7, #2]
 800a18c:	4013      	ands	r3, r2
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d004      	beq.n	800a19c <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800a192:	887b      	ldrh	r3, [r7, #2]
 800a194:	041a      	lsls	r2, r3, #16
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800a19a:	e002      	b.n	800a1a2 <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a19c:	887a      	ldrh	r2, [r7, #2]
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	619a      	str	r2, [r3, #24]
}
 800a1a2:	bf00      	nop
 800a1a4:	370c      	adds	r7, #12
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	bc80      	pop	{r7}
 800a1aa:	4770      	bx	lr

0800a1ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b084      	sub	sp, #16
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d101      	bne.n	800a1be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a1ba:	2301      	movs	r3, #1
 800a1bc:	e11f      	b.n	800a3fe <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a1c4:	b2db      	uxtb	r3, r3
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d106      	bne.n	800a1d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	f7fb fedc 	bl	8005f90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	2224      	movs	r2, #36	; 0x24
 800a1dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	681a      	ldr	r2, [r3, #0]
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	f022 0201 	bic.w	r2, r2, #1
 800a1ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	681a      	ldr	r2, [r3, #0]
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a1fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	681a      	ldr	r2, [r3, #0]
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a20e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800a210:	f001 fb20 	bl	800b854 <HAL_RCC_GetPCLK1Freq>
 800a214:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	685b      	ldr	r3, [r3, #4]
 800a21a:	4a7b      	ldr	r2, [pc, #492]	; (800a408 <HAL_I2C_Init+0x25c>)
 800a21c:	4293      	cmp	r3, r2
 800a21e:	d807      	bhi.n	800a230 <HAL_I2C_Init+0x84>
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	4a7a      	ldr	r2, [pc, #488]	; (800a40c <HAL_I2C_Init+0x260>)
 800a224:	4293      	cmp	r3, r2
 800a226:	bf94      	ite	ls
 800a228:	2301      	movls	r3, #1
 800a22a:	2300      	movhi	r3, #0
 800a22c:	b2db      	uxtb	r3, r3
 800a22e:	e006      	b.n	800a23e <HAL_I2C_Init+0x92>
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	4a77      	ldr	r2, [pc, #476]	; (800a410 <HAL_I2C_Init+0x264>)
 800a234:	4293      	cmp	r3, r2
 800a236:	bf94      	ite	ls
 800a238:	2301      	movls	r3, #1
 800a23a:	2300      	movhi	r3, #0
 800a23c:	b2db      	uxtb	r3, r3
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d001      	beq.n	800a246 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800a242:	2301      	movs	r3, #1
 800a244:	e0db      	b.n	800a3fe <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	4a72      	ldr	r2, [pc, #456]	; (800a414 <HAL_I2C_Init+0x268>)
 800a24a:	fba2 2303 	umull	r2, r3, r2, r3
 800a24e:	0c9b      	lsrs	r3, r3, #18
 800a250:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	685b      	ldr	r3, [r3, #4]
 800a258:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	68ba      	ldr	r2, [r7, #8]
 800a262:	430a      	orrs	r2, r1
 800a264:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	6a1b      	ldr	r3, [r3, #32]
 800a26c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	685b      	ldr	r3, [r3, #4]
 800a274:	4a64      	ldr	r2, [pc, #400]	; (800a408 <HAL_I2C_Init+0x25c>)
 800a276:	4293      	cmp	r3, r2
 800a278:	d802      	bhi.n	800a280 <HAL_I2C_Init+0xd4>
 800a27a:	68bb      	ldr	r3, [r7, #8]
 800a27c:	3301      	adds	r3, #1
 800a27e:	e009      	b.n	800a294 <HAL_I2C_Init+0xe8>
 800a280:	68bb      	ldr	r3, [r7, #8]
 800a282:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800a286:	fb02 f303 	mul.w	r3, r2, r3
 800a28a:	4a63      	ldr	r2, [pc, #396]	; (800a418 <HAL_I2C_Init+0x26c>)
 800a28c:	fba2 2303 	umull	r2, r3, r2, r3
 800a290:	099b      	lsrs	r3, r3, #6
 800a292:	3301      	adds	r3, #1
 800a294:	687a      	ldr	r2, [r7, #4]
 800a296:	6812      	ldr	r2, [r2, #0]
 800a298:	430b      	orrs	r3, r1
 800a29a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	69db      	ldr	r3, [r3, #28]
 800a2a2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800a2a6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	685b      	ldr	r3, [r3, #4]
 800a2ae:	4956      	ldr	r1, [pc, #344]	; (800a408 <HAL_I2C_Init+0x25c>)
 800a2b0:	428b      	cmp	r3, r1
 800a2b2:	d80d      	bhi.n	800a2d0 <HAL_I2C_Init+0x124>
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	1e59      	subs	r1, r3, #1
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	685b      	ldr	r3, [r3, #4]
 800a2bc:	005b      	lsls	r3, r3, #1
 800a2be:	fbb1 f3f3 	udiv	r3, r1, r3
 800a2c2:	3301      	adds	r3, #1
 800a2c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a2c8:	2b04      	cmp	r3, #4
 800a2ca:	bf38      	it	cc
 800a2cc:	2304      	movcc	r3, #4
 800a2ce:	e04f      	b.n	800a370 <HAL_I2C_Init+0x1c4>
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	689b      	ldr	r3, [r3, #8]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d111      	bne.n	800a2fc <HAL_I2C_Init+0x150>
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	1e58      	subs	r0, r3, #1
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	6859      	ldr	r1, [r3, #4]
 800a2e0:	460b      	mov	r3, r1
 800a2e2:	005b      	lsls	r3, r3, #1
 800a2e4:	440b      	add	r3, r1
 800a2e6:	fbb0 f3f3 	udiv	r3, r0, r3
 800a2ea:	3301      	adds	r3, #1
 800a2ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	bf0c      	ite	eq
 800a2f4:	2301      	moveq	r3, #1
 800a2f6:	2300      	movne	r3, #0
 800a2f8:	b2db      	uxtb	r3, r3
 800a2fa:	e012      	b.n	800a322 <HAL_I2C_Init+0x176>
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	1e58      	subs	r0, r3, #1
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	6859      	ldr	r1, [r3, #4]
 800a304:	460b      	mov	r3, r1
 800a306:	009b      	lsls	r3, r3, #2
 800a308:	440b      	add	r3, r1
 800a30a:	0099      	lsls	r1, r3, #2
 800a30c:	440b      	add	r3, r1
 800a30e:	fbb0 f3f3 	udiv	r3, r0, r3
 800a312:	3301      	adds	r3, #1
 800a314:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a318:	2b00      	cmp	r3, #0
 800a31a:	bf0c      	ite	eq
 800a31c:	2301      	moveq	r3, #1
 800a31e:	2300      	movne	r3, #0
 800a320:	b2db      	uxtb	r3, r3
 800a322:	2b00      	cmp	r3, #0
 800a324:	d001      	beq.n	800a32a <HAL_I2C_Init+0x17e>
 800a326:	2301      	movs	r3, #1
 800a328:	e022      	b.n	800a370 <HAL_I2C_Init+0x1c4>
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	689b      	ldr	r3, [r3, #8]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d10e      	bne.n	800a350 <HAL_I2C_Init+0x1a4>
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	1e58      	subs	r0, r3, #1
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6859      	ldr	r1, [r3, #4]
 800a33a:	460b      	mov	r3, r1
 800a33c:	005b      	lsls	r3, r3, #1
 800a33e:	440b      	add	r3, r1
 800a340:	fbb0 f3f3 	udiv	r3, r0, r3
 800a344:	3301      	adds	r3, #1
 800a346:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a34a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a34e:	e00f      	b.n	800a370 <HAL_I2C_Init+0x1c4>
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	1e58      	subs	r0, r3, #1
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	6859      	ldr	r1, [r3, #4]
 800a358:	460b      	mov	r3, r1
 800a35a:	009b      	lsls	r3, r3, #2
 800a35c:	440b      	add	r3, r1
 800a35e:	0099      	lsls	r1, r3, #2
 800a360:	440b      	add	r3, r1
 800a362:	fbb0 f3f3 	udiv	r3, r0, r3
 800a366:	3301      	adds	r3, #1
 800a368:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a36c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a370:	6879      	ldr	r1, [r7, #4]
 800a372:	6809      	ldr	r1, [r1, #0]
 800a374:	4313      	orrs	r3, r2
 800a376:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	69da      	ldr	r2, [r3, #28]
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	6a1b      	ldr	r3, [r3, #32]
 800a38a:	431a      	orrs	r2, r3
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	430a      	orrs	r2, r1
 800a392:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	689b      	ldr	r3, [r3, #8]
 800a39a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800a39e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800a3a2:	687a      	ldr	r2, [r7, #4]
 800a3a4:	6911      	ldr	r1, [r2, #16]
 800a3a6:	687a      	ldr	r2, [r7, #4]
 800a3a8:	68d2      	ldr	r2, [r2, #12]
 800a3aa:	4311      	orrs	r1, r2
 800a3ac:	687a      	ldr	r2, [r7, #4]
 800a3ae:	6812      	ldr	r2, [r2, #0]
 800a3b0:	430b      	orrs	r3, r1
 800a3b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	68db      	ldr	r3, [r3, #12]
 800a3ba:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	695a      	ldr	r2, [r3, #20]
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	699b      	ldr	r3, [r3, #24]
 800a3c6:	431a      	orrs	r2, r3
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	430a      	orrs	r2, r1
 800a3ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	681a      	ldr	r2, [r3, #0]
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	f042 0201 	orr.w	r2, r2, #1
 800a3de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	2220      	movs	r2, #32
 800a3ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	2200      	movs	r2, #0
 800a3f2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a3fc:	2300      	movs	r3, #0
}
 800a3fe:	4618      	mov	r0, r3
 800a400:	3710      	adds	r7, #16
 800a402:	46bd      	mov	sp, r7
 800a404:	bd80      	pop	{r7, pc}
 800a406:	bf00      	nop
 800a408:	000186a0 	.word	0x000186a0
 800a40c:	001e847f 	.word	0x001e847f
 800a410:	003d08ff 	.word	0x003d08ff
 800a414:	431bde83 	.word	0x431bde83
 800a418:	10624dd3 	.word	0x10624dd3

0800a41c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b088      	sub	sp, #32
 800a420:	af02      	add	r7, sp, #8
 800a422:	60f8      	str	r0, [r7, #12]
 800a424:	607a      	str	r2, [r7, #4]
 800a426:	461a      	mov	r2, r3
 800a428:	460b      	mov	r3, r1
 800a42a:	817b      	strh	r3, [r7, #10]
 800a42c:	4613      	mov	r3, r2
 800a42e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800a430:	f7fd fdea 	bl	8008008 <HAL_GetTick>
 800a434:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a43c:	b2db      	uxtb	r3, r3
 800a43e:	2b20      	cmp	r3, #32
 800a440:	f040 80e0 	bne.w	800a604 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a444:	697b      	ldr	r3, [r7, #20]
 800a446:	9300      	str	r3, [sp, #0]
 800a448:	2319      	movs	r3, #25
 800a44a:	2201      	movs	r2, #1
 800a44c:	4970      	ldr	r1, [pc, #448]	; (800a610 <HAL_I2C_Master_Transmit+0x1f4>)
 800a44e:	68f8      	ldr	r0, [r7, #12]
 800a450:	f000 fc20 	bl	800ac94 <I2C_WaitOnFlagUntilTimeout>
 800a454:	4603      	mov	r3, r0
 800a456:	2b00      	cmp	r3, #0
 800a458:	d001      	beq.n	800a45e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800a45a:	2302      	movs	r3, #2
 800a45c:	e0d3      	b.n	800a606 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a464:	2b01      	cmp	r3, #1
 800a466:	d101      	bne.n	800a46c <HAL_I2C_Master_Transmit+0x50>
 800a468:	2302      	movs	r3, #2
 800a46a:	e0cc      	b.n	800a606 <HAL_I2C_Master_Transmit+0x1ea>
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	2201      	movs	r2, #1
 800a470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	f003 0301 	and.w	r3, r3, #1
 800a47e:	2b01      	cmp	r3, #1
 800a480:	d007      	beq.n	800a492 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	681a      	ldr	r2, [r3, #0]
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	f042 0201 	orr.w	r2, r2, #1
 800a490:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	681a      	ldr	r2, [r3, #0]
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a4a0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	2221      	movs	r2, #33	; 0x21
 800a4a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	2210      	movs	r2, #16
 800a4ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	687a      	ldr	r2, [r7, #4]
 800a4bc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	893a      	ldrh	r2, [r7, #8]
 800a4c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a4c8:	b29a      	uxth	r2, r3
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	4a50      	ldr	r2, [pc, #320]	; (800a614 <HAL_I2C_Master_Transmit+0x1f8>)
 800a4d2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800a4d4:	8979      	ldrh	r1, [r7, #10]
 800a4d6:	697b      	ldr	r3, [r7, #20]
 800a4d8:	6a3a      	ldr	r2, [r7, #32]
 800a4da:	68f8      	ldr	r0, [r7, #12]
 800a4dc:	f000 fac4 	bl	800aa68 <I2C_MasterRequestWrite>
 800a4e0:	4603      	mov	r3, r0
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d001      	beq.n	800a4ea <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800a4e6:	2301      	movs	r3, #1
 800a4e8:	e08d      	b.n	800a606 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	613b      	str	r3, [r7, #16]
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	695b      	ldr	r3, [r3, #20]
 800a4f4:	613b      	str	r3, [r7, #16]
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	699b      	ldr	r3, [r3, #24]
 800a4fc:	613b      	str	r3, [r7, #16]
 800a4fe:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800a500:	e066      	b.n	800a5d0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a502:	697a      	ldr	r2, [r7, #20]
 800a504:	6a39      	ldr	r1, [r7, #32]
 800a506:	68f8      	ldr	r0, [r7, #12]
 800a508:	f000 fc9a 	bl	800ae40 <I2C_WaitOnTXEFlagUntilTimeout>
 800a50c:	4603      	mov	r3, r0
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d00d      	beq.n	800a52e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a516:	2b04      	cmp	r3, #4
 800a518:	d107      	bne.n	800a52a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	681a      	ldr	r2, [r3, #0]
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a528:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800a52a:	2301      	movs	r3, #1
 800a52c:	e06b      	b.n	800a606 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a532:	781a      	ldrb	r2, [r3, #0]
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a53e:	1c5a      	adds	r2, r3, #1
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a548:	b29b      	uxth	r3, r3
 800a54a:	3b01      	subs	r3, #1
 800a54c:	b29a      	uxth	r2, r3
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a556:	3b01      	subs	r3, #1
 800a558:	b29a      	uxth	r2, r3
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	695b      	ldr	r3, [r3, #20]
 800a564:	f003 0304 	and.w	r3, r3, #4
 800a568:	2b04      	cmp	r3, #4
 800a56a:	d11b      	bne.n	800a5a4 <HAL_I2C_Master_Transmit+0x188>
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a570:	2b00      	cmp	r3, #0
 800a572:	d017      	beq.n	800a5a4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a578:	781a      	ldrb	r2, [r3, #0]
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a584:	1c5a      	adds	r2, r3, #1
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a58e:	b29b      	uxth	r3, r3
 800a590:	3b01      	subs	r3, #1
 800a592:	b29a      	uxth	r2, r3
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a59c:	3b01      	subs	r3, #1
 800a59e:	b29a      	uxth	r2, r3
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a5a4:	697a      	ldr	r2, [r7, #20]
 800a5a6:	6a39      	ldr	r1, [r7, #32]
 800a5a8:	68f8      	ldr	r0, [r7, #12]
 800a5aa:	f000 fc8a 	bl	800aec2 <I2C_WaitOnBTFFlagUntilTimeout>
 800a5ae:	4603      	mov	r3, r0
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d00d      	beq.n	800a5d0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5b8:	2b04      	cmp	r3, #4
 800a5ba:	d107      	bne.n	800a5cc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	681a      	ldr	r2, [r3, #0]
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a5ca:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800a5cc:	2301      	movs	r3, #1
 800a5ce:	e01a      	b.n	800a606 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d194      	bne.n	800a502 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	681a      	ldr	r2, [r3, #0]
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a5e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	2220      	movs	r2, #32
 800a5ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800a600:	2300      	movs	r3, #0
 800a602:	e000      	b.n	800a606 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800a604:	2302      	movs	r3, #2
  }
}
 800a606:	4618      	mov	r0, r3
 800a608:	3718      	adds	r7, #24
 800a60a:	46bd      	mov	sp, r7
 800a60c:	bd80      	pop	{r7, pc}
 800a60e:	bf00      	nop
 800a610:	00100002 	.word	0x00100002
 800a614:	ffff0000 	.word	0xffff0000

0800a618 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b088      	sub	sp, #32
 800a61c:	af02      	add	r7, sp, #8
 800a61e:	60f8      	str	r0, [r7, #12]
 800a620:	4608      	mov	r0, r1
 800a622:	4611      	mov	r1, r2
 800a624:	461a      	mov	r2, r3
 800a626:	4603      	mov	r3, r0
 800a628:	817b      	strh	r3, [r7, #10]
 800a62a:	460b      	mov	r3, r1
 800a62c:	813b      	strh	r3, [r7, #8]
 800a62e:	4613      	mov	r3, r2
 800a630:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800a632:	f7fd fce9 	bl	8008008 <HAL_GetTick>
 800a636:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a63e:	b2db      	uxtb	r3, r3
 800a640:	2b20      	cmp	r3, #32
 800a642:	f040 80d9 	bne.w	800a7f8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a646:	697b      	ldr	r3, [r7, #20]
 800a648:	9300      	str	r3, [sp, #0]
 800a64a:	2319      	movs	r3, #25
 800a64c:	2201      	movs	r2, #1
 800a64e:	496d      	ldr	r1, [pc, #436]	; (800a804 <HAL_I2C_Mem_Write+0x1ec>)
 800a650:	68f8      	ldr	r0, [r7, #12]
 800a652:	f000 fb1f 	bl	800ac94 <I2C_WaitOnFlagUntilTimeout>
 800a656:	4603      	mov	r3, r0
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d001      	beq.n	800a660 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800a65c:	2302      	movs	r3, #2
 800a65e:	e0cc      	b.n	800a7fa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a666:	2b01      	cmp	r3, #1
 800a668:	d101      	bne.n	800a66e <HAL_I2C_Mem_Write+0x56>
 800a66a:	2302      	movs	r3, #2
 800a66c:	e0c5      	b.n	800a7fa <HAL_I2C_Mem_Write+0x1e2>
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	2201      	movs	r2, #1
 800a672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	f003 0301 	and.w	r3, r3, #1
 800a680:	2b01      	cmp	r3, #1
 800a682:	d007      	beq.n	800a694 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	681a      	ldr	r2, [r3, #0]
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	f042 0201 	orr.w	r2, r2, #1
 800a692:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	681a      	ldr	r2, [r3, #0]
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a6a2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	2221      	movs	r2, #33	; 0x21
 800a6a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	2240      	movs	r2, #64	; 0x40
 800a6b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	6a3a      	ldr	r2, [r7, #32]
 800a6be:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800a6c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a6ca:	b29a      	uxth	r2, r3
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	4a4d      	ldr	r2, [pc, #308]	; (800a808 <HAL_I2C_Mem_Write+0x1f0>)
 800a6d4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a6d6:	88f8      	ldrh	r0, [r7, #6]
 800a6d8:	893a      	ldrh	r2, [r7, #8]
 800a6da:	8979      	ldrh	r1, [r7, #10]
 800a6dc:	697b      	ldr	r3, [r7, #20]
 800a6de:	9301      	str	r3, [sp, #4]
 800a6e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6e2:	9300      	str	r3, [sp, #0]
 800a6e4:	4603      	mov	r3, r0
 800a6e6:	68f8      	ldr	r0, [r7, #12]
 800a6e8:	f000 fa40 	bl	800ab6c <I2C_RequestMemoryWrite>
 800a6ec:	4603      	mov	r3, r0
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d052      	beq.n	800a798 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800a6f2:	2301      	movs	r3, #1
 800a6f4:	e081      	b.n	800a7fa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a6f6:	697a      	ldr	r2, [r7, #20]
 800a6f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a6fa:	68f8      	ldr	r0, [r7, #12]
 800a6fc:	f000 fba0 	bl	800ae40 <I2C_WaitOnTXEFlagUntilTimeout>
 800a700:	4603      	mov	r3, r0
 800a702:	2b00      	cmp	r3, #0
 800a704:	d00d      	beq.n	800a722 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a70a:	2b04      	cmp	r3, #4
 800a70c:	d107      	bne.n	800a71e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	681a      	ldr	r2, [r3, #0]
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a71c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800a71e:	2301      	movs	r3, #1
 800a720:	e06b      	b.n	800a7fa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a726:	781a      	ldrb	r2, [r3, #0]
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a732:	1c5a      	adds	r2, r3, #1
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a73c:	3b01      	subs	r3, #1
 800a73e:	b29a      	uxth	r2, r3
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a748:	b29b      	uxth	r3, r3
 800a74a:	3b01      	subs	r3, #1
 800a74c:	b29a      	uxth	r2, r3
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	695b      	ldr	r3, [r3, #20]
 800a758:	f003 0304 	and.w	r3, r3, #4
 800a75c:	2b04      	cmp	r3, #4
 800a75e:	d11b      	bne.n	800a798 <HAL_I2C_Mem_Write+0x180>
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a764:	2b00      	cmp	r3, #0
 800a766:	d017      	beq.n	800a798 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a76c:	781a      	ldrb	r2, [r3, #0]
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a778:	1c5a      	adds	r2, r3, #1
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a782:	3b01      	subs	r3, #1
 800a784:	b29a      	uxth	r2, r3
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a78e:	b29b      	uxth	r3, r3
 800a790:	3b01      	subs	r3, #1
 800a792:	b29a      	uxth	r2, r3
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d1aa      	bne.n	800a6f6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a7a0:	697a      	ldr	r2, [r7, #20]
 800a7a2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a7a4:	68f8      	ldr	r0, [r7, #12]
 800a7a6:	f000 fb8c 	bl	800aec2 <I2C_WaitOnBTFFlagUntilTimeout>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d00d      	beq.n	800a7cc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7b4:	2b04      	cmp	r3, #4
 800a7b6:	d107      	bne.n	800a7c8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	681a      	ldr	r2, [r3, #0]
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a7c6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800a7c8:	2301      	movs	r3, #1
 800a7ca:	e016      	b.n	800a7fa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	681a      	ldr	r2, [r3, #0]
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a7da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	2220      	movs	r2, #32
 800a7e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	e000      	b.n	800a7fa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800a7f8:	2302      	movs	r3, #2
  }
}
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	3718      	adds	r7, #24
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bd80      	pop	{r7, pc}
 800a802:	bf00      	nop
 800a804:	00100002 	.word	0x00100002
 800a808:	ffff0000 	.word	0xffff0000

0800a80c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b08a      	sub	sp, #40	; 0x28
 800a810:	af02      	add	r7, sp, #8
 800a812:	60f8      	str	r0, [r7, #12]
 800a814:	607a      	str	r2, [r7, #4]
 800a816:	603b      	str	r3, [r7, #0]
 800a818:	460b      	mov	r3, r1
 800a81a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800a81c:	f7fd fbf4 	bl	8008008 <HAL_GetTick>
 800a820:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800a822:	2301      	movs	r3, #1
 800a824:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a82c:	b2db      	uxtb	r3, r3
 800a82e:	2b20      	cmp	r3, #32
 800a830:	f040 8110 	bne.w	800aa54 <HAL_I2C_IsDeviceReady+0x248>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a834:	69fb      	ldr	r3, [r7, #28]
 800a836:	9300      	str	r3, [sp, #0]
 800a838:	2319      	movs	r3, #25
 800a83a:	2201      	movs	r2, #1
 800a83c:	4988      	ldr	r1, [pc, #544]	; (800aa60 <HAL_I2C_IsDeviceReady+0x254>)
 800a83e:	68f8      	ldr	r0, [r7, #12]
 800a840:	f000 fa28 	bl	800ac94 <I2C_WaitOnFlagUntilTimeout>
 800a844:	4603      	mov	r3, r0
 800a846:	2b00      	cmp	r3, #0
 800a848:	d001      	beq.n	800a84e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800a84a:	2302      	movs	r3, #2
 800a84c:	e103      	b.n	800aa56 <HAL_I2C_IsDeviceReady+0x24a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a854:	2b01      	cmp	r3, #1
 800a856:	d101      	bne.n	800a85c <HAL_I2C_IsDeviceReady+0x50>
 800a858:	2302      	movs	r3, #2
 800a85a:	e0fc      	b.n	800aa56 <HAL_I2C_IsDeviceReady+0x24a>
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	2201      	movs	r2, #1
 800a860:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	f003 0301 	and.w	r3, r3, #1
 800a86e:	2b01      	cmp	r3, #1
 800a870:	d007      	beq.n	800a882 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	681a      	ldr	r2, [r3, #0]
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	f042 0201 	orr.w	r2, r2, #1
 800a880:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	681a      	ldr	r2, [r3, #0]
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a890:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	2224      	movs	r2, #36	; 0x24
 800a896:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	2200      	movs	r2, #0
 800a89e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	4a70      	ldr	r2, [pc, #448]	; (800aa64 <HAL_I2C_IsDeviceReady+0x258>)
 800a8a4:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	681a      	ldr	r2, [r3, #0]
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a8b4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800a8b6:	69fb      	ldr	r3, [r7, #28]
 800a8b8:	9300      	str	r3, [sp, #0]
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	2200      	movs	r2, #0
 800a8be:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800a8c2:	68f8      	ldr	r0, [r7, #12]
 800a8c4:	f000 f9e6 	bl	800ac94 <I2C_WaitOnFlagUntilTimeout>
 800a8c8:	4603      	mov	r3, r0
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d00c      	beq.n	800a8e8 <HAL_I2C_IsDeviceReady+0xdc>
      {
        if (hi2c->Instance->CR1 & I2C_CR1_START)
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d003      	beq.n	800a8e4 <HAL_I2C_IsDeviceReady+0xd8>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a8e2:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800a8e4:	2303      	movs	r3, #3
 800a8e6:	e0b6      	b.n	800aa56 <HAL_I2C_IsDeviceReady+0x24a>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800a8e8:	897b      	ldrh	r3, [r7, #10]
 800a8ea:	b2db      	uxtb	r3, r3
 800a8ec:	461a      	mov	r2, r3
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800a8f6:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800a8f8:	f7fd fb86 	bl	8008008 <HAL_GetTick>
 800a8fc:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	695b      	ldr	r3, [r3, #20]
 800a904:	f003 0302 	and.w	r3, r3, #2
 800a908:	2b02      	cmp	r3, #2
 800a90a:	bf0c      	ite	eq
 800a90c:	2301      	moveq	r3, #1
 800a90e:	2300      	movne	r3, #0
 800a910:	b2db      	uxtb	r3, r3
 800a912:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	695b      	ldr	r3, [r3, #20]
 800a91a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a91e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a922:	bf0c      	ite	eq
 800a924:	2301      	moveq	r3, #1
 800a926:	2300      	movne	r3, #0
 800a928:	b2db      	uxtb	r3, r3
 800a92a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800a92c:	e025      	b.n	800a97a <HAL_I2C_IsDeviceReady+0x16e>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a92e:	f7fd fb6b 	bl	8008008 <HAL_GetTick>
 800a932:	4602      	mov	r2, r0
 800a934:	69fb      	ldr	r3, [r7, #28]
 800a936:	1ad3      	subs	r3, r2, r3
 800a938:	683a      	ldr	r2, [r7, #0]
 800a93a:	429a      	cmp	r2, r3
 800a93c:	d302      	bcc.n	800a944 <HAL_I2C_IsDeviceReady+0x138>
 800a93e:	683b      	ldr	r3, [r7, #0]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d103      	bne.n	800a94c <HAL_I2C_IsDeviceReady+0x140>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	22a0      	movs	r2, #160	; 0xa0
 800a948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	695b      	ldr	r3, [r3, #20]
 800a952:	f003 0302 	and.w	r3, r3, #2
 800a956:	2b02      	cmp	r3, #2
 800a958:	bf0c      	ite	eq
 800a95a:	2301      	moveq	r3, #1
 800a95c:	2300      	movne	r3, #0
 800a95e:	b2db      	uxtb	r3, r3
 800a960:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	695b      	ldr	r3, [r3, #20]
 800a968:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a96c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a970:	bf0c      	ite	eq
 800a972:	2301      	moveq	r3, #1
 800a974:	2300      	movne	r3, #0
 800a976:	b2db      	uxtb	r3, r3
 800a978:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a980:	b2db      	uxtb	r3, r3
 800a982:	2ba0      	cmp	r3, #160	; 0xa0
 800a984:	d005      	beq.n	800a992 <HAL_I2C_IsDeviceReady+0x186>
 800a986:	7dfb      	ldrb	r3, [r7, #23]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d102      	bne.n	800a992 <HAL_I2C_IsDeviceReady+0x186>
 800a98c:	7dbb      	ldrb	r3, [r7, #22]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d0cd      	beq.n	800a92e <HAL_I2C_IsDeviceReady+0x122>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	2220      	movs	r2, #32
 800a996:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	695b      	ldr	r3, [r3, #20]
 800a9a0:	f003 0302 	and.w	r3, r3, #2
 800a9a4:	2b02      	cmp	r3, #2
 800a9a6:	d129      	bne.n	800a9fc <HAL_I2C_IsDeviceReady+0x1f0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	681a      	ldr	r2, [r3, #0]
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a9b6:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	613b      	str	r3, [r7, #16]
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	695b      	ldr	r3, [r3, #20]
 800a9c2:	613b      	str	r3, [r7, #16]
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	699b      	ldr	r3, [r3, #24]
 800a9ca:	613b      	str	r3, [r7, #16]
 800a9cc:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a9ce:	69fb      	ldr	r3, [r7, #28]
 800a9d0:	9300      	str	r3, [sp, #0]
 800a9d2:	2319      	movs	r3, #25
 800a9d4:	2201      	movs	r2, #1
 800a9d6:	4922      	ldr	r1, [pc, #136]	; (800aa60 <HAL_I2C_IsDeviceReady+0x254>)
 800a9d8:	68f8      	ldr	r0, [r7, #12]
 800a9da:	f000 f95b 	bl	800ac94 <I2C_WaitOnFlagUntilTimeout>
 800a9de:	4603      	mov	r3, r0
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d001      	beq.n	800a9e8 <HAL_I2C_IsDeviceReady+0x1dc>
        {
          return HAL_ERROR;
 800a9e4:	2301      	movs	r3, #1
 800a9e6:	e036      	b.n	800aa56 <HAL_I2C_IsDeviceReady+0x24a>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	2220      	movs	r2, #32
 800a9ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	e02c      	b.n	800aa56 <HAL_I2C_IsDeviceReady+0x24a>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	681a      	ldr	r2, [r3, #0]
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800aa0a:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800aa14:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800aa16:	69fb      	ldr	r3, [r7, #28]
 800aa18:	9300      	str	r3, [sp, #0]
 800aa1a:	2319      	movs	r3, #25
 800aa1c:	2201      	movs	r2, #1
 800aa1e:	4910      	ldr	r1, [pc, #64]	; (800aa60 <HAL_I2C_IsDeviceReady+0x254>)
 800aa20:	68f8      	ldr	r0, [r7, #12]
 800aa22:	f000 f937 	bl	800ac94 <I2C_WaitOnFlagUntilTimeout>
 800aa26:	4603      	mov	r3, r0
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d001      	beq.n	800aa30 <HAL_I2C_IsDeviceReady+0x224>
        {
          return HAL_ERROR;
 800aa2c:	2301      	movs	r3, #1
 800aa2e:	e012      	b.n	800aa56 <HAL_I2C_IsDeviceReady+0x24a>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800aa30:	69bb      	ldr	r3, [r7, #24]
 800aa32:	3301      	adds	r3, #1
 800aa34:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800aa36:	69ba      	ldr	r2, [r7, #24]
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	429a      	cmp	r2, r3
 800aa3c:	f4ff af33 	bcc.w	800a8a6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	2220      	movs	r2, #32
 800aa44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800aa50:	2301      	movs	r3, #1
 800aa52:	e000      	b.n	800aa56 <HAL_I2C_IsDeviceReady+0x24a>
  }
  else
  {
    return HAL_BUSY;
 800aa54:	2302      	movs	r3, #2
  }
}
 800aa56:	4618      	mov	r0, r3
 800aa58:	3720      	adds	r7, #32
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	bd80      	pop	{r7, pc}
 800aa5e:	bf00      	nop
 800aa60:	00100002 	.word	0x00100002
 800aa64:	ffff0000 	.word	0xffff0000

0800aa68 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800aa68:	b580      	push	{r7, lr}
 800aa6a:	b088      	sub	sp, #32
 800aa6c:	af02      	add	r7, sp, #8
 800aa6e:	60f8      	str	r0, [r7, #12]
 800aa70:	607a      	str	r2, [r7, #4]
 800aa72:	603b      	str	r3, [r7, #0]
 800aa74:	460b      	mov	r3, r1
 800aa76:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa7c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800aa7e:	697b      	ldr	r3, [r7, #20]
 800aa80:	2b08      	cmp	r3, #8
 800aa82:	d006      	beq.n	800aa92 <I2C_MasterRequestWrite+0x2a>
 800aa84:	697b      	ldr	r3, [r7, #20]
 800aa86:	2b01      	cmp	r3, #1
 800aa88:	d003      	beq.n	800aa92 <I2C_MasterRequestWrite+0x2a>
 800aa8a:	697b      	ldr	r3, [r7, #20]
 800aa8c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800aa90:	d108      	bne.n	800aaa4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	681a      	ldr	r2, [r3, #0]
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800aaa0:	601a      	str	r2, [r3, #0]
 800aaa2:	e00b      	b.n	800aabc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aaa8:	2b12      	cmp	r3, #18
 800aaaa:	d107      	bne.n	800aabc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	681a      	ldr	r2, [r3, #0]
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800aaba:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800aabc:	683b      	ldr	r3, [r7, #0]
 800aabe:	9300      	str	r3, [sp, #0]
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	2200      	movs	r2, #0
 800aac4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800aac8:	68f8      	ldr	r0, [r7, #12]
 800aaca:	f000 f8e3 	bl	800ac94 <I2C_WaitOnFlagUntilTimeout>
 800aace:	4603      	mov	r3, r0
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d00c      	beq.n	800aaee <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d003      	beq.n	800aaea <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800aae8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800aaea:	2303      	movs	r3, #3
 800aaec:	e035      	b.n	800ab5a <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	691b      	ldr	r3, [r3, #16]
 800aaf2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800aaf6:	d108      	bne.n	800ab0a <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800aaf8:	897b      	ldrh	r3, [r7, #10]
 800aafa:	b2db      	uxtb	r3, r3
 800aafc:	461a      	mov	r2, r3
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800ab06:	611a      	str	r2, [r3, #16]
 800ab08:	e01b      	b.n	800ab42 <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800ab0a:	897b      	ldrh	r3, [r7, #10]
 800ab0c:	11db      	asrs	r3, r3, #7
 800ab0e:	b2db      	uxtb	r3, r3
 800ab10:	f003 0306 	and.w	r3, r3, #6
 800ab14:	b2db      	uxtb	r3, r3
 800ab16:	f063 030f 	orn	r3, r3, #15
 800ab1a:	b2da      	uxtb	r2, r3
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	687a      	ldr	r2, [r7, #4]
 800ab26:	490f      	ldr	r1, [pc, #60]	; (800ab64 <I2C_MasterRequestWrite+0xfc>)
 800ab28:	68f8      	ldr	r0, [r7, #12]
 800ab2a:	f000 f90a 	bl	800ad42 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800ab2e:	4603      	mov	r3, r0
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d001      	beq.n	800ab38 <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 800ab34:	2301      	movs	r3, #1
 800ab36:	e010      	b.n	800ab5a <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800ab38:	897b      	ldrh	r3, [r7, #10]
 800ab3a:	b2da      	uxtb	r2, r3
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800ab42:	683b      	ldr	r3, [r7, #0]
 800ab44:	687a      	ldr	r2, [r7, #4]
 800ab46:	4908      	ldr	r1, [pc, #32]	; (800ab68 <I2C_MasterRequestWrite+0x100>)
 800ab48:	68f8      	ldr	r0, [r7, #12]
 800ab4a:	f000 f8fa 	bl	800ad42 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800ab4e:	4603      	mov	r3, r0
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d001      	beq.n	800ab58 <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 800ab54:	2301      	movs	r3, #1
 800ab56:	e000      	b.n	800ab5a <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 800ab58:	2300      	movs	r3, #0
}
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	3718      	adds	r7, #24
 800ab5e:	46bd      	mov	sp, r7
 800ab60:	bd80      	pop	{r7, pc}
 800ab62:	bf00      	nop
 800ab64:	00010008 	.word	0x00010008
 800ab68:	00010002 	.word	0x00010002

0800ab6c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800ab6c:	b580      	push	{r7, lr}
 800ab6e:	b088      	sub	sp, #32
 800ab70:	af02      	add	r7, sp, #8
 800ab72:	60f8      	str	r0, [r7, #12]
 800ab74:	4608      	mov	r0, r1
 800ab76:	4611      	mov	r1, r2
 800ab78:	461a      	mov	r2, r3
 800ab7a:	4603      	mov	r3, r0
 800ab7c:	817b      	strh	r3, [r7, #10]
 800ab7e:	460b      	mov	r3, r1
 800ab80:	813b      	strh	r3, [r7, #8]
 800ab82:	4613      	mov	r3, r2
 800ab84:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	681a      	ldr	r2, [r3, #0]
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ab94:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800ab96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab98:	9300      	str	r3, [sp, #0]
 800ab9a:	6a3b      	ldr	r3, [r7, #32]
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800aba2:	68f8      	ldr	r0, [r7, #12]
 800aba4:	f000 f876 	bl	800ac94 <I2C_WaitOnFlagUntilTimeout>
 800aba8:	4603      	mov	r3, r0
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d00c      	beq.n	800abc8 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d003      	beq.n	800abc4 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	f44f 7200 	mov.w	r2, #512	; 0x200
 800abc2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800abc4:	2303      	movs	r3, #3
 800abc6:	e05f      	b.n	800ac88 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800abc8:	897b      	ldrh	r3, [r7, #10]
 800abca:	b2db      	uxtb	r3, r3
 800abcc:	461a      	mov	r2, r3
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800abd6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800abd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abda:	6a3a      	ldr	r2, [r7, #32]
 800abdc:	492c      	ldr	r1, [pc, #176]	; (800ac90 <I2C_RequestMemoryWrite+0x124>)
 800abde:	68f8      	ldr	r0, [r7, #12]
 800abe0:	f000 f8af 	bl	800ad42 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800abe4:	4603      	mov	r3, r0
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d001      	beq.n	800abee <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 800abea:	2301      	movs	r3, #1
 800abec:	e04c      	b.n	800ac88 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800abee:	2300      	movs	r3, #0
 800abf0:	617b      	str	r3, [r7, #20]
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	695b      	ldr	r3, [r3, #20]
 800abf8:	617b      	str	r3, [r7, #20]
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	699b      	ldr	r3, [r3, #24]
 800ac00:	617b      	str	r3, [r7, #20]
 800ac02:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ac04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac06:	6a39      	ldr	r1, [r7, #32]
 800ac08:	68f8      	ldr	r0, [r7, #12]
 800ac0a:	f000 f919 	bl	800ae40 <I2C_WaitOnTXEFlagUntilTimeout>
 800ac0e:	4603      	mov	r3, r0
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d00d      	beq.n	800ac30 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac18:	2b04      	cmp	r3, #4
 800ac1a:	d107      	bne.n	800ac2c <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	681a      	ldr	r2, [r3, #0]
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ac2a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800ac2c:	2301      	movs	r3, #1
 800ac2e:	e02b      	b.n	800ac88 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800ac30:	88fb      	ldrh	r3, [r7, #6]
 800ac32:	2b01      	cmp	r3, #1
 800ac34:	d105      	bne.n	800ac42 <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800ac36:	893b      	ldrh	r3, [r7, #8]
 800ac38:	b2da      	uxtb	r2, r3
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	611a      	str	r2, [r3, #16]
 800ac40:	e021      	b.n	800ac86 <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800ac42:	893b      	ldrh	r3, [r7, #8]
 800ac44:	0a1b      	lsrs	r3, r3, #8
 800ac46:	b29b      	uxth	r3, r3
 800ac48:	b2da      	uxtb	r2, r3
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ac50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac52:	6a39      	ldr	r1, [r7, #32]
 800ac54:	68f8      	ldr	r0, [r7, #12]
 800ac56:	f000 f8f3 	bl	800ae40 <I2C_WaitOnTXEFlagUntilTimeout>
 800ac5a:	4603      	mov	r3, r0
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d00d      	beq.n	800ac7c <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac64:	2b04      	cmp	r3, #4
 800ac66:	d107      	bne.n	800ac78 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	681a      	ldr	r2, [r3, #0]
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ac76:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800ac78:	2301      	movs	r3, #1
 800ac7a:	e005      	b.n	800ac88 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800ac7c:	893b      	ldrh	r3, [r7, #8]
 800ac7e:	b2da      	uxtb	r2, r3
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800ac86:	2300      	movs	r3, #0
}
 800ac88:	4618      	mov	r0, r3
 800ac8a:	3718      	adds	r7, #24
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	bd80      	pop	{r7, pc}
 800ac90:	00010002 	.word	0x00010002

0800ac94 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800ac94:	b580      	push	{r7, lr}
 800ac96:	b084      	sub	sp, #16
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	60f8      	str	r0, [r7, #12]
 800ac9c:	60b9      	str	r1, [r7, #8]
 800ac9e:	603b      	str	r3, [r7, #0]
 800aca0:	4613      	mov	r3, r2
 800aca2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800aca4:	e025      	b.n	800acf2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aca6:	683b      	ldr	r3, [r7, #0]
 800aca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acac:	d021      	beq.n	800acf2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800acae:	f7fd f9ab 	bl	8008008 <HAL_GetTick>
 800acb2:	4602      	mov	r2, r0
 800acb4:	69bb      	ldr	r3, [r7, #24]
 800acb6:	1ad3      	subs	r3, r2, r3
 800acb8:	683a      	ldr	r2, [r7, #0]
 800acba:	429a      	cmp	r2, r3
 800acbc:	d302      	bcc.n	800acc4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800acbe:	683b      	ldr	r3, [r7, #0]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d116      	bne.n	800acf2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	2200      	movs	r2, #0
 800acc8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	2220      	movs	r2, #32
 800acce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	2200      	movs	r2, #0
 800acd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acde:	f043 0220 	orr.w	r2, r3, #32
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	2200      	movs	r2, #0
 800acea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800acee:	2301      	movs	r3, #1
 800acf0:	e023      	b.n	800ad3a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800acf2:	68bb      	ldr	r3, [r7, #8]
 800acf4:	0c1b      	lsrs	r3, r3, #16
 800acf6:	b2db      	uxtb	r3, r3
 800acf8:	2b01      	cmp	r3, #1
 800acfa:	d10d      	bne.n	800ad18 <I2C_WaitOnFlagUntilTimeout+0x84>
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	695b      	ldr	r3, [r3, #20]
 800ad02:	43da      	mvns	r2, r3
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	4013      	ands	r3, r2
 800ad08:	b29b      	uxth	r3, r3
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	bf0c      	ite	eq
 800ad0e:	2301      	moveq	r3, #1
 800ad10:	2300      	movne	r3, #0
 800ad12:	b2db      	uxtb	r3, r3
 800ad14:	461a      	mov	r2, r3
 800ad16:	e00c      	b.n	800ad32 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	699b      	ldr	r3, [r3, #24]
 800ad1e:	43da      	mvns	r2, r3
 800ad20:	68bb      	ldr	r3, [r7, #8]
 800ad22:	4013      	ands	r3, r2
 800ad24:	b29b      	uxth	r3, r3
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	bf0c      	ite	eq
 800ad2a:	2301      	moveq	r3, #1
 800ad2c:	2300      	movne	r3, #0
 800ad2e:	b2db      	uxtb	r3, r3
 800ad30:	461a      	mov	r2, r3
 800ad32:	79fb      	ldrb	r3, [r7, #7]
 800ad34:	429a      	cmp	r2, r3
 800ad36:	d0b6      	beq.n	800aca6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ad38:	2300      	movs	r3, #0
}
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	3710      	adds	r7, #16
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	bd80      	pop	{r7, pc}

0800ad42 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800ad42:	b580      	push	{r7, lr}
 800ad44:	b084      	sub	sp, #16
 800ad46:	af00      	add	r7, sp, #0
 800ad48:	60f8      	str	r0, [r7, #12]
 800ad4a:	60b9      	str	r1, [r7, #8]
 800ad4c:	607a      	str	r2, [r7, #4]
 800ad4e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800ad50:	e051      	b.n	800adf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	695b      	ldr	r3, [r3, #20]
 800ad58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ad5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ad60:	d123      	bne.n	800adaa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	681a      	ldr	r2, [r3, #0]
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ad70:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800ad7a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	2200      	movs	r2, #0
 800ad80:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	2220      	movs	r2, #32
 800ad86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	2200      	movs	r2, #0
 800ad8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad96:	f043 0204 	orr.w	r2, r3, #4
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	2200      	movs	r2, #0
 800ada2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800ada6:	2301      	movs	r3, #1
 800ada8:	e046      	b.n	800ae38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adb0:	d021      	beq.n	800adf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800adb2:	f7fd f929 	bl	8008008 <HAL_GetTick>
 800adb6:	4602      	mov	r2, r0
 800adb8:	683b      	ldr	r3, [r7, #0]
 800adba:	1ad3      	subs	r3, r2, r3
 800adbc:	687a      	ldr	r2, [r7, #4]
 800adbe:	429a      	cmp	r2, r3
 800adc0:	d302      	bcc.n	800adc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d116      	bne.n	800adf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	2200      	movs	r2, #0
 800adcc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	2220      	movs	r2, #32
 800add2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	2200      	movs	r2, #0
 800adda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ade2:	f043 0220 	orr.w	r2, r3, #32
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	2200      	movs	r2, #0
 800adee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800adf2:	2301      	movs	r3, #1
 800adf4:	e020      	b.n	800ae38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800adf6:	68bb      	ldr	r3, [r7, #8]
 800adf8:	0c1b      	lsrs	r3, r3, #16
 800adfa:	b2db      	uxtb	r3, r3
 800adfc:	2b01      	cmp	r3, #1
 800adfe:	d10c      	bne.n	800ae1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	695b      	ldr	r3, [r3, #20]
 800ae06:	43da      	mvns	r2, r3
 800ae08:	68bb      	ldr	r3, [r7, #8]
 800ae0a:	4013      	ands	r3, r2
 800ae0c:	b29b      	uxth	r3, r3
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	bf14      	ite	ne
 800ae12:	2301      	movne	r3, #1
 800ae14:	2300      	moveq	r3, #0
 800ae16:	b2db      	uxtb	r3, r3
 800ae18:	e00b      	b.n	800ae32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	699b      	ldr	r3, [r3, #24]
 800ae20:	43da      	mvns	r2, r3
 800ae22:	68bb      	ldr	r3, [r7, #8]
 800ae24:	4013      	ands	r3, r2
 800ae26:	b29b      	uxth	r3, r3
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	bf14      	ite	ne
 800ae2c:	2301      	movne	r3, #1
 800ae2e:	2300      	moveq	r3, #0
 800ae30:	b2db      	uxtb	r3, r3
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d18d      	bne.n	800ad52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800ae36:	2300      	movs	r3, #0
}
 800ae38:	4618      	mov	r0, r3
 800ae3a:	3710      	adds	r7, #16
 800ae3c:	46bd      	mov	sp, r7
 800ae3e:	bd80      	pop	{r7, pc}

0800ae40 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b084      	sub	sp, #16
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	60f8      	str	r0, [r7, #12]
 800ae48:	60b9      	str	r1, [r7, #8]
 800ae4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800ae4c:	e02d      	b.n	800aeaa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800ae4e:	68f8      	ldr	r0, [r7, #12]
 800ae50:	f000 f878 	bl	800af44 <I2C_IsAcknowledgeFailed>
 800ae54:	4603      	mov	r3, r0
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d001      	beq.n	800ae5e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800ae5a:	2301      	movs	r3, #1
 800ae5c:	e02d      	b.n	800aeba <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ae5e:	68bb      	ldr	r3, [r7, #8]
 800ae60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae64:	d021      	beq.n	800aeaa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ae66:	f7fd f8cf 	bl	8008008 <HAL_GetTick>
 800ae6a:	4602      	mov	r2, r0
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	1ad3      	subs	r3, r2, r3
 800ae70:	68ba      	ldr	r2, [r7, #8]
 800ae72:	429a      	cmp	r2, r3
 800ae74:	d302      	bcc.n	800ae7c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800ae76:	68bb      	ldr	r3, [r7, #8]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d116      	bne.n	800aeaa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	2200      	movs	r2, #0
 800ae80:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	2220      	movs	r2, #32
 800ae86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	2200      	movs	r2, #0
 800ae8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae96:	f043 0220 	orr.w	r2, r3, #32
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	2200      	movs	r2, #0
 800aea2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800aea6:	2301      	movs	r3, #1
 800aea8:	e007      	b.n	800aeba <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	695b      	ldr	r3, [r3, #20]
 800aeb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aeb4:	2b80      	cmp	r3, #128	; 0x80
 800aeb6:	d1ca      	bne.n	800ae4e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800aeb8:	2300      	movs	r3, #0
}
 800aeba:	4618      	mov	r0, r3
 800aebc:	3710      	adds	r7, #16
 800aebe:	46bd      	mov	sp, r7
 800aec0:	bd80      	pop	{r7, pc}

0800aec2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800aec2:	b580      	push	{r7, lr}
 800aec4:	b084      	sub	sp, #16
 800aec6:	af00      	add	r7, sp, #0
 800aec8:	60f8      	str	r0, [r7, #12]
 800aeca:	60b9      	str	r1, [r7, #8]
 800aecc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800aece:	e02d      	b.n	800af2c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800aed0:	68f8      	ldr	r0, [r7, #12]
 800aed2:	f000 f837 	bl	800af44 <I2C_IsAcknowledgeFailed>
 800aed6:	4603      	mov	r3, r0
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d001      	beq.n	800aee0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800aedc:	2301      	movs	r3, #1
 800aede:	e02d      	b.n	800af3c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aee0:	68bb      	ldr	r3, [r7, #8]
 800aee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aee6:	d021      	beq.n	800af2c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aee8:	f7fd f88e 	bl	8008008 <HAL_GetTick>
 800aeec:	4602      	mov	r2, r0
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	1ad3      	subs	r3, r2, r3
 800aef2:	68ba      	ldr	r2, [r7, #8]
 800aef4:	429a      	cmp	r2, r3
 800aef6:	d302      	bcc.n	800aefe <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800aef8:	68bb      	ldr	r3, [r7, #8]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d116      	bne.n	800af2c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	2200      	movs	r2, #0
 800af02:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	2220      	movs	r2, #32
 800af08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	2200      	movs	r2, #0
 800af10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af18:	f043 0220 	orr.w	r2, r3, #32
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	2200      	movs	r2, #0
 800af24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800af28:	2301      	movs	r3, #1
 800af2a:	e007      	b.n	800af3c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	695b      	ldr	r3, [r3, #20]
 800af32:	f003 0304 	and.w	r3, r3, #4
 800af36:	2b04      	cmp	r3, #4
 800af38:	d1ca      	bne.n	800aed0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800af3a:	2300      	movs	r3, #0
}
 800af3c:	4618      	mov	r0, r3
 800af3e:	3710      	adds	r7, #16
 800af40:	46bd      	mov	sp, r7
 800af42:	bd80      	pop	{r7, pc}

0800af44 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800af44:	b480      	push	{r7}
 800af46:	b083      	sub	sp, #12
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	695b      	ldr	r3, [r3, #20]
 800af52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800af56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800af5a:	d11b      	bne.n	800af94 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800af64:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	2200      	movs	r2, #0
 800af6a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	2220      	movs	r2, #32
 800af70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	2200      	movs	r2, #0
 800af78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af80:	f043 0204 	orr.w	r2, r3, #4
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	2200      	movs	r2, #0
 800af8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800af90:	2301      	movs	r3, #1
 800af92:	e000      	b.n	800af96 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800af94:	2300      	movs	r3, #0
}
 800af96:	4618      	mov	r0, r3
 800af98:	370c      	adds	r7, #12
 800af9a:	46bd      	mov	sp, r7
 800af9c:	bc80      	pop	{r7}
 800af9e:	4770      	bx	lr

0800afa0 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b084      	sub	sp, #16
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if(hiwdg == NULL)
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d101      	bne.n	800afb2 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800afae:	2301      	movs	r3, #1
 800afb0:	e02b      	b.n	800b00a <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800afba:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing 0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	f245 5255 	movw	r2, #21845	; 0x5555
 800afc4:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	687a      	ldr	r2, [r7, #4]
 800afcc:	6852      	ldr	r2, [r2, #4]
 800afce:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	687a      	ldr	r2, [r7, #4]
 800afd6:	6892      	ldr	r2, [r2, #8]
 800afd8:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800afda:	f7fd f815 	bl	8008008 <HAL_GetTick>
 800afde:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while(hiwdg->Instance->SR != 0x00u)
 800afe0:	e008      	b.n	800aff4 <HAL_IWDG_Init+0x54>
  {
    if((HAL_GetTick() - tickstart ) > HAL_IWDG_DEFAULT_TIMEOUT)
 800afe2:	f7fd f811 	bl	8008008 <HAL_GetTick>
 800afe6:	4602      	mov	r2, r0
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	1ad3      	subs	r3, r2, r3
 800afec:	2b30      	cmp	r3, #48	; 0x30
 800afee:	d901      	bls.n	800aff4 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 800aff0:	2303      	movs	r3, #3
 800aff2:	e00a      	b.n	800b00a <HAL_IWDG_Init+0x6a>
  while(hiwdg->Instance->SR != 0x00u)
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	68db      	ldr	r3, [r3, #12]
 800affa:	2b00      	cmp	r3, #0
 800affc:	d1f1      	bne.n	800afe2 <HAL_IWDG_Init+0x42>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800b006:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b008:	2300      	movs	r3, #0
}
 800b00a:	4618      	mov	r0, r3
 800b00c:	3710      	adds	r7, #16
 800b00e:	46bd      	mov	sp, r7
 800b010:	bd80      	pop	{r7, pc}

0800b012 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800b012:	b480      	push	{r7}
 800b014:	b083      	sub	sp, #12
 800b016:	af00      	add	r7, sp, #0
 800b018:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800b022:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b024:	2300      	movs	r3, #0
}
 800b026:	4618      	mov	r0, r3
 800b028:	370c      	adds	r7, #12
 800b02a:	46bd      	mov	sp, r7
 800b02c:	bc80      	pop	{r7}
 800b02e:	4770      	bx	lr

0800b030 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b090      	sub	sp, #64	; 0x40
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d101      	bne.n	800b042 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b03e:	2301      	movs	r3, #1
 800b040:	e253      	b.n	800b4ea <HAL_RCC_OscConfig+0x4ba>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	f003 0301 	and.w	r3, r3, #1
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d050      	beq.n	800b0f0 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800b04e:	4ba3      	ldr	r3, [pc, #652]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b050:	689b      	ldr	r3, [r3, #8]
 800b052:	f003 030c 	and.w	r3, r3, #12
 800b056:	2b04      	cmp	r3, #4
 800b058:	d00c      	beq.n	800b074 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b05a:	4ba0      	ldr	r3, [pc, #640]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b05c:	689b      	ldr	r3, [r3, #8]
 800b05e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800b062:	2b08      	cmp	r3, #8
 800b064:	d112      	bne.n	800b08c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b066:	4b9d      	ldr	r3, [pc, #628]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b068:	685b      	ldr	r3, [r3, #4]
 800b06a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b06e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b072:	d10b      	bne.n	800b08c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b074:	4b99      	ldr	r3, [pc, #612]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d036      	beq.n	800b0ee <HAL_RCC_OscConfig+0xbe>
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	685b      	ldr	r3, [r3, #4]
 800b084:	2b00      	cmp	r3, #0
 800b086:	d132      	bne.n	800b0ee <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 800b088:	2301      	movs	r3, #1
 800b08a:	e22e      	b.n	800b4ea <HAL_RCC_OscConfig+0x4ba>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	685a      	ldr	r2, [r3, #4]
 800b090:	4b93      	ldr	r3, [pc, #588]	; (800b2e0 <HAL_RCC_OscConfig+0x2b0>)
 800b092:	b2d2      	uxtb	r2, r2
 800b094:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	685b      	ldr	r3, [r3, #4]
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d013      	beq.n	800b0c6 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b09e:	f7fc ffb3 	bl	8008008 <HAL_GetTick>
 800b0a2:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b0a4:	e008      	b.n	800b0b8 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b0a6:	f7fc ffaf 	bl	8008008 <HAL_GetTick>
 800b0aa:	4602      	mov	r2, r0
 800b0ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0ae:	1ad3      	subs	r3, r2, r3
 800b0b0:	2b64      	cmp	r3, #100	; 0x64
 800b0b2:	d901      	bls.n	800b0b8 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 800b0b4:	2303      	movs	r3, #3
 800b0b6:	e218      	b.n	800b4ea <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b0b8:	4b88      	ldr	r3, [pc, #544]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d0f0      	beq.n	800b0a6 <HAL_RCC_OscConfig+0x76>
 800b0c4:	e014      	b.n	800b0f0 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b0c6:	f7fc ff9f 	bl	8008008 <HAL_GetTick>
 800b0ca:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b0cc:	e008      	b.n	800b0e0 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b0ce:	f7fc ff9b 	bl	8008008 <HAL_GetTick>
 800b0d2:	4602      	mov	r2, r0
 800b0d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0d6:	1ad3      	subs	r3, r2, r3
 800b0d8:	2b64      	cmp	r3, #100	; 0x64
 800b0da:	d901      	bls.n	800b0e0 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 800b0dc:	2303      	movs	r3, #3
 800b0de:	e204      	b.n	800b4ea <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b0e0:	4b7e      	ldr	r3, [pc, #504]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d1f0      	bne.n	800b0ce <HAL_RCC_OscConfig+0x9e>
 800b0ec:	e000      	b.n	800b0f0 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b0ee:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	f003 0302 	and.w	r3, r3, #2
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d077      	beq.n	800b1ec <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800b0fc:	4b77      	ldr	r3, [pc, #476]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b0fe:	689b      	ldr	r3, [r3, #8]
 800b100:	f003 030c 	and.w	r3, r3, #12
 800b104:	2b00      	cmp	r3, #0
 800b106:	d00b      	beq.n	800b120 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b108:	4b74      	ldr	r3, [pc, #464]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b10a:	689b      	ldr	r3, [r3, #8]
 800b10c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800b110:	2b08      	cmp	r3, #8
 800b112:	d126      	bne.n	800b162 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b114:	4b71      	ldr	r3, [pc, #452]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b116:	685b      	ldr	r3, [r3, #4]
 800b118:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d120      	bne.n	800b162 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b120:	4b6e      	ldr	r3, [pc, #440]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	f003 0302 	and.w	r3, r3, #2
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d005      	beq.n	800b138 <HAL_RCC_OscConfig+0x108>
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	68db      	ldr	r3, [r3, #12]
 800b130:	2b01      	cmp	r3, #1
 800b132:	d001      	beq.n	800b138 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800b134:	2301      	movs	r3, #1
 800b136:	e1d8      	b.n	800b4ea <HAL_RCC_OscConfig+0x4ba>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b138:	4b68      	ldr	r3, [pc, #416]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	691b      	ldr	r3, [r3, #16]
 800b144:	21f8      	movs	r1, #248	; 0xf8
 800b146:	6339      	str	r1, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b148:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b14a:	fa91 f1a1 	rbit	r1, r1
 800b14e:	62f9      	str	r1, [r7, #44]	; 0x2c
  return result;
 800b150:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b152:	fab1 f181 	clz	r1, r1
 800b156:	b2c9      	uxtb	r1, r1
 800b158:	408b      	lsls	r3, r1
 800b15a:	4960      	ldr	r1, [pc, #384]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b15c:	4313      	orrs	r3, r2
 800b15e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b160:	e044      	b.n	800b1ec <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	68db      	ldr	r3, [r3, #12]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d02a      	beq.n	800b1c0 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b16a:	4b5e      	ldr	r3, [pc, #376]	; (800b2e4 <HAL_RCC_OscConfig+0x2b4>)
 800b16c:	2201      	movs	r2, #1
 800b16e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b170:	f7fc ff4a 	bl	8008008 <HAL_GetTick>
 800b174:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b176:	e008      	b.n	800b18a <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b178:	f7fc ff46 	bl	8008008 <HAL_GetTick>
 800b17c:	4602      	mov	r2, r0
 800b17e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b180:	1ad3      	subs	r3, r2, r3
 800b182:	2b02      	cmp	r3, #2
 800b184:	d901      	bls.n	800b18a <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800b186:	2303      	movs	r3, #3
 800b188:	e1af      	b.n	800b4ea <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b18a:	4b54      	ldr	r3, [pc, #336]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	f003 0302 	and.w	r3, r3, #2
 800b192:	2b00      	cmp	r3, #0
 800b194:	d0f0      	beq.n	800b178 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b196:	4b51      	ldr	r3, [pc, #324]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	691b      	ldr	r3, [r3, #16]
 800b1a2:	21f8      	movs	r1, #248	; 0xf8
 800b1a4:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b1a6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b1a8:	fa91 f1a1 	rbit	r1, r1
 800b1ac:	6279      	str	r1, [r7, #36]	; 0x24
  return result;
 800b1ae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b1b0:	fab1 f181 	clz	r1, r1
 800b1b4:	b2c9      	uxtb	r1, r1
 800b1b6:	408b      	lsls	r3, r1
 800b1b8:	4948      	ldr	r1, [pc, #288]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b1ba:	4313      	orrs	r3, r2
 800b1bc:	600b      	str	r3, [r1, #0]
 800b1be:	e015      	b.n	800b1ec <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b1c0:	4b48      	ldr	r3, [pc, #288]	; (800b2e4 <HAL_RCC_OscConfig+0x2b4>)
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b1c6:	f7fc ff1f 	bl	8008008 <HAL_GetTick>
 800b1ca:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b1cc:	e008      	b.n	800b1e0 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b1ce:	f7fc ff1b 	bl	8008008 <HAL_GetTick>
 800b1d2:	4602      	mov	r2, r0
 800b1d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1d6:	1ad3      	subs	r3, r2, r3
 800b1d8:	2b02      	cmp	r3, #2
 800b1da:	d901      	bls.n	800b1e0 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800b1dc:	2303      	movs	r3, #3
 800b1de:	e184      	b.n	800b4ea <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b1e0:	4b3e      	ldr	r3, [pc, #248]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	f003 0302 	and.w	r3, r3, #2
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d1f0      	bne.n	800b1ce <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	f003 0308 	and.w	r3, r3, #8
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d030      	beq.n	800b25a <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	695b      	ldr	r3, [r3, #20]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d016      	beq.n	800b22e <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b200:	4b39      	ldr	r3, [pc, #228]	; (800b2e8 <HAL_RCC_OscConfig+0x2b8>)
 800b202:	2201      	movs	r2, #1
 800b204:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b206:	f7fc feff 	bl	8008008 <HAL_GetTick>
 800b20a:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b20c:	e008      	b.n	800b220 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b20e:	f7fc fefb 	bl	8008008 <HAL_GetTick>
 800b212:	4602      	mov	r2, r0
 800b214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b216:	1ad3      	subs	r3, r2, r3
 800b218:	2b02      	cmp	r3, #2
 800b21a:	d901      	bls.n	800b220 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 800b21c:	2303      	movs	r3, #3
 800b21e:	e164      	b.n	800b4ea <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b220:	4b2e      	ldr	r3, [pc, #184]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b222:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b224:	f003 0302 	and.w	r3, r3, #2
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d0f0      	beq.n	800b20e <HAL_RCC_OscConfig+0x1de>
 800b22c:	e015      	b.n	800b25a <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b22e:	4b2e      	ldr	r3, [pc, #184]	; (800b2e8 <HAL_RCC_OscConfig+0x2b8>)
 800b230:	2200      	movs	r2, #0
 800b232:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b234:	f7fc fee8 	bl	8008008 <HAL_GetTick>
 800b238:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b23a:	e008      	b.n	800b24e <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b23c:	f7fc fee4 	bl	8008008 <HAL_GetTick>
 800b240:	4602      	mov	r2, r0
 800b242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b244:	1ad3      	subs	r3, r2, r3
 800b246:	2b02      	cmp	r3, #2
 800b248:	d901      	bls.n	800b24e <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 800b24a:	2303      	movs	r3, #3
 800b24c:	e14d      	b.n	800b4ea <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b24e:	4b23      	ldr	r3, [pc, #140]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b250:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b252:	f003 0302 	and.w	r3, r3, #2
 800b256:	2b00      	cmp	r3, #0
 800b258:	d1f0      	bne.n	800b23c <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	f003 0304 	and.w	r3, r3, #4
 800b262:	2b00      	cmp	r3, #0
 800b264:	f000 8088 	beq.w	800b378 <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b268:	2300      	movs	r3, #0
 800b26a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b26e:	4b1b      	ldr	r3, [pc, #108]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b272:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b276:	2b00      	cmp	r3, #0
 800b278:	d110      	bne.n	800b29c <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b27a:	2300      	movs	r3, #0
 800b27c:	60bb      	str	r3, [r7, #8]
 800b27e:	4b17      	ldr	r3, [pc, #92]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b282:	4a16      	ldr	r2, [pc, #88]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b284:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b288:	6413      	str	r3, [r2, #64]	; 0x40
 800b28a:	4b14      	ldr	r3, [pc, #80]	; (800b2dc <HAL_RCC_OscConfig+0x2ac>)
 800b28c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b28e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b292:	60bb      	str	r3, [r7, #8]
 800b294:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b296:	2301      	movs	r3, #1
 800b298:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800b29c:	4b13      	ldr	r3, [pc, #76]	; (800b2ec <HAL_RCC_OscConfig+0x2bc>)
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	4a12      	ldr	r2, [pc, #72]	; (800b2ec <HAL_RCC_OscConfig+0x2bc>)
 800b2a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b2a6:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b2a8:	4b10      	ldr	r3, [pc, #64]	; (800b2ec <HAL_RCC_OscConfig+0x2bc>)
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d123      	bne.n	800b2fc <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800b2b4:	4b0d      	ldr	r3, [pc, #52]	; (800b2ec <HAL_RCC_OscConfig+0x2bc>)
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	4a0c      	ldr	r2, [pc, #48]	; (800b2ec <HAL_RCC_OscConfig+0x2bc>)
 800b2ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b2be:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b2c0:	f7fc fea2 	bl	8008008 <HAL_GetTick>
 800b2c4:	63b8      	str	r0, [r7, #56]	; 0x38

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b2c6:	e013      	b.n	800b2f0 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b2c8:	f7fc fe9e 	bl	8008008 <HAL_GetTick>
 800b2cc:	4602      	mov	r2, r0
 800b2ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2d0:	1ad3      	subs	r3, r2, r3
 800b2d2:	2b02      	cmp	r3, #2
 800b2d4:	d90c      	bls.n	800b2f0 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 800b2d6:	2303      	movs	r3, #3
 800b2d8:	e107      	b.n	800b4ea <HAL_RCC_OscConfig+0x4ba>
 800b2da:	bf00      	nop
 800b2dc:	40023800 	.word	0x40023800
 800b2e0:	40023802 	.word	0x40023802
 800b2e4:	42470000 	.word	0x42470000
 800b2e8:	42470e80 	.word	0x42470e80
 800b2ec:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b2f0:	4b80      	ldr	r3, [pc, #512]	; (800b4f4 <HAL_RCC_OscConfig+0x4c4>)
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d0e5      	beq.n	800b2c8 <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	689a      	ldr	r2, [r3, #8]
 800b300:	4b7d      	ldr	r3, [pc, #500]	; (800b4f8 <HAL_RCC_OscConfig+0x4c8>)
 800b302:	b2d2      	uxtb	r2, r2
 800b304:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	689b      	ldr	r3, [r3, #8]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d015      	beq.n	800b33a <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b30e:	f7fc fe7b 	bl	8008008 <HAL_GetTick>
 800b312:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b314:	e00a      	b.n	800b32c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b316:	f7fc fe77 	bl	8008008 <HAL_GetTick>
 800b31a:	4602      	mov	r2, r0
 800b31c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b31e:	1ad3      	subs	r3, r2, r3
 800b320:	f241 3288 	movw	r2, #5000	; 0x1388
 800b324:	4293      	cmp	r3, r2
 800b326:	d901      	bls.n	800b32c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800b328:	2303      	movs	r3, #3
 800b32a:	e0de      	b.n	800b4ea <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b32c:	4b73      	ldr	r3, [pc, #460]	; (800b4fc <HAL_RCC_OscConfig+0x4cc>)
 800b32e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b330:	f003 0302 	and.w	r3, r3, #2
 800b334:	2b00      	cmp	r3, #0
 800b336:	d0ee      	beq.n	800b316 <HAL_RCC_OscConfig+0x2e6>
 800b338:	e014      	b.n	800b364 <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b33a:	f7fc fe65 	bl	8008008 <HAL_GetTick>
 800b33e:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b340:	e00a      	b.n	800b358 <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b342:	f7fc fe61 	bl	8008008 <HAL_GetTick>
 800b346:	4602      	mov	r2, r0
 800b348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b34a:	1ad3      	subs	r3, r2, r3
 800b34c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b350:	4293      	cmp	r3, r2
 800b352:	d901      	bls.n	800b358 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 800b354:	2303      	movs	r3, #3
 800b356:	e0c8      	b.n	800b4ea <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b358:	4b68      	ldr	r3, [pc, #416]	; (800b4fc <HAL_RCC_OscConfig+0x4cc>)
 800b35a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b35c:	f003 0302 	and.w	r3, r3, #2
 800b360:	2b00      	cmp	r3, #0
 800b362:	d1ee      	bne.n	800b342 <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b364:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b368:	2b01      	cmp	r3, #1
 800b36a:	d105      	bne.n	800b378 <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b36c:	4b63      	ldr	r3, [pc, #396]	; (800b4fc <HAL_RCC_OscConfig+0x4cc>)
 800b36e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b370:	4a62      	ldr	r2, [pc, #392]	; (800b4fc <HAL_RCC_OscConfig+0x4cc>)
 800b372:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b376:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	699b      	ldr	r3, [r3, #24]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	f000 80b3 	beq.w	800b4e8 <HAL_RCC_OscConfig+0x4b8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b382:	4b5e      	ldr	r3, [pc, #376]	; (800b4fc <HAL_RCC_OscConfig+0x4cc>)
 800b384:	689b      	ldr	r3, [r3, #8]
 800b386:	f003 030c 	and.w	r3, r3, #12
 800b38a:	2b08      	cmp	r3, #8
 800b38c:	d07d      	beq.n	800b48a <HAL_RCC_OscConfig+0x45a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	699b      	ldr	r3, [r3, #24]
 800b392:	2b02      	cmp	r3, #2
 800b394:	d162      	bne.n	800b45c <HAL_RCC_OscConfig+0x42c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b396:	4b5a      	ldr	r3, [pc, #360]	; (800b500 <HAL_RCC_OscConfig+0x4d0>)
 800b398:	2200      	movs	r2, #0
 800b39a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b39c:	f7fc fe34 	bl	8008008 <HAL_GetTick>
 800b3a0:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b3a2:	e008      	b.n	800b3b6 <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b3a4:	f7fc fe30 	bl	8008008 <HAL_GetTick>
 800b3a8:	4602      	mov	r2, r0
 800b3aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3ac:	1ad3      	subs	r3, r2, r3
 800b3ae:	2b64      	cmp	r3, #100	; 0x64
 800b3b0:	d901      	bls.n	800b3b6 <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 800b3b2:	2303      	movs	r3, #3
 800b3b4:	e099      	b.n	800b4ea <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b3b6:	4b51      	ldr	r3, [pc, #324]	; (800b4fc <HAL_RCC_OscConfig+0x4cc>)
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d1f0      	bne.n	800b3a4 <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                              | \
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	69da      	ldr	r2, [r3, #28]
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	6a1b      	ldr	r3, [r3, #32]
 800b3ca:	431a      	orrs	r2, r3
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3d0:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800b3d4:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b3d6:	6939      	ldr	r1, [r7, #16]
 800b3d8:	fa91 f1a1 	rbit	r1, r1
 800b3dc:	60f9      	str	r1, [r7, #12]
  return result;
 800b3de:	68f9      	ldr	r1, [r7, #12]
 800b3e0:	fab1 f181 	clz	r1, r1
 800b3e4:	b2c9      	uxtb	r1, r1
 800b3e6:	408b      	lsls	r3, r1
 800b3e8:	431a      	orrs	r2, r3
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3ee:	085b      	lsrs	r3, r3, #1
 800b3f0:	3b01      	subs	r3, #1
 800b3f2:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 800b3f6:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b3f8:	69b9      	ldr	r1, [r7, #24]
 800b3fa:	fa91 f1a1 	rbit	r1, r1
 800b3fe:	6179      	str	r1, [r7, #20]
  return result;
 800b400:	6979      	ldr	r1, [r7, #20]
 800b402:	fab1 f181 	clz	r1, r1
 800b406:	b2c9      	uxtb	r1, r1
 800b408:	408b      	lsls	r3, r1
 800b40a:	431a      	orrs	r2, r3
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b410:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 800b414:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b416:	6a39      	ldr	r1, [r7, #32]
 800b418:	fa91 f1a1 	rbit	r1, r1
 800b41c:	61f9      	str	r1, [r7, #28]
  return result;
 800b41e:	69f9      	ldr	r1, [r7, #28]
 800b420:	fab1 f181 	clz	r1, r1
 800b424:	b2c9      	uxtb	r1, r1
 800b426:	408b      	lsls	r3, r1
 800b428:	4934      	ldr	r1, [pc, #208]	; (800b4fc <HAL_RCC_OscConfig+0x4cc>)
 800b42a:	4313      	orrs	r3, r2
 800b42c:	604b      	str	r3, [r1, #4]
                                RCC_OscInitStruct->PLL.PLLM                                                    | \
                                (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))                | \
                                (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b42e:	4b34      	ldr	r3, [pc, #208]	; (800b500 <HAL_RCC_OscConfig+0x4d0>)
 800b430:	2201      	movs	r2, #1
 800b432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b434:	f7fc fde8 	bl	8008008 <HAL_GetTick>
 800b438:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b43a:	e008      	b.n	800b44e <HAL_RCC_OscConfig+0x41e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b43c:	f7fc fde4 	bl	8008008 <HAL_GetTick>
 800b440:	4602      	mov	r2, r0
 800b442:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b444:	1ad3      	subs	r3, r2, r3
 800b446:	2b64      	cmp	r3, #100	; 0x64
 800b448:	d901      	bls.n	800b44e <HAL_RCC_OscConfig+0x41e>
          {
            return HAL_TIMEOUT;
 800b44a:	2303      	movs	r3, #3
 800b44c:	e04d      	b.n	800b4ea <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b44e:	4b2b      	ldr	r3, [pc, #172]	; (800b4fc <HAL_RCC_OscConfig+0x4cc>)
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b456:	2b00      	cmp	r3, #0
 800b458:	d0f0      	beq.n	800b43c <HAL_RCC_OscConfig+0x40c>
 800b45a:	e045      	b.n	800b4e8 <HAL_RCC_OscConfig+0x4b8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b45c:	4b28      	ldr	r3, [pc, #160]	; (800b500 <HAL_RCC_OscConfig+0x4d0>)
 800b45e:	2200      	movs	r2, #0
 800b460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b462:	f7fc fdd1 	bl	8008008 <HAL_GetTick>
 800b466:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b468:	e008      	b.n	800b47c <HAL_RCC_OscConfig+0x44c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b46a:	f7fc fdcd 	bl	8008008 <HAL_GetTick>
 800b46e:	4602      	mov	r2, r0
 800b470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b472:	1ad3      	subs	r3, r2, r3
 800b474:	2b64      	cmp	r3, #100	; 0x64
 800b476:	d901      	bls.n	800b47c <HAL_RCC_OscConfig+0x44c>
          {
            return HAL_TIMEOUT;
 800b478:	2303      	movs	r3, #3
 800b47a:	e036      	b.n	800b4ea <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b47c:	4b1f      	ldr	r3, [pc, #124]	; (800b4fc <HAL_RCC_OscConfig+0x4cc>)
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b484:	2b00      	cmp	r3, #0
 800b486:	d1f0      	bne.n	800b46a <HAL_RCC_OscConfig+0x43a>
 800b488:	e02e      	b.n	800b4e8 <HAL_RCC_OscConfig+0x4b8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	699b      	ldr	r3, [r3, #24]
 800b48e:	2b01      	cmp	r3, #1
 800b490:	d101      	bne.n	800b496 <HAL_RCC_OscConfig+0x466>
      {
        return HAL_ERROR;
 800b492:	2301      	movs	r3, #1
 800b494:	e029      	b.n	800b4ea <HAL_RCC_OscConfig+0x4ba>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 800b496:	4b19      	ldr	r3, [pc, #100]	; (800b4fc <HAL_RCC_OscConfig+0x4cc>)
 800b498:	685b      	ldr	r3, [r3, #4]
 800b49a:	637b      	str	r3, [r7, #52]	; 0x34
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b49c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b49e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	69db      	ldr	r3, [r3, #28]
 800b4a6:	429a      	cmp	r2, r3
 800b4a8:	d11c      	bne.n	800b4e4 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b4aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4ac:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b4b4:	429a      	cmp	r2, r3
 800b4b6:	d115      	bne.n	800b4e4 <HAL_RCC_OscConfig+0x4b4>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800b4b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4ba:	099b      	lsrs	r3, r3, #6
 800b4bc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b4c4:	429a      	cmp	r2, r3
 800b4c6:	d10d      	bne.n	800b4e4 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800b4c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4ca:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800b4d2:	429a      	cmp	r2, r3
 800b4d4:	d106      	bne.n	800b4e4 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800b4d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4d8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800b4e0:	429a      	cmp	r2, r3
 800b4e2:	d001      	beq.n	800b4e8 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_ERROR;
 800b4e4:	2301      	movs	r3, #1
 800b4e6:	e000      	b.n	800b4ea <HAL_RCC_OscConfig+0x4ba>
        }
      }
    }
  }
  return HAL_OK;
 800b4e8:	2300      	movs	r3, #0
}
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	3740      	adds	r7, #64	; 0x40
 800b4ee:	46bd      	mov	sp, r7
 800b4f0:	bd80      	pop	{r7, pc}
 800b4f2:	bf00      	nop
 800b4f4:	40007000 	.word	0x40007000
 800b4f8:	40023870 	.word	0x40023870
 800b4fc:	40023800 	.word	0x40023800
 800b500:	42470060 	.word	0x42470060

0800b504 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b086      	sub	sp, #24
 800b508:	af00      	add	r7, sp, #0
 800b50a:	6078      	str	r0, [r7, #4]
 800b50c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d101      	bne.n	800b518 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b514:	2301      	movs	r3, #1
 800b516:	e0d2      	b.n	800b6be <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b518:	4b6b      	ldr	r3, [pc, #428]	; (800b6c8 <HAL_RCC_ClockConfig+0x1c4>)
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	f003 030f 	and.w	r3, r3, #15
 800b520:	683a      	ldr	r2, [r7, #0]
 800b522:	429a      	cmp	r2, r3
 800b524:	d90c      	bls.n	800b540 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b526:	4b68      	ldr	r3, [pc, #416]	; (800b6c8 <HAL_RCC_ClockConfig+0x1c4>)
 800b528:	683a      	ldr	r2, [r7, #0]
 800b52a:	b2d2      	uxtb	r2, r2
 800b52c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b52e:	4b66      	ldr	r3, [pc, #408]	; (800b6c8 <HAL_RCC_ClockConfig+0x1c4>)
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	f003 030f 	and.w	r3, r3, #15
 800b536:	683a      	ldr	r2, [r7, #0]
 800b538:	429a      	cmp	r2, r3
 800b53a:	d001      	beq.n	800b540 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800b53c:	2301      	movs	r3, #1
 800b53e:	e0be      	b.n	800b6be <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	f003 0302 	and.w	r3, r3, #2
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d020      	beq.n	800b58e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	f003 0304 	and.w	r3, r3, #4
 800b554:	2b00      	cmp	r3, #0
 800b556:	d005      	beq.n	800b564 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b558:	4b5c      	ldr	r3, [pc, #368]	; (800b6cc <HAL_RCC_ClockConfig+0x1c8>)
 800b55a:	689b      	ldr	r3, [r3, #8]
 800b55c:	4a5b      	ldr	r2, [pc, #364]	; (800b6cc <HAL_RCC_ClockConfig+0x1c8>)
 800b55e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800b562:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	f003 0308 	and.w	r3, r3, #8
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d005      	beq.n	800b57c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 800b570:	4b56      	ldr	r3, [pc, #344]	; (800b6cc <HAL_RCC_ClockConfig+0x1c8>)
 800b572:	689b      	ldr	r3, [r3, #8]
 800b574:	4a55      	ldr	r2, [pc, #340]	; (800b6cc <HAL_RCC_ClockConfig+0x1c8>)
 800b576:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800b57a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b57c:	4b53      	ldr	r3, [pc, #332]	; (800b6cc <HAL_RCC_ClockConfig+0x1c8>)
 800b57e:	689b      	ldr	r3, [r3, #8]
 800b580:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	689b      	ldr	r3, [r3, #8]
 800b588:	4950      	ldr	r1, [pc, #320]	; (800b6cc <HAL_RCC_ClockConfig+0x1c8>)
 800b58a:	4313      	orrs	r3, r2
 800b58c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	f003 0301 	and.w	r3, r3, #1
 800b596:	2b00      	cmp	r3, #0
 800b598:	d040      	beq.n	800b61c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	685b      	ldr	r3, [r3, #4]
 800b59e:	2b01      	cmp	r3, #1
 800b5a0:	d107      	bne.n	800b5b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b5a2:	4b4a      	ldr	r3, [pc, #296]	; (800b6cc <HAL_RCC_ClockConfig+0x1c8>)
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d115      	bne.n	800b5da <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	e085      	b.n	800b6be <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	685b      	ldr	r3, [r3, #4]
 800b5b6:	2b02      	cmp	r3, #2
 800b5b8:	d107      	bne.n	800b5ca <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b5ba:	4b44      	ldr	r3, [pc, #272]	; (800b6cc <HAL_RCC_ClockConfig+0x1c8>)
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d109      	bne.n	800b5da <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800b5c6:	2301      	movs	r3, #1
 800b5c8:	e079      	b.n	800b6be <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b5ca:	4b40      	ldr	r3, [pc, #256]	; (800b6cc <HAL_RCC_ClockConfig+0x1c8>)
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	f003 0302 	and.w	r3, r3, #2
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d101      	bne.n	800b5da <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800b5d6:	2301      	movs	r3, #1
 800b5d8:	e071      	b.n	800b6be <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b5da:	4b3c      	ldr	r3, [pc, #240]	; (800b6cc <HAL_RCC_ClockConfig+0x1c8>)
 800b5dc:	689b      	ldr	r3, [r3, #8]
 800b5de:	f023 0203 	bic.w	r2, r3, #3
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	685b      	ldr	r3, [r3, #4]
 800b5e6:	4939      	ldr	r1, [pc, #228]	; (800b6cc <HAL_RCC_ClockConfig+0x1c8>)
 800b5e8:	4313      	orrs	r3, r2
 800b5ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800b5ec:	f7fc fd0c 	bl	8008008 <HAL_GetTick>
 800b5f0:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b5f2:	e00a      	b.n	800b60a <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b5f4:	f7fc fd08 	bl	8008008 <HAL_GetTick>
 800b5f8:	4602      	mov	r2, r0
 800b5fa:	697b      	ldr	r3, [r7, #20]
 800b5fc:	1ad3      	subs	r3, r2, r3
 800b5fe:	f241 3288 	movw	r2, #5000	; 0x1388
 800b602:	4293      	cmp	r3, r2
 800b604:	d901      	bls.n	800b60a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800b606:	2303      	movs	r3, #3
 800b608:	e059      	b.n	800b6be <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b60a:	4b30      	ldr	r3, [pc, #192]	; (800b6cc <HAL_RCC_ClockConfig+0x1c8>)
 800b60c:	689b      	ldr	r3, [r3, #8]
 800b60e:	f003 020c 	and.w	r2, r3, #12
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	685b      	ldr	r3, [r3, #4]
 800b616:	009b      	lsls	r3, r3, #2
 800b618:	429a      	cmp	r2, r3
 800b61a:	d1eb      	bne.n	800b5f4 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b61c:	4b2a      	ldr	r3, [pc, #168]	; (800b6c8 <HAL_RCC_ClockConfig+0x1c4>)
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	f003 030f 	and.w	r3, r3, #15
 800b624:	683a      	ldr	r2, [r7, #0]
 800b626:	429a      	cmp	r2, r3
 800b628:	d20c      	bcs.n	800b644 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b62a:	4b27      	ldr	r3, [pc, #156]	; (800b6c8 <HAL_RCC_ClockConfig+0x1c4>)
 800b62c:	683a      	ldr	r2, [r7, #0]
 800b62e:	b2d2      	uxtb	r2, r2
 800b630:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b632:	4b25      	ldr	r3, [pc, #148]	; (800b6c8 <HAL_RCC_ClockConfig+0x1c4>)
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	f003 030f 	and.w	r3, r3, #15
 800b63a:	683a      	ldr	r2, [r7, #0]
 800b63c:	429a      	cmp	r2, r3
 800b63e:	d001      	beq.n	800b644 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 800b640:	2301      	movs	r3, #1
 800b642:	e03c      	b.n	800b6be <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	f003 0304 	and.w	r3, r3, #4
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d008      	beq.n	800b662 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b650:	4b1e      	ldr	r3, [pc, #120]	; (800b6cc <HAL_RCC_ClockConfig+0x1c8>)
 800b652:	689b      	ldr	r3, [r3, #8]
 800b654:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	68db      	ldr	r3, [r3, #12]
 800b65c:	491b      	ldr	r1, [pc, #108]	; (800b6cc <HAL_RCC_ClockConfig+0x1c8>)
 800b65e:	4313      	orrs	r3, r2
 800b660:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	f003 0308 	and.w	r3, r3, #8
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d009      	beq.n	800b682 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b66e:	4b17      	ldr	r3, [pc, #92]	; (800b6cc <HAL_RCC_ClockConfig+0x1c8>)
 800b670:	689b      	ldr	r3, [r3, #8]
 800b672:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	691b      	ldr	r3, [r3, #16]
 800b67a:	00db      	lsls	r3, r3, #3
 800b67c:	4913      	ldr	r1, [pc, #76]	; (800b6cc <HAL_RCC_ClockConfig+0x1c8>)
 800b67e:	4313      	orrs	r3, r2
 800b680:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800b682:	f000 f82b 	bl	800b6dc <HAL_RCC_GetSysClockFreq>
 800b686:	4601      	mov	r1, r0
 800b688:	4b10      	ldr	r3, [pc, #64]	; (800b6cc <HAL_RCC_ClockConfig+0x1c8>)
 800b68a:	689b      	ldr	r3, [r3, #8]
 800b68c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b690:	22f0      	movs	r2, #240	; 0xf0
 800b692:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b694:	693a      	ldr	r2, [r7, #16]
 800b696:	fa92 f2a2 	rbit	r2, r2
 800b69a:	60fa      	str	r2, [r7, #12]
  return result;
 800b69c:	68fa      	ldr	r2, [r7, #12]
 800b69e:	fab2 f282 	clz	r2, r2
 800b6a2:	b2d2      	uxtb	r2, r2
 800b6a4:	40d3      	lsrs	r3, r2
 800b6a6:	4a0a      	ldr	r2, [pc, #40]	; (800b6d0 <HAL_RCC_ClockConfig+0x1cc>)
 800b6a8:	5cd3      	ldrb	r3, [r2, r3]
 800b6aa:	fa21 f303 	lsr.w	r3, r1, r3
 800b6ae:	4a09      	ldr	r2, [pc, #36]	; (800b6d4 <HAL_RCC_ClockConfig+0x1d0>)
 800b6b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800b6b2:	4b09      	ldr	r3, [pc, #36]	; (800b6d8 <HAL_RCC_ClockConfig+0x1d4>)
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	f7fc fc64 	bl	8007f84 <HAL_InitTick>

  return HAL_OK;
 800b6bc:	2300      	movs	r3, #0
}
 800b6be:	4618      	mov	r0, r3
 800b6c0:	3718      	adds	r7, #24
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	bd80      	pop	{r7, pc}
 800b6c6:	bf00      	nop
 800b6c8:	40023c00 	.word	0x40023c00
 800b6cc:	40023800 	.word	0x40023800
 800b6d0:	0800fda8 	.word	0x0800fda8
 800b6d4:	20000058 	.word	0x20000058
 800b6d8:	2000005c 	.word	0x2000005c

0800b6dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b6dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b6de:	b085      	sub	sp, #20
 800b6e0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	607b      	str	r3, [r7, #4]
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	60fb      	str	r3, [r7, #12]
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800b6ee:	2300      	movs	r3, #0
 800b6f0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b6f2:	4b50      	ldr	r3, [pc, #320]	; (800b834 <HAL_RCC_GetSysClockFreq+0x158>)
 800b6f4:	689b      	ldr	r3, [r3, #8]
 800b6f6:	f003 030c 	and.w	r3, r3, #12
 800b6fa:	2b04      	cmp	r3, #4
 800b6fc:	d007      	beq.n	800b70e <HAL_RCC_GetSysClockFreq+0x32>
 800b6fe:	2b08      	cmp	r3, #8
 800b700:	d008      	beq.n	800b714 <HAL_RCC_GetSysClockFreq+0x38>
 800b702:	2b00      	cmp	r3, #0
 800b704:	f040 808d 	bne.w	800b822 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b708:	4b4b      	ldr	r3, [pc, #300]	; (800b838 <HAL_RCC_GetSysClockFreq+0x15c>)
 800b70a:	60bb      	str	r3, [r7, #8]
       break;
 800b70c:	e08c      	b.n	800b828 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b70e:	4b4b      	ldr	r3, [pc, #300]	; (800b83c <HAL_RCC_GetSysClockFreq+0x160>)
 800b710:	60bb      	str	r3, [r7, #8]
      break;
 800b712:	e089      	b.n	800b828 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b714:	4b47      	ldr	r3, [pc, #284]	; (800b834 <HAL_RCC_GetSysClockFreq+0x158>)
 800b716:	685b      	ldr	r3, [r3, #4]
 800b718:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b71c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b71e:	4b45      	ldr	r3, [pc, #276]	; (800b834 <HAL_RCC_GetSysClockFreq+0x158>)
 800b720:	685b      	ldr	r3, [r3, #4]
 800b722:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b726:	2b00      	cmp	r3, #0
 800b728:	d023      	beq.n	800b772 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b72a:	4b42      	ldr	r3, [pc, #264]	; (800b834 <HAL_RCC_GetSysClockFreq+0x158>)
 800b72c:	685b      	ldr	r3, [r3, #4]
 800b72e:	099b      	lsrs	r3, r3, #6
 800b730:	f04f 0400 	mov.w	r4, #0
 800b734:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b738:	f04f 0200 	mov.w	r2, #0
 800b73c:	ea03 0501 	and.w	r5, r3, r1
 800b740:	ea04 0602 	and.w	r6, r4, r2
 800b744:	4a3d      	ldr	r2, [pc, #244]	; (800b83c <HAL_RCC_GetSysClockFreq+0x160>)
 800b746:	fb02 f106 	mul.w	r1, r2, r6
 800b74a:	2200      	movs	r2, #0
 800b74c:	fb02 f205 	mul.w	r2, r2, r5
 800b750:	440a      	add	r2, r1
 800b752:	493a      	ldr	r1, [pc, #232]	; (800b83c <HAL_RCC_GetSysClockFreq+0x160>)
 800b754:	fba5 0101 	umull	r0, r1, r5, r1
 800b758:	1853      	adds	r3, r2, r1
 800b75a:	4619      	mov	r1, r3
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	f04f 0400 	mov.w	r4, #0
 800b762:	461a      	mov	r2, r3
 800b764:	4623      	mov	r3, r4
 800b766:	f7f5 fd0f 	bl	8001188 <__aeabi_uldivmod>
 800b76a:	4603      	mov	r3, r0
 800b76c:	460c      	mov	r4, r1
 800b76e:	60fb      	str	r3, [r7, #12]
 800b770:	e049      	b.n	800b806 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b772:	4b30      	ldr	r3, [pc, #192]	; (800b834 <HAL_RCC_GetSysClockFreq+0x158>)
 800b774:	685b      	ldr	r3, [r3, #4]
 800b776:	099b      	lsrs	r3, r3, #6
 800b778:	f04f 0400 	mov.w	r4, #0
 800b77c:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b780:	f04f 0200 	mov.w	r2, #0
 800b784:	ea03 0501 	and.w	r5, r3, r1
 800b788:	ea04 0602 	and.w	r6, r4, r2
 800b78c:	4629      	mov	r1, r5
 800b78e:	4632      	mov	r2, r6
 800b790:	f04f 0300 	mov.w	r3, #0
 800b794:	f04f 0400 	mov.w	r4, #0
 800b798:	0154      	lsls	r4, r2, #5
 800b79a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b79e:	014b      	lsls	r3, r1, #5
 800b7a0:	4619      	mov	r1, r3
 800b7a2:	4622      	mov	r2, r4
 800b7a4:	1b49      	subs	r1, r1, r5
 800b7a6:	eb62 0206 	sbc.w	r2, r2, r6
 800b7aa:	f04f 0300 	mov.w	r3, #0
 800b7ae:	f04f 0400 	mov.w	r4, #0
 800b7b2:	0194      	lsls	r4, r2, #6
 800b7b4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b7b8:	018b      	lsls	r3, r1, #6
 800b7ba:	1a5b      	subs	r3, r3, r1
 800b7bc:	eb64 0402 	sbc.w	r4, r4, r2
 800b7c0:	f04f 0100 	mov.w	r1, #0
 800b7c4:	f04f 0200 	mov.w	r2, #0
 800b7c8:	00e2      	lsls	r2, r4, #3
 800b7ca:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b7ce:	00d9      	lsls	r1, r3, #3
 800b7d0:	460b      	mov	r3, r1
 800b7d2:	4614      	mov	r4, r2
 800b7d4:	195b      	adds	r3, r3, r5
 800b7d6:	eb44 0406 	adc.w	r4, r4, r6
 800b7da:	f04f 0100 	mov.w	r1, #0
 800b7de:	f04f 0200 	mov.w	r2, #0
 800b7e2:	02a2      	lsls	r2, r4, #10
 800b7e4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800b7e8:	0299      	lsls	r1, r3, #10
 800b7ea:	460b      	mov	r3, r1
 800b7ec:	4614      	mov	r4, r2
 800b7ee:	4618      	mov	r0, r3
 800b7f0:	4621      	mov	r1, r4
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	f04f 0400 	mov.w	r4, #0
 800b7f8:	461a      	mov	r2, r3
 800b7fa:	4623      	mov	r3, r4
 800b7fc:	f7f5 fcc4 	bl	8001188 <__aeabi_uldivmod>
 800b800:	4603      	mov	r3, r0
 800b802:	460c      	mov	r4, r1
 800b804:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800b806:	4b0b      	ldr	r3, [pc, #44]	; (800b834 <HAL_RCC_GetSysClockFreq+0x158>)
 800b808:	685b      	ldr	r3, [r3, #4]
 800b80a:	0c1b      	lsrs	r3, r3, #16
 800b80c:	f003 0303 	and.w	r3, r3, #3
 800b810:	3301      	adds	r3, #1
 800b812:	005b      	lsls	r3, r3, #1
 800b814:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800b816:	68fa      	ldr	r2, [r7, #12]
 800b818:	683b      	ldr	r3, [r7, #0]
 800b81a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b81e:	60bb      	str	r3, [r7, #8]
      break;
 800b820:	e002      	b.n	800b828 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b822:	4b05      	ldr	r3, [pc, #20]	; (800b838 <HAL_RCC_GetSysClockFreq+0x15c>)
 800b824:	60bb      	str	r3, [r7, #8]
      break;
 800b826:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b828:	68bb      	ldr	r3, [r7, #8]
}
 800b82a:	4618      	mov	r0, r3
 800b82c:	3714      	adds	r7, #20
 800b82e:	46bd      	mov	sp, r7
 800b830:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b832:	bf00      	nop
 800b834:	40023800 	.word	0x40023800
 800b838:	00f42400 	.word	0x00f42400
 800b83c:	017d7840 	.word	0x017d7840

0800b840 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b840:	b480      	push	{r7}
 800b842:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b844:	4b02      	ldr	r3, [pc, #8]	; (800b850 <HAL_RCC_GetHCLKFreq+0x10>)
 800b846:	681b      	ldr	r3, [r3, #0]
}
 800b848:	4618      	mov	r0, r3
 800b84a:	46bd      	mov	sp, r7
 800b84c:	bc80      	pop	{r7}
 800b84e:	4770      	bx	lr
 800b850:	20000058 	.word	0x20000058

0800b854 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b854:	b580      	push	{r7, lr}
 800b856:	b082      	sub	sp, #8
 800b858:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800b85a:	f7ff fff1 	bl	800b840 <HAL_RCC_GetHCLKFreq>
 800b85e:	4601      	mov	r1, r0
 800b860:	4b0b      	ldr	r3, [pc, #44]	; (800b890 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800b862:	689b      	ldr	r3, [r3, #8]
 800b864:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800b868:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 800b86c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b86e:	687a      	ldr	r2, [r7, #4]
 800b870:	fa92 f2a2 	rbit	r2, r2
 800b874:	603a      	str	r2, [r7, #0]
  return result;
 800b876:	683a      	ldr	r2, [r7, #0]
 800b878:	fab2 f282 	clz	r2, r2
 800b87c:	b2d2      	uxtb	r2, r2
 800b87e:	40d3      	lsrs	r3, r2
 800b880:	4a04      	ldr	r2, [pc, #16]	; (800b894 <HAL_RCC_GetPCLK1Freq+0x40>)
 800b882:	5cd3      	ldrb	r3, [r2, r3]
 800b884:	fa21 f303 	lsr.w	r3, r1, r3
}
 800b888:	4618      	mov	r0, r3
 800b88a:	3708      	adds	r7, #8
 800b88c:	46bd      	mov	sp, r7
 800b88e:	bd80      	pop	{r7, pc}
 800b890:	40023800 	.word	0x40023800
 800b894:	0800fdb8 	.word	0x0800fdb8

0800b898 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b898:	b580      	push	{r7, lr}
 800b89a:	b082      	sub	sp, #8
 800b89c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800b89e:	f7ff ffcf 	bl	800b840 <HAL_RCC_GetHCLKFreq>
 800b8a2:	4601      	mov	r1, r0
 800b8a4:	4b0b      	ldr	r3, [pc, #44]	; (800b8d4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800b8a6:	689b      	ldr	r3, [r3, #8]
 800b8a8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800b8ac:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800b8b0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b8b2:	687a      	ldr	r2, [r7, #4]
 800b8b4:	fa92 f2a2 	rbit	r2, r2
 800b8b8:	603a      	str	r2, [r7, #0]
  return result;
 800b8ba:	683a      	ldr	r2, [r7, #0]
 800b8bc:	fab2 f282 	clz	r2, r2
 800b8c0:	b2d2      	uxtb	r2, r2
 800b8c2:	40d3      	lsrs	r3, r2
 800b8c4:	4a04      	ldr	r2, [pc, #16]	; (800b8d8 <HAL_RCC_GetPCLK2Freq+0x40>)
 800b8c6:	5cd3      	ldrb	r3, [r2, r3]
 800b8c8:	fa21 f303 	lsr.w	r3, r1, r3
}
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	3708      	adds	r7, #8
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	bd80      	pop	{r7, pc}
 800b8d4:	40023800 	.word	0x40023800
 800b8d8:	0800fdb8 	.word	0x0800fdb8

0800b8dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b082      	sub	sp, #8
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d101      	bne.n	800b8ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b8ea:	2301      	movs	r3, #1
 800b8ec:	e01d      	b.n	800b92a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b8f4:	b2db      	uxtb	r3, r3
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d106      	bne.n	800b908 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	2200      	movs	r2, #0
 800b8fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b902:	6878      	ldr	r0, [r7, #4]
 800b904:	f7fc f95e 	bl	8007bc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	2202      	movs	r2, #2
 800b90c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681a      	ldr	r2, [r3, #0]
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	3304      	adds	r3, #4
 800b918:	4619      	mov	r1, r3
 800b91a:	4610      	mov	r0, r2
 800b91c:	f000 fb74 	bl	800c008 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	2201      	movs	r2, #1
 800b924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b928:	2300      	movs	r3, #0
}
 800b92a:	4618      	mov	r0, r3
 800b92c:	3708      	adds	r7, #8
 800b92e:	46bd      	mov	sp, r7
 800b930:	bd80      	pop	{r7, pc}

0800b932 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800b932:	b480      	push	{r7}
 800b934:	b085      	sub	sp, #20
 800b936:	af00      	add	r7, sp, #0
 800b938:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	2202      	movs	r2, #2
 800b93e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	689b      	ldr	r3, [r3, #8]
 800b948:	f003 0307 	and.w	r3, r3, #7
 800b94c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	2b06      	cmp	r3, #6
 800b952:	d007      	beq.n	800b964 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	681a      	ldr	r2, [r3, #0]
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	f042 0201 	orr.w	r2, r2, #1
 800b962:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2201      	movs	r2, #1
 800b968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800b96c:	2300      	movs	r3, #0
}
 800b96e:	4618      	mov	r0, r3
 800b970:	3714      	adds	r7, #20
 800b972:	46bd      	mov	sp, r7
 800b974:	bc80      	pop	{r7}
 800b976:	4770      	bx	lr

0800b978 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b978:	b480      	push	{r7}
 800b97a:	b085      	sub	sp, #20
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	68da      	ldr	r2, [r3, #12]
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	f042 0201 	orr.w	r2, r2, #1
 800b98e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	689b      	ldr	r3, [r3, #8]
 800b996:	f003 0307 	and.w	r3, r3, #7
 800b99a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	2b06      	cmp	r3, #6
 800b9a0:	d007      	beq.n	800b9b2 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	681a      	ldr	r2, [r3, #0]
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	f042 0201 	orr.w	r2, r2, #1
 800b9b0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b9b2:	2300      	movs	r3, #0
}
 800b9b4:	4618      	mov	r0, r3
 800b9b6:	3714      	adds	r7, #20
 800b9b8:	46bd      	mov	sp, r7
 800b9ba:	bc80      	pop	{r7}
 800b9bc:	4770      	bx	lr

0800b9be <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b9be:	b580      	push	{r7, lr}
 800b9c0:	b082      	sub	sp, #8
 800b9c2:	af00      	add	r7, sp, #0
 800b9c4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d101      	bne.n	800b9d0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b9cc:	2301      	movs	r3, #1
 800b9ce:	e01d      	b.n	800ba0c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b9d6:	b2db      	uxtb	r3, r3
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d106      	bne.n	800b9ea <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	2200      	movs	r2, #0
 800b9e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b9e4:	6878      	ldr	r0, [r7, #4]
 800b9e6:	f000 f815 	bl	800ba14 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	2202      	movs	r2, #2
 800b9ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	681a      	ldr	r2, [r3, #0]
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	3304      	adds	r3, #4
 800b9fa:	4619      	mov	r1, r3
 800b9fc:	4610      	mov	r0, r2
 800b9fe:	f000 fb03 	bl	800c008 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	2201      	movs	r2, #1
 800ba06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ba0a:	2300      	movs	r3, #0
}
 800ba0c:	4618      	mov	r0, r3
 800ba0e:	3708      	adds	r7, #8
 800ba10:	46bd      	mov	sp, r7
 800ba12:	bd80      	pop	{r7, pc}

0800ba14 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800ba14:	b480      	push	{r7}
 800ba16:	b083      	sub	sp, #12
 800ba18:	af00      	add	r7, sp, #0
 800ba1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800ba1c:	bf00      	nop
 800ba1e:	370c      	adds	r7, #12
 800ba20:	46bd      	mov	sp, r7
 800ba22:	bc80      	pop	{r7}
 800ba24:	4770      	bx	lr
	...

0800ba28 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b084      	sub	sp, #16
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	6078      	str	r0, [r7, #4]
 800ba30:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	2201      	movs	r2, #1
 800ba38:	6839      	ldr	r1, [r7, #0]
 800ba3a:	4618      	mov	r0, r3
 800ba3c:	f000 fdc4 	bl	800c5c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	4a15      	ldr	r2, [pc, #84]	; (800ba9c <HAL_TIM_PWM_Start+0x74>)
 800ba46:	4293      	cmp	r3, r2
 800ba48:	d004      	beq.n	800ba54 <HAL_TIM_PWM_Start+0x2c>
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	4a14      	ldr	r2, [pc, #80]	; (800baa0 <HAL_TIM_PWM_Start+0x78>)
 800ba50:	4293      	cmp	r3, r2
 800ba52:	d101      	bne.n	800ba58 <HAL_TIM_PWM_Start+0x30>
 800ba54:	2301      	movs	r3, #1
 800ba56:	e000      	b.n	800ba5a <HAL_TIM_PWM_Start+0x32>
 800ba58:	2300      	movs	r3, #0
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d007      	beq.n	800ba6e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ba6c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	689b      	ldr	r3, [r3, #8]
 800ba74:	f003 0307 	and.w	r3, r3, #7
 800ba78:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	2b06      	cmp	r3, #6
 800ba7e:	d007      	beq.n	800ba90 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	681a      	ldr	r2, [r3, #0]
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	f042 0201 	orr.w	r2, r2, #1
 800ba8e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ba90:	2300      	movs	r3, #0
}
 800ba92:	4618      	mov	r0, r3
 800ba94:	3710      	adds	r7, #16
 800ba96:	46bd      	mov	sp, r7
 800ba98:	bd80      	pop	{r7, pc}
 800ba9a:	bf00      	nop
 800ba9c:	40010000 	.word	0x40010000
 800baa0:	40010400 	.word	0x40010400

0800baa4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800baa4:	b580      	push	{r7, lr}
 800baa6:	b082      	sub	sp, #8
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	691b      	ldr	r3, [r3, #16]
 800bab2:	f003 0302 	and.w	r3, r3, #2
 800bab6:	2b02      	cmp	r3, #2
 800bab8:	d122      	bne.n	800bb00 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	68db      	ldr	r3, [r3, #12]
 800bac0:	f003 0302 	and.w	r3, r3, #2
 800bac4:	2b02      	cmp	r3, #2
 800bac6:	d11b      	bne.n	800bb00 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	f06f 0202 	mvn.w	r2, #2
 800bad0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	2201      	movs	r2, #1
 800bad6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	699b      	ldr	r3, [r3, #24]
 800bade:	f003 0303 	and.w	r3, r3, #3
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d003      	beq.n	800baee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bae6:	6878      	ldr	r0, [r7, #4]
 800bae8:	f000 fa73 	bl	800bfd2 <HAL_TIM_IC_CaptureCallback>
 800baec:	e005      	b.n	800bafa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800baee:	6878      	ldr	r0, [r7, #4]
 800baf0:	f000 fa66 	bl	800bfc0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800baf4:	6878      	ldr	r0, [r7, #4]
 800baf6:	f000 fa75 	bl	800bfe4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	2200      	movs	r2, #0
 800bafe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	691b      	ldr	r3, [r3, #16]
 800bb06:	f003 0304 	and.w	r3, r3, #4
 800bb0a:	2b04      	cmp	r3, #4
 800bb0c:	d122      	bne.n	800bb54 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	68db      	ldr	r3, [r3, #12]
 800bb14:	f003 0304 	and.w	r3, r3, #4
 800bb18:	2b04      	cmp	r3, #4
 800bb1a:	d11b      	bne.n	800bb54 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	f06f 0204 	mvn.w	r2, #4
 800bb24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	2202      	movs	r2, #2
 800bb2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	699b      	ldr	r3, [r3, #24]
 800bb32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d003      	beq.n	800bb42 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bb3a:	6878      	ldr	r0, [r7, #4]
 800bb3c:	f000 fa49 	bl	800bfd2 <HAL_TIM_IC_CaptureCallback>
 800bb40:	e005      	b.n	800bb4e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bb42:	6878      	ldr	r0, [r7, #4]
 800bb44:	f000 fa3c 	bl	800bfc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bb48:	6878      	ldr	r0, [r7, #4]
 800bb4a:	f000 fa4b 	bl	800bfe4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	2200      	movs	r2, #0
 800bb52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	691b      	ldr	r3, [r3, #16]
 800bb5a:	f003 0308 	and.w	r3, r3, #8
 800bb5e:	2b08      	cmp	r3, #8
 800bb60:	d122      	bne.n	800bba8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	68db      	ldr	r3, [r3, #12]
 800bb68:	f003 0308 	and.w	r3, r3, #8
 800bb6c:	2b08      	cmp	r3, #8
 800bb6e:	d11b      	bne.n	800bba8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	f06f 0208 	mvn.w	r2, #8
 800bb78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	2204      	movs	r2, #4
 800bb7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	69db      	ldr	r3, [r3, #28]
 800bb86:	f003 0303 	and.w	r3, r3, #3
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d003      	beq.n	800bb96 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bb8e:	6878      	ldr	r0, [r7, #4]
 800bb90:	f000 fa1f 	bl	800bfd2 <HAL_TIM_IC_CaptureCallback>
 800bb94:	e005      	b.n	800bba2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bb96:	6878      	ldr	r0, [r7, #4]
 800bb98:	f000 fa12 	bl	800bfc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bb9c:	6878      	ldr	r0, [r7, #4]
 800bb9e:	f000 fa21 	bl	800bfe4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	2200      	movs	r2, #0
 800bba6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	691b      	ldr	r3, [r3, #16]
 800bbae:	f003 0310 	and.w	r3, r3, #16
 800bbb2:	2b10      	cmp	r3, #16
 800bbb4:	d122      	bne.n	800bbfc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	68db      	ldr	r3, [r3, #12]
 800bbbc:	f003 0310 	and.w	r3, r3, #16
 800bbc0:	2b10      	cmp	r3, #16
 800bbc2:	d11b      	bne.n	800bbfc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	f06f 0210 	mvn.w	r2, #16
 800bbcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	2208      	movs	r2, #8
 800bbd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	69db      	ldr	r3, [r3, #28]
 800bbda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d003      	beq.n	800bbea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bbe2:	6878      	ldr	r0, [r7, #4]
 800bbe4:	f000 f9f5 	bl	800bfd2 <HAL_TIM_IC_CaptureCallback>
 800bbe8:	e005      	b.n	800bbf6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bbea:	6878      	ldr	r0, [r7, #4]
 800bbec:	f000 f9e8 	bl	800bfc0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bbf0:	6878      	ldr	r0, [r7, #4]
 800bbf2:	f000 f9f7 	bl	800bfe4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	691b      	ldr	r3, [r3, #16]
 800bc02:	f003 0301 	and.w	r3, r3, #1
 800bc06:	2b01      	cmp	r3, #1
 800bc08:	d10e      	bne.n	800bc28 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	68db      	ldr	r3, [r3, #12]
 800bc10:	f003 0301 	and.w	r3, r3, #1
 800bc14:	2b01      	cmp	r3, #1
 800bc16:	d107      	bne.n	800bc28 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	f06f 0201 	mvn.w	r2, #1
 800bc20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bc22:	6878      	ldr	r0, [r7, #4]
 800bc24:	f000 f9c3 	bl	800bfae <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	691b      	ldr	r3, [r3, #16]
 800bc2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bc32:	2b80      	cmp	r3, #128	; 0x80
 800bc34:	d10e      	bne.n	800bc54 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	68db      	ldr	r3, [r3, #12]
 800bc3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bc40:	2b80      	cmp	r3, #128	; 0x80
 800bc42:	d107      	bne.n	800bc54 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800bc4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bc4e:	6878      	ldr	r0, [r7, #4]
 800bc50:	f000 fd7c 	bl	800c74c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	691b      	ldr	r3, [r3, #16]
 800bc5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc5e:	2b40      	cmp	r3, #64	; 0x40
 800bc60:	d10e      	bne.n	800bc80 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	68db      	ldr	r3, [r3, #12]
 800bc68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc6c:	2b40      	cmp	r3, #64	; 0x40
 800bc6e:	d107      	bne.n	800bc80 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800bc78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bc7a:	6878      	ldr	r0, [r7, #4]
 800bc7c:	f000 f9bb 	bl	800bff6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	691b      	ldr	r3, [r3, #16]
 800bc86:	f003 0320 	and.w	r3, r3, #32
 800bc8a:	2b20      	cmp	r3, #32
 800bc8c:	d10e      	bne.n	800bcac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	68db      	ldr	r3, [r3, #12]
 800bc94:	f003 0320 	and.w	r3, r3, #32
 800bc98:	2b20      	cmp	r3, #32
 800bc9a:	d107      	bne.n	800bcac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	f06f 0220 	mvn.w	r2, #32
 800bca4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bca6:	6878      	ldr	r0, [r7, #4]
 800bca8:	f000 fd47 	bl	800c73a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bcac:	bf00      	nop
 800bcae:	3708      	adds	r7, #8
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	bd80      	pop	{r7, pc}

0800bcb4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bcb4:	b580      	push	{r7, lr}
 800bcb6:	b084      	sub	sp, #16
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	60f8      	str	r0, [r7, #12]
 800bcbc:	60b9      	str	r1, [r7, #8]
 800bcbe:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bcc6:	2b01      	cmp	r3, #1
 800bcc8:	d101      	bne.n	800bcce <HAL_TIM_PWM_ConfigChannel+0x1a>
 800bcca:	2302      	movs	r3, #2
 800bccc:	e0b4      	b.n	800be38 <HAL_TIM_PWM_ConfigChannel+0x184>
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	2201      	movs	r2, #1
 800bcd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	2202      	movs	r2, #2
 800bcda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	2b0c      	cmp	r3, #12
 800bce2:	f200 809f 	bhi.w	800be24 <HAL_TIM_PWM_ConfigChannel+0x170>
 800bce6:	a201      	add	r2, pc, #4	; (adr r2, 800bcec <HAL_TIM_PWM_ConfigChannel+0x38>)
 800bce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcec:	0800bd21 	.word	0x0800bd21
 800bcf0:	0800be25 	.word	0x0800be25
 800bcf4:	0800be25 	.word	0x0800be25
 800bcf8:	0800be25 	.word	0x0800be25
 800bcfc:	0800bd61 	.word	0x0800bd61
 800bd00:	0800be25 	.word	0x0800be25
 800bd04:	0800be25 	.word	0x0800be25
 800bd08:	0800be25 	.word	0x0800be25
 800bd0c:	0800bda3 	.word	0x0800bda3
 800bd10:	0800be25 	.word	0x0800be25
 800bd14:	0800be25 	.word	0x0800be25
 800bd18:	0800be25 	.word	0x0800be25
 800bd1c:	0800bde3 	.word	0x0800bde3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	68b9      	ldr	r1, [r7, #8]
 800bd26:	4618      	mov	r0, r3
 800bd28:	f000 fa0c 	bl	800c144 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	699a      	ldr	r2, [r3, #24]
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	f042 0208 	orr.w	r2, r2, #8
 800bd3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	699a      	ldr	r2, [r3, #24]
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	f022 0204 	bic.w	r2, r2, #4
 800bd4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	6999      	ldr	r1, [r3, #24]
 800bd52:	68bb      	ldr	r3, [r7, #8]
 800bd54:	691a      	ldr	r2, [r3, #16]
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	430a      	orrs	r2, r1
 800bd5c:	619a      	str	r2, [r3, #24]
      break;
 800bd5e:	e062      	b.n	800be26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	68b9      	ldr	r1, [r7, #8]
 800bd66:	4618      	mov	r0, r3
 800bd68:	f000 fa5c 	bl	800c224 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	699a      	ldr	r2, [r3, #24]
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bd7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	699a      	ldr	r2, [r3, #24]
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bd8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	6999      	ldr	r1, [r3, #24]
 800bd92:	68bb      	ldr	r3, [r7, #8]
 800bd94:	691b      	ldr	r3, [r3, #16]
 800bd96:	021a      	lsls	r2, r3, #8
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	430a      	orrs	r2, r1
 800bd9e:	619a      	str	r2, [r3, #24]
      break;
 800bda0:	e041      	b.n	800be26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	68b9      	ldr	r1, [r7, #8]
 800bda8:	4618      	mov	r0, r3
 800bdaa:	f000 faaf 	bl	800c30c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	69da      	ldr	r2, [r3, #28]
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	f042 0208 	orr.w	r2, r2, #8
 800bdbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	69da      	ldr	r2, [r3, #28]
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	f022 0204 	bic.w	r2, r2, #4
 800bdcc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	69d9      	ldr	r1, [r3, #28]
 800bdd4:	68bb      	ldr	r3, [r7, #8]
 800bdd6:	691a      	ldr	r2, [r3, #16]
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	430a      	orrs	r2, r1
 800bdde:	61da      	str	r2, [r3, #28]
      break;
 800bde0:	e021      	b.n	800be26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	68b9      	ldr	r1, [r7, #8]
 800bde8:	4618      	mov	r0, r3
 800bdea:	f000 fb03 	bl	800c3f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	69da      	ldr	r2, [r3, #28]
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bdfc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	69da      	ldr	r2, [r3, #28]
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800be0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	69d9      	ldr	r1, [r3, #28]
 800be14:	68bb      	ldr	r3, [r7, #8]
 800be16:	691b      	ldr	r3, [r3, #16]
 800be18:	021a      	lsls	r2, r3, #8
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	430a      	orrs	r2, r1
 800be20:	61da      	str	r2, [r3, #28]
      break;
 800be22:	e000      	b.n	800be26 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800be24:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	2201      	movs	r2, #1
 800be2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	2200      	movs	r2, #0
 800be32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800be36:	2300      	movs	r3, #0
}
 800be38:	4618      	mov	r0, r3
 800be3a:	3710      	adds	r7, #16
 800be3c:	46bd      	mov	sp, r7
 800be3e:	bd80      	pop	{r7, pc}

0800be40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800be40:	b580      	push	{r7, lr}
 800be42:	b084      	sub	sp, #16
 800be44:	af00      	add	r7, sp, #0
 800be46:	6078      	str	r0, [r7, #4]
 800be48:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800be50:	2b01      	cmp	r3, #1
 800be52:	d101      	bne.n	800be58 <HAL_TIM_ConfigClockSource+0x18>
 800be54:	2302      	movs	r3, #2
 800be56:	e0a6      	b.n	800bfa6 <HAL_TIM_ConfigClockSource+0x166>
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	2201      	movs	r2, #1
 800be5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	2202      	movs	r2, #2
 800be64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	689b      	ldr	r3, [r3, #8]
 800be6e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800be76:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800be7e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	68fa      	ldr	r2, [r7, #12]
 800be86:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800be88:	683b      	ldr	r3, [r7, #0]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	2b40      	cmp	r3, #64	; 0x40
 800be8e:	d067      	beq.n	800bf60 <HAL_TIM_ConfigClockSource+0x120>
 800be90:	2b40      	cmp	r3, #64	; 0x40
 800be92:	d80b      	bhi.n	800beac <HAL_TIM_ConfigClockSource+0x6c>
 800be94:	2b10      	cmp	r3, #16
 800be96:	d073      	beq.n	800bf80 <HAL_TIM_ConfigClockSource+0x140>
 800be98:	2b10      	cmp	r3, #16
 800be9a:	d802      	bhi.n	800bea2 <HAL_TIM_ConfigClockSource+0x62>
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d06f      	beq.n	800bf80 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800bea0:	e078      	b.n	800bf94 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800bea2:	2b20      	cmp	r3, #32
 800bea4:	d06c      	beq.n	800bf80 <HAL_TIM_ConfigClockSource+0x140>
 800bea6:	2b30      	cmp	r3, #48	; 0x30
 800bea8:	d06a      	beq.n	800bf80 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800beaa:	e073      	b.n	800bf94 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800beac:	2b70      	cmp	r3, #112	; 0x70
 800beae:	d00d      	beq.n	800becc <HAL_TIM_ConfigClockSource+0x8c>
 800beb0:	2b70      	cmp	r3, #112	; 0x70
 800beb2:	d804      	bhi.n	800bebe <HAL_TIM_ConfigClockSource+0x7e>
 800beb4:	2b50      	cmp	r3, #80	; 0x50
 800beb6:	d033      	beq.n	800bf20 <HAL_TIM_ConfigClockSource+0xe0>
 800beb8:	2b60      	cmp	r3, #96	; 0x60
 800beba:	d041      	beq.n	800bf40 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800bebc:	e06a      	b.n	800bf94 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800bebe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bec2:	d066      	beq.n	800bf92 <HAL_TIM_ConfigClockSource+0x152>
 800bec4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bec8:	d017      	beq.n	800befa <HAL_TIM_ConfigClockSource+0xba>
      break;
 800beca:	e063      	b.n	800bf94 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	6818      	ldr	r0, [r3, #0]
 800bed0:	683b      	ldr	r3, [r7, #0]
 800bed2:	6899      	ldr	r1, [r3, #8]
 800bed4:	683b      	ldr	r3, [r7, #0]
 800bed6:	685a      	ldr	r2, [r3, #4]
 800bed8:	683b      	ldr	r3, [r7, #0]
 800beda:	68db      	ldr	r3, [r3, #12]
 800bedc:	f000 fb55 	bl	800c58a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	689b      	ldr	r3, [r3, #8]
 800bee6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800beee:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	68fa      	ldr	r2, [r7, #12]
 800bef6:	609a      	str	r2, [r3, #8]
      break;
 800bef8:	e04c      	b.n	800bf94 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	6818      	ldr	r0, [r3, #0]
 800befe:	683b      	ldr	r3, [r7, #0]
 800bf00:	6899      	ldr	r1, [r3, #8]
 800bf02:	683b      	ldr	r3, [r7, #0]
 800bf04:	685a      	ldr	r2, [r3, #4]
 800bf06:	683b      	ldr	r3, [r7, #0]
 800bf08:	68db      	ldr	r3, [r3, #12]
 800bf0a:	f000 fb3e 	bl	800c58a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	689a      	ldr	r2, [r3, #8]
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bf1c:	609a      	str	r2, [r3, #8]
      break;
 800bf1e:	e039      	b.n	800bf94 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	6818      	ldr	r0, [r3, #0]
 800bf24:	683b      	ldr	r3, [r7, #0]
 800bf26:	6859      	ldr	r1, [r3, #4]
 800bf28:	683b      	ldr	r3, [r7, #0]
 800bf2a:	68db      	ldr	r3, [r3, #12]
 800bf2c:	461a      	mov	r2, r3
 800bf2e:	f000 fab5 	bl	800c49c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	2150      	movs	r1, #80	; 0x50
 800bf38:	4618      	mov	r0, r3
 800bf3a:	f000 fb0c 	bl	800c556 <TIM_ITRx_SetConfig>
      break;
 800bf3e:	e029      	b.n	800bf94 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	6818      	ldr	r0, [r3, #0]
 800bf44:	683b      	ldr	r3, [r7, #0]
 800bf46:	6859      	ldr	r1, [r3, #4]
 800bf48:	683b      	ldr	r3, [r7, #0]
 800bf4a:	68db      	ldr	r3, [r3, #12]
 800bf4c:	461a      	mov	r2, r3
 800bf4e:	f000 fad3 	bl	800c4f8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	2160      	movs	r1, #96	; 0x60
 800bf58:	4618      	mov	r0, r3
 800bf5a:	f000 fafc 	bl	800c556 <TIM_ITRx_SetConfig>
      break;
 800bf5e:	e019      	b.n	800bf94 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	6818      	ldr	r0, [r3, #0]
 800bf64:	683b      	ldr	r3, [r7, #0]
 800bf66:	6859      	ldr	r1, [r3, #4]
 800bf68:	683b      	ldr	r3, [r7, #0]
 800bf6a:	68db      	ldr	r3, [r3, #12]
 800bf6c:	461a      	mov	r2, r3
 800bf6e:	f000 fa95 	bl	800c49c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	2140      	movs	r1, #64	; 0x40
 800bf78:	4618      	mov	r0, r3
 800bf7a:	f000 faec 	bl	800c556 <TIM_ITRx_SetConfig>
      break;
 800bf7e:	e009      	b.n	800bf94 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	681a      	ldr	r2, [r3, #0]
 800bf84:	683b      	ldr	r3, [r7, #0]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	4619      	mov	r1, r3
 800bf8a:	4610      	mov	r0, r2
 800bf8c:	f000 fae3 	bl	800c556 <TIM_ITRx_SetConfig>
      break;
 800bf90:	e000      	b.n	800bf94 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800bf92:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	2201      	movs	r2, #1
 800bf98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	2200      	movs	r2, #0
 800bfa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bfa4:	2300      	movs	r3, #0
}
 800bfa6:	4618      	mov	r0, r3
 800bfa8:	3710      	adds	r7, #16
 800bfaa:	46bd      	mov	sp, r7
 800bfac:	bd80      	pop	{r7, pc}

0800bfae <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bfae:	b480      	push	{r7}
 800bfb0:	b083      	sub	sp, #12
 800bfb2:	af00      	add	r7, sp, #0
 800bfb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800bfb6:	bf00      	nop
 800bfb8:	370c      	adds	r7, #12
 800bfba:	46bd      	mov	sp, r7
 800bfbc:	bc80      	pop	{r7}
 800bfbe:	4770      	bx	lr

0800bfc0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bfc0:	b480      	push	{r7}
 800bfc2:	b083      	sub	sp, #12
 800bfc4:	af00      	add	r7, sp, #0
 800bfc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bfc8:	bf00      	nop
 800bfca:	370c      	adds	r7, #12
 800bfcc:	46bd      	mov	sp, r7
 800bfce:	bc80      	pop	{r7}
 800bfd0:	4770      	bx	lr

0800bfd2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bfd2:	b480      	push	{r7}
 800bfd4:	b083      	sub	sp, #12
 800bfd6:	af00      	add	r7, sp, #0
 800bfd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bfda:	bf00      	nop
 800bfdc:	370c      	adds	r7, #12
 800bfde:	46bd      	mov	sp, r7
 800bfe0:	bc80      	pop	{r7}
 800bfe2:	4770      	bx	lr

0800bfe4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bfe4:	b480      	push	{r7}
 800bfe6:	b083      	sub	sp, #12
 800bfe8:	af00      	add	r7, sp, #0
 800bfea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bfec:	bf00      	nop
 800bfee:	370c      	adds	r7, #12
 800bff0:	46bd      	mov	sp, r7
 800bff2:	bc80      	pop	{r7}
 800bff4:	4770      	bx	lr

0800bff6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bff6:	b480      	push	{r7}
 800bff8:	b083      	sub	sp, #12
 800bffa:	af00      	add	r7, sp, #0
 800bffc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bffe:	bf00      	nop
 800c000:	370c      	adds	r7, #12
 800c002:	46bd      	mov	sp, r7
 800c004:	bc80      	pop	{r7}
 800c006:	4770      	bx	lr

0800c008 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c008:	b480      	push	{r7}
 800c00a:	b085      	sub	sp, #20
 800c00c:	af00      	add	r7, sp, #0
 800c00e:	6078      	str	r0, [r7, #4]
 800c010:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	4a3f      	ldr	r2, [pc, #252]	; (800c118 <TIM_Base_SetConfig+0x110>)
 800c01c:	4293      	cmp	r3, r2
 800c01e:	d013      	beq.n	800c048 <TIM_Base_SetConfig+0x40>
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c026:	d00f      	beq.n	800c048 <TIM_Base_SetConfig+0x40>
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	4a3c      	ldr	r2, [pc, #240]	; (800c11c <TIM_Base_SetConfig+0x114>)
 800c02c:	4293      	cmp	r3, r2
 800c02e:	d00b      	beq.n	800c048 <TIM_Base_SetConfig+0x40>
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	4a3b      	ldr	r2, [pc, #236]	; (800c120 <TIM_Base_SetConfig+0x118>)
 800c034:	4293      	cmp	r3, r2
 800c036:	d007      	beq.n	800c048 <TIM_Base_SetConfig+0x40>
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	4a3a      	ldr	r2, [pc, #232]	; (800c124 <TIM_Base_SetConfig+0x11c>)
 800c03c:	4293      	cmp	r3, r2
 800c03e:	d003      	beq.n	800c048 <TIM_Base_SetConfig+0x40>
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	4a39      	ldr	r2, [pc, #228]	; (800c128 <TIM_Base_SetConfig+0x120>)
 800c044:	4293      	cmp	r3, r2
 800c046:	d108      	bne.n	800c05a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c04e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c050:	683b      	ldr	r3, [r7, #0]
 800c052:	685b      	ldr	r3, [r3, #4]
 800c054:	68fa      	ldr	r2, [r7, #12]
 800c056:	4313      	orrs	r3, r2
 800c058:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	4a2e      	ldr	r2, [pc, #184]	; (800c118 <TIM_Base_SetConfig+0x110>)
 800c05e:	4293      	cmp	r3, r2
 800c060:	d02b      	beq.n	800c0ba <TIM_Base_SetConfig+0xb2>
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c068:	d027      	beq.n	800c0ba <TIM_Base_SetConfig+0xb2>
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	4a2b      	ldr	r2, [pc, #172]	; (800c11c <TIM_Base_SetConfig+0x114>)
 800c06e:	4293      	cmp	r3, r2
 800c070:	d023      	beq.n	800c0ba <TIM_Base_SetConfig+0xb2>
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	4a2a      	ldr	r2, [pc, #168]	; (800c120 <TIM_Base_SetConfig+0x118>)
 800c076:	4293      	cmp	r3, r2
 800c078:	d01f      	beq.n	800c0ba <TIM_Base_SetConfig+0xb2>
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	4a29      	ldr	r2, [pc, #164]	; (800c124 <TIM_Base_SetConfig+0x11c>)
 800c07e:	4293      	cmp	r3, r2
 800c080:	d01b      	beq.n	800c0ba <TIM_Base_SetConfig+0xb2>
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	4a28      	ldr	r2, [pc, #160]	; (800c128 <TIM_Base_SetConfig+0x120>)
 800c086:	4293      	cmp	r3, r2
 800c088:	d017      	beq.n	800c0ba <TIM_Base_SetConfig+0xb2>
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	4a27      	ldr	r2, [pc, #156]	; (800c12c <TIM_Base_SetConfig+0x124>)
 800c08e:	4293      	cmp	r3, r2
 800c090:	d013      	beq.n	800c0ba <TIM_Base_SetConfig+0xb2>
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	4a26      	ldr	r2, [pc, #152]	; (800c130 <TIM_Base_SetConfig+0x128>)
 800c096:	4293      	cmp	r3, r2
 800c098:	d00f      	beq.n	800c0ba <TIM_Base_SetConfig+0xb2>
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	4a25      	ldr	r2, [pc, #148]	; (800c134 <TIM_Base_SetConfig+0x12c>)
 800c09e:	4293      	cmp	r3, r2
 800c0a0:	d00b      	beq.n	800c0ba <TIM_Base_SetConfig+0xb2>
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	4a24      	ldr	r2, [pc, #144]	; (800c138 <TIM_Base_SetConfig+0x130>)
 800c0a6:	4293      	cmp	r3, r2
 800c0a8:	d007      	beq.n	800c0ba <TIM_Base_SetConfig+0xb2>
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	4a23      	ldr	r2, [pc, #140]	; (800c13c <TIM_Base_SetConfig+0x134>)
 800c0ae:	4293      	cmp	r3, r2
 800c0b0:	d003      	beq.n	800c0ba <TIM_Base_SetConfig+0xb2>
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	4a22      	ldr	r2, [pc, #136]	; (800c140 <TIM_Base_SetConfig+0x138>)
 800c0b6:	4293      	cmp	r3, r2
 800c0b8:	d108      	bne.n	800c0cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c0c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c0c2:	683b      	ldr	r3, [r7, #0]
 800c0c4:	68db      	ldr	r3, [r3, #12]
 800c0c6:	68fa      	ldr	r2, [r7, #12]
 800c0c8:	4313      	orrs	r3, r2
 800c0ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c0d2:	683b      	ldr	r3, [r7, #0]
 800c0d4:	695b      	ldr	r3, [r3, #20]
 800c0d6:	4313      	orrs	r3, r2
 800c0d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	68fa      	ldr	r2, [r7, #12]
 800c0de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c0e0:	683b      	ldr	r3, [r7, #0]
 800c0e2:	689a      	ldr	r2, [r3, #8]
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c0e8:	683b      	ldr	r3, [r7, #0]
 800c0ea:	681a      	ldr	r2, [r3, #0]
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	4a09      	ldr	r2, [pc, #36]	; (800c118 <TIM_Base_SetConfig+0x110>)
 800c0f4:	4293      	cmp	r3, r2
 800c0f6:	d003      	beq.n	800c100 <TIM_Base_SetConfig+0xf8>
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	4a0b      	ldr	r2, [pc, #44]	; (800c128 <TIM_Base_SetConfig+0x120>)
 800c0fc:	4293      	cmp	r3, r2
 800c0fe:	d103      	bne.n	800c108 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c100:	683b      	ldr	r3, [r7, #0]
 800c102:	691a      	ldr	r2, [r3, #16]
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	2201      	movs	r2, #1
 800c10c:	615a      	str	r2, [r3, #20]
}
 800c10e:	bf00      	nop
 800c110:	3714      	adds	r7, #20
 800c112:	46bd      	mov	sp, r7
 800c114:	bc80      	pop	{r7}
 800c116:	4770      	bx	lr
 800c118:	40010000 	.word	0x40010000
 800c11c:	40000400 	.word	0x40000400
 800c120:	40000800 	.word	0x40000800
 800c124:	40000c00 	.word	0x40000c00
 800c128:	40010400 	.word	0x40010400
 800c12c:	40014000 	.word	0x40014000
 800c130:	40014400 	.word	0x40014400
 800c134:	40014800 	.word	0x40014800
 800c138:	40001800 	.word	0x40001800
 800c13c:	40001c00 	.word	0x40001c00
 800c140:	40002000 	.word	0x40002000

0800c144 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c144:	b480      	push	{r7}
 800c146:	b087      	sub	sp, #28
 800c148:	af00      	add	r7, sp, #0
 800c14a:	6078      	str	r0, [r7, #4]
 800c14c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	6a1b      	ldr	r3, [r3, #32]
 800c152:	f023 0201 	bic.w	r2, r3, #1
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	6a1b      	ldr	r3, [r3, #32]
 800c15e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	685b      	ldr	r3, [r3, #4]
 800c164:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	699b      	ldr	r3, [r3, #24]
 800c16a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c16c:	68fb      	ldr	r3, [r7, #12]
 800c16e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c172:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	f023 0303 	bic.w	r3, r3, #3
 800c17a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c17c:	683b      	ldr	r3, [r7, #0]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	68fa      	ldr	r2, [r7, #12]
 800c182:	4313      	orrs	r3, r2
 800c184:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c186:	697b      	ldr	r3, [r7, #20]
 800c188:	f023 0302 	bic.w	r3, r3, #2
 800c18c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c18e:	683b      	ldr	r3, [r7, #0]
 800c190:	689b      	ldr	r3, [r3, #8]
 800c192:	697a      	ldr	r2, [r7, #20]
 800c194:	4313      	orrs	r3, r2
 800c196:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	4a20      	ldr	r2, [pc, #128]	; (800c21c <TIM_OC1_SetConfig+0xd8>)
 800c19c:	4293      	cmp	r3, r2
 800c19e:	d003      	beq.n	800c1a8 <TIM_OC1_SetConfig+0x64>
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	4a1f      	ldr	r2, [pc, #124]	; (800c220 <TIM_OC1_SetConfig+0xdc>)
 800c1a4:	4293      	cmp	r3, r2
 800c1a6:	d10c      	bne.n	800c1c2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c1a8:	697b      	ldr	r3, [r7, #20]
 800c1aa:	f023 0308 	bic.w	r3, r3, #8
 800c1ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c1b0:	683b      	ldr	r3, [r7, #0]
 800c1b2:	68db      	ldr	r3, [r3, #12]
 800c1b4:	697a      	ldr	r2, [r7, #20]
 800c1b6:	4313      	orrs	r3, r2
 800c1b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c1ba:	697b      	ldr	r3, [r7, #20]
 800c1bc:	f023 0304 	bic.w	r3, r3, #4
 800c1c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	4a15      	ldr	r2, [pc, #84]	; (800c21c <TIM_OC1_SetConfig+0xd8>)
 800c1c6:	4293      	cmp	r3, r2
 800c1c8:	d003      	beq.n	800c1d2 <TIM_OC1_SetConfig+0x8e>
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	4a14      	ldr	r2, [pc, #80]	; (800c220 <TIM_OC1_SetConfig+0xdc>)
 800c1ce:	4293      	cmp	r3, r2
 800c1d0:	d111      	bne.n	800c1f6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c1d2:	693b      	ldr	r3, [r7, #16]
 800c1d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c1d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c1da:	693b      	ldr	r3, [r7, #16]
 800c1dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c1e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c1e2:	683b      	ldr	r3, [r7, #0]
 800c1e4:	695b      	ldr	r3, [r3, #20]
 800c1e6:	693a      	ldr	r2, [r7, #16]
 800c1e8:	4313      	orrs	r3, r2
 800c1ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c1ec:	683b      	ldr	r3, [r7, #0]
 800c1ee:	699b      	ldr	r3, [r3, #24]
 800c1f0:	693a      	ldr	r2, [r7, #16]
 800c1f2:	4313      	orrs	r3, r2
 800c1f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	693a      	ldr	r2, [r7, #16]
 800c1fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	68fa      	ldr	r2, [r7, #12]
 800c200:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c202:	683b      	ldr	r3, [r7, #0]
 800c204:	685a      	ldr	r2, [r3, #4]
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	697a      	ldr	r2, [r7, #20]
 800c20e:	621a      	str	r2, [r3, #32]
}
 800c210:	bf00      	nop
 800c212:	371c      	adds	r7, #28
 800c214:	46bd      	mov	sp, r7
 800c216:	bc80      	pop	{r7}
 800c218:	4770      	bx	lr
 800c21a:	bf00      	nop
 800c21c:	40010000 	.word	0x40010000
 800c220:	40010400 	.word	0x40010400

0800c224 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c224:	b480      	push	{r7}
 800c226:	b087      	sub	sp, #28
 800c228:	af00      	add	r7, sp, #0
 800c22a:	6078      	str	r0, [r7, #4]
 800c22c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	6a1b      	ldr	r3, [r3, #32]
 800c232:	f023 0210 	bic.w	r2, r3, #16
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	6a1b      	ldr	r3, [r3, #32]
 800c23e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	685b      	ldr	r3, [r3, #4]
 800c244:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	699b      	ldr	r3, [r3, #24]
 800c24a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c252:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c25a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c25c:	683b      	ldr	r3, [r7, #0]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	021b      	lsls	r3, r3, #8
 800c262:	68fa      	ldr	r2, [r7, #12]
 800c264:	4313      	orrs	r3, r2
 800c266:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c268:	697b      	ldr	r3, [r7, #20]
 800c26a:	f023 0320 	bic.w	r3, r3, #32
 800c26e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c270:	683b      	ldr	r3, [r7, #0]
 800c272:	689b      	ldr	r3, [r3, #8]
 800c274:	011b      	lsls	r3, r3, #4
 800c276:	697a      	ldr	r2, [r7, #20]
 800c278:	4313      	orrs	r3, r2
 800c27a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	4a21      	ldr	r2, [pc, #132]	; (800c304 <TIM_OC2_SetConfig+0xe0>)
 800c280:	4293      	cmp	r3, r2
 800c282:	d003      	beq.n	800c28c <TIM_OC2_SetConfig+0x68>
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	4a20      	ldr	r2, [pc, #128]	; (800c308 <TIM_OC2_SetConfig+0xe4>)
 800c288:	4293      	cmp	r3, r2
 800c28a:	d10d      	bne.n	800c2a8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c28c:	697b      	ldr	r3, [r7, #20]
 800c28e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c292:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c294:	683b      	ldr	r3, [r7, #0]
 800c296:	68db      	ldr	r3, [r3, #12]
 800c298:	011b      	lsls	r3, r3, #4
 800c29a:	697a      	ldr	r2, [r7, #20]
 800c29c:	4313      	orrs	r3, r2
 800c29e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c2a0:	697b      	ldr	r3, [r7, #20]
 800c2a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c2a6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	4a16      	ldr	r2, [pc, #88]	; (800c304 <TIM_OC2_SetConfig+0xe0>)
 800c2ac:	4293      	cmp	r3, r2
 800c2ae:	d003      	beq.n	800c2b8 <TIM_OC2_SetConfig+0x94>
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	4a15      	ldr	r2, [pc, #84]	; (800c308 <TIM_OC2_SetConfig+0xe4>)
 800c2b4:	4293      	cmp	r3, r2
 800c2b6:	d113      	bne.n	800c2e0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c2b8:	693b      	ldr	r3, [r7, #16]
 800c2ba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c2be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c2c0:	693b      	ldr	r3, [r7, #16]
 800c2c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c2c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c2c8:	683b      	ldr	r3, [r7, #0]
 800c2ca:	695b      	ldr	r3, [r3, #20]
 800c2cc:	009b      	lsls	r3, r3, #2
 800c2ce:	693a      	ldr	r2, [r7, #16]
 800c2d0:	4313      	orrs	r3, r2
 800c2d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c2d4:	683b      	ldr	r3, [r7, #0]
 800c2d6:	699b      	ldr	r3, [r3, #24]
 800c2d8:	009b      	lsls	r3, r3, #2
 800c2da:	693a      	ldr	r2, [r7, #16]
 800c2dc:	4313      	orrs	r3, r2
 800c2de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	693a      	ldr	r2, [r7, #16]
 800c2e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	68fa      	ldr	r2, [r7, #12]
 800c2ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c2ec:	683b      	ldr	r3, [r7, #0]
 800c2ee:	685a      	ldr	r2, [r3, #4]
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	697a      	ldr	r2, [r7, #20]
 800c2f8:	621a      	str	r2, [r3, #32]
}
 800c2fa:	bf00      	nop
 800c2fc:	371c      	adds	r7, #28
 800c2fe:	46bd      	mov	sp, r7
 800c300:	bc80      	pop	{r7}
 800c302:	4770      	bx	lr
 800c304:	40010000 	.word	0x40010000
 800c308:	40010400 	.word	0x40010400

0800c30c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c30c:	b480      	push	{r7}
 800c30e:	b087      	sub	sp, #28
 800c310:	af00      	add	r7, sp, #0
 800c312:	6078      	str	r0, [r7, #4]
 800c314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	6a1b      	ldr	r3, [r3, #32]
 800c31a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	6a1b      	ldr	r3, [r3, #32]
 800c326:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	685b      	ldr	r3, [r3, #4]
 800c32c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	69db      	ldr	r3, [r3, #28]
 800c332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c33a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	f023 0303 	bic.w	r3, r3, #3
 800c342:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c344:	683b      	ldr	r3, [r7, #0]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	68fa      	ldr	r2, [r7, #12]
 800c34a:	4313      	orrs	r3, r2
 800c34c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c34e:	697b      	ldr	r3, [r7, #20]
 800c350:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c354:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c356:	683b      	ldr	r3, [r7, #0]
 800c358:	689b      	ldr	r3, [r3, #8]
 800c35a:	021b      	lsls	r3, r3, #8
 800c35c:	697a      	ldr	r2, [r7, #20]
 800c35e:	4313      	orrs	r3, r2
 800c360:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	4a21      	ldr	r2, [pc, #132]	; (800c3ec <TIM_OC3_SetConfig+0xe0>)
 800c366:	4293      	cmp	r3, r2
 800c368:	d003      	beq.n	800c372 <TIM_OC3_SetConfig+0x66>
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	4a20      	ldr	r2, [pc, #128]	; (800c3f0 <TIM_OC3_SetConfig+0xe4>)
 800c36e:	4293      	cmp	r3, r2
 800c370:	d10d      	bne.n	800c38e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c372:	697b      	ldr	r3, [r7, #20]
 800c374:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c378:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c37a:	683b      	ldr	r3, [r7, #0]
 800c37c:	68db      	ldr	r3, [r3, #12]
 800c37e:	021b      	lsls	r3, r3, #8
 800c380:	697a      	ldr	r2, [r7, #20]
 800c382:	4313      	orrs	r3, r2
 800c384:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c386:	697b      	ldr	r3, [r7, #20]
 800c388:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c38c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	4a16      	ldr	r2, [pc, #88]	; (800c3ec <TIM_OC3_SetConfig+0xe0>)
 800c392:	4293      	cmp	r3, r2
 800c394:	d003      	beq.n	800c39e <TIM_OC3_SetConfig+0x92>
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	4a15      	ldr	r2, [pc, #84]	; (800c3f0 <TIM_OC3_SetConfig+0xe4>)
 800c39a:	4293      	cmp	r3, r2
 800c39c:	d113      	bne.n	800c3c6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c39e:	693b      	ldr	r3, [r7, #16]
 800c3a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c3a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c3a6:	693b      	ldr	r3, [r7, #16]
 800c3a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c3ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c3ae:	683b      	ldr	r3, [r7, #0]
 800c3b0:	695b      	ldr	r3, [r3, #20]
 800c3b2:	011b      	lsls	r3, r3, #4
 800c3b4:	693a      	ldr	r2, [r7, #16]
 800c3b6:	4313      	orrs	r3, r2
 800c3b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c3ba:	683b      	ldr	r3, [r7, #0]
 800c3bc:	699b      	ldr	r3, [r3, #24]
 800c3be:	011b      	lsls	r3, r3, #4
 800c3c0:	693a      	ldr	r2, [r7, #16]
 800c3c2:	4313      	orrs	r3, r2
 800c3c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	693a      	ldr	r2, [r7, #16]
 800c3ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	68fa      	ldr	r2, [r7, #12]
 800c3d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c3d2:	683b      	ldr	r3, [r7, #0]
 800c3d4:	685a      	ldr	r2, [r3, #4]
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	697a      	ldr	r2, [r7, #20]
 800c3de:	621a      	str	r2, [r3, #32]
}
 800c3e0:	bf00      	nop
 800c3e2:	371c      	adds	r7, #28
 800c3e4:	46bd      	mov	sp, r7
 800c3e6:	bc80      	pop	{r7}
 800c3e8:	4770      	bx	lr
 800c3ea:	bf00      	nop
 800c3ec:	40010000 	.word	0x40010000
 800c3f0:	40010400 	.word	0x40010400

0800c3f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c3f4:	b480      	push	{r7}
 800c3f6:	b087      	sub	sp, #28
 800c3f8:	af00      	add	r7, sp, #0
 800c3fa:	6078      	str	r0, [r7, #4]
 800c3fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	6a1b      	ldr	r3, [r3, #32]
 800c402:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	6a1b      	ldr	r3, [r3, #32]
 800c40e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	685b      	ldr	r3, [r3, #4]
 800c414:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	69db      	ldr	r3, [r3, #28]
 800c41a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c422:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c42a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c42c:	683b      	ldr	r3, [r7, #0]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	021b      	lsls	r3, r3, #8
 800c432:	68fa      	ldr	r2, [r7, #12]
 800c434:	4313      	orrs	r3, r2
 800c436:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c438:	693b      	ldr	r3, [r7, #16]
 800c43a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c43e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c440:	683b      	ldr	r3, [r7, #0]
 800c442:	689b      	ldr	r3, [r3, #8]
 800c444:	031b      	lsls	r3, r3, #12
 800c446:	693a      	ldr	r2, [r7, #16]
 800c448:	4313      	orrs	r3, r2
 800c44a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	4a11      	ldr	r2, [pc, #68]	; (800c494 <TIM_OC4_SetConfig+0xa0>)
 800c450:	4293      	cmp	r3, r2
 800c452:	d003      	beq.n	800c45c <TIM_OC4_SetConfig+0x68>
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	4a10      	ldr	r2, [pc, #64]	; (800c498 <TIM_OC4_SetConfig+0xa4>)
 800c458:	4293      	cmp	r3, r2
 800c45a:	d109      	bne.n	800c470 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c45c:	697b      	ldr	r3, [r7, #20]
 800c45e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c462:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c464:	683b      	ldr	r3, [r7, #0]
 800c466:	695b      	ldr	r3, [r3, #20]
 800c468:	019b      	lsls	r3, r3, #6
 800c46a:	697a      	ldr	r2, [r7, #20]
 800c46c:	4313      	orrs	r3, r2
 800c46e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	697a      	ldr	r2, [r7, #20]
 800c474:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	68fa      	ldr	r2, [r7, #12]
 800c47a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c47c:	683b      	ldr	r3, [r7, #0]
 800c47e:	685a      	ldr	r2, [r3, #4]
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	693a      	ldr	r2, [r7, #16]
 800c488:	621a      	str	r2, [r3, #32]
}
 800c48a:	bf00      	nop
 800c48c:	371c      	adds	r7, #28
 800c48e:	46bd      	mov	sp, r7
 800c490:	bc80      	pop	{r7}
 800c492:	4770      	bx	lr
 800c494:	40010000 	.word	0x40010000
 800c498:	40010400 	.word	0x40010400

0800c49c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c49c:	b480      	push	{r7}
 800c49e:	b087      	sub	sp, #28
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	60f8      	str	r0, [r7, #12]
 800c4a4:	60b9      	str	r1, [r7, #8]
 800c4a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	6a1b      	ldr	r3, [r3, #32]
 800c4ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	6a1b      	ldr	r3, [r3, #32]
 800c4b2:	f023 0201 	bic.w	r2, r3, #1
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	699b      	ldr	r3, [r3, #24]
 800c4be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c4c0:	693b      	ldr	r3, [r7, #16]
 800c4c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c4c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	011b      	lsls	r3, r3, #4
 800c4cc:	693a      	ldr	r2, [r7, #16]
 800c4ce:	4313      	orrs	r3, r2
 800c4d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c4d2:	697b      	ldr	r3, [r7, #20]
 800c4d4:	f023 030a 	bic.w	r3, r3, #10
 800c4d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c4da:	697a      	ldr	r2, [r7, #20]
 800c4dc:	68bb      	ldr	r3, [r7, #8]
 800c4de:	4313      	orrs	r3, r2
 800c4e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	693a      	ldr	r2, [r7, #16]
 800c4e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	697a      	ldr	r2, [r7, #20]
 800c4ec:	621a      	str	r2, [r3, #32]
}
 800c4ee:	bf00      	nop
 800c4f0:	371c      	adds	r7, #28
 800c4f2:	46bd      	mov	sp, r7
 800c4f4:	bc80      	pop	{r7}
 800c4f6:	4770      	bx	lr

0800c4f8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c4f8:	b480      	push	{r7}
 800c4fa:	b087      	sub	sp, #28
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	60f8      	str	r0, [r7, #12]
 800c500:	60b9      	str	r1, [r7, #8]
 800c502:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	6a1b      	ldr	r3, [r3, #32]
 800c508:	f023 0210 	bic.w	r2, r3, #16
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	699b      	ldr	r3, [r3, #24]
 800c514:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	6a1b      	ldr	r3, [r3, #32]
 800c51a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c51c:	697b      	ldr	r3, [r7, #20]
 800c51e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c522:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	031b      	lsls	r3, r3, #12
 800c528:	697a      	ldr	r2, [r7, #20]
 800c52a:	4313      	orrs	r3, r2
 800c52c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c52e:	693b      	ldr	r3, [r7, #16]
 800c530:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c534:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c536:	68bb      	ldr	r3, [r7, #8]
 800c538:	011b      	lsls	r3, r3, #4
 800c53a:	693a      	ldr	r2, [r7, #16]
 800c53c:	4313      	orrs	r3, r2
 800c53e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	697a      	ldr	r2, [r7, #20]
 800c544:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	693a      	ldr	r2, [r7, #16]
 800c54a:	621a      	str	r2, [r3, #32]
}
 800c54c:	bf00      	nop
 800c54e:	371c      	adds	r7, #28
 800c550:	46bd      	mov	sp, r7
 800c552:	bc80      	pop	{r7}
 800c554:	4770      	bx	lr

0800c556 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c556:	b480      	push	{r7}
 800c558:	b085      	sub	sp, #20
 800c55a:	af00      	add	r7, sp, #0
 800c55c:	6078      	str	r0, [r7, #4]
 800c55e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	689b      	ldr	r3, [r3, #8]
 800c564:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c56c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c56e:	683a      	ldr	r2, [r7, #0]
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	4313      	orrs	r3, r2
 800c574:	f043 0307 	orr.w	r3, r3, #7
 800c578:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	68fa      	ldr	r2, [r7, #12]
 800c57e:	609a      	str	r2, [r3, #8]
}
 800c580:	bf00      	nop
 800c582:	3714      	adds	r7, #20
 800c584:	46bd      	mov	sp, r7
 800c586:	bc80      	pop	{r7}
 800c588:	4770      	bx	lr

0800c58a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c58a:	b480      	push	{r7}
 800c58c:	b087      	sub	sp, #28
 800c58e:	af00      	add	r7, sp, #0
 800c590:	60f8      	str	r0, [r7, #12]
 800c592:	60b9      	str	r1, [r7, #8]
 800c594:	607a      	str	r2, [r7, #4]
 800c596:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	689b      	ldr	r3, [r3, #8]
 800c59c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c59e:	697b      	ldr	r3, [r7, #20]
 800c5a0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c5a4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c5a6:	683b      	ldr	r3, [r7, #0]
 800c5a8:	021a      	lsls	r2, r3, #8
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	431a      	orrs	r2, r3
 800c5ae:	68bb      	ldr	r3, [r7, #8]
 800c5b0:	4313      	orrs	r3, r2
 800c5b2:	697a      	ldr	r2, [r7, #20]
 800c5b4:	4313      	orrs	r3, r2
 800c5b6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	697a      	ldr	r2, [r7, #20]
 800c5bc:	609a      	str	r2, [r3, #8]
}
 800c5be:	bf00      	nop
 800c5c0:	371c      	adds	r7, #28
 800c5c2:	46bd      	mov	sp, r7
 800c5c4:	bc80      	pop	{r7}
 800c5c6:	4770      	bx	lr

0800c5c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c5c8:	b480      	push	{r7}
 800c5ca:	b087      	sub	sp, #28
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	60f8      	str	r0, [r7, #12]
 800c5d0:	60b9      	str	r1, [r7, #8]
 800c5d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c5d4:	68bb      	ldr	r3, [r7, #8]
 800c5d6:	f003 031f 	and.w	r3, r3, #31
 800c5da:	2201      	movs	r2, #1
 800c5dc:	fa02 f303 	lsl.w	r3, r2, r3
 800c5e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	6a1a      	ldr	r2, [r3, #32]
 800c5e6:	697b      	ldr	r3, [r7, #20]
 800c5e8:	43db      	mvns	r3, r3
 800c5ea:	401a      	ands	r2, r3
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	6a1a      	ldr	r2, [r3, #32]
 800c5f4:	68bb      	ldr	r3, [r7, #8]
 800c5f6:	f003 031f 	and.w	r3, r3, #31
 800c5fa:	6879      	ldr	r1, [r7, #4]
 800c5fc:	fa01 f303 	lsl.w	r3, r1, r3
 800c600:	431a      	orrs	r2, r3
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	621a      	str	r2, [r3, #32]
}
 800c606:	bf00      	nop
 800c608:	371c      	adds	r7, #28
 800c60a:	46bd      	mov	sp, r7
 800c60c:	bc80      	pop	{r7}
 800c60e:	4770      	bx	lr

0800c610 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c610:	b480      	push	{r7}
 800c612:	b085      	sub	sp, #20
 800c614:	af00      	add	r7, sp, #0
 800c616:	6078      	str	r0, [r7, #4]
 800c618:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c620:	2b01      	cmp	r3, #1
 800c622:	d101      	bne.n	800c628 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c624:	2302      	movs	r3, #2
 800c626:	e032      	b.n	800c68e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	2201      	movs	r2, #1
 800c62c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	2202      	movs	r2, #2
 800c634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	685b      	ldr	r3, [r3, #4]
 800c63e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	689b      	ldr	r3, [r3, #8]
 800c646:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c64e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c650:	683b      	ldr	r3, [r7, #0]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	68fa      	ldr	r2, [r7, #12]
 800c656:	4313      	orrs	r3, r2
 800c658:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800c65a:	68bb      	ldr	r3, [r7, #8]
 800c65c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c660:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c662:	683b      	ldr	r3, [r7, #0]
 800c664:	685b      	ldr	r3, [r3, #4]
 800c666:	68ba      	ldr	r2, [r7, #8]
 800c668:	4313      	orrs	r3, r2
 800c66a:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	68fa      	ldr	r2, [r7, #12]
 800c672:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	68ba      	ldr	r2, [r7, #8]
 800c67a:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	2201      	movs	r2, #1
 800c680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	2200      	movs	r2, #0
 800c688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c68c:	2300      	movs	r3, #0
}
 800c68e:	4618      	mov	r0, r3
 800c690:	3714      	adds	r7, #20
 800c692:	46bd      	mov	sp, r7
 800c694:	bc80      	pop	{r7}
 800c696:	4770      	bx	lr

0800c698 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c698:	b480      	push	{r7}
 800c69a:	b085      	sub	sp, #20
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	6078      	str	r0, [r7, #4]
 800c6a0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c6a2:	2300      	movs	r3, #0
 800c6a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c6ac:	2b01      	cmp	r3, #1
 800c6ae:	d101      	bne.n	800c6b4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c6b0:	2302      	movs	r3, #2
 800c6b2:	e03d      	b.n	800c730 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	2201      	movs	r2, #1
 800c6b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800c6c2:	683b      	ldr	r3, [r7, #0]
 800c6c4:	68db      	ldr	r3, [r3, #12]
 800c6c6:	4313      	orrs	r3, r2
 800c6c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c6d0:	683b      	ldr	r3, [r7, #0]
 800c6d2:	689b      	ldr	r3, [r3, #8]
 800c6d4:	4313      	orrs	r3, r2
 800c6d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c6d8:	68fb      	ldr	r3, [r7, #12]
 800c6da:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800c6de:	683b      	ldr	r3, [r7, #0]
 800c6e0:	685b      	ldr	r3, [r3, #4]
 800c6e2:	4313      	orrs	r3, r2
 800c6e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800c6ec:	683b      	ldr	r3, [r7, #0]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	4313      	orrs	r3, r2
 800c6f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800c6fa:	683b      	ldr	r3, [r7, #0]
 800c6fc:	691b      	ldr	r3, [r3, #16]
 800c6fe:	4313      	orrs	r3, r2
 800c700:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800c708:	683b      	ldr	r3, [r7, #0]
 800c70a:	695b      	ldr	r3, [r3, #20]
 800c70c:	4313      	orrs	r3, r2
 800c70e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800c716:	683b      	ldr	r3, [r7, #0]
 800c718:	69db      	ldr	r3, [r3, #28]
 800c71a:	4313      	orrs	r3, r2
 800c71c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	68fa      	ldr	r2, [r7, #12]
 800c724:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	2200      	movs	r2, #0
 800c72a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c72e:	2300      	movs	r3, #0
}
 800c730:	4618      	mov	r0, r3
 800c732:	3714      	adds	r7, #20
 800c734:	46bd      	mov	sp, r7
 800c736:	bc80      	pop	{r7}
 800c738:	4770      	bx	lr

0800c73a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c73a:	b480      	push	{r7}
 800c73c:	b083      	sub	sp, #12
 800c73e:	af00      	add	r7, sp, #0
 800c740:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c742:	bf00      	nop
 800c744:	370c      	adds	r7, #12
 800c746:	46bd      	mov	sp, r7
 800c748:	bc80      	pop	{r7}
 800c74a:	4770      	bx	lr

0800c74c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c74c:	b480      	push	{r7}
 800c74e:	b083      	sub	sp, #12
 800c750:	af00      	add	r7, sp, #0
 800c752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c754:	bf00      	nop
 800c756:	370c      	adds	r7, #12
 800c758:	46bd      	mov	sp, r7
 800c75a:	bc80      	pop	{r7}
 800c75c:	4770      	bx	lr

0800c75e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c75e:	b580      	push	{r7, lr}
 800c760:	b082      	sub	sp, #8
 800c762:	af00      	add	r7, sp, #0
 800c764:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d101      	bne.n	800c770 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c76c:	2301      	movs	r3, #1
 800c76e:	e03f      	b.n	800c7f0 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c776:	b2db      	uxtb	r3, r3
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d106      	bne.n	800c78a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	2200      	movs	r2, #0
 800c780:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c784:	6878      	ldr	r0, [r7, #4]
 800c786:	f7fb fb23 	bl	8007dd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	2224      	movs	r2, #36	; 0x24
 800c78e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	68da      	ldr	r2, [r3, #12]
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c7a0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c7a2:	6878      	ldr	r0, [r7, #4]
 800c7a4:	f000 faa6 	bl	800ccf4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	681b      	ldr	r3, [r3, #0]
 800c7ac:	691a      	ldr	r2, [r3, #16]
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c7b6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	695a      	ldr	r2, [r3, #20]
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c7c6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	68da      	ldr	r2, [r3, #12]
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c7d6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	2200      	movs	r2, #0
 800c7dc:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	2220      	movs	r2, #32
 800c7e2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	2220      	movs	r2, #32
 800c7ea:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800c7ee:	2300      	movs	r3, #0
}
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	3708      	adds	r7, #8
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	bd80      	pop	{r7, pc}

0800c7f8 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c7f8:	b480      	push	{r7}
 800c7fa:	b085      	sub	sp, #20
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	60f8      	str	r0, [r7, #12]
 800c800:	60b9      	str	r1, [r7, #8]
 800c802:	4613      	mov	r3, r2
 800c804:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c80c:	b2db      	uxtb	r3, r3
 800c80e:	2b20      	cmp	r3, #32
 800c810:	d130      	bne.n	800c874 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800c812:	68bb      	ldr	r3, [r7, #8]
 800c814:	2b00      	cmp	r3, #0
 800c816:	d002      	beq.n	800c81e <HAL_UART_Transmit_IT+0x26>
 800c818:	88fb      	ldrh	r3, [r7, #6]
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d101      	bne.n	800c822 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800c81e:	2301      	movs	r3, #1
 800c820:	e029      	b.n	800c876 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c828:	2b01      	cmp	r3, #1
 800c82a:	d101      	bne.n	800c830 <HAL_UART_Transmit_IT+0x38>
 800c82c:	2302      	movs	r3, #2
 800c82e:	e022      	b.n	800c876 <HAL_UART_Transmit_IT+0x7e>
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	2201      	movs	r2, #1
 800c834:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	68ba      	ldr	r2, [r7, #8]
 800c83c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	88fa      	ldrh	r2, [r7, #6]
 800c842:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	88fa      	ldrh	r2, [r7, #6]
 800c848:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	2200      	movs	r2, #0
 800c84e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	2221      	movs	r2, #33	; 0x21
 800c854:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	2200      	movs	r2, #0
 800c85c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	68da      	ldr	r2, [r3, #12]
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c86e:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800c870:	2300      	movs	r3, #0
 800c872:	e000      	b.n	800c876 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800c874:	2302      	movs	r3, #2
  }
}
 800c876:	4618      	mov	r0, r3
 800c878:	3714      	adds	r7, #20
 800c87a:	46bd      	mov	sp, r7
 800c87c:	bc80      	pop	{r7}
 800c87e:	4770      	bx	lr

0800c880 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c880:	b580      	push	{r7, lr}
 800c882:	b088      	sub	sp, #32
 800c884:	af00      	add	r7, sp, #0
 800c886:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	68db      	ldr	r3, [r3, #12]
 800c896:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	695b      	ldr	r3, [r3, #20]
 800c89e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800c8a0:	2300      	movs	r3, #0
 800c8a2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800c8a8:	69fb      	ldr	r3, [r7, #28]
 800c8aa:	f003 030f 	and.w	r3, r3, #15
 800c8ae:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800c8b0:	693b      	ldr	r3, [r7, #16]
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d10d      	bne.n	800c8d2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c8b6:	69fb      	ldr	r3, [r7, #28]
 800c8b8:	f003 0320 	and.w	r3, r3, #32
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d008      	beq.n	800c8d2 <HAL_UART_IRQHandler+0x52>
 800c8c0:	69bb      	ldr	r3, [r7, #24]
 800c8c2:	f003 0320 	and.w	r3, r3, #32
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d003      	beq.n	800c8d2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800c8ca:	6878      	ldr	r0, [r7, #4]
 800c8cc:	f000 f991 	bl	800cbf2 <UART_Receive_IT>
      return;
 800c8d0:	e0d1      	b.n	800ca76 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800c8d2:	693b      	ldr	r3, [r7, #16]
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	f000 80b0 	beq.w	800ca3a <HAL_UART_IRQHandler+0x1ba>
 800c8da:	697b      	ldr	r3, [r7, #20]
 800c8dc:	f003 0301 	and.w	r3, r3, #1
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d105      	bne.n	800c8f0 <HAL_UART_IRQHandler+0x70>
 800c8e4:	69bb      	ldr	r3, [r7, #24]
 800c8e6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	f000 80a5 	beq.w	800ca3a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800c8f0:	69fb      	ldr	r3, [r7, #28]
 800c8f2:	f003 0301 	and.w	r3, r3, #1
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d00a      	beq.n	800c910 <HAL_UART_IRQHandler+0x90>
 800c8fa:	69bb      	ldr	r3, [r7, #24]
 800c8fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c900:	2b00      	cmp	r3, #0
 800c902:	d005      	beq.n	800c910 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c908:	f043 0201 	orr.w	r2, r3, #1
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c910:	69fb      	ldr	r3, [r7, #28]
 800c912:	f003 0304 	and.w	r3, r3, #4
 800c916:	2b00      	cmp	r3, #0
 800c918:	d00a      	beq.n	800c930 <HAL_UART_IRQHandler+0xb0>
 800c91a:	697b      	ldr	r3, [r7, #20]
 800c91c:	f003 0301 	and.w	r3, r3, #1
 800c920:	2b00      	cmp	r3, #0
 800c922:	d005      	beq.n	800c930 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c928:	f043 0202 	orr.w	r2, r3, #2
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c930:	69fb      	ldr	r3, [r7, #28]
 800c932:	f003 0302 	and.w	r3, r3, #2
 800c936:	2b00      	cmp	r3, #0
 800c938:	d00a      	beq.n	800c950 <HAL_UART_IRQHandler+0xd0>
 800c93a:	697b      	ldr	r3, [r7, #20]
 800c93c:	f003 0301 	and.w	r3, r3, #1
 800c940:	2b00      	cmp	r3, #0
 800c942:	d005      	beq.n	800c950 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c948:	f043 0204 	orr.w	r2, r3, #4
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800c950:	69fb      	ldr	r3, [r7, #28]
 800c952:	f003 0308 	and.w	r3, r3, #8
 800c956:	2b00      	cmp	r3, #0
 800c958:	d00f      	beq.n	800c97a <HAL_UART_IRQHandler+0xfa>
 800c95a:	69bb      	ldr	r3, [r7, #24]
 800c95c:	f003 0320 	and.w	r3, r3, #32
 800c960:	2b00      	cmp	r3, #0
 800c962:	d104      	bne.n	800c96e <HAL_UART_IRQHandler+0xee>
 800c964:	697b      	ldr	r3, [r7, #20]
 800c966:	f003 0301 	and.w	r3, r3, #1
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d005      	beq.n	800c97a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c972:	f043 0208 	orr.w	r2, r3, #8
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d078      	beq.n	800ca74 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c982:	69fb      	ldr	r3, [r7, #28]
 800c984:	f003 0320 	and.w	r3, r3, #32
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d007      	beq.n	800c99c <HAL_UART_IRQHandler+0x11c>
 800c98c:	69bb      	ldr	r3, [r7, #24]
 800c98e:	f003 0320 	and.w	r3, r3, #32
 800c992:	2b00      	cmp	r3, #0
 800c994:	d002      	beq.n	800c99c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800c996:	6878      	ldr	r0, [r7, #4]
 800c998:	f000 f92b 	bl	800cbf2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	695b      	ldr	r3, [r3, #20]
 800c9a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c9a6:	2b40      	cmp	r3, #64	; 0x40
 800c9a8:	bf0c      	ite	eq
 800c9aa:	2301      	moveq	r3, #1
 800c9ac:	2300      	movne	r3, #0
 800c9ae:	b2db      	uxtb	r3, r3
 800c9b0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c9b6:	f003 0308 	and.w	r3, r3, #8
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d102      	bne.n	800c9c4 <HAL_UART_IRQHandler+0x144>
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d031      	beq.n	800ca28 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c9c4:	6878      	ldr	r0, [r7, #4]
 800c9c6:	f000 f876 	bl	800cab6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	695b      	ldr	r3, [r3, #20]
 800c9d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c9d4:	2b40      	cmp	r3, #64	; 0x40
 800c9d6:	d123      	bne.n	800ca20 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	695a      	ldr	r2, [r3, #20]
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c9e6:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d013      	beq.n	800ca18 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c9f4:	4a21      	ldr	r2, [pc, #132]	; (800ca7c <HAL_UART_IRQHandler+0x1fc>)
 800c9f6:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	f7fc ff67 	bl	80098d0 <HAL_DMA_Abort_IT>
 800ca02:	4603      	mov	r3, r0
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d016      	beq.n	800ca36 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ca0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ca0e:	687a      	ldr	r2, [r7, #4]
 800ca10:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800ca12:	4610      	mov	r0, r2
 800ca14:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ca16:	e00e      	b.n	800ca36 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ca18:	6878      	ldr	r0, [r7, #4]
 800ca1a:	f000 f843 	bl	800caa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ca1e:	e00a      	b.n	800ca36 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ca20:	6878      	ldr	r0, [r7, #4]
 800ca22:	f000 f83f 	bl	800caa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ca26:	e006      	b.n	800ca36 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ca28:	6878      	ldr	r0, [r7, #4]
 800ca2a:	f000 f83b 	bl	800caa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	2200      	movs	r2, #0
 800ca32:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800ca34:	e01e      	b.n	800ca74 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ca36:	bf00      	nop
    return;
 800ca38:	e01c      	b.n	800ca74 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800ca3a:	69fb      	ldr	r3, [r7, #28]
 800ca3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d008      	beq.n	800ca56 <HAL_UART_IRQHandler+0x1d6>
 800ca44:	69bb      	ldr	r3, [r7, #24]
 800ca46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d003      	beq.n	800ca56 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800ca4e:	6878      	ldr	r0, [r7, #4]
 800ca50:	f000 f862 	bl	800cb18 <UART_Transmit_IT>
    return;
 800ca54:	e00f      	b.n	800ca76 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800ca56:	69fb      	ldr	r3, [r7, #28]
 800ca58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d00a      	beq.n	800ca76 <HAL_UART_IRQHandler+0x1f6>
 800ca60:	69bb      	ldr	r3, [r7, #24]
 800ca62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d005      	beq.n	800ca76 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800ca6a:	6878      	ldr	r0, [r7, #4]
 800ca6c:	f000 f8a9 	bl	800cbc2 <UART_EndTransmit_IT>
    return;
 800ca70:	bf00      	nop
 800ca72:	e000      	b.n	800ca76 <HAL_UART_IRQHandler+0x1f6>
    return;
 800ca74:	bf00      	nop
  }
}
 800ca76:	3720      	adds	r7, #32
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	bd80      	pop	{r7, pc}
 800ca7c:	0800caf1 	.word	0x0800caf1

0800ca80 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ca80:	b480      	push	{r7}
 800ca82:	b083      	sub	sp, #12
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800ca88:	bf00      	nop
 800ca8a:	370c      	adds	r7, #12
 800ca8c:	46bd      	mov	sp, r7
 800ca8e:	bc80      	pop	{r7}
 800ca90:	4770      	bx	lr

0800ca92 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ca92:	b480      	push	{r7}
 800ca94:	b083      	sub	sp, #12
 800ca96:	af00      	add	r7, sp, #0
 800ca98:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800ca9a:	bf00      	nop
 800ca9c:	370c      	adds	r7, #12
 800ca9e:	46bd      	mov	sp, r7
 800caa0:	bc80      	pop	{r7}
 800caa2:	4770      	bx	lr

0800caa4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800caa4:	b480      	push	{r7}
 800caa6:	b083      	sub	sp, #12
 800caa8:	af00      	add	r7, sp, #0
 800caaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800caac:	bf00      	nop
 800caae:	370c      	adds	r7, #12
 800cab0:	46bd      	mov	sp, r7
 800cab2:	bc80      	pop	{r7}
 800cab4:	4770      	bx	lr

0800cab6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800cab6:	b480      	push	{r7}
 800cab8:	b083      	sub	sp, #12
 800caba:	af00      	add	r7, sp, #0
 800cabc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	68da      	ldr	r2, [r3, #12]
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800cacc:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	695a      	ldr	r2, [r3, #20]
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	f022 0201 	bic.w	r2, r2, #1
 800cadc:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	2220      	movs	r2, #32
 800cae2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800cae6:	bf00      	nop
 800cae8:	370c      	adds	r7, #12
 800caea:	46bd      	mov	sp, r7
 800caec:	bc80      	pop	{r7}
 800caee:	4770      	bx	lr

0800caf0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800caf0:	b580      	push	{r7, lr}
 800caf2:	b084      	sub	sp, #16
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cafc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	2200      	movs	r2, #0
 800cb02:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	2200      	movs	r2, #0
 800cb08:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800cb0a:	68f8      	ldr	r0, [r7, #12]
 800cb0c:	f7ff ffca 	bl	800caa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cb10:	bf00      	nop
 800cb12:	3710      	adds	r7, #16
 800cb14:	46bd      	mov	sp, r7
 800cb16:	bd80      	pop	{r7, pc}

0800cb18 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800cb18:	b480      	push	{r7}
 800cb1a:	b085      	sub	sp, #20
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800cb26:	b2db      	uxtb	r3, r3
 800cb28:	2b21      	cmp	r3, #33	; 0x21
 800cb2a:	d144      	bne.n	800cbb6 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	689b      	ldr	r3, [r3, #8]
 800cb30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cb34:	d11a      	bne.n	800cb6c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	6a1b      	ldr	r3, [r3, #32]
 800cb3a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	881b      	ldrh	r3, [r3, #0]
 800cb40:	461a      	mov	r2, r3
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800cb4a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	691b      	ldr	r3, [r3, #16]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d105      	bne.n	800cb60 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	6a1b      	ldr	r3, [r3, #32]
 800cb58:	1c9a      	adds	r2, r3, #2
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	621a      	str	r2, [r3, #32]
 800cb5e:	e00e      	b.n	800cb7e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	6a1b      	ldr	r3, [r3, #32]
 800cb64:	1c5a      	adds	r2, r3, #1
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	621a      	str	r2, [r3, #32]
 800cb6a:	e008      	b.n	800cb7e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	6a1b      	ldr	r3, [r3, #32]
 800cb70:	1c59      	adds	r1, r3, #1
 800cb72:	687a      	ldr	r2, [r7, #4]
 800cb74:	6211      	str	r1, [r2, #32]
 800cb76:	781a      	ldrb	r2, [r3, #0]
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800cb82:	b29b      	uxth	r3, r3
 800cb84:	3b01      	subs	r3, #1
 800cb86:	b29b      	uxth	r3, r3
 800cb88:	687a      	ldr	r2, [r7, #4]
 800cb8a:	4619      	mov	r1, r3
 800cb8c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d10f      	bne.n	800cbb2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	68da      	ldr	r2, [r3, #12]
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cba0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	68da      	ldr	r2, [r3, #12]
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cbb0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800cbb2:	2300      	movs	r3, #0
 800cbb4:	e000      	b.n	800cbb8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800cbb6:	2302      	movs	r3, #2
  }
}
 800cbb8:	4618      	mov	r0, r3
 800cbba:	3714      	adds	r7, #20
 800cbbc:	46bd      	mov	sp, r7
 800cbbe:	bc80      	pop	{r7}
 800cbc0:	4770      	bx	lr

0800cbc2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800cbc2:	b580      	push	{r7, lr}
 800cbc4:	b082      	sub	sp, #8
 800cbc6:	af00      	add	r7, sp, #0
 800cbc8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	68da      	ldr	r2, [r3, #12]
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cbd8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	2220      	movs	r2, #32
 800cbde:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800cbe2:	6878      	ldr	r0, [r7, #4]
 800cbe4:	f7ff ff4c 	bl	800ca80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800cbe8:	2300      	movs	r3, #0
}
 800cbea:	4618      	mov	r0, r3
 800cbec:	3708      	adds	r7, #8
 800cbee:	46bd      	mov	sp, r7
 800cbf0:	bd80      	pop	{r7, pc}

0800cbf2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800cbf2:	b580      	push	{r7, lr}
 800cbf4:	b084      	sub	sp, #16
 800cbf6:	af00      	add	r7, sp, #0
 800cbf8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800cc00:	b2db      	uxtb	r3, r3
 800cc02:	2b22      	cmp	r3, #34	; 0x22
 800cc04:	d171      	bne.n	800ccea <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	689b      	ldr	r3, [r3, #8]
 800cc0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cc0e:	d123      	bne.n	800cc58 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc14:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	691b      	ldr	r3, [r3, #16]
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d10e      	bne.n	800cc3c <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	685b      	ldr	r3, [r3, #4]
 800cc24:	b29b      	uxth	r3, r3
 800cc26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc2a:	b29a      	uxth	r2, r3
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc34:	1c9a      	adds	r2, r3, #2
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	629a      	str	r2, [r3, #40]	; 0x28
 800cc3a:	e029      	b.n	800cc90 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	685b      	ldr	r3, [r3, #4]
 800cc42:	b29b      	uxth	r3, r3
 800cc44:	b2db      	uxtb	r3, r3
 800cc46:	b29a      	uxth	r2, r3
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc50:	1c5a      	adds	r2, r3, #1
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	629a      	str	r2, [r3, #40]	; 0x28
 800cc56:	e01b      	b.n	800cc90 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	691b      	ldr	r3, [r3, #16]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d10a      	bne.n	800cc76 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	6858      	ldr	r0, [r3, #4]
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc6a:	1c59      	adds	r1, r3, #1
 800cc6c:	687a      	ldr	r2, [r7, #4]
 800cc6e:	6291      	str	r1, [r2, #40]	; 0x28
 800cc70:	b2c2      	uxtb	r2, r0
 800cc72:	701a      	strb	r2, [r3, #0]
 800cc74:	e00c      	b.n	800cc90 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	685b      	ldr	r3, [r3, #4]
 800cc7c:	b2da      	uxtb	r2, r3
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc82:	1c58      	adds	r0, r3, #1
 800cc84:	6879      	ldr	r1, [r7, #4]
 800cc86:	6288      	str	r0, [r1, #40]	; 0x28
 800cc88:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800cc8c:	b2d2      	uxtb	r2, r2
 800cc8e:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800cc94:	b29b      	uxth	r3, r3
 800cc96:	3b01      	subs	r3, #1
 800cc98:	b29b      	uxth	r3, r3
 800cc9a:	687a      	ldr	r2, [r7, #4]
 800cc9c:	4619      	mov	r1, r3
 800cc9e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d120      	bne.n	800cce6 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	68da      	ldr	r2, [r3, #12]
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	f022 0220 	bic.w	r2, r2, #32
 800ccb2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	68da      	ldr	r2, [r3, #12]
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ccc2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	695a      	ldr	r2, [r3, #20]
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	f022 0201 	bic.w	r2, r2, #1
 800ccd2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	2220      	movs	r2, #32
 800ccd8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800ccdc:	6878      	ldr	r0, [r7, #4]
 800ccde:	f7ff fed8 	bl	800ca92 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800cce2:	2300      	movs	r3, #0
 800cce4:	e002      	b.n	800ccec <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800cce6:	2300      	movs	r3, #0
 800cce8:	e000      	b.n	800ccec <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800ccea:	2302      	movs	r3, #2
  }
}
 800ccec:	4618      	mov	r0, r3
 800ccee:	3710      	adds	r7, #16
 800ccf0:	46bd      	mov	sp, r7
 800ccf2:	bd80      	pop	{r7, pc}

0800ccf4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ccf4:	b580      	push	{r7, lr}
 800ccf6:	b084      	sub	sp, #16
 800ccf8:	af00      	add	r7, sp, #0
 800ccfa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	691b      	ldr	r3, [r3, #16]
 800cd02:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	68da      	ldr	r2, [r3, #12]
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	430a      	orrs	r2, r1
 800cd10:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	689a      	ldr	r2, [r3, #8]
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	691b      	ldr	r3, [r3, #16]
 800cd1a:	431a      	orrs	r2, r3
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	695b      	ldr	r3, [r3, #20]
 800cd20:	431a      	orrs	r2, r3
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	69db      	ldr	r3, [r3, #28]
 800cd26:	4313      	orrs	r3, r2
 800cd28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	68db      	ldr	r3, [r3, #12]
 800cd30:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800cd34:	f023 030c 	bic.w	r3, r3, #12
 800cd38:	687a      	ldr	r2, [r7, #4]
 800cd3a:	6812      	ldr	r2, [r2, #0]
 800cd3c:	68f9      	ldr	r1, [r7, #12]
 800cd3e:	430b      	orrs	r3, r1
 800cd40:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	695b      	ldr	r3, [r3, #20]
 800cd48:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	699a      	ldr	r2, [r3, #24]
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	430a      	orrs	r2, r1
 800cd56:	615a      	str	r2, [r3, #20]

/* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	69db      	ldr	r3, [r3, #28]
 800cd5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cd60:	f040 80aa 	bne.w	800ceb8 <UART_SetConfig+0x1c4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	4aa9      	ldr	r2, [pc, #676]	; (800d010 <UART_SetConfig+0x31c>)
 800cd6a:	4293      	cmp	r3, r2
 800cd6c:	d004      	beq.n	800cd78 <UART_SetConfig+0x84>
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	4aa8      	ldr	r2, [pc, #672]	; (800d014 <UART_SetConfig+0x320>)
 800cd74:	4293      	cmp	r3, r2
 800cd76:	d14f      	bne.n	800ce18 <UART_SetConfig+0x124>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800cd78:	f7fe fd8e 	bl	800b898 <HAL_RCC_GetPCLK2Freq>
 800cd7c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800cd7e:	68ba      	ldr	r2, [r7, #8]
 800cd80:	4613      	mov	r3, r2
 800cd82:	009b      	lsls	r3, r3, #2
 800cd84:	4413      	add	r3, r2
 800cd86:	009a      	lsls	r2, r3, #2
 800cd88:	441a      	add	r2, r3
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	685b      	ldr	r3, [r3, #4]
 800cd8e:	005b      	lsls	r3, r3, #1
 800cd90:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd94:	4aa0      	ldr	r2, [pc, #640]	; (800d018 <UART_SetConfig+0x324>)
 800cd96:	fba2 2303 	umull	r2, r3, r2, r3
 800cd9a:	095b      	lsrs	r3, r3, #5
 800cd9c:	0119      	lsls	r1, r3, #4
 800cd9e:	68ba      	ldr	r2, [r7, #8]
 800cda0:	4613      	mov	r3, r2
 800cda2:	009b      	lsls	r3, r3, #2
 800cda4:	4413      	add	r3, r2
 800cda6:	009a      	lsls	r2, r3, #2
 800cda8:	441a      	add	r2, r3
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	685b      	ldr	r3, [r3, #4]
 800cdae:	005b      	lsls	r3, r3, #1
 800cdb0:	fbb2 f2f3 	udiv	r2, r2, r3
 800cdb4:	4b98      	ldr	r3, [pc, #608]	; (800d018 <UART_SetConfig+0x324>)
 800cdb6:	fba3 0302 	umull	r0, r3, r3, r2
 800cdba:	095b      	lsrs	r3, r3, #5
 800cdbc:	2064      	movs	r0, #100	; 0x64
 800cdbe:	fb00 f303 	mul.w	r3, r0, r3
 800cdc2:	1ad3      	subs	r3, r2, r3
 800cdc4:	00db      	lsls	r3, r3, #3
 800cdc6:	3332      	adds	r3, #50	; 0x32
 800cdc8:	4a93      	ldr	r2, [pc, #588]	; (800d018 <UART_SetConfig+0x324>)
 800cdca:	fba2 2303 	umull	r2, r3, r2, r3
 800cdce:	095b      	lsrs	r3, r3, #5
 800cdd0:	005b      	lsls	r3, r3, #1
 800cdd2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800cdd6:	4419      	add	r1, r3
 800cdd8:	68ba      	ldr	r2, [r7, #8]
 800cdda:	4613      	mov	r3, r2
 800cddc:	009b      	lsls	r3, r3, #2
 800cdde:	4413      	add	r3, r2
 800cde0:	009a      	lsls	r2, r3, #2
 800cde2:	441a      	add	r2, r3
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	685b      	ldr	r3, [r3, #4]
 800cde8:	005b      	lsls	r3, r3, #1
 800cdea:	fbb2 f2f3 	udiv	r2, r2, r3
 800cdee:	4b8a      	ldr	r3, [pc, #552]	; (800d018 <UART_SetConfig+0x324>)
 800cdf0:	fba3 0302 	umull	r0, r3, r3, r2
 800cdf4:	095b      	lsrs	r3, r3, #5
 800cdf6:	2064      	movs	r0, #100	; 0x64
 800cdf8:	fb00 f303 	mul.w	r3, r0, r3
 800cdfc:	1ad3      	subs	r3, r2, r3
 800cdfe:	00db      	lsls	r3, r3, #3
 800ce00:	3332      	adds	r3, #50	; 0x32
 800ce02:	4a85      	ldr	r2, [pc, #532]	; (800d018 <UART_SetConfig+0x324>)
 800ce04:	fba2 2303 	umull	r2, r3, r2, r3
 800ce08:	095b      	lsrs	r3, r3, #5
 800ce0a:	f003 0207 	and.w	r2, r3, #7
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	440a      	add	r2, r1
 800ce14:	609a      	str	r2, [r3, #8]
 800ce16:	e0f7      	b.n	800d008 <UART_SetConfig+0x314>
    }
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800ce18:	f7fe fd1c 	bl	800b854 <HAL_RCC_GetPCLK1Freq>
 800ce1c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ce1e:	68ba      	ldr	r2, [r7, #8]
 800ce20:	4613      	mov	r3, r2
 800ce22:	009b      	lsls	r3, r3, #2
 800ce24:	4413      	add	r3, r2
 800ce26:	009a      	lsls	r2, r3, #2
 800ce28:	441a      	add	r2, r3
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	685b      	ldr	r3, [r3, #4]
 800ce2e:	005b      	lsls	r3, r3, #1
 800ce30:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce34:	4a78      	ldr	r2, [pc, #480]	; (800d018 <UART_SetConfig+0x324>)
 800ce36:	fba2 2303 	umull	r2, r3, r2, r3
 800ce3a:	095b      	lsrs	r3, r3, #5
 800ce3c:	0119      	lsls	r1, r3, #4
 800ce3e:	68ba      	ldr	r2, [r7, #8]
 800ce40:	4613      	mov	r3, r2
 800ce42:	009b      	lsls	r3, r3, #2
 800ce44:	4413      	add	r3, r2
 800ce46:	009a      	lsls	r2, r3, #2
 800ce48:	441a      	add	r2, r3
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	685b      	ldr	r3, [r3, #4]
 800ce4e:	005b      	lsls	r3, r3, #1
 800ce50:	fbb2 f2f3 	udiv	r2, r2, r3
 800ce54:	4b70      	ldr	r3, [pc, #448]	; (800d018 <UART_SetConfig+0x324>)
 800ce56:	fba3 0302 	umull	r0, r3, r3, r2
 800ce5a:	095b      	lsrs	r3, r3, #5
 800ce5c:	2064      	movs	r0, #100	; 0x64
 800ce5e:	fb00 f303 	mul.w	r3, r0, r3
 800ce62:	1ad3      	subs	r3, r2, r3
 800ce64:	00db      	lsls	r3, r3, #3
 800ce66:	3332      	adds	r3, #50	; 0x32
 800ce68:	4a6b      	ldr	r2, [pc, #428]	; (800d018 <UART_SetConfig+0x324>)
 800ce6a:	fba2 2303 	umull	r2, r3, r2, r3
 800ce6e:	095b      	lsrs	r3, r3, #5
 800ce70:	005b      	lsls	r3, r3, #1
 800ce72:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ce76:	4419      	add	r1, r3
 800ce78:	68ba      	ldr	r2, [r7, #8]
 800ce7a:	4613      	mov	r3, r2
 800ce7c:	009b      	lsls	r3, r3, #2
 800ce7e:	4413      	add	r3, r2
 800ce80:	009a      	lsls	r2, r3, #2
 800ce82:	441a      	add	r2, r3
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	685b      	ldr	r3, [r3, #4]
 800ce88:	005b      	lsls	r3, r3, #1
 800ce8a:	fbb2 f2f3 	udiv	r2, r2, r3
 800ce8e:	4b62      	ldr	r3, [pc, #392]	; (800d018 <UART_SetConfig+0x324>)
 800ce90:	fba3 0302 	umull	r0, r3, r3, r2
 800ce94:	095b      	lsrs	r3, r3, #5
 800ce96:	2064      	movs	r0, #100	; 0x64
 800ce98:	fb00 f303 	mul.w	r3, r0, r3
 800ce9c:	1ad3      	subs	r3, r2, r3
 800ce9e:	00db      	lsls	r3, r3, #3
 800cea0:	3332      	adds	r3, #50	; 0x32
 800cea2:	4a5d      	ldr	r2, [pc, #372]	; (800d018 <UART_SetConfig+0x324>)
 800cea4:	fba2 2303 	umull	r2, r3, r2, r3
 800cea8:	095b      	lsrs	r3, r3, #5
 800ceaa:	f003 0207 	and.w	r2, r3, #7
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	440a      	add	r2, r1
 800ceb4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800ceb6:	e0a7      	b.n	800d008 <UART_SetConfig+0x314>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	4a54      	ldr	r2, [pc, #336]	; (800d010 <UART_SetConfig+0x31c>)
 800cebe:	4293      	cmp	r3, r2
 800cec0:	d004      	beq.n	800cecc <UART_SetConfig+0x1d8>
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	4a53      	ldr	r2, [pc, #332]	; (800d014 <UART_SetConfig+0x320>)
 800cec8:	4293      	cmp	r3, r2
 800ceca:	d14e      	bne.n	800cf6a <UART_SetConfig+0x276>
      pclk = HAL_RCC_GetPCLK2Freq();
 800cecc:	f7fe fce4 	bl	800b898 <HAL_RCC_GetPCLK2Freq>
 800ced0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ced2:	68ba      	ldr	r2, [r7, #8]
 800ced4:	4613      	mov	r3, r2
 800ced6:	009b      	lsls	r3, r3, #2
 800ced8:	4413      	add	r3, r2
 800ceda:	009a      	lsls	r2, r3, #2
 800cedc:	441a      	add	r2, r3
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	685b      	ldr	r3, [r3, #4]
 800cee2:	009b      	lsls	r3, r3, #2
 800cee4:	fbb2 f3f3 	udiv	r3, r2, r3
 800cee8:	4a4b      	ldr	r2, [pc, #300]	; (800d018 <UART_SetConfig+0x324>)
 800ceea:	fba2 2303 	umull	r2, r3, r2, r3
 800ceee:	095b      	lsrs	r3, r3, #5
 800cef0:	0119      	lsls	r1, r3, #4
 800cef2:	68ba      	ldr	r2, [r7, #8]
 800cef4:	4613      	mov	r3, r2
 800cef6:	009b      	lsls	r3, r3, #2
 800cef8:	4413      	add	r3, r2
 800cefa:	009a      	lsls	r2, r3, #2
 800cefc:	441a      	add	r2, r3
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	685b      	ldr	r3, [r3, #4]
 800cf02:	009b      	lsls	r3, r3, #2
 800cf04:	fbb2 f2f3 	udiv	r2, r2, r3
 800cf08:	4b43      	ldr	r3, [pc, #268]	; (800d018 <UART_SetConfig+0x324>)
 800cf0a:	fba3 0302 	umull	r0, r3, r3, r2
 800cf0e:	095b      	lsrs	r3, r3, #5
 800cf10:	2064      	movs	r0, #100	; 0x64
 800cf12:	fb00 f303 	mul.w	r3, r0, r3
 800cf16:	1ad3      	subs	r3, r2, r3
 800cf18:	011b      	lsls	r3, r3, #4
 800cf1a:	3332      	adds	r3, #50	; 0x32
 800cf1c:	4a3e      	ldr	r2, [pc, #248]	; (800d018 <UART_SetConfig+0x324>)
 800cf1e:	fba2 2303 	umull	r2, r3, r2, r3
 800cf22:	095b      	lsrs	r3, r3, #5
 800cf24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cf28:	4419      	add	r1, r3
 800cf2a:	68ba      	ldr	r2, [r7, #8]
 800cf2c:	4613      	mov	r3, r2
 800cf2e:	009b      	lsls	r3, r3, #2
 800cf30:	4413      	add	r3, r2
 800cf32:	009a      	lsls	r2, r3, #2
 800cf34:	441a      	add	r2, r3
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	685b      	ldr	r3, [r3, #4]
 800cf3a:	009b      	lsls	r3, r3, #2
 800cf3c:	fbb2 f2f3 	udiv	r2, r2, r3
 800cf40:	4b35      	ldr	r3, [pc, #212]	; (800d018 <UART_SetConfig+0x324>)
 800cf42:	fba3 0302 	umull	r0, r3, r3, r2
 800cf46:	095b      	lsrs	r3, r3, #5
 800cf48:	2064      	movs	r0, #100	; 0x64
 800cf4a:	fb00 f303 	mul.w	r3, r0, r3
 800cf4e:	1ad3      	subs	r3, r2, r3
 800cf50:	011b      	lsls	r3, r3, #4
 800cf52:	3332      	adds	r3, #50	; 0x32
 800cf54:	4a30      	ldr	r2, [pc, #192]	; (800d018 <UART_SetConfig+0x324>)
 800cf56:	fba2 2303 	umull	r2, r3, r2, r3
 800cf5a:	095b      	lsrs	r3, r3, #5
 800cf5c:	f003 020f 	and.w	r2, r3, #15
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	440a      	add	r2, r1
 800cf66:	609a      	str	r2, [r3, #8]
 800cf68:	e04e      	b.n	800d008 <UART_SetConfig+0x314>
      pclk = HAL_RCC_GetPCLK1Freq();
 800cf6a:	f7fe fc73 	bl	800b854 <HAL_RCC_GetPCLK1Freq>
 800cf6e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800cf70:	68ba      	ldr	r2, [r7, #8]
 800cf72:	4613      	mov	r3, r2
 800cf74:	009b      	lsls	r3, r3, #2
 800cf76:	4413      	add	r3, r2
 800cf78:	009a      	lsls	r2, r3, #2
 800cf7a:	441a      	add	r2, r3
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	685b      	ldr	r3, [r3, #4]
 800cf80:	009b      	lsls	r3, r3, #2
 800cf82:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf86:	4a24      	ldr	r2, [pc, #144]	; (800d018 <UART_SetConfig+0x324>)
 800cf88:	fba2 2303 	umull	r2, r3, r2, r3
 800cf8c:	095b      	lsrs	r3, r3, #5
 800cf8e:	0119      	lsls	r1, r3, #4
 800cf90:	68ba      	ldr	r2, [r7, #8]
 800cf92:	4613      	mov	r3, r2
 800cf94:	009b      	lsls	r3, r3, #2
 800cf96:	4413      	add	r3, r2
 800cf98:	009a      	lsls	r2, r3, #2
 800cf9a:	441a      	add	r2, r3
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	685b      	ldr	r3, [r3, #4]
 800cfa0:	009b      	lsls	r3, r3, #2
 800cfa2:	fbb2 f2f3 	udiv	r2, r2, r3
 800cfa6:	4b1c      	ldr	r3, [pc, #112]	; (800d018 <UART_SetConfig+0x324>)
 800cfa8:	fba3 0302 	umull	r0, r3, r3, r2
 800cfac:	095b      	lsrs	r3, r3, #5
 800cfae:	2064      	movs	r0, #100	; 0x64
 800cfb0:	fb00 f303 	mul.w	r3, r0, r3
 800cfb4:	1ad3      	subs	r3, r2, r3
 800cfb6:	011b      	lsls	r3, r3, #4
 800cfb8:	3332      	adds	r3, #50	; 0x32
 800cfba:	4a17      	ldr	r2, [pc, #92]	; (800d018 <UART_SetConfig+0x324>)
 800cfbc:	fba2 2303 	umull	r2, r3, r2, r3
 800cfc0:	095b      	lsrs	r3, r3, #5
 800cfc2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cfc6:	4419      	add	r1, r3
 800cfc8:	68ba      	ldr	r2, [r7, #8]
 800cfca:	4613      	mov	r3, r2
 800cfcc:	009b      	lsls	r3, r3, #2
 800cfce:	4413      	add	r3, r2
 800cfd0:	009a      	lsls	r2, r3, #2
 800cfd2:	441a      	add	r2, r3
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	685b      	ldr	r3, [r3, #4]
 800cfd8:	009b      	lsls	r3, r3, #2
 800cfda:	fbb2 f2f3 	udiv	r2, r2, r3
 800cfde:	4b0e      	ldr	r3, [pc, #56]	; (800d018 <UART_SetConfig+0x324>)
 800cfe0:	fba3 0302 	umull	r0, r3, r3, r2
 800cfe4:	095b      	lsrs	r3, r3, #5
 800cfe6:	2064      	movs	r0, #100	; 0x64
 800cfe8:	fb00 f303 	mul.w	r3, r0, r3
 800cfec:	1ad3      	subs	r3, r2, r3
 800cfee:	011b      	lsls	r3, r3, #4
 800cff0:	3332      	adds	r3, #50	; 0x32
 800cff2:	4a09      	ldr	r2, [pc, #36]	; (800d018 <UART_SetConfig+0x324>)
 800cff4:	fba2 2303 	umull	r2, r3, r2, r3
 800cff8:	095b      	lsrs	r3, r3, #5
 800cffa:	f003 020f 	and.w	r2, r3, #15
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	440a      	add	r2, r1
 800d004:	609a      	str	r2, [r3, #8]
}
 800d006:	e7ff      	b.n	800d008 <UART_SetConfig+0x314>
 800d008:	bf00      	nop
 800d00a:	3710      	adds	r7, #16
 800d00c:	46bd      	mov	sp, r7
 800d00e:	bd80      	pop	{r7, pc}
 800d010:	40011000 	.word	0x40011000
 800d014:	40011400 	.word	0x40011400
 800d018:	51eb851f 	.word	0x51eb851f

0800d01c <__errno>:
 800d01c:	4b01      	ldr	r3, [pc, #4]	; (800d024 <__errno+0x8>)
 800d01e:	6818      	ldr	r0, [r3, #0]
 800d020:	4770      	bx	lr
 800d022:	bf00      	nop
 800d024:	20000064 	.word	0x20000064

0800d028 <__libc_init_array>:
 800d028:	b570      	push	{r4, r5, r6, lr}
 800d02a:	2500      	movs	r5, #0
 800d02c:	4e0c      	ldr	r6, [pc, #48]	; (800d060 <__libc_init_array+0x38>)
 800d02e:	4c0d      	ldr	r4, [pc, #52]	; (800d064 <__libc_init_array+0x3c>)
 800d030:	1ba4      	subs	r4, r4, r6
 800d032:	10a4      	asrs	r4, r4, #2
 800d034:	42a5      	cmp	r5, r4
 800d036:	d109      	bne.n	800d04c <__libc_init_array+0x24>
 800d038:	f002 fa94 	bl	800f564 <_init>
 800d03c:	2500      	movs	r5, #0
 800d03e:	4e0a      	ldr	r6, [pc, #40]	; (800d068 <__libc_init_array+0x40>)
 800d040:	4c0a      	ldr	r4, [pc, #40]	; (800d06c <__libc_init_array+0x44>)
 800d042:	1ba4      	subs	r4, r4, r6
 800d044:	10a4      	asrs	r4, r4, #2
 800d046:	42a5      	cmp	r5, r4
 800d048:	d105      	bne.n	800d056 <__libc_init_array+0x2e>
 800d04a:	bd70      	pop	{r4, r5, r6, pc}
 800d04c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d050:	4798      	blx	r3
 800d052:	3501      	adds	r5, #1
 800d054:	e7ee      	b.n	800d034 <__libc_init_array+0xc>
 800d056:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d05a:	4798      	blx	r3
 800d05c:	3501      	adds	r5, #1
 800d05e:	e7f2      	b.n	800d046 <__libc_init_array+0x1e>
 800d060:	08010034 	.word	0x08010034
 800d064:	08010034 	.word	0x08010034
 800d068:	08010034 	.word	0x08010034
 800d06c:	08010038 	.word	0x08010038

0800d070 <memset>:
 800d070:	4603      	mov	r3, r0
 800d072:	4402      	add	r2, r0
 800d074:	4293      	cmp	r3, r2
 800d076:	d100      	bne.n	800d07a <memset+0xa>
 800d078:	4770      	bx	lr
 800d07a:	f803 1b01 	strb.w	r1, [r3], #1
 800d07e:	e7f9      	b.n	800d074 <memset+0x4>

0800d080 <__cvt>:
 800d080:	2b00      	cmp	r3, #0
 800d082:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d086:	461e      	mov	r6, r3
 800d088:	bfbb      	ittet	lt
 800d08a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800d08e:	461e      	movlt	r6, r3
 800d090:	2300      	movge	r3, #0
 800d092:	232d      	movlt	r3, #45	; 0x2d
 800d094:	b088      	sub	sp, #32
 800d096:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800d098:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 800d09c:	f027 0720 	bic.w	r7, r7, #32
 800d0a0:	2f46      	cmp	r7, #70	; 0x46
 800d0a2:	4614      	mov	r4, r2
 800d0a4:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800d0a6:	700b      	strb	r3, [r1, #0]
 800d0a8:	d004      	beq.n	800d0b4 <__cvt+0x34>
 800d0aa:	2f45      	cmp	r7, #69	; 0x45
 800d0ac:	d100      	bne.n	800d0b0 <__cvt+0x30>
 800d0ae:	3501      	adds	r5, #1
 800d0b0:	2302      	movs	r3, #2
 800d0b2:	e000      	b.n	800d0b6 <__cvt+0x36>
 800d0b4:	2303      	movs	r3, #3
 800d0b6:	aa07      	add	r2, sp, #28
 800d0b8:	9204      	str	r2, [sp, #16]
 800d0ba:	aa06      	add	r2, sp, #24
 800d0bc:	e9cd a202 	strd	sl, r2, [sp, #8]
 800d0c0:	e9cd 3500 	strd	r3, r5, [sp]
 800d0c4:	4622      	mov	r2, r4
 800d0c6:	4633      	mov	r3, r6
 800d0c8:	f000 fcda 	bl	800da80 <_dtoa_r>
 800d0cc:	2f47      	cmp	r7, #71	; 0x47
 800d0ce:	4680      	mov	r8, r0
 800d0d0:	d102      	bne.n	800d0d8 <__cvt+0x58>
 800d0d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d0d4:	07db      	lsls	r3, r3, #31
 800d0d6:	d526      	bpl.n	800d126 <__cvt+0xa6>
 800d0d8:	2f46      	cmp	r7, #70	; 0x46
 800d0da:	eb08 0905 	add.w	r9, r8, r5
 800d0de:	d111      	bne.n	800d104 <__cvt+0x84>
 800d0e0:	f898 3000 	ldrb.w	r3, [r8]
 800d0e4:	2b30      	cmp	r3, #48	; 0x30
 800d0e6:	d10a      	bne.n	800d0fe <__cvt+0x7e>
 800d0e8:	2200      	movs	r2, #0
 800d0ea:	2300      	movs	r3, #0
 800d0ec:	4620      	mov	r0, r4
 800d0ee:	4631      	mov	r1, r6
 800d0f0:	f7f3 fc96 	bl	8000a20 <__aeabi_dcmpeq>
 800d0f4:	b918      	cbnz	r0, 800d0fe <__cvt+0x7e>
 800d0f6:	f1c5 0501 	rsb	r5, r5, #1
 800d0fa:	f8ca 5000 	str.w	r5, [sl]
 800d0fe:	f8da 3000 	ldr.w	r3, [sl]
 800d102:	4499      	add	r9, r3
 800d104:	2200      	movs	r2, #0
 800d106:	2300      	movs	r3, #0
 800d108:	4620      	mov	r0, r4
 800d10a:	4631      	mov	r1, r6
 800d10c:	f7f3 fc88 	bl	8000a20 <__aeabi_dcmpeq>
 800d110:	b938      	cbnz	r0, 800d122 <__cvt+0xa2>
 800d112:	2230      	movs	r2, #48	; 0x30
 800d114:	9b07      	ldr	r3, [sp, #28]
 800d116:	454b      	cmp	r3, r9
 800d118:	d205      	bcs.n	800d126 <__cvt+0xa6>
 800d11a:	1c59      	adds	r1, r3, #1
 800d11c:	9107      	str	r1, [sp, #28]
 800d11e:	701a      	strb	r2, [r3, #0]
 800d120:	e7f8      	b.n	800d114 <__cvt+0x94>
 800d122:	f8cd 901c 	str.w	r9, [sp, #28]
 800d126:	4640      	mov	r0, r8
 800d128:	9b07      	ldr	r3, [sp, #28]
 800d12a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800d12c:	eba3 0308 	sub.w	r3, r3, r8
 800d130:	6013      	str	r3, [r2, #0]
 800d132:	b008      	add	sp, #32
 800d134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800d138 <__exponent>:
 800d138:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d13a:	2900      	cmp	r1, #0
 800d13c:	bfb4      	ite	lt
 800d13e:	232d      	movlt	r3, #45	; 0x2d
 800d140:	232b      	movge	r3, #43	; 0x2b
 800d142:	4604      	mov	r4, r0
 800d144:	bfb8      	it	lt
 800d146:	4249      	neglt	r1, r1
 800d148:	2909      	cmp	r1, #9
 800d14a:	f804 2b02 	strb.w	r2, [r4], #2
 800d14e:	7043      	strb	r3, [r0, #1]
 800d150:	dd21      	ble.n	800d196 <__exponent+0x5e>
 800d152:	f10d 0307 	add.w	r3, sp, #7
 800d156:	461f      	mov	r7, r3
 800d158:	260a      	movs	r6, #10
 800d15a:	fb91 f5f6 	sdiv	r5, r1, r6
 800d15e:	fb06 1115 	mls	r1, r6, r5, r1
 800d162:	2d09      	cmp	r5, #9
 800d164:	f101 0130 	add.w	r1, r1, #48	; 0x30
 800d168:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d16c:	f103 32ff 	add.w	r2, r3, #4294967295
 800d170:	4629      	mov	r1, r5
 800d172:	dc09      	bgt.n	800d188 <__exponent+0x50>
 800d174:	3130      	adds	r1, #48	; 0x30
 800d176:	3b02      	subs	r3, #2
 800d178:	f802 1c01 	strb.w	r1, [r2, #-1]
 800d17c:	42bb      	cmp	r3, r7
 800d17e:	4622      	mov	r2, r4
 800d180:	d304      	bcc.n	800d18c <__exponent+0x54>
 800d182:	1a10      	subs	r0, r2, r0
 800d184:	b003      	add	sp, #12
 800d186:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d188:	4613      	mov	r3, r2
 800d18a:	e7e6      	b.n	800d15a <__exponent+0x22>
 800d18c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d190:	f804 2b01 	strb.w	r2, [r4], #1
 800d194:	e7f2      	b.n	800d17c <__exponent+0x44>
 800d196:	2330      	movs	r3, #48	; 0x30
 800d198:	4419      	add	r1, r3
 800d19a:	7083      	strb	r3, [r0, #2]
 800d19c:	1d02      	adds	r2, r0, #4
 800d19e:	70c1      	strb	r1, [r0, #3]
 800d1a0:	e7ef      	b.n	800d182 <__exponent+0x4a>
	...

0800d1a4 <_printf_float>:
 800d1a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1a8:	b091      	sub	sp, #68	; 0x44
 800d1aa:	460c      	mov	r4, r1
 800d1ac:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800d1ae:	4693      	mov	fp, r2
 800d1b0:	461e      	mov	r6, r3
 800d1b2:	4605      	mov	r5, r0
 800d1b4:	f001 fa18 	bl	800e5e8 <_localeconv_r>
 800d1b8:	6803      	ldr	r3, [r0, #0]
 800d1ba:	4618      	mov	r0, r3
 800d1bc:	9309      	str	r3, [sp, #36]	; 0x24
 800d1be:	f7f3 f803 	bl	80001c8 <strlen>
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	930e      	str	r3, [sp, #56]	; 0x38
 800d1c6:	683b      	ldr	r3, [r7, #0]
 800d1c8:	900a      	str	r0, [sp, #40]	; 0x28
 800d1ca:	3307      	adds	r3, #7
 800d1cc:	f023 0307 	bic.w	r3, r3, #7
 800d1d0:	f103 0208 	add.w	r2, r3, #8
 800d1d4:	f894 8018 	ldrb.w	r8, [r4, #24]
 800d1d8:	f8d4 a000 	ldr.w	sl, [r4]
 800d1dc:	603a      	str	r2, [r7, #0]
 800d1de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1e2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800d1e6:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 800d1ea:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d1ee:	930b      	str	r3, [sp, #44]	; 0x2c
 800d1f0:	f04f 32ff 	mov.w	r2, #4294967295
 800d1f4:	4ba6      	ldr	r3, [pc, #664]	; (800d490 <_printf_float+0x2ec>)
 800d1f6:	4638      	mov	r0, r7
 800d1f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d1fa:	f7f3 fc43 	bl	8000a84 <__aeabi_dcmpun>
 800d1fe:	bb68      	cbnz	r0, 800d25c <_printf_float+0xb8>
 800d200:	f04f 32ff 	mov.w	r2, #4294967295
 800d204:	4ba2      	ldr	r3, [pc, #648]	; (800d490 <_printf_float+0x2ec>)
 800d206:	4638      	mov	r0, r7
 800d208:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d20a:	f7f3 fc1d 	bl	8000a48 <__aeabi_dcmple>
 800d20e:	bb28      	cbnz	r0, 800d25c <_printf_float+0xb8>
 800d210:	2200      	movs	r2, #0
 800d212:	2300      	movs	r3, #0
 800d214:	4638      	mov	r0, r7
 800d216:	4649      	mov	r1, r9
 800d218:	f7f3 fc0c 	bl	8000a34 <__aeabi_dcmplt>
 800d21c:	b110      	cbz	r0, 800d224 <_printf_float+0x80>
 800d21e:	232d      	movs	r3, #45	; 0x2d
 800d220:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d224:	4f9b      	ldr	r7, [pc, #620]	; (800d494 <_printf_float+0x2f0>)
 800d226:	4b9c      	ldr	r3, [pc, #624]	; (800d498 <_printf_float+0x2f4>)
 800d228:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d22c:	bf98      	it	ls
 800d22e:	461f      	movls	r7, r3
 800d230:	2303      	movs	r3, #3
 800d232:	f04f 0900 	mov.w	r9, #0
 800d236:	6123      	str	r3, [r4, #16]
 800d238:	f02a 0304 	bic.w	r3, sl, #4
 800d23c:	6023      	str	r3, [r4, #0]
 800d23e:	9600      	str	r6, [sp, #0]
 800d240:	465b      	mov	r3, fp
 800d242:	aa0f      	add	r2, sp, #60	; 0x3c
 800d244:	4621      	mov	r1, r4
 800d246:	4628      	mov	r0, r5
 800d248:	f000 f9e2 	bl	800d610 <_printf_common>
 800d24c:	3001      	adds	r0, #1
 800d24e:	f040 8090 	bne.w	800d372 <_printf_float+0x1ce>
 800d252:	f04f 30ff 	mov.w	r0, #4294967295
 800d256:	b011      	add	sp, #68	; 0x44
 800d258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d25c:	463a      	mov	r2, r7
 800d25e:	464b      	mov	r3, r9
 800d260:	4638      	mov	r0, r7
 800d262:	4649      	mov	r1, r9
 800d264:	f7f3 fc0e 	bl	8000a84 <__aeabi_dcmpun>
 800d268:	b110      	cbz	r0, 800d270 <_printf_float+0xcc>
 800d26a:	4f8c      	ldr	r7, [pc, #560]	; (800d49c <_printf_float+0x2f8>)
 800d26c:	4b8c      	ldr	r3, [pc, #560]	; (800d4a0 <_printf_float+0x2fc>)
 800d26e:	e7db      	b.n	800d228 <_printf_float+0x84>
 800d270:	6863      	ldr	r3, [r4, #4]
 800d272:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 800d276:	1c59      	adds	r1, r3, #1
 800d278:	a80d      	add	r0, sp, #52	; 0x34
 800d27a:	a90e      	add	r1, sp, #56	; 0x38
 800d27c:	d140      	bne.n	800d300 <_printf_float+0x15c>
 800d27e:	2306      	movs	r3, #6
 800d280:	6063      	str	r3, [r4, #4]
 800d282:	f04f 0c00 	mov.w	ip, #0
 800d286:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 800d28a:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800d28e:	6863      	ldr	r3, [r4, #4]
 800d290:	6022      	str	r2, [r4, #0]
 800d292:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800d296:	9300      	str	r3, [sp, #0]
 800d298:	463a      	mov	r2, r7
 800d29a:	464b      	mov	r3, r9
 800d29c:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800d2a0:	4628      	mov	r0, r5
 800d2a2:	f7ff feed 	bl	800d080 <__cvt>
 800d2a6:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 800d2aa:	2b47      	cmp	r3, #71	; 0x47
 800d2ac:	4607      	mov	r7, r0
 800d2ae:	d109      	bne.n	800d2c4 <_printf_float+0x120>
 800d2b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d2b2:	1cd8      	adds	r0, r3, #3
 800d2b4:	db02      	blt.n	800d2bc <_printf_float+0x118>
 800d2b6:	6862      	ldr	r2, [r4, #4]
 800d2b8:	4293      	cmp	r3, r2
 800d2ba:	dd47      	ble.n	800d34c <_printf_float+0x1a8>
 800d2bc:	f1a8 0802 	sub.w	r8, r8, #2
 800d2c0:	fa5f f888 	uxtb.w	r8, r8
 800d2c4:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800d2c8:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d2ca:	d824      	bhi.n	800d316 <_printf_float+0x172>
 800d2cc:	3901      	subs	r1, #1
 800d2ce:	4642      	mov	r2, r8
 800d2d0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d2d4:	910d      	str	r1, [sp, #52]	; 0x34
 800d2d6:	f7ff ff2f 	bl	800d138 <__exponent>
 800d2da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d2dc:	4681      	mov	r9, r0
 800d2de:	1813      	adds	r3, r2, r0
 800d2e0:	2a01      	cmp	r2, #1
 800d2e2:	6123      	str	r3, [r4, #16]
 800d2e4:	dc02      	bgt.n	800d2ec <_printf_float+0x148>
 800d2e6:	6822      	ldr	r2, [r4, #0]
 800d2e8:	07d1      	lsls	r1, r2, #31
 800d2ea:	d501      	bpl.n	800d2f0 <_printf_float+0x14c>
 800d2ec:	3301      	adds	r3, #1
 800d2ee:	6123      	str	r3, [r4, #16]
 800d2f0:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d0a2      	beq.n	800d23e <_printf_float+0x9a>
 800d2f8:	232d      	movs	r3, #45	; 0x2d
 800d2fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d2fe:	e79e      	b.n	800d23e <_printf_float+0x9a>
 800d300:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800d304:	f000 816e 	beq.w	800d5e4 <_printf_float+0x440>
 800d308:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d30c:	d1b9      	bne.n	800d282 <_printf_float+0xde>
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d1b7      	bne.n	800d282 <_printf_float+0xde>
 800d312:	2301      	movs	r3, #1
 800d314:	e7b4      	b.n	800d280 <_printf_float+0xdc>
 800d316:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800d31a:	d119      	bne.n	800d350 <_printf_float+0x1ac>
 800d31c:	2900      	cmp	r1, #0
 800d31e:	6863      	ldr	r3, [r4, #4]
 800d320:	dd0c      	ble.n	800d33c <_printf_float+0x198>
 800d322:	6121      	str	r1, [r4, #16]
 800d324:	b913      	cbnz	r3, 800d32c <_printf_float+0x188>
 800d326:	6822      	ldr	r2, [r4, #0]
 800d328:	07d2      	lsls	r2, r2, #31
 800d32a:	d502      	bpl.n	800d332 <_printf_float+0x18e>
 800d32c:	3301      	adds	r3, #1
 800d32e:	440b      	add	r3, r1
 800d330:	6123      	str	r3, [r4, #16]
 800d332:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d334:	f04f 0900 	mov.w	r9, #0
 800d338:	65a3      	str	r3, [r4, #88]	; 0x58
 800d33a:	e7d9      	b.n	800d2f0 <_printf_float+0x14c>
 800d33c:	b913      	cbnz	r3, 800d344 <_printf_float+0x1a0>
 800d33e:	6822      	ldr	r2, [r4, #0]
 800d340:	07d0      	lsls	r0, r2, #31
 800d342:	d501      	bpl.n	800d348 <_printf_float+0x1a4>
 800d344:	3302      	adds	r3, #2
 800d346:	e7f3      	b.n	800d330 <_printf_float+0x18c>
 800d348:	2301      	movs	r3, #1
 800d34a:	e7f1      	b.n	800d330 <_printf_float+0x18c>
 800d34c:	f04f 0867 	mov.w	r8, #103	; 0x67
 800d350:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800d354:	4293      	cmp	r3, r2
 800d356:	db05      	blt.n	800d364 <_printf_float+0x1c0>
 800d358:	6822      	ldr	r2, [r4, #0]
 800d35a:	6123      	str	r3, [r4, #16]
 800d35c:	07d1      	lsls	r1, r2, #31
 800d35e:	d5e8      	bpl.n	800d332 <_printf_float+0x18e>
 800d360:	3301      	adds	r3, #1
 800d362:	e7e5      	b.n	800d330 <_printf_float+0x18c>
 800d364:	2b00      	cmp	r3, #0
 800d366:	bfcc      	ite	gt
 800d368:	2301      	movgt	r3, #1
 800d36a:	f1c3 0302 	rsble	r3, r3, #2
 800d36e:	4413      	add	r3, r2
 800d370:	e7de      	b.n	800d330 <_printf_float+0x18c>
 800d372:	6823      	ldr	r3, [r4, #0]
 800d374:	055a      	lsls	r2, r3, #21
 800d376:	d407      	bmi.n	800d388 <_printf_float+0x1e4>
 800d378:	6923      	ldr	r3, [r4, #16]
 800d37a:	463a      	mov	r2, r7
 800d37c:	4659      	mov	r1, fp
 800d37e:	4628      	mov	r0, r5
 800d380:	47b0      	blx	r6
 800d382:	3001      	adds	r0, #1
 800d384:	d129      	bne.n	800d3da <_printf_float+0x236>
 800d386:	e764      	b.n	800d252 <_printf_float+0xae>
 800d388:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800d38c:	f240 80d7 	bls.w	800d53e <_printf_float+0x39a>
 800d390:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d394:	2200      	movs	r2, #0
 800d396:	2300      	movs	r3, #0
 800d398:	f7f3 fb42 	bl	8000a20 <__aeabi_dcmpeq>
 800d39c:	b388      	cbz	r0, 800d402 <_printf_float+0x25e>
 800d39e:	2301      	movs	r3, #1
 800d3a0:	4a40      	ldr	r2, [pc, #256]	; (800d4a4 <_printf_float+0x300>)
 800d3a2:	4659      	mov	r1, fp
 800d3a4:	4628      	mov	r0, r5
 800d3a6:	47b0      	blx	r6
 800d3a8:	3001      	adds	r0, #1
 800d3aa:	f43f af52 	beq.w	800d252 <_printf_float+0xae>
 800d3ae:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800d3b2:	429a      	cmp	r2, r3
 800d3b4:	db02      	blt.n	800d3bc <_printf_float+0x218>
 800d3b6:	6823      	ldr	r3, [r4, #0]
 800d3b8:	07d8      	lsls	r0, r3, #31
 800d3ba:	d50e      	bpl.n	800d3da <_printf_float+0x236>
 800d3bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d3c0:	4659      	mov	r1, fp
 800d3c2:	4628      	mov	r0, r5
 800d3c4:	47b0      	blx	r6
 800d3c6:	3001      	adds	r0, #1
 800d3c8:	f43f af43 	beq.w	800d252 <_printf_float+0xae>
 800d3cc:	2700      	movs	r7, #0
 800d3ce:	f104 081a 	add.w	r8, r4, #26
 800d3d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d3d4:	3b01      	subs	r3, #1
 800d3d6:	42bb      	cmp	r3, r7
 800d3d8:	dc09      	bgt.n	800d3ee <_printf_float+0x24a>
 800d3da:	6823      	ldr	r3, [r4, #0]
 800d3dc:	079f      	lsls	r7, r3, #30
 800d3de:	f100 80fd 	bmi.w	800d5dc <_printf_float+0x438>
 800d3e2:	68e0      	ldr	r0, [r4, #12]
 800d3e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d3e6:	4298      	cmp	r0, r3
 800d3e8:	bfb8      	it	lt
 800d3ea:	4618      	movlt	r0, r3
 800d3ec:	e733      	b.n	800d256 <_printf_float+0xb2>
 800d3ee:	2301      	movs	r3, #1
 800d3f0:	4642      	mov	r2, r8
 800d3f2:	4659      	mov	r1, fp
 800d3f4:	4628      	mov	r0, r5
 800d3f6:	47b0      	blx	r6
 800d3f8:	3001      	adds	r0, #1
 800d3fa:	f43f af2a 	beq.w	800d252 <_printf_float+0xae>
 800d3fe:	3701      	adds	r7, #1
 800d400:	e7e7      	b.n	800d3d2 <_printf_float+0x22e>
 800d402:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d404:	2b00      	cmp	r3, #0
 800d406:	dc2b      	bgt.n	800d460 <_printf_float+0x2bc>
 800d408:	2301      	movs	r3, #1
 800d40a:	4a26      	ldr	r2, [pc, #152]	; (800d4a4 <_printf_float+0x300>)
 800d40c:	4659      	mov	r1, fp
 800d40e:	4628      	mov	r0, r5
 800d410:	47b0      	blx	r6
 800d412:	3001      	adds	r0, #1
 800d414:	f43f af1d 	beq.w	800d252 <_printf_float+0xae>
 800d418:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d41a:	b923      	cbnz	r3, 800d426 <_printf_float+0x282>
 800d41c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d41e:	b913      	cbnz	r3, 800d426 <_printf_float+0x282>
 800d420:	6823      	ldr	r3, [r4, #0]
 800d422:	07d9      	lsls	r1, r3, #31
 800d424:	d5d9      	bpl.n	800d3da <_printf_float+0x236>
 800d426:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d42a:	4659      	mov	r1, fp
 800d42c:	4628      	mov	r0, r5
 800d42e:	47b0      	blx	r6
 800d430:	3001      	adds	r0, #1
 800d432:	f43f af0e 	beq.w	800d252 <_printf_float+0xae>
 800d436:	f04f 0800 	mov.w	r8, #0
 800d43a:	f104 091a 	add.w	r9, r4, #26
 800d43e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d440:	425b      	negs	r3, r3
 800d442:	4543      	cmp	r3, r8
 800d444:	dc01      	bgt.n	800d44a <_printf_float+0x2a6>
 800d446:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d448:	e797      	b.n	800d37a <_printf_float+0x1d6>
 800d44a:	2301      	movs	r3, #1
 800d44c:	464a      	mov	r2, r9
 800d44e:	4659      	mov	r1, fp
 800d450:	4628      	mov	r0, r5
 800d452:	47b0      	blx	r6
 800d454:	3001      	adds	r0, #1
 800d456:	f43f aefc 	beq.w	800d252 <_printf_float+0xae>
 800d45a:	f108 0801 	add.w	r8, r8, #1
 800d45e:	e7ee      	b.n	800d43e <_printf_float+0x29a>
 800d460:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d462:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d464:	429a      	cmp	r2, r3
 800d466:	bfa8      	it	ge
 800d468:	461a      	movge	r2, r3
 800d46a:	2a00      	cmp	r2, #0
 800d46c:	4690      	mov	r8, r2
 800d46e:	dd07      	ble.n	800d480 <_printf_float+0x2dc>
 800d470:	4613      	mov	r3, r2
 800d472:	4659      	mov	r1, fp
 800d474:	463a      	mov	r2, r7
 800d476:	4628      	mov	r0, r5
 800d478:	47b0      	blx	r6
 800d47a:	3001      	adds	r0, #1
 800d47c:	f43f aee9 	beq.w	800d252 <_printf_float+0xae>
 800d480:	f104 031a 	add.w	r3, r4, #26
 800d484:	f04f 0a00 	mov.w	sl, #0
 800d488:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800d48c:	930b      	str	r3, [sp, #44]	; 0x2c
 800d48e:	e015      	b.n	800d4bc <_printf_float+0x318>
 800d490:	7fefffff 	.word	0x7fefffff
 800d494:	0800fdcc 	.word	0x0800fdcc
 800d498:	0800fdc8 	.word	0x0800fdc8
 800d49c:	0800fdd4 	.word	0x0800fdd4
 800d4a0:	0800fdd0 	.word	0x0800fdd0
 800d4a4:	0800fdd8 	.word	0x0800fdd8
 800d4a8:	2301      	movs	r3, #1
 800d4aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d4ac:	4659      	mov	r1, fp
 800d4ae:	4628      	mov	r0, r5
 800d4b0:	47b0      	blx	r6
 800d4b2:	3001      	adds	r0, #1
 800d4b4:	f43f aecd 	beq.w	800d252 <_printf_float+0xae>
 800d4b8:	f10a 0a01 	add.w	sl, sl, #1
 800d4bc:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 800d4c0:	eba9 0308 	sub.w	r3, r9, r8
 800d4c4:	4553      	cmp	r3, sl
 800d4c6:	dcef      	bgt.n	800d4a8 <_printf_float+0x304>
 800d4c8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800d4cc:	429a      	cmp	r2, r3
 800d4ce:	444f      	add	r7, r9
 800d4d0:	db14      	blt.n	800d4fc <_printf_float+0x358>
 800d4d2:	6823      	ldr	r3, [r4, #0]
 800d4d4:	07da      	lsls	r2, r3, #31
 800d4d6:	d411      	bmi.n	800d4fc <_printf_float+0x358>
 800d4d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d4da:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d4dc:	eba3 0209 	sub.w	r2, r3, r9
 800d4e0:	eba3 0901 	sub.w	r9, r3, r1
 800d4e4:	4591      	cmp	r9, r2
 800d4e6:	bfa8      	it	ge
 800d4e8:	4691      	movge	r9, r2
 800d4ea:	f1b9 0f00 	cmp.w	r9, #0
 800d4ee:	dc0d      	bgt.n	800d50c <_printf_float+0x368>
 800d4f0:	2700      	movs	r7, #0
 800d4f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d4f6:	f104 081a 	add.w	r8, r4, #26
 800d4fa:	e018      	b.n	800d52e <_printf_float+0x38a>
 800d4fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d500:	4659      	mov	r1, fp
 800d502:	4628      	mov	r0, r5
 800d504:	47b0      	blx	r6
 800d506:	3001      	adds	r0, #1
 800d508:	d1e6      	bne.n	800d4d8 <_printf_float+0x334>
 800d50a:	e6a2      	b.n	800d252 <_printf_float+0xae>
 800d50c:	464b      	mov	r3, r9
 800d50e:	463a      	mov	r2, r7
 800d510:	4659      	mov	r1, fp
 800d512:	4628      	mov	r0, r5
 800d514:	47b0      	blx	r6
 800d516:	3001      	adds	r0, #1
 800d518:	d1ea      	bne.n	800d4f0 <_printf_float+0x34c>
 800d51a:	e69a      	b.n	800d252 <_printf_float+0xae>
 800d51c:	2301      	movs	r3, #1
 800d51e:	4642      	mov	r2, r8
 800d520:	4659      	mov	r1, fp
 800d522:	4628      	mov	r0, r5
 800d524:	47b0      	blx	r6
 800d526:	3001      	adds	r0, #1
 800d528:	f43f ae93 	beq.w	800d252 <_printf_float+0xae>
 800d52c:	3701      	adds	r7, #1
 800d52e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800d532:	1a9b      	subs	r3, r3, r2
 800d534:	eba3 0309 	sub.w	r3, r3, r9
 800d538:	42bb      	cmp	r3, r7
 800d53a:	dcef      	bgt.n	800d51c <_printf_float+0x378>
 800d53c:	e74d      	b.n	800d3da <_printf_float+0x236>
 800d53e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d540:	2a01      	cmp	r2, #1
 800d542:	dc01      	bgt.n	800d548 <_printf_float+0x3a4>
 800d544:	07db      	lsls	r3, r3, #31
 800d546:	d538      	bpl.n	800d5ba <_printf_float+0x416>
 800d548:	2301      	movs	r3, #1
 800d54a:	463a      	mov	r2, r7
 800d54c:	4659      	mov	r1, fp
 800d54e:	4628      	mov	r0, r5
 800d550:	47b0      	blx	r6
 800d552:	3001      	adds	r0, #1
 800d554:	f43f ae7d 	beq.w	800d252 <_printf_float+0xae>
 800d558:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d55c:	4659      	mov	r1, fp
 800d55e:	4628      	mov	r0, r5
 800d560:	47b0      	blx	r6
 800d562:	3001      	adds	r0, #1
 800d564:	f107 0701 	add.w	r7, r7, #1
 800d568:	f43f ae73 	beq.w	800d252 <_printf_float+0xae>
 800d56c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d570:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d572:	2200      	movs	r2, #0
 800d574:	f103 38ff 	add.w	r8, r3, #4294967295
 800d578:	2300      	movs	r3, #0
 800d57a:	f7f3 fa51 	bl	8000a20 <__aeabi_dcmpeq>
 800d57e:	b9c0      	cbnz	r0, 800d5b2 <_printf_float+0x40e>
 800d580:	4643      	mov	r3, r8
 800d582:	463a      	mov	r2, r7
 800d584:	4659      	mov	r1, fp
 800d586:	4628      	mov	r0, r5
 800d588:	47b0      	blx	r6
 800d58a:	3001      	adds	r0, #1
 800d58c:	d10d      	bne.n	800d5aa <_printf_float+0x406>
 800d58e:	e660      	b.n	800d252 <_printf_float+0xae>
 800d590:	2301      	movs	r3, #1
 800d592:	4642      	mov	r2, r8
 800d594:	4659      	mov	r1, fp
 800d596:	4628      	mov	r0, r5
 800d598:	47b0      	blx	r6
 800d59a:	3001      	adds	r0, #1
 800d59c:	f43f ae59 	beq.w	800d252 <_printf_float+0xae>
 800d5a0:	3701      	adds	r7, #1
 800d5a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d5a4:	3b01      	subs	r3, #1
 800d5a6:	42bb      	cmp	r3, r7
 800d5a8:	dcf2      	bgt.n	800d590 <_printf_float+0x3ec>
 800d5aa:	464b      	mov	r3, r9
 800d5ac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d5b0:	e6e4      	b.n	800d37c <_printf_float+0x1d8>
 800d5b2:	2700      	movs	r7, #0
 800d5b4:	f104 081a 	add.w	r8, r4, #26
 800d5b8:	e7f3      	b.n	800d5a2 <_printf_float+0x3fe>
 800d5ba:	2301      	movs	r3, #1
 800d5bc:	e7e1      	b.n	800d582 <_printf_float+0x3de>
 800d5be:	2301      	movs	r3, #1
 800d5c0:	4642      	mov	r2, r8
 800d5c2:	4659      	mov	r1, fp
 800d5c4:	4628      	mov	r0, r5
 800d5c6:	47b0      	blx	r6
 800d5c8:	3001      	adds	r0, #1
 800d5ca:	f43f ae42 	beq.w	800d252 <_printf_float+0xae>
 800d5ce:	3701      	adds	r7, #1
 800d5d0:	68e3      	ldr	r3, [r4, #12]
 800d5d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d5d4:	1a9b      	subs	r3, r3, r2
 800d5d6:	42bb      	cmp	r3, r7
 800d5d8:	dcf1      	bgt.n	800d5be <_printf_float+0x41a>
 800d5da:	e702      	b.n	800d3e2 <_printf_float+0x23e>
 800d5dc:	2700      	movs	r7, #0
 800d5de:	f104 0819 	add.w	r8, r4, #25
 800d5e2:	e7f5      	b.n	800d5d0 <_printf_float+0x42c>
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	f43f ae94 	beq.w	800d312 <_printf_float+0x16e>
 800d5ea:	f04f 0c00 	mov.w	ip, #0
 800d5ee:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800d5f2:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800d5f6:	6022      	str	r2, [r4, #0]
 800d5f8:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800d5fc:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800d600:	9300      	str	r3, [sp, #0]
 800d602:	463a      	mov	r2, r7
 800d604:	464b      	mov	r3, r9
 800d606:	4628      	mov	r0, r5
 800d608:	f7ff fd3a 	bl	800d080 <__cvt>
 800d60c:	4607      	mov	r7, r0
 800d60e:	e64f      	b.n	800d2b0 <_printf_float+0x10c>

0800d610 <_printf_common>:
 800d610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d614:	4691      	mov	r9, r2
 800d616:	461f      	mov	r7, r3
 800d618:	688a      	ldr	r2, [r1, #8]
 800d61a:	690b      	ldr	r3, [r1, #16]
 800d61c:	4606      	mov	r6, r0
 800d61e:	4293      	cmp	r3, r2
 800d620:	bfb8      	it	lt
 800d622:	4613      	movlt	r3, r2
 800d624:	f8c9 3000 	str.w	r3, [r9]
 800d628:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d62c:	460c      	mov	r4, r1
 800d62e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d632:	b112      	cbz	r2, 800d63a <_printf_common+0x2a>
 800d634:	3301      	adds	r3, #1
 800d636:	f8c9 3000 	str.w	r3, [r9]
 800d63a:	6823      	ldr	r3, [r4, #0]
 800d63c:	0699      	lsls	r1, r3, #26
 800d63e:	bf42      	ittt	mi
 800d640:	f8d9 3000 	ldrmi.w	r3, [r9]
 800d644:	3302      	addmi	r3, #2
 800d646:	f8c9 3000 	strmi.w	r3, [r9]
 800d64a:	6825      	ldr	r5, [r4, #0]
 800d64c:	f015 0506 	ands.w	r5, r5, #6
 800d650:	d107      	bne.n	800d662 <_printf_common+0x52>
 800d652:	f104 0a19 	add.w	sl, r4, #25
 800d656:	68e3      	ldr	r3, [r4, #12]
 800d658:	f8d9 2000 	ldr.w	r2, [r9]
 800d65c:	1a9b      	subs	r3, r3, r2
 800d65e:	42ab      	cmp	r3, r5
 800d660:	dc29      	bgt.n	800d6b6 <_printf_common+0xa6>
 800d662:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800d666:	6822      	ldr	r2, [r4, #0]
 800d668:	3300      	adds	r3, #0
 800d66a:	bf18      	it	ne
 800d66c:	2301      	movne	r3, #1
 800d66e:	0692      	lsls	r2, r2, #26
 800d670:	d42e      	bmi.n	800d6d0 <_printf_common+0xc0>
 800d672:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d676:	4639      	mov	r1, r7
 800d678:	4630      	mov	r0, r6
 800d67a:	47c0      	blx	r8
 800d67c:	3001      	adds	r0, #1
 800d67e:	d021      	beq.n	800d6c4 <_printf_common+0xb4>
 800d680:	6823      	ldr	r3, [r4, #0]
 800d682:	68e5      	ldr	r5, [r4, #12]
 800d684:	f003 0306 	and.w	r3, r3, #6
 800d688:	2b04      	cmp	r3, #4
 800d68a:	bf18      	it	ne
 800d68c:	2500      	movne	r5, #0
 800d68e:	f8d9 2000 	ldr.w	r2, [r9]
 800d692:	f04f 0900 	mov.w	r9, #0
 800d696:	bf08      	it	eq
 800d698:	1aad      	subeq	r5, r5, r2
 800d69a:	68a3      	ldr	r3, [r4, #8]
 800d69c:	6922      	ldr	r2, [r4, #16]
 800d69e:	bf08      	it	eq
 800d6a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d6a4:	4293      	cmp	r3, r2
 800d6a6:	bfc4      	itt	gt
 800d6a8:	1a9b      	subgt	r3, r3, r2
 800d6aa:	18ed      	addgt	r5, r5, r3
 800d6ac:	341a      	adds	r4, #26
 800d6ae:	454d      	cmp	r5, r9
 800d6b0:	d11a      	bne.n	800d6e8 <_printf_common+0xd8>
 800d6b2:	2000      	movs	r0, #0
 800d6b4:	e008      	b.n	800d6c8 <_printf_common+0xb8>
 800d6b6:	2301      	movs	r3, #1
 800d6b8:	4652      	mov	r2, sl
 800d6ba:	4639      	mov	r1, r7
 800d6bc:	4630      	mov	r0, r6
 800d6be:	47c0      	blx	r8
 800d6c0:	3001      	adds	r0, #1
 800d6c2:	d103      	bne.n	800d6cc <_printf_common+0xbc>
 800d6c4:	f04f 30ff 	mov.w	r0, #4294967295
 800d6c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6cc:	3501      	adds	r5, #1
 800d6ce:	e7c2      	b.n	800d656 <_printf_common+0x46>
 800d6d0:	2030      	movs	r0, #48	; 0x30
 800d6d2:	18e1      	adds	r1, r4, r3
 800d6d4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d6d8:	1c5a      	adds	r2, r3, #1
 800d6da:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d6de:	4422      	add	r2, r4
 800d6e0:	3302      	adds	r3, #2
 800d6e2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d6e6:	e7c4      	b.n	800d672 <_printf_common+0x62>
 800d6e8:	2301      	movs	r3, #1
 800d6ea:	4622      	mov	r2, r4
 800d6ec:	4639      	mov	r1, r7
 800d6ee:	4630      	mov	r0, r6
 800d6f0:	47c0      	blx	r8
 800d6f2:	3001      	adds	r0, #1
 800d6f4:	d0e6      	beq.n	800d6c4 <_printf_common+0xb4>
 800d6f6:	f109 0901 	add.w	r9, r9, #1
 800d6fa:	e7d8      	b.n	800d6ae <_printf_common+0x9e>

0800d6fc <_printf_i>:
 800d6fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d700:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800d704:	460c      	mov	r4, r1
 800d706:	7e09      	ldrb	r1, [r1, #24]
 800d708:	b085      	sub	sp, #20
 800d70a:	296e      	cmp	r1, #110	; 0x6e
 800d70c:	4617      	mov	r7, r2
 800d70e:	4606      	mov	r6, r0
 800d710:	4698      	mov	r8, r3
 800d712:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d714:	f000 80b3 	beq.w	800d87e <_printf_i+0x182>
 800d718:	d822      	bhi.n	800d760 <_printf_i+0x64>
 800d71a:	2963      	cmp	r1, #99	; 0x63
 800d71c:	d036      	beq.n	800d78c <_printf_i+0x90>
 800d71e:	d80a      	bhi.n	800d736 <_printf_i+0x3a>
 800d720:	2900      	cmp	r1, #0
 800d722:	f000 80b9 	beq.w	800d898 <_printf_i+0x19c>
 800d726:	2958      	cmp	r1, #88	; 0x58
 800d728:	f000 8083 	beq.w	800d832 <_printf_i+0x136>
 800d72c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d730:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800d734:	e032      	b.n	800d79c <_printf_i+0xa0>
 800d736:	2964      	cmp	r1, #100	; 0x64
 800d738:	d001      	beq.n	800d73e <_printf_i+0x42>
 800d73a:	2969      	cmp	r1, #105	; 0x69
 800d73c:	d1f6      	bne.n	800d72c <_printf_i+0x30>
 800d73e:	6820      	ldr	r0, [r4, #0]
 800d740:	6813      	ldr	r3, [r2, #0]
 800d742:	0605      	lsls	r5, r0, #24
 800d744:	f103 0104 	add.w	r1, r3, #4
 800d748:	d52a      	bpl.n	800d7a0 <_printf_i+0xa4>
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	6011      	str	r1, [r2, #0]
 800d74e:	2b00      	cmp	r3, #0
 800d750:	da03      	bge.n	800d75a <_printf_i+0x5e>
 800d752:	222d      	movs	r2, #45	; 0x2d
 800d754:	425b      	negs	r3, r3
 800d756:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800d75a:	486f      	ldr	r0, [pc, #444]	; (800d918 <_printf_i+0x21c>)
 800d75c:	220a      	movs	r2, #10
 800d75e:	e039      	b.n	800d7d4 <_printf_i+0xd8>
 800d760:	2973      	cmp	r1, #115	; 0x73
 800d762:	f000 809d 	beq.w	800d8a0 <_printf_i+0x1a4>
 800d766:	d808      	bhi.n	800d77a <_printf_i+0x7e>
 800d768:	296f      	cmp	r1, #111	; 0x6f
 800d76a:	d020      	beq.n	800d7ae <_printf_i+0xb2>
 800d76c:	2970      	cmp	r1, #112	; 0x70
 800d76e:	d1dd      	bne.n	800d72c <_printf_i+0x30>
 800d770:	6823      	ldr	r3, [r4, #0]
 800d772:	f043 0320 	orr.w	r3, r3, #32
 800d776:	6023      	str	r3, [r4, #0]
 800d778:	e003      	b.n	800d782 <_printf_i+0x86>
 800d77a:	2975      	cmp	r1, #117	; 0x75
 800d77c:	d017      	beq.n	800d7ae <_printf_i+0xb2>
 800d77e:	2978      	cmp	r1, #120	; 0x78
 800d780:	d1d4      	bne.n	800d72c <_printf_i+0x30>
 800d782:	2378      	movs	r3, #120	; 0x78
 800d784:	4865      	ldr	r0, [pc, #404]	; (800d91c <_printf_i+0x220>)
 800d786:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d78a:	e055      	b.n	800d838 <_printf_i+0x13c>
 800d78c:	6813      	ldr	r3, [r2, #0]
 800d78e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d792:	1d19      	adds	r1, r3, #4
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	6011      	str	r1, [r2, #0]
 800d798:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d79c:	2301      	movs	r3, #1
 800d79e:	e08c      	b.n	800d8ba <_printf_i+0x1be>
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d7a6:	6011      	str	r1, [r2, #0]
 800d7a8:	bf18      	it	ne
 800d7aa:	b21b      	sxthne	r3, r3
 800d7ac:	e7cf      	b.n	800d74e <_printf_i+0x52>
 800d7ae:	6813      	ldr	r3, [r2, #0]
 800d7b0:	6825      	ldr	r5, [r4, #0]
 800d7b2:	1d18      	adds	r0, r3, #4
 800d7b4:	6010      	str	r0, [r2, #0]
 800d7b6:	0628      	lsls	r0, r5, #24
 800d7b8:	d501      	bpl.n	800d7be <_printf_i+0xc2>
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	e002      	b.n	800d7c4 <_printf_i+0xc8>
 800d7be:	0668      	lsls	r0, r5, #25
 800d7c0:	d5fb      	bpl.n	800d7ba <_printf_i+0xbe>
 800d7c2:	881b      	ldrh	r3, [r3, #0]
 800d7c4:	296f      	cmp	r1, #111	; 0x6f
 800d7c6:	bf14      	ite	ne
 800d7c8:	220a      	movne	r2, #10
 800d7ca:	2208      	moveq	r2, #8
 800d7cc:	4852      	ldr	r0, [pc, #328]	; (800d918 <_printf_i+0x21c>)
 800d7ce:	2100      	movs	r1, #0
 800d7d0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d7d4:	6865      	ldr	r5, [r4, #4]
 800d7d6:	2d00      	cmp	r5, #0
 800d7d8:	60a5      	str	r5, [r4, #8]
 800d7da:	f2c0 8095 	blt.w	800d908 <_printf_i+0x20c>
 800d7de:	6821      	ldr	r1, [r4, #0]
 800d7e0:	f021 0104 	bic.w	r1, r1, #4
 800d7e4:	6021      	str	r1, [r4, #0]
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d13d      	bne.n	800d866 <_printf_i+0x16a>
 800d7ea:	2d00      	cmp	r5, #0
 800d7ec:	f040 808e 	bne.w	800d90c <_printf_i+0x210>
 800d7f0:	4665      	mov	r5, ip
 800d7f2:	2a08      	cmp	r2, #8
 800d7f4:	d10b      	bne.n	800d80e <_printf_i+0x112>
 800d7f6:	6823      	ldr	r3, [r4, #0]
 800d7f8:	07db      	lsls	r3, r3, #31
 800d7fa:	d508      	bpl.n	800d80e <_printf_i+0x112>
 800d7fc:	6923      	ldr	r3, [r4, #16]
 800d7fe:	6862      	ldr	r2, [r4, #4]
 800d800:	429a      	cmp	r2, r3
 800d802:	bfde      	ittt	le
 800d804:	2330      	movle	r3, #48	; 0x30
 800d806:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d80a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d80e:	ebac 0305 	sub.w	r3, ip, r5
 800d812:	6123      	str	r3, [r4, #16]
 800d814:	f8cd 8000 	str.w	r8, [sp]
 800d818:	463b      	mov	r3, r7
 800d81a:	aa03      	add	r2, sp, #12
 800d81c:	4621      	mov	r1, r4
 800d81e:	4630      	mov	r0, r6
 800d820:	f7ff fef6 	bl	800d610 <_printf_common>
 800d824:	3001      	adds	r0, #1
 800d826:	d14d      	bne.n	800d8c4 <_printf_i+0x1c8>
 800d828:	f04f 30ff 	mov.w	r0, #4294967295
 800d82c:	b005      	add	sp, #20
 800d82e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d832:	4839      	ldr	r0, [pc, #228]	; (800d918 <_printf_i+0x21c>)
 800d834:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800d838:	6813      	ldr	r3, [r2, #0]
 800d83a:	6821      	ldr	r1, [r4, #0]
 800d83c:	1d1d      	adds	r5, r3, #4
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	6015      	str	r5, [r2, #0]
 800d842:	060a      	lsls	r2, r1, #24
 800d844:	d50b      	bpl.n	800d85e <_printf_i+0x162>
 800d846:	07ca      	lsls	r2, r1, #31
 800d848:	bf44      	itt	mi
 800d84a:	f041 0120 	orrmi.w	r1, r1, #32
 800d84e:	6021      	strmi	r1, [r4, #0]
 800d850:	b91b      	cbnz	r3, 800d85a <_printf_i+0x15e>
 800d852:	6822      	ldr	r2, [r4, #0]
 800d854:	f022 0220 	bic.w	r2, r2, #32
 800d858:	6022      	str	r2, [r4, #0]
 800d85a:	2210      	movs	r2, #16
 800d85c:	e7b7      	b.n	800d7ce <_printf_i+0xd2>
 800d85e:	064d      	lsls	r5, r1, #25
 800d860:	bf48      	it	mi
 800d862:	b29b      	uxthmi	r3, r3
 800d864:	e7ef      	b.n	800d846 <_printf_i+0x14a>
 800d866:	4665      	mov	r5, ip
 800d868:	fbb3 f1f2 	udiv	r1, r3, r2
 800d86c:	fb02 3311 	mls	r3, r2, r1, r3
 800d870:	5cc3      	ldrb	r3, [r0, r3]
 800d872:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800d876:	460b      	mov	r3, r1
 800d878:	2900      	cmp	r1, #0
 800d87a:	d1f5      	bne.n	800d868 <_printf_i+0x16c>
 800d87c:	e7b9      	b.n	800d7f2 <_printf_i+0xf6>
 800d87e:	6813      	ldr	r3, [r2, #0]
 800d880:	6825      	ldr	r5, [r4, #0]
 800d882:	1d18      	adds	r0, r3, #4
 800d884:	6961      	ldr	r1, [r4, #20]
 800d886:	6010      	str	r0, [r2, #0]
 800d888:	0628      	lsls	r0, r5, #24
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	d501      	bpl.n	800d892 <_printf_i+0x196>
 800d88e:	6019      	str	r1, [r3, #0]
 800d890:	e002      	b.n	800d898 <_printf_i+0x19c>
 800d892:	066a      	lsls	r2, r5, #25
 800d894:	d5fb      	bpl.n	800d88e <_printf_i+0x192>
 800d896:	8019      	strh	r1, [r3, #0]
 800d898:	2300      	movs	r3, #0
 800d89a:	4665      	mov	r5, ip
 800d89c:	6123      	str	r3, [r4, #16]
 800d89e:	e7b9      	b.n	800d814 <_printf_i+0x118>
 800d8a0:	6813      	ldr	r3, [r2, #0]
 800d8a2:	1d19      	adds	r1, r3, #4
 800d8a4:	6011      	str	r1, [r2, #0]
 800d8a6:	681d      	ldr	r5, [r3, #0]
 800d8a8:	6862      	ldr	r2, [r4, #4]
 800d8aa:	2100      	movs	r1, #0
 800d8ac:	4628      	mov	r0, r5
 800d8ae:	f000 feb1 	bl	800e614 <memchr>
 800d8b2:	b108      	cbz	r0, 800d8b8 <_printf_i+0x1bc>
 800d8b4:	1b40      	subs	r0, r0, r5
 800d8b6:	6060      	str	r0, [r4, #4]
 800d8b8:	6863      	ldr	r3, [r4, #4]
 800d8ba:	6123      	str	r3, [r4, #16]
 800d8bc:	2300      	movs	r3, #0
 800d8be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d8c2:	e7a7      	b.n	800d814 <_printf_i+0x118>
 800d8c4:	6923      	ldr	r3, [r4, #16]
 800d8c6:	462a      	mov	r2, r5
 800d8c8:	4639      	mov	r1, r7
 800d8ca:	4630      	mov	r0, r6
 800d8cc:	47c0      	blx	r8
 800d8ce:	3001      	adds	r0, #1
 800d8d0:	d0aa      	beq.n	800d828 <_printf_i+0x12c>
 800d8d2:	6823      	ldr	r3, [r4, #0]
 800d8d4:	079b      	lsls	r3, r3, #30
 800d8d6:	d413      	bmi.n	800d900 <_printf_i+0x204>
 800d8d8:	68e0      	ldr	r0, [r4, #12]
 800d8da:	9b03      	ldr	r3, [sp, #12]
 800d8dc:	4298      	cmp	r0, r3
 800d8de:	bfb8      	it	lt
 800d8e0:	4618      	movlt	r0, r3
 800d8e2:	e7a3      	b.n	800d82c <_printf_i+0x130>
 800d8e4:	2301      	movs	r3, #1
 800d8e6:	464a      	mov	r2, r9
 800d8e8:	4639      	mov	r1, r7
 800d8ea:	4630      	mov	r0, r6
 800d8ec:	47c0      	blx	r8
 800d8ee:	3001      	adds	r0, #1
 800d8f0:	d09a      	beq.n	800d828 <_printf_i+0x12c>
 800d8f2:	3501      	adds	r5, #1
 800d8f4:	68e3      	ldr	r3, [r4, #12]
 800d8f6:	9a03      	ldr	r2, [sp, #12]
 800d8f8:	1a9b      	subs	r3, r3, r2
 800d8fa:	42ab      	cmp	r3, r5
 800d8fc:	dcf2      	bgt.n	800d8e4 <_printf_i+0x1e8>
 800d8fe:	e7eb      	b.n	800d8d8 <_printf_i+0x1dc>
 800d900:	2500      	movs	r5, #0
 800d902:	f104 0919 	add.w	r9, r4, #25
 800d906:	e7f5      	b.n	800d8f4 <_printf_i+0x1f8>
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d1ac      	bne.n	800d866 <_printf_i+0x16a>
 800d90c:	7803      	ldrb	r3, [r0, #0]
 800d90e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d912:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d916:	e76c      	b.n	800d7f2 <_printf_i+0xf6>
 800d918:	0800fdda 	.word	0x0800fdda
 800d91c:	0800fdeb 	.word	0x0800fdeb

0800d920 <siprintf>:
 800d920:	b40e      	push	{r1, r2, r3}
 800d922:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d926:	b500      	push	{lr}
 800d928:	b09c      	sub	sp, #112	; 0x70
 800d92a:	ab1d      	add	r3, sp, #116	; 0x74
 800d92c:	9002      	str	r0, [sp, #8]
 800d92e:	9006      	str	r0, [sp, #24]
 800d930:	9107      	str	r1, [sp, #28]
 800d932:	9104      	str	r1, [sp, #16]
 800d934:	4808      	ldr	r0, [pc, #32]	; (800d958 <siprintf+0x38>)
 800d936:	4909      	ldr	r1, [pc, #36]	; (800d95c <siprintf+0x3c>)
 800d938:	f853 2b04 	ldr.w	r2, [r3], #4
 800d93c:	9105      	str	r1, [sp, #20]
 800d93e:	6800      	ldr	r0, [r0, #0]
 800d940:	a902      	add	r1, sp, #8
 800d942:	9301      	str	r3, [sp, #4]
 800d944:	f001 fa6a 	bl	800ee1c <_svfiprintf_r>
 800d948:	2200      	movs	r2, #0
 800d94a:	9b02      	ldr	r3, [sp, #8]
 800d94c:	701a      	strb	r2, [r3, #0]
 800d94e:	b01c      	add	sp, #112	; 0x70
 800d950:	f85d eb04 	ldr.w	lr, [sp], #4
 800d954:	b003      	add	sp, #12
 800d956:	4770      	bx	lr
 800d958:	20000064 	.word	0x20000064
 800d95c:	ffff0208 	.word	0xffff0208

0800d960 <quorem>:
 800d960:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d964:	6903      	ldr	r3, [r0, #16]
 800d966:	690c      	ldr	r4, [r1, #16]
 800d968:	4680      	mov	r8, r0
 800d96a:	42a3      	cmp	r3, r4
 800d96c:	f2c0 8084 	blt.w	800da78 <quorem+0x118>
 800d970:	3c01      	subs	r4, #1
 800d972:	f101 0714 	add.w	r7, r1, #20
 800d976:	f100 0614 	add.w	r6, r0, #20
 800d97a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800d97e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800d982:	3501      	adds	r5, #1
 800d984:	fbb0 f5f5 	udiv	r5, r0, r5
 800d988:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800d98c:	eb06 030c 	add.w	r3, r6, ip
 800d990:	eb07 090c 	add.w	r9, r7, ip
 800d994:	9301      	str	r3, [sp, #4]
 800d996:	b39d      	cbz	r5, 800da00 <quorem+0xa0>
 800d998:	f04f 0a00 	mov.w	sl, #0
 800d99c:	4638      	mov	r0, r7
 800d99e:	46b6      	mov	lr, r6
 800d9a0:	46d3      	mov	fp, sl
 800d9a2:	f850 2b04 	ldr.w	r2, [r0], #4
 800d9a6:	b293      	uxth	r3, r2
 800d9a8:	fb05 a303 	mla	r3, r5, r3, sl
 800d9ac:	0c12      	lsrs	r2, r2, #16
 800d9ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d9b2:	fb05 a202 	mla	r2, r5, r2, sl
 800d9b6:	b29b      	uxth	r3, r3
 800d9b8:	ebab 0303 	sub.w	r3, fp, r3
 800d9bc:	f8de b000 	ldr.w	fp, [lr]
 800d9c0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800d9c4:	fa1f fb8b 	uxth.w	fp, fp
 800d9c8:	445b      	add	r3, fp
 800d9ca:	fa1f fb82 	uxth.w	fp, r2
 800d9ce:	f8de 2000 	ldr.w	r2, [lr]
 800d9d2:	4581      	cmp	r9, r0
 800d9d4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800d9d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d9dc:	b29b      	uxth	r3, r3
 800d9de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d9e2:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800d9e6:	f84e 3b04 	str.w	r3, [lr], #4
 800d9ea:	d2da      	bcs.n	800d9a2 <quorem+0x42>
 800d9ec:	f856 300c 	ldr.w	r3, [r6, ip]
 800d9f0:	b933      	cbnz	r3, 800da00 <quorem+0xa0>
 800d9f2:	9b01      	ldr	r3, [sp, #4]
 800d9f4:	3b04      	subs	r3, #4
 800d9f6:	429e      	cmp	r6, r3
 800d9f8:	461a      	mov	r2, r3
 800d9fa:	d331      	bcc.n	800da60 <quorem+0x100>
 800d9fc:	f8c8 4010 	str.w	r4, [r8, #16]
 800da00:	4640      	mov	r0, r8
 800da02:	f001 f835 	bl	800ea70 <__mcmp>
 800da06:	2800      	cmp	r0, #0
 800da08:	db26      	blt.n	800da58 <quorem+0xf8>
 800da0a:	4630      	mov	r0, r6
 800da0c:	f04f 0c00 	mov.w	ip, #0
 800da10:	3501      	adds	r5, #1
 800da12:	f857 1b04 	ldr.w	r1, [r7], #4
 800da16:	f8d0 e000 	ldr.w	lr, [r0]
 800da1a:	b28b      	uxth	r3, r1
 800da1c:	ebac 0303 	sub.w	r3, ip, r3
 800da20:	fa1f f28e 	uxth.w	r2, lr
 800da24:	4413      	add	r3, r2
 800da26:	0c0a      	lsrs	r2, r1, #16
 800da28:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800da2c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800da30:	b29b      	uxth	r3, r3
 800da32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800da36:	45b9      	cmp	r9, r7
 800da38:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800da3c:	f840 3b04 	str.w	r3, [r0], #4
 800da40:	d2e7      	bcs.n	800da12 <quorem+0xb2>
 800da42:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800da46:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800da4a:	b92a      	cbnz	r2, 800da58 <quorem+0xf8>
 800da4c:	3b04      	subs	r3, #4
 800da4e:	429e      	cmp	r6, r3
 800da50:	461a      	mov	r2, r3
 800da52:	d30b      	bcc.n	800da6c <quorem+0x10c>
 800da54:	f8c8 4010 	str.w	r4, [r8, #16]
 800da58:	4628      	mov	r0, r5
 800da5a:	b003      	add	sp, #12
 800da5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da60:	6812      	ldr	r2, [r2, #0]
 800da62:	3b04      	subs	r3, #4
 800da64:	2a00      	cmp	r2, #0
 800da66:	d1c9      	bne.n	800d9fc <quorem+0x9c>
 800da68:	3c01      	subs	r4, #1
 800da6a:	e7c4      	b.n	800d9f6 <quorem+0x96>
 800da6c:	6812      	ldr	r2, [r2, #0]
 800da6e:	3b04      	subs	r3, #4
 800da70:	2a00      	cmp	r2, #0
 800da72:	d1ef      	bne.n	800da54 <quorem+0xf4>
 800da74:	3c01      	subs	r4, #1
 800da76:	e7ea      	b.n	800da4e <quorem+0xee>
 800da78:	2000      	movs	r0, #0
 800da7a:	e7ee      	b.n	800da5a <quorem+0xfa>
 800da7c:	0000      	movs	r0, r0
	...

0800da80 <_dtoa_r>:
 800da80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da84:	4616      	mov	r6, r2
 800da86:	461f      	mov	r7, r3
 800da88:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800da8a:	b095      	sub	sp, #84	; 0x54
 800da8c:	4604      	mov	r4, r0
 800da8e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 800da92:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800da96:	b93d      	cbnz	r5, 800daa8 <_dtoa_r+0x28>
 800da98:	2010      	movs	r0, #16
 800da9a:	f000 fdb3 	bl	800e604 <malloc>
 800da9e:	6260      	str	r0, [r4, #36]	; 0x24
 800daa0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800daa4:	6005      	str	r5, [r0, #0]
 800daa6:	60c5      	str	r5, [r0, #12]
 800daa8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800daaa:	6819      	ldr	r1, [r3, #0]
 800daac:	b151      	cbz	r1, 800dac4 <_dtoa_r+0x44>
 800daae:	685a      	ldr	r2, [r3, #4]
 800dab0:	2301      	movs	r3, #1
 800dab2:	4093      	lsls	r3, r2
 800dab4:	604a      	str	r2, [r1, #4]
 800dab6:	608b      	str	r3, [r1, #8]
 800dab8:	4620      	mov	r0, r4
 800daba:	f000 fdf8 	bl	800e6ae <_Bfree>
 800dabe:	2200      	movs	r2, #0
 800dac0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dac2:	601a      	str	r2, [r3, #0]
 800dac4:	1e3b      	subs	r3, r7, #0
 800dac6:	bfaf      	iteee	ge
 800dac8:	2300      	movge	r3, #0
 800daca:	2201      	movlt	r2, #1
 800dacc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800dad0:	9303      	strlt	r3, [sp, #12]
 800dad2:	bfac      	ite	ge
 800dad4:	f8c8 3000 	strge.w	r3, [r8]
 800dad8:	f8c8 2000 	strlt.w	r2, [r8]
 800dadc:	4bae      	ldr	r3, [pc, #696]	; (800dd98 <_dtoa_r+0x318>)
 800dade:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800dae2:	ea33 0308 	bics.w	r3, r3, r8
 800dae6:	d11b      	bne.n	800db20 <_dtoa_r+0xa0>
 800dae8:	f242 730f 	movw	r3, #9999	; 0x270f
 800daec:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800daee:	6013      	str	r3, [r2, #0]
 800daf0:	9b02      	ldr	r3, [sp, #8]
 800daf2:	b923      	cbnz	r3, 800dafe <_dtoa_r+0x7e>
 800daf4:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800daf8:	2800      	cmp	r0, #0
 800dafa:	f000 8545 	beq.w	800e588 <_dtoa_r+0xb08>
 800dafe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800db00:	b953      	cbnz	r3, 800db18 <_dtoa_r+0x98>
 800db02:	4ba6      	ldr	r3, [pc, #664]	; (800dd9c <_dtoa_r+0x31c>)
 800db04:	e021      	b.n	800db4a <_dtoa_r+0xca>
 800db06:	4ba6      	ldr	r3, [pc, #664]	; (800dda0 <_dtoa_r+0x320>)
 800db08:	9306      	str	r3, [sp, #24]
 800db0a:	3308      	adds	r3, #8
 800db0c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800db0e:	6013      	str	r3, [r2, #0]
 800db10:	9806      	ldr	r0, [sp, #24]
 800db12:	b015      	add	sp, #84	; 0x54
 800db14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db18:	4ba0      	ldr	r3, [pc, #640]	; (800dd9c <_dtoa_r+0x31c>)
 800db1a:	9306      	str	r3, [sp, #24]
 800db1c:	3303      	adds	r3, #3
 800db1e:	e7f5      	b.n	800db0c <_dtoa_r+0x8c>
 800db20:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800db24:	2200      	movs	r2, #0
 800db26:	2300      	movs	r3, #0
 800db28:	4630      	mov	r0, r6
 800db2a:	4639      	mov	r1, r7
 800db2c:	f7f2 ff78 	bl	8000a20 <__aeabi_dcmpeq>
 800db30:	4682      	mov	sl, r0
 800db32:	b160      	cbz	r0, 800db4e <_dtoa_r+0xce>
 800db34:	2301      	movs	r3, #1
 800db36:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800db38:	6013      	str	r3, [r2, #0]
 800db3a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	f000 8520 	beq.w	800e582 <_dtoa_r+0xb02>
 800db42:	4b98      	ldr	r3, [pc, #608]	; (800dda4 <_dtoa_r+0x324>)
 800db44:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800db46:	6013      	str	r3, [r2, #0]
 800db48:	3b01      	subs	r3, #1
 800db4a:	9306      	str	r3, [sp, #24]
 800db4c:	e7e0      	b.n	800db10 <_dtoa_r+0x90>
 800db4e:	ab12      	add	r3, sp, #72	; 0x48
 800db50:	9301      	str	r3, [sp, #4]
 800db52:	ab13      	add	r3, sp, #76	; 0x4c
 800db54:	9300      	str	r3, [sp, #0]
 800db56:	4632      	mov	r2, r6
 800db58:	463b      	mov	r3, r7
 800db5a:	4620      	mov	r0, r4
 800db5c:	f001 f800 	bl	800eb60 <__d2b>
 800db60:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800db64:	4683      	mov	fp, r0
 800db66:	2d00      	cmp	r5, #0
 800db68:	d07d      	beq.n	800dc66 <_dtoa_r+0x1e6>
 800db6a:	46b0      	mov	r8, r6
 800db6c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800db70:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 800db74:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 800db78:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800db7c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 800db80:	2200      	movs	r2, #0
 800db82:	4b89      	ldr	r3, [pc, #548]	; (800dda8 <_dtoa_r+0x328>)
 800db84:	4640      	mov	r0, r8
 800db86:	4649      	mov	r1, r9
 800db88:	f7f2 fb2a 	bl	80001e0 <__aeabi_dsub>
 800db8c:	a37c      	add	r3, pc, #496	; (adr r3, 800dd80 <_dtoa_r+0x300>)
 800db8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db92:	f7f2 fcdd 	bl	8000550 <__aeabi_dmul>
 800db96:	a37c      	add	r3, pc, #496	; (adr r3, 800dd88 <_dtoa_r+0x308>)
 800db98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db9c:	f7f2 fb22 	bl	80001e4 <__adddf3>
 800dba0:	4606      	mov	r6, r0
 800dba2:	4628      	mov	r0, r5
 800dba4:	460f      	mov	r7, r1
 800dba6:	f7f2 fc69 	bl	800047c <__aeabi_i2d>
 800dbaa:	a379      	add	r3, pc, #484	; (adr r3, 800dd90 <_dtoa_r+0x310>)
 800dbac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbb0:	f7f2 fcce 	bl	8000550 <__aeabi_dmul>
 800dbb4:	4602      	mov	r2, r0
 800dbb6:	460b      	mov	r3, r1
 800dbb8:	4630      	mov	r0, r6
 800dbba:	4639      	mov	r1, r7
 800dbbc:	f7f2 fb12 	bl	80001e4 <__adddf3>
 800dbc0:	4606      	mov	r6, r0
 800dbc2:	460f      	mov	r7, r1
 800dbc4:	f7f2 ff74 	bl	8000ab0 <__aeabi_d2iz>
 800dbc8:	2200      	movs	r2, #0
 800dbca:	4682      	mov	sl, r0
 800dbcc:	2300      	movs	r3, #0
 800dbce:	4630      	mov	r0, r6
 800dbd0:	4639      	mov	r1, r7
 800dbd2:	f7f2 ff2f 	bl	8000a34 <__aeabi_dcmplt>
 800dbd6:	b148      	cbz	r0, 800dbec <_dtoa_r+0x16c>
 800dbd8:	4650      	mov	r0, sl
 800dbda:	f7f2 fc4f 	bl	800047c <__aeabi_i2d>
 800dbde:	4632      	mov	r2, r6
 800dbe0:	463b      	mov	r3, r7
 800dbe2:	f7f2 ff1d 	bl	8000a20 <__aeabi_dcmpeq>
 800dbe6:	b908      	cbnz	r0, 800dbec <_dtoa_r+0x16c>
 800dbe8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dbec:	f1ba 0f16 	cmp.w	sl, #22
 800dbf0:	d85a      	bhi.n	800dca8 <_dtoa_r+0x228>
 800dbf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dbf6:	496d      	ldr	r1, [pc, #436]	; (800ddac <_dtoa_r+0x32c>)
 800dbf8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800dbfc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc00:	f7f2 ff36 	bl	8000a70 <__aeabi_dcmpgt>
 800dc04:	2800      	cmp	r0, #0
 800dc06:	d051      	beq.n	800dcac <_dtoa_r+0x22c>
 800dc08:	2300      	movs	r3, #0
 800dc0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dc0e:	930d      	str	r3, [sp, #52]	; 0x34
 800dc10:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dc12:	1b5d      	subs	r5, r3, r5
 800dc14:	1e6b      	subs	r3, r5, #1
 800dc16:	9307      	str	r3, [sp, #28]
 800dc18:	bf43      	ittte	mi
 800dc1a:	2300      	movmi	r3, #0
 800dc1c:	f1c5 0901 	rsbmi	r9, r5, #1
 800dc20:	9307      	strmi	r3, [sp, #28]
 800dc22:	f04f 0900 	movpl.w	r9, #0
 800dc26:	f1ba 0f00 	cmp.w	sl, #0
 800dc2a:	db41      	blt.n	800dcb0 <_dtoa_r+0x230>
 800dc2c:	9b07      	ldr	r3, [sp, #28]
 800dc2e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800dc32:	4453      	add	r3, sl
 800dc34:	9307      	str	r3, [sp, #28]
 800dc36:	2300      	movs	r3, #0
 800dc38:	9308      	str	r3, [sp, #32]
 800dc3a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800dc3c:	2b09      	cmp	r3, #9
 800dc3e:	f200 808f 	bhi.w	800dd60 <_dtoa_r+0x2e0>
 800dc42:	2b05      	cmp	r3, #5
 800dc44:	bfc4      	itt	gt
 800dc46:	3b04      	subgt	r3, #4
 800dc48:	931e      	strgt	r3, [sp, #120]	; 0x78
 800dc4a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800dc4c:	bfc8      	it	gt
 800dc4e:	2500      	movgt	r5, #0
 800dc50:	f1a3 0302 	sub.w	r3, r3, #2
 800dc54:	bfd8      	it	le
 800dc56:	2501      	movle	r5, #1
 800dc58:	2b03      	cmp	r3, #3
 800dc5a:	f200 808d 	bhi.w	800dd78 <_dtoa_r+0x2f8>
 800dc5e:	e8df f003 	tbb	[pc, r3]
 800dc62:	7d7b      	.short	0x7d7b
 800dc64:	6f2f      	.short	0x6f2f
 800dc66:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800dc6a:	441d      	add	r5, r3
 800dc6c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800dc70:	2820      	cmp	r0, #32
 800dc72:	dd13      	ble.n	800dc9c <_dtoa_r+0x21c>
 800dc74:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800dc78:	9b02      	ldr	r3, [sp, #8]
 800dc7a:	fa08 f800 	lsl.w	r8, r8, r0
 800dc7e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800dc82:	fa23 f000 	lsr.w	r0, r3, r0
 800dc86:	ea48 0000 	orr.w	r0, r8, r0
 800dc8a:	f7f2 fbe7 	bl	800045c <__aeabi_ui2d>
 800dc8e:	2301      	movs	r3, #1
 800dc90:	4680      	mov	r8, r0
 800dc92:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800dc96:	3d01      	subs	r5, #1
 800dc98:	9310      	str	r3, [sp, #64]	; 0x40
 800dc9a:	e771      	b.n	800db80 <_dtoa_r+0x100>
 800dc9c:	9b02      	ldr	r3, [sp, #8]
 800dc9e:	f1c0 0020 	rsb	r0, r0, #32
 800dca2:	fa03 f000 	lsl.w	r0, r3, r0
 800dca6:	e7f0      	b.n	800dc8a <_dtoa_r+0x20a>
 800dca8:	2301      	movs	r3, #1
 800dcaa:	e7b0      	b.n	800dc0e <_dtoa_r+0x18e>
 800dcac:	900d      	str	r0, [sp, #52]	; 0x34
 800dcae:	e7af      	b.n	800dc10 <_dtoa_r+0x190>
 800dcb0:	f1ca 0300 	rsb	r3, sl, #0
 800dcb4:	9308      	str	r3, [sp, #32]
 800dcb6:	2300      	movs	r3, #0
 800dcb8:	eba9 090a 	sub.w	r9, r9, sl
 800dcbc:	930c      	str	r3, [sp, #48]	; 0x30
 800dcbe:	e7bc      	b.n	800dc3a <_dtoa_r+0x1ba>
 800dcc0:	2301      	movs	r3, #1
 800dcc2:	9309      	str	r3, [sp, #36]	; 0x24
 800dcc4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	dd74      	ble.n	800ddb4 <_dtoa_r+0x334>
 800dcca:	4698      	mov	r8, r3
 800dccc:	9304      	str	r3, [sp, #16]
 800dcce:	2200      	movs	r2, #0
 800dcd0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800dcd2:	6072      	str	r2, [r6, #4]
 800dcd4:	2204      	movs	r2, #4
 800dcd6:	f102 0014 	add.w	r0, r2, #20
 800dcda:	4298      	cmp	r0, r3
 800dcdc:	6871      	ldr	r1, [r6, #4]
 800dcde:	d96e      	bls.n	800ddbe <_dtoa_r+0x33e>
 800dce0:	4620      	mov	r0, r4
 800dce2:	f000 fcb0 	bl	800e646 <_Balloc>
 800dce6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dce8:	6030      	str	r0, [r6, #0]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	f1b8 0f0e 	cmp.w	r8, #14
 800dcf0:	9306      	str	r3, [sp, #24]
 800dcf2:	f200 80ed 	bhi.w	800ded0 <_dtoa_r+0x450>
 800dcf6:	2d00      	cmp	r5, #0
 800dcf8:	f000 80ea 	beq.w	800ded0 <_dtoa_r+0x450>
 800dcfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dd00:	f1ba 0f00 	cmp.w	sl, #0
 800dd04:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800dd08:	dd77      	ble.n	800ddfa <_dtoa_r+0x37a>
 800dd0a:	4a28      	ldr	r2, [pc, #160]	; (800ddac <_dtoa_r+0x32c>)
 800dd0c:	f00a 030f 	and.w	r3, sl, #15
 800dd10:	ea4f 162a 	mov.w	r6, sl, asr #4
 800dd14:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800dd18:	06f0      	lsls	r0, r6, #27
 800dd1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd1e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800dd22:	d568      	bpl.n	800ddf6 <_dtoa_r+0x376>
 800dd24:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800dd28:	4b21      	ldr	r3, [pc, #132]	; (800ddb0 <_dtoa_r+0x330>)
 800dd2a:	2503      	movs	r5, #3
 800dd2c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dd30:	f7f2 fd38 	bl	80007a4 <__aeabi_ddiv>
 800dd34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dd38:	f006 060f 	and.w	r6, r6, #15
 800dd3c:	4f1c      	ldr	r7, [pc, #112]	; (800ddb0 <_dtoa_r+0x330>)
 800dd3e:	e04f      	b.n	800dde0 <_dtoa_r+0x360>
 800dd40:	2301      	movs	r3, #1
 800dd42:	9309      	str	r3, [sp, #36]	; 0x24
 800dd44:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800dd46:	4453      	add	r3, sl
 800dd48:	f103 0801 	add.w	r8, r3, #1
 800dd4c:	9304      	str	r3, [sp, #16]
 800dd4e:	4643      	mov	r3, r8
 800dd50:	2b01      	cmp	r3, #1
 800dd52:	bfb8      	it	lt
 800dd54:	2301      	movlt	r3, #1
 800dd56:	e7ba      	b.n	800dcce <_dtoa_r+0x24e>
 800dd58:	2300      	movs	r3, #0
 800dd5a:	e7b2      	b.n	800dcc2 <_dtoa_r+0x242>
 800dd5c:	2300      	movs	r3, #0
 800dd5e:	e7f0      	b.n	800dd42 <_dtoa_r+0x2c2>
 800dd60:	2501      	movs	r5, #1
 800dd62:	2300      	movs	r3, #0
 800dd64:	9509      	str	r5, [sp, #36]	; 0x24
 800dd66:	931e      	str	r3, [sp, #120]	; 0x78
 800dd68:	f04f 33ff 	mov.w	r3, #4294967295
 800dd6c:	2200      	movs	r2, #0
 800dd6e:	9304      	str	r3, [sp, #16]
 800dd70:	4698      	mov	r8, r3
 800dd72:	2312      	movs	r3, #18
 800dd74:	921f      	str	r2, [sp, #124]	; 0x7c
 800dd76:	e7aa      	b.n	800dcce <_dtoa_r+0x24e>
 800dd78:	2301      	movs	r3, #1
 800dd7a:	9309      	str	r3, [sp, #36]	; 0x24
 800dd7c:	e7f4      	b.n	800dd68 <_dtoa_r+0x2e8>
 800dd7e:	bf00      	nop
 800dd80:	636f4361 	.word	0x636f4361
 800dd84:	3fd287a7 	.word	0x3fd287a7
 800dd88:	8b60c8b3 	.word	0x8b60c8b3
 800dd8c:	3fc68a28 	.word	0x3fc68a28
 800dd90:	509f79fb 	.word	0x509f79fb
 800dd94:	3fd34413 	.word	0x3fd34413
 800dd98:	7ff00000 	.word	0x7ff00000
 800dd9c:	0800fe05 	.word	0x0800fe05
 800dda0:	0800fdfc 	.word	0x0800fdfc
 800dda4:	0800fdd9 	.word	0x0800fdd9
 800dda8:	3ff80000 	.word	0x3ff80000
 800ddac:	0800fe38 	.word	0x0800fe38
 800ddb0:	0800fe10 	.word	0x0800fe10
 800ddb4:	2301      	movs	r3, #1
 800ddb6:	9304      	str	r3, [sp, #16]
 800ddb8:	4698      	mov	r8, r3
 800ddba:	461a      	mov	r2, r3
 800ddbc:	e7da      	b.n	800dd74 <_dtoa_r+0x2f4>
 800ddbe:	3101      	adds	r1, #1
 800ddc0:	6071      	str	r1, [r6, #4]
 800ddc2:	0052      	lsls	r2, r2, #1
 800ddc4:	e787      	b.n	800dcd6 <_dtoa_r+0x256>
 800ddc6:	07f1      	lsls	r1, r6, #31
 800ddc8:	d508      	bpl.n	800dddc <_dtoa_r+0x35c>
 800ddca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ddce:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ddd2:	f7f2 fbbd 	bl	8000550 <__aeabi_dmul>
 800ddd6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ddda:	3501      	adds	r5, #1
 800dddc:	1076      	asrs	r6, r6, #1
 800ddde:	3708      	adds	r7, #8
 800dde0:	2e00      	cmp	r6, #0
 800dde2:	d1f0      	bne.n	800ddc6 <_dtoa_r+0x346>
 800dde4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800dde8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ddec:	f7f2 fcda 	bl	80007a4 <__aeabi_ddiv>
 800ddf0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ddf4:	e01b      	b.n	800de2e <_dtoa_r+0x3ae>
 800ddf6:	2502      	movs	r5, #2
 800ddf8:	e7a0      	b.n	800dd3c <_dtoa_r+0x2bc>
 800ddfa:	f000 80a4 	beq.w	800df46 <_dtoa_r+0x4c6>
 800ddfe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800de02:	f1ca 0600 	rsb	r6, sl, #0
 800de06:	4ba0      	ldr	r3, [pc, #640]	; (800e088 <_dtoa_r+0x608>)
 800de08:	f006 020f 	and.w	r2, r6, #15
 800de0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800de10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de14:	f7f2 fb9c 	bl	8000550 <__aeabi_dmul>
 800de18:	2502      	movs	r5, #2
 800de1a:	2300      	movs	r3, #0
 800de1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800de20:	4f9a      	ldr	r7, [pc, #616]	; (800e08c <_dtoa_r+0x60c>)
 800de22:	1136      	asrs	r6, r6, #4
 800de24:	2e00      	cmp	r6, #0
 800de26:	f040 8083 	bne.w	800df30 <_dtoa_r+0x4b0>
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d1e0      	bne.n	800ddf0 <_dtoa_r+0x370>
 800de2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800de30:	2b00      	cmp	r3, #0
 800de32:	f000 808a 	beq.w	800df4a <_dtoa_r+0x4ca>
 800de36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800de3a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800de3e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800de42:	2200      	movs	r2, #0
 800de44:	4b92      	ldr	r3, [pc, #584]	; (800e090 <_dtoa_r+0x610>)
 800de46:	f7f2 fdf5 	bl	8000a34 <__aeabi_dcmplt>
 800de4a:	2800      	cmp	r0, #0
 800de4c:	d07d      	beq.n	800df4a <_dtoa_r+0x4ca>
 800de4e:	f1b8 0f00 	cmp.w	r8, #0
 800de52:	d07a      	beq.n	800df4a <_dtoa_r+0x4ca>
 800de54:	9b04      	ldr	r3, [sp, #16]
 800de56:	2b00      	cmp	r3, #0
 800de58:	dd36      	ble.n	800dec8 <_dtoa_r+0x448>
 800de5a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800de5e:	2200      	movs	r2, #0
 800de60:	4b8c      	ldr	r3, [pc, #560]	; (800e094 <_dtoa_r+0x614>)
 800de62:	f7f2 fb75 	bl	8000550 <__aeabi_dmul>
 800de66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800de6a:	9e04      	ldr	r6, [sp, #16]
 800de6c:	f10a 37ff 	add.w	r7, sl, #4294967295
 800de70:	3501      	adds	r5, #1
 800de72:	4628      	mov	r0, r5
 800de74:	f7f2 fb02 	bl	800047c <__aeabi_i2d>
 800de78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800de7c:	f7f2 fb68 	bl	8000550 <__aeabi_dmul>
 800de80:	2200      	movs	r2, #0
 800de82:	4b85      	ldr	r3, [pc, #532]	; (800e098 <_dtoa_r+0x618>)
 800de84:	f7f2 f9ae 	bl	80001e4 <__adddf3>
 800de88:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800de8c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800de90:	950b      	str	r5, [sp, #44]	; 0x2c
 800de92:	2e00      	cmp	r6, #0
 800de94:	d15c      	bne.n	800df50 <_dtoa_r+0x4d0>
 800de96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800de9a:	2200      	movs	r2, #0
 800de9c:	4b7f      	ldr	r3, [pc, #508]	; (800e09c <_dtoa_r+0x61c>)
 800de9e:	f7f2 f99f 	bl	80001e0 <__aeabi_dsub>
 800dea2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dea4:	462b      	mov	r3, r5
 800dea6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800deaa:	f7f2 fde1 	bl	8000a70 <__aeabi_dcmpgt>
 800deae:	2800      	cmp	r0, #0
 800deb0:	f040 8281 	bne.w	800e3b6 <_dtoa_r+0x936>
 800deb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800deb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800deba:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800debe:	f7f2 fdb9 	bl	8000a34 <__aeabi_dcmplt>
 800dec2:	2800      	cmp	r0, #0
 800dec4:	f040 8275 	bne.w	800e3b2 <_dtoa_r+0x932>
 800dec8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800decc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ded0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	f2c0 814b 	blt.w	800e16e <_dtoa_r+0x6ee>
 800ded8:	f1ba 0f0e 	cmp.w	sl, #14
 800dedc:	f300 8147 	bgt.w	800e16e <_dtoa_r+0x6ee>
 800dee0:	4b69      	ldr	r3, [pc, #420]	; (800e088 <_dtoa_r+0x608>)
 800dee2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800dee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800deee:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800def0:	2b00      	cmp	r3, #0
 800def2:	f280 80d7 	bge.w	800e0a4 <_dtoa_r+0x624>
 800def6:	f1b8 0f00 	cmp.w	r8, #0
 800defa:	f300 80d3 	bgt.w	800e0a4 <_dtoa_r+0x624>
 800defe:	f040 8257 	bne.w	800e3b0 <_dtoa_r+0x930>
 800df02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df06:	2200      	movs	r2, #0
 800df08:	4b64      	ldr	r3, [pc, #400]	; (800e09c <_dtoa_r+0x61c>)
 800df0a:	f7f2 fb21 	bl	8000550 <__aeabi_dmul>
 800df0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800df12:	f7f2 fda3 	bl	8000a5c <__aeabi_dcmpge>
 800df16:	4646      	mov	r6, r8
 800df18:	4647      	mov	r7, r8
 800df1a:	2800      	cmp	r0, #0
 800df1c:	f040 822d 	bne.w	800e37a <_dtoa_r+0x8fa>
 800df20:	9b06      	ldr	r3, [sp, #24]
 800df22:	9a06      	ldr	r2, [sp, #24]
 800df24:	1c5d      	adds	r5, r3, #1
 800df26:	2331      	movs	r3, #49	; 0x31
 800df28:	f10a 0a01 	add.w	sl, sl, #1
 800df2c:	7013      	strb	r3, [r2, #0]
 800df2e:	e228      	b.n	800e382 <_dtoa_r+0x902>
 800df30:	07f2      	lsls	r2, r6, #31
 800df32:	d505      	bpl.n	800df40 <_dtoa_r+0x4c0>
 800df34:	e9d7 2300 	ldrd	r2, r3, [r7]
 800df38:	f7f2 fb0a 	bl	8000550 <__aeabi_dmul>
 800df3c:	2301      	movs	r3, #1
 800df3e:	3501      	adds	r5, #1
 800df40:	1076      	asrs	r6, r6, #1
 800df42:	3708      	adds	r7, #8
 800df44:	e76e      	b.n	800de24 <_dtoa_r+0x3a4>
 800df46:	2502      	movs	r5, #2
 800df48:	e771      	b.n	800de2e <_dtoa_r+0x3ae>
 800df4a:	4657      	mov	r7, sl
 800df4c:	4646      	mov	r6, r8
 800df4e:	e790      	b.n	800de72 <_dtoa_r+0x3f2>
 800df50:	4b4d      	ldr	r3, [pc, #308]	; (800e088 <_dtoa_r+0x608>)
 800df52:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800df56:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800df5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d048      	beq.n	800dff2 <_dtoa_r+0x572>
 800df60:	4602      	mov	r2, r0
 800df62:	460b      	mov	r3, r1
 800df64:	2000      	movs	r0, #0
 800df66:	494e      	ldr	r1, [pc, #312]	; (800e0a0 <_dtoa_r+0x620>)
 800df68:	f7f2 fc1c 	bl	80007a4 <__aeabi_ddiv>
 800df6c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800df70:	f7f2 f936 	bl	80001e0 <__aeabi_dsub>
 800df74:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800df78:	9d06      	ldr	r5, [sp, #24]
 800df7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800df7e:	f7f2 fd97 	bl	8000ab0 <__aeabi_d2iz>
 800df82:	9011      	str	r0, [sp, #68]	; 0x44
 800df84:	f7f2 fa7a 	bl	800047c <__aeabi_i2d>
 800df88:	4602      	mov	r2, r0
 800df8a:	460b      	mov	r3, r1
 800df8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800df90:	f7f2 f926 	bl	80001e0 <__aeabi_dsub>
 800df94:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800df96:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800df9a:	3330      	adds	r3, #48	; 0x30
 800df9c:	f805 3b01 	strb.w	r3, [r5], #1
 800dfa0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800dfa4:	f7f2 fd46 	bl	8000a34 <__aeabi_dcmplt>
 800dfa8:	2800      	cmp	r0, #0
 800dfaa:	d163      	bne.n	800e074 <_dtoa_r+0x5f4>
 800dfac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dfb0:	2000      	movs	r0, #0
 800dfb2:	4937      	ldr	r1, [pc, #220]	; (800e090 <_dtoa_r+0x610>)
 800dfb4:	f7f2 f914 	bl	80001e0 <__aeabi_dsub>
 800dfb8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800dfbc:	f7f2 fd3a 	bl	8000a34 <__aeabi_dcmplt>
 800dfc0:	2800      	cmp	r0, #0
 800dfc2:	f040 80b5 	bne.w	800e130 <_dtoa_r+0x6b0>
 800dfc6:	9b06      	ldr	r3, [sp, #24]
 800dfc8:	1aeb      	subs	r3, r5, r3
 800dfca:	429e      	cmp	r6, r3
 800dfcc:	f77f af7c 	ble.w	800dec8 <_dtoa_r+0x448>
 800dfd0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800dfd4:	2200      	movs	r2, #0
 800dfd6:	4b2f      	ldr	r3, [pc, #188]	; (800e094 <_dtoa_r+0x614>)
 800dfd8:	f7f2 faba 	bl	8000550 <__aeabi_dmul>
 800dfdc:	2200      	movs	r2, #0
 800dfde:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800dfe2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dfe6:	4b2b      	ldr	r3, [pc, #172]	; (800e094 <_dtoa_r+0x614>)
 800dfe8:	f7f2 fab2 	bl	8000550 <__aeabi_dmul>
 800dfec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dff0:	e7c3      	b.n	800df7a <_dtoa_r+0x4fa>
 800dff2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800dff6:	f7f2 faab 	bl	8000550 <__aeabi_dmul>
 800dffa:	9b06      	ldr	r3, [sp, #24]
 800dffc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800e000:	199d      	adds	r5, r3, r6
 800e002:	461e      	mov	r6, r3
 800e004:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e008:	f7f2 fd52 	bl	8000ab0 <__aeabi_d2iz>
 800e00c:	9011      	str	r0, [sp, #68]	; 0x44
 800e00e:	f7f2 fa35 	bl	800047c <__aeabi_i2d>
 800e012:	4602      	mov	r2, r0
 800e014:	460b      	mov	r3, r1
 800e016:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e01a:	f7f2 f8e1 	bl	80001e0 <__aeabi_dsub>
 800e01e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e020:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e024:	3330      	adds	r3, #48	; 0x30
 800e026:	f806 3b01 	strb.w	r3, [r6], #1
 800e02a:	42ae      	cmp	r6, r5
 800e02c:	f04f 0200 	mov.w	r2, #0
 800e030:	d124      	bne.n	800e07c <_dtoa_r+0x5fc>
 800e032:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e036:	4b1a      	ldr	r3, [pc, #104]	; (800e0a0 <_dtoa_r+0x620>)
 800e038:	f7f2 f8d4 	bl	80001e4 <__adddf3>
 800e03c:	4602      	mov	r2, r0
 800e03e:	460b      	mov	r3, r1
 800e040:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e044:	f7f2 fd14 	bl	8000a70 <__aeabi_dcmpgt>
 800e048:	2800      	cmp	r0, #0
 800e04a:	d171      	bne.n	800e130 <_dtoa_r+0x6b0>
 800e04c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e050:	2000      	movs	r0, #0
 800e052:	4913      	ldr	r1, [pc, #76]	; (800e0a0 <_dtoa_r+0x620>)
 800e054:	f7f2 f8c4 	bl	80001e0 <__aeabi_dsub>
 800e058:	4602      	mov	r2, r0
 800e05a:	460b      	mov	r3, r1
 800e05c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e060:	f7f2 fce8 	bl	8000a34 <__aeabi_dcmplt>
 800e064:	2800      	cmp	r0, #0
 800e066:	f43f af2f 	beq.w	800dec8 <_dtoa_r+0x448>
 800e06a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e06e:	1e6a      	subs	r2, r5, #1
 800e070:	2b30      	cmp	r3, #48	; 0x30
 800e072:	d001      	beq.n	800e078 <_dtoa_r+0x5f8>
 800e074:	46ba      	mov	sl, r7
 800e076:	e04a      	b.n	800e10e <_dtoa_r+0x68e>
 800e078:	4615      	mov	r5, r2
 800e07a:	e7f6      	b.n	800e06a <_dtoa_r+0x5ea>
 800e07c:	4b05      	ldr	r3, [pc, #20]	; (800e094 <_dtoa_r+0x614>)
 800e07e:	f7f2 fa67 	bl	8000550 <__aeabi_dmul>
 800e082:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e086:	e7bd      	b.n	800e004 <_dtoa_r+0x584>
 800e088:	0800fe38 	.word	0x0800fe38
 800e08c:	0800fe10 	.word	0x0800fe10
 800e090:	3ff00000 	.word	0x3ff00000
 800e094:	40240000 	.word	0x40240000
 800e098:	401c0000 	.word	0x401c0000
 800e09c:	40140000 	.word	0x40140000
 800e0a0:	3fe00000 	.word	0x3fe00000
 800e0a4:	9d06      	ldr	r5, [sp, #24]
 800e0a6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e0aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e0ae:	4630      	mov	r0, r6
 800e0b0:	4639      	mov	r1, r7
 800e0b2:	f7f2 fb77 	bl	80007a4 <__aeabi_ddiv>
 800e0b6:	f7f2 fcfb 	bl	8000ab0 <__aeabi_d2iz>
 800e0ba:	4681      	mov	r9, r0
 800e0bc:	f7f2 f9de 	bl	800047c <__aeabi_i2d>
 800e0c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e0c4:	f7f2 fa44 	bl	8000550 <__aeabi_dmul>
 800e0c8:	4602      	mov	r2, r0
 800e0ca:	460b      	mov	r3, r1
 800e0cc:	4630      	mov	r0, r6
 800e0ce:	4639      	mov	r1, r7
 800e0d0:	f7f2 f886 	bl	80001e0 <__aeabi_dsub>
 800e0d4:	f109 0630 	add.w	r6, r9, #48	; 0x30
 800e0d8:	f805 6b01 	strb.w	r6, [r5], #1
 800e0dc:	9e06      	ldr	r6, [sp, #24]
 800e0de:	4602      	mov	r2, r0
 800e0e0:	1bae      	subs	r6, r5, r6
 800e0e2:	45b0      	cmp	r8, r6
 800e0e4:	460b      	mov	r3, r1
 800e0e6:	d135      	bne.n	800e154 <_dtoa_r+0x6d4>
 800e0e8:	f7f2 f87c 	bl	80001e4 <__adddf3>
 800e0ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e0f0:	4606      	mov	r6, r0
 800e0f2:	460f      	mov	r7, r1
 800e0f4:	f7f2 fcbc 	bl	8000a70 <__aeabi_dcmpgt>
 800e0f8:	b9c8      	cbnz	r0, 800e12e <_dtoa_r+0x6ae>
 800e0fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e0fe:	4630      	mov	r0, r6
 800e100:	4639      	mov	r1, r7
 800e102:	f7f2 fc8d 	bl	8000a20 <__aeabi_dcmpeq>
 800e106:	b110      	cbz	r0, 800e10e <_dtoa_r+0x68e>
 800e108:	f019 0f01 	tst.w	r9, #1
 800e10c:	d10f      	bne.n	800e12e <_dtoa_r+0x6ae>
 800e10e:	4659      	mov	r1, fp
 800e110:	4620      	mov	r0, r4
 800e112:	f000 facc 	bl	800e6ae <_Bfree>
 800e116:	2300      	movs	r3, #0
 800e118:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800e11a:	702b      	strb	r3, [r5, #0]
 800e11c:	f10a 0301 	add.w	r3, sl, #1
 800e120:	6013      	str	r3, [r2, #0]
 800e122:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e124:	2b00      	cmp	r3, #0
 800e126:	f43f acf3 	beq.w	800db10 <_dtoa_r+0x90>
 800e12a:	601d      	str	r5, [r3, #0]
 800e12c:	e4f0      	b.n	800db10 <_dtoa_r+0x90>
 800e12e:	4657      	mov	r7, sl
 800e130:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e134:	1e6b      	subs	r3, r5, #1
 800e136:	2a39      	cmp	r2, #57	; 0x39
 800e138:	d106      	bne.n	800e148 <_dtoa_r+0x6c8>
 800e13a:	9a06      	ldr	r2, [sp, #24]
 800e13c:	429a      	cmp	r2, r3
 800e13e:	d107      	bne.n	800e150 <_dtoa_r+0x6d0>
 800e140:	2330      	movs	r3, #48	; 0x30
 800e142:	7013      	strb	r3, [r2, #0]
 800e144:	4613      	mov	r3, r2
 800e146:	3701      	adds	r7, #1
 800e148:	781a      	ldrb	r2, [r3, #0]
 800e14a:	3201      	adds	r2, #1
 800e14c:	701a      	strb	r2, [r3, #0]
 800e14e:	e791      	b.n	800e074 <_dtoa_r+0x5f4>
 800e150:	461d      	mov	r5, r3
 800e152:	e7ed      	b.n	800e130 <_dtoa_r+0x6b0>
 800e154:	2200      	movs	r2, #0
 800e156:	4b99      	ldr	r3, [pc, #612]	; (800e3bc <_dtoa_r+0x93c>)
 800e158:	f7f2 f9fa 	bl	8000550 <__aeabi_dmul>
 800e15c:	2200      	movs	r2, #0
 800e15e:	2300      	movs	r3, #0
 800e160:	4606      	mov	r6, r0
 800e162:	460f      	mov	r7, r1
 800e164:	f7f2 fc5c 	bl	8000a20 <__aeabi_dcmpeq>
 800e168:	2800      	cmp	r0, #0
 800e16a:	d09e      	beq.n	800e0aa <_dtoa_r+0x62a>
 800e16c:	e7cf      	b.n	800e10e <_dtoa_r+0x68e>
 800e16e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e170:	2a00      	cmp	r2, #0
 800e172:	f000 8088 	beq.w	800e286 <_dtoa_r+0x806>
 800e176:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e178:	2a01      	cmp	r2, #1
 800e17a:	dc6d      	bgt.n	800e258 <_dtoa_r+0x7d8>
 800e17c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e17e:	2a00      	cmp	r2, #0
 800e180:	d066      	beq.n	800e250 <_dtoa_r+0x7d0>
 800e182:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e186:	464d      	mov	r5, r9
 800e188:	9e08      	ldr	r6, [sp, #32]
 800e18a:	9a07      	ldr	r2, [sp, #28]
 800e18c:	2101      	movs	r1, #1
 800e18e:	441a      	add	r2, r3
 800e190:	4620      	mov	r0, r4
 800e192:	4499      	add	r9, r3
 800e194:	9207      	str	r2, [sp, #28]
 800e196:	f000 fb2a 	bl	800e7ee <__i2b>
 800e19a:	4607      	mov	r7, r0
 800e19c:	2d00      	cmp	r5, #0
 800e19e:	dd0b      	ble.n	800e1b8 <_dtoa_r+0x738>
 800e1a0:	9b07      	ldr	r3, [sp, #28]
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	dd08      	ble.n	800e1b8 <_dtoa_r+0x738>
 800e1a6:	42ab      	cmp	r3, r5
 800e1a8:	bfa8      	it	ge
 800e1aa:	462b      	movge	r3, r5
 800e1ac:	9a07      	ldr	r2, [sp, #28]
 800e1ae:	eba9 0903 	sub.w	r9, r9, r3
 800e1b2:	1aed      	subs	r5, r5, r3
 800e1b4:	1ad3      	subs	r3, r2, r3
 800e1b6:	9307      	str	r3, [sp, #28]
 800e1b8:	9b08      	ldr	r3, [sp, #32]
 800e1ba:	b1eb      	cbz	r3, 800e1f8 <_dtoa_r+0x778>
 800e1bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d065      	beq.n	800e28e <_dtoa_r+0x80e>
 800e1c2:	b18e      	cbz	r6, 800e1e8 <_dtoa_r+0x768>
 800e1c4:	4639      	mov	r1, r7
 800e1c6:	4632      	mov	r2, r6
 800e1c8:	4620      	mov	r0, r4
 800e1ca:	f000 fbaf 	bl	800e92c <__pow5mult>
 800e1ce:	465a      	mov	r2, fp
 800e1d0:	4601      	mov	r1, r0
 800e1d2:	4607      	mov	r7, r0
 800e1d4:	4620      	mov	r0, r4
 800e1d6:	f000 fb13 	bl	800e800 <__multiply>
 800e1da:	4659      	mov	r1, fp
 800e1dc:	900a      	str	r0, [sp, #40]	; 0x28
 800e1de:	4620      	mov	r0, r4
 800e1e0:	f000 fa65 	bl	800e6ae <_Bfree>
 800e1e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e1e6:	469b      	mov	fp, r3
 800e1e8:	9b08      	ldr	r3, [sp, #32]
 800e1ea:	1b9a      	subs	r2, r3, r6
 800e1ec:	d004      	beq.n	800e1f8 <_dtoa_r+0x778>
 800e1ee:	4659      	mov	r1, fp
 800e1f0:	4620      	mov	r0, r4
 800e1f2:	f000 fb9b 	bl	800e92c <__pow5mult>
 800e1f6:	4683      	mov	fp, r0
 800e1f8:	2101      	movs	r1, #1
 800e1fa:	4620      	mov	r0, r4
 800e1fc:	f000 faf7 	bl	800e7ee <__i2b>
 800e200:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e202:	4606      	mov	r6, r0
 800e204:	2b00      	cmp	r3, #0
 800e206:	f000 81c6 	beq.w	800e596 <_dtoa_r+0xb16>
 800e20a:	461a      	mov	r2, r3
 800e20c:	4601      	mov	r1, r0
 800e20e:	4620      	mov	r0, r4
 800e210:	f000 fb8c 	bl	800e92c <__pow5mult>
 800e214:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e216:	4606      	mov	r6, r0
 800e218:	2b01      	cmp	r3, #1
 800e21a:	dc3e      	bgt.n	800e29a <_dtoa_r+0x81a>
 800e21c:	9b02      	ldr	r3, [sp, #8]
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d137      	bne.n	800e292 <_dtoa_r+0x812>
 800e222:	9b03      	ldr	r3, [sp, #12]
 800e224:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d134      	bne.n	800e296 <_dtoa_r+0x816>
 800e22c:	9b03      	ldr	r3, [sp, #12]
 800e22e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e232:	0d1b      	lsrs	r3, r3, #20
 800e234:	051b      	lsls	r3, r3, #20
 800e236:	b12b      	cbz	r3, 800e244 <_dtoa_r+0x7c4>
 800e238:	9b07      	ldr	r3, [sp, #28]
 800e23a:	f109 0901 	add.w	r9, r9, #1
 800e23e:	3301      	adds	r3, #1
 800e240:	9307      	str	r3, [sp, #28]
 800e242:	2301      	movs	r3, #1
 800e244:	9308      	str	r3, [sp, #32]
 800e246:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d128      	bne.n	800e29e <_dtoa_r+0x81e>
 800e24c:	2001      	movs	r0, #1
 800e24e:	e02e      	b.n	800e2ae <_dtoa_r+0x82e>
 800e250:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e252:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e256:	e796      	b.n	800e186 <_dtoa_r+0x706>
 800e258:	9b08      	ldr	r3, [sp, #32]
 800e25a:	f108 36ff 	add.w	r6, r8, #4294967295
 800e25e:	42b3      	cmp	r3, r6
 800e260:	bfb7      	itett	lt
 800e262:	9b08      	ldrlt	r3, [sp, #32]
 800e264:	1b9e      	subge	r6, r3, r6
 800e266:	1af2      	sublt	r2, r6, r3
 800e268:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800e26a:	bfbf      	itttt	lt
 800e26c:	9608      	strlt	r6, [sp, #32]
 800e26e:	189b      	addlt	r3, r3, r2
 800e270:	930c      	strlt	r3, [sp, #48]	; 0x30
 800e272:	2600      	movlt	r6, #0
 800e274:	f1b8 0f00 	cmp.w	r8, #0
 800e278:	bfb9      	ittee	lt
 800e27a:	eba9 0508 	sublt.w	r5, r9, r8
 800e27e:	2300      	movlt	r3, #0
 800e280:	464d      	movge	r5, r9
 800e282:	4643      	movge	r3, r8
 800e284:	e781      	b.n	800e18a <_dtoa_r+0x70a>
 800e286:	9e08      	ldr	r6, [sp, #32]
 800e288:	464d      	mov	r5, r9
 800e28a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800e28c:	e786      	b.n	800e19c <_dtoa_r+0x71c>
 800e28e:	9a08      	ldr	r2, [sp, #32]
 800e290:	e7ad      	b.n	800e1ee <_dtoa_r+0x76e>
 800e292:	2300      	movs	r3, #0
 800e294:	e7d6      	b.n	800e244 <_dtoa_r+0x7c4>
 800e296:	9b02      	ldr	r3, [sp, #8]
 800e298:	e7d4      	b.n	800e244 <_dtoa_r+0x7c4>
 800e29a:	2300      	movs	r3, #0
 800e29c:	9308      	str	r3, [sp, #32]
 800e29e:	6933      	ldr	r3, [r6, #16]
 800e2a0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800e2a4:	6918      	ldr	r0, [r3, #16]
 800e2a6:	f000 fa54 	bl	800e752 <__hi0bits>
 800e2aa:	f1c0 0020 	rsb	r0, r0, #32
 800e2ae:	9b07      	ldr	r3, [sp, #28]
 800e2b0:	4418      	add	r0, r3
 800e2b2:	f010 001f 	ands.w	r0, r0, #31
 800e2b6:	d047      	beq.n	800e348 <_dtoa_r+0x8c8>
 800e2b8:	f1c0 0320 	rsb	r3, r0, #32
 800e2bc:	2b04      	cmp	r3, #4
 800e2be:	dd3b      	ble.n	800e338 <_dtoa_r+0x8b8>
 800e2c0:	9b07      	ldr	r3, [sp, #28]
 800e2c2:	f1c0 001c 	rsb	r0, r0, #28
 800e2c6:	4481      	add	r9, r0
 800e2c8:	4405      	add	r5, r0
 800e2ca:	4403      	add	r3, r0
 800e2cc:	9307      	str	r3, [sp, #28]
 800e2ce:	f1b9 0f00 	cmp.w	r9, #0
 800e2d2:	dd05      	ble.n	800e2e0 <_dtoa_r+0x860>
 800e2d4:	4659      	mov	r1, fp
 800e2d6:	464a      	mov	r2, r9
 800e2d8:	4620      	mov	r0, r4
 800e2da:	f000 fb75 	bl	800e9c8 <__lshift>
 800e2de:	4683      	mov	fp, r0
 800e2e0:	9b07      	ldr	r3, [sp, #28]
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	dd05      	ble.n	800e2f2 <_dtoa_r+0x872>
 800e2e6:	4631      	mov	r1, r6
 800e2e8:	461a      	mov	r2, r3
 800e2ea:	4620      	mov	r0, r4
 800e2ec:	f000 fb6c 	bl	800e9c8 <__lshift>
 800e2f0:	4606      	mov	r6, r0
 800e2f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e2f4:	b353      	cbz	r3, 800e34c <_dtoa_r+0x8cc>
 800e2f6:	4631      	mov	r1, r6
 800e2f8:	4658      	mov	r0, fp
 800e2fa:	f000 fbb9 	bl	800ea70 <__mcmp>
 800e2fe:	2800      	cmp	r0, #0
 800e300:	da24      	bge.n	800e34c <_dtoa_r+0x8cc>
 800e302:	2300      	movs	r3, #0
 800e304:	4659      	mov	r1, fp
 800e306:	220a      	movs	r2, #10
 800e308:	4620      	mov	r0, r4
 800e30a:	f000 f9e7 	bl	800e6dc <__multadd>
 800e30e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e310:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e314:	4683      	mov	fp, r0
 800e316:	2b00      	cmp	r3, #0
 800e318:	f000 8144 	beq.w	800e5a4 <_dtoa_r+0xb24>
 800e31c:	2300      	movs	r3, #0
 800e31e:	4639      	mov	r1, r7
 800e320:	220a      	movs	r2, #10
 800e322:	4620      	mov	r0, r4
 800e324:	f000 f9da 	bl	800e6dc <__multadd>
 800e328:	9b04      	ldr	r3, [sp, #16]
 800e32a:	4607      	mov	r7, r0
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	dc4d      	bgt.n	800e3cc <_dtoa_r+0x94c>
 800e330:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e332:	2b02      	cmp	r3, #2
 800e334:	dd4a      	ble.n	800e3cc <_dtoa_r+0x94c>
 800e336:	e011      	b.n	800e35c <_dtoa_r+0x8dc>
 800e338:	d0c9      	beq.n	800e2ce <_dtoa_r+0x84e>
 800e33a:	9a07      	ldr	r2, [sp, #28]
 800e33c:	331c      	adds	r3, #28
 800e33e:	441a      	add	r2, r3
 800e340:	4499      	add	r9, r3
 800e342:	441d      	add	r5, r3
 800e344:	4613      	mov	r3, r2
 800e346:	e7c1      	b.n	800e2cc <_dtoa_r+0x84c>
 800e348:	4603      	mov	r3, r0
 800e34a:	e7f6      	b.n	800e33a <_dtoa_r+0x8ba>
 800e34c:	f1b8 0f00 	cmp.w	r8, #0
 800e350:	dc36      	bgt.n	800e3c0 <_dtoa_r+0x940>
 800e352:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e354:	2b02      	cmp	r3, #2
 800e356:	dd33      	ble.n	800e3c0 <_dtoa_r+0x940>
 800e358:	f8cd 8010 	str.w	r8, [sp, #16]
 800e35c:	9b04      	ldr	r3, [sp, #16]
 800e35e:	b963      	cbnz	r3, 800e37a <_dtoa_r+0x8fa>
 800e360:	4631      	mov	r1, r6
 800e362:	2205      	movs	r2, #5
 800e364:	4620      	mov	r0, r4
 800e366:	f000 f9b9 	bl	800e6dc <__multadd>
 800e36a:	4601      	mov	r1, r0
 800e36c:	4606      	mov	r6, r0
 800e36e:	4658      	mov	r0, fp
 800e370:	f000 fb7e 	bl	800ea70 <__mcmp>
 800e374:	2800      	cmp	r0, #0
 800e376:	f73f add3 	bgt.w	800df20 <_dtoa_r+0x4a0>
 800e37a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e37c:	9d06      	ldr	r5, [sp, #24]
 800e37e:	ea6f 0a03 	mvn.w	sl, r3
 800e382:	f04f 0900 	mov.w	r9, #0
 800e386:	4631      	mov	r1, r6
 800e388:	4620      	mov	r0, r4
 800e38a:	f000 f990 	bl	800e6ae <_Bfree>
 800e38e:	2f00      	cmp	r7, #0
 800e390:	f43f aebd 	beq.w	800e10e <_dtoa_r+0x68e>
 800e394:	f1b9 0f00 	cmp.w	r9, #0
 800e398:	d005      	beq.n	800e3a6 <_dtoa_r+0x926>
 800e39a:	45b9      	cmp	r9, r7
 800e39c:	d003      	beq.n	800e3a6 <_dtoa_r+0x926>
 800e39e:	4649      	mov	r1, r9
 800e3a0:	4620      	mov	r0, r4
 800e3a2:	f000 f984 	bl	800e6ae <_Bfree>
 800e3a6:	4639      	mov	r1, r7
 800e3a8:	4620      	mov	r0, r4
 800e3aa:	f000 f980 	bl	800e6ae <_Bfree>
 800e3ae:	e6ae      	b.n	800e10e <_dtoa_r+0x68e>
 800e3b0:	2600      	movs	r6, #0
 800e3b2:	4637      	mov	r7, r6
 800e3b4:	e7e1      	b.n	800e37a <_dtoa_r+0x8fa>
 800e3b6:	46ba      	mov	sl, r7
 800e3b8:	4637      	mov	r7, r6
 800e3ba:	e5b1      	b.n	800df20 <_dtoa_r+0x4a0>
 800e3bc:	40240000 	.word	0x40240000
 800e3c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3c2:	f8cd 8010 	str.w	r8, [sp, #16]
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	f000 80f3 	beq.w	800e5b2 <_dtoa_r+0xb32>
 800e3cc:	2d00      	cmp	r5, #0
 800e3ce:	dd05      	ble.n	800e3dc <_dtoa_r+0x95c>
 800e3d0:	4639      	mov	r1, r7
 800e3d2:	462a      	mov	r2, r5
 800e3d4:	4620      	mov	r0, r4
 800e3d6:	f000 faf7 	bl	800e9c8 <__lshift>
 800e3da:	4607      	mov	r7, r0
 800e3dc:	9b08      	ldr	r3, [sp, #32]
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d04c      	beq.n	800e47c <_dtoa_r+0x9fc>
 800e3e2:	6879      	ldr	r1, [r7, #4]
 800e3e4:	4620      	mov	r0, r4
 800e3e6:	f000 f92e 	bl	800e646 <_Balloc>
 800e3ea:	4605      	mov	r5, r0
 800e3ec:	693a      	ldr	r2, [r7, #16]
 800e3ee:	f107 010c 	add.w	r1, r7, #12
 800e3f2:	3202      	adds	r2, #2
 800e3f4:	0092      	lsls	r2, r2, #2
 800e3f6:	300c      	adds	r0, #12
 800e3f8:	f000 f91a 	bl	800e630 <memcpy>
 800e3fc:	2201      	movs	r2, #1
 800e3fe:	4629      	mov	r1, r5
 800e400:	4620      	mov	r0, r4
 800e402:	f000 fae1 	bl	800e9c8 <__lshift>
 800e406:	46b9      	mov	r9, r7
 800e408:	4607      	mov	r7, r0
 800e40a:	9b06      	ldr	r3, [sp, #24]
 800e40c:	9307      	str	r3, [sp, #28]
 800e40e:	9b02      	ldr	r3, [sp, #8]
 800e410:	f003 0301 	and.w	r3, r3, #1
 800e414:	9308      	str	r3, [sp, #32]
 800e416:	4631      	mov	r1, r6
 800e418:	4658      	mov	r0, fp
 800e41a:	f7ff faa1 	bl	800d960 <quorem>
 800e41e:	4649      	mov	r1, r9
 800e420:	4605      	mov	r5, r0
 800e422:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800e426:	4658      	mov	r0, fp
 800e428:	f000 fb22 	bl	800ea70 <__mcmp>
 800e42c:	463a      	mov	r2, r7
 800e42e:	9002      	str	r0, [sp, #8]
 800e430:	4631      	mov	r1, r6
 800e432:	4620      	mov	r0, r4
 800e434:	f000 fb36 	bl	800eaa4 <__mdiff>
 800e438:	68c3      	ldr	r3, [r0, #12]
 800e43a:	4602      	mov	r2, r0
 800e43c:	bb03      	cbnz	r3, 800e480 <_dtoa_r+0xa00>
 800e43e:	4601      	mov	r1, r0
 800e440:	9009      	str	r0, [sp, #36]	; 0x24
 800e442:	4658      	mov	r0, fp
 800e444:	f000 fb14 	bl	800ea70 <__mcmp>
 800e448:	4603      	mov	r3, r0
 800e44a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e44c:	4611      	mov	r1, r2
 800e44e:	4620      	mov	r0, r4
 800e450:	9309      	str	r3, [sp, #36]	; 0x24
 800e452:	f000 f92c 	bl	800e6ae <_Bfree>
 800e456:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e458:	b9a3      	cbnz	r3, 800e484 <_dtoa_r+0xa04>
 800e45a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e45c:	b992      	cbnz	r2, 800e484 <_dtoa_r+0xa04>
 800e45e:	9a08      	ldr	r2, [sp, #32]
 800e460:	b982      	cbnz	r2, 800e484 <_dtoa_r+0xa04>
 800e462:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e466:	d029      	beq.n	800e4bc <_dtoa_r+0xa3c>
 800e468:	9b02      	ldr	r3, [sp, #8]
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	dd01      	ble.n	800e472 <_dtoa_r+0x9f2>
 800e46e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800e472:	9b07      	ldr	r3, [sp, #28]
 800e474:	1c5d      	adds	r5, r3, #1
 800e476:	f883 8000 	strb.w	r8, [r3]
 800e47a:	e784      	b.n	800e386 <_dtoa_r+0x906>
 800e47c:	4638      	mov	r0, r7
 800e47e:	e7c2      	b.n	800e406 <_dtoa_r+0x986>
 800e480:	2301      	movs	r3, #1
 800e482:	e7e3      	b.n	800e44c <_dtoa_r+0x9cc>
 800e484:	9a02      	ldr	r2, [sp, #8]
 800e486:	2a00      	cmp	r2, #0
 800e488:	db04      	blt.n	800e494 <_dtoa_r+0xa14>
 800e48a:	d123      	bne.n	800e4d4 <_dtoa_r+0xa54>
 800e48c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e48e:	bb0a      	cbnz	r2, 800e4d4 <_dtoa_r+0xa54>
 800e490:	9a08      	ldr	r2, [sp, #32]
 800e492:	b9fa      	cbnz	r2, 800e4d4 <_dtoa_r+0xa54>
 800e494:	2b00      	cmp	r3, #0
 800e496:	ddec      	ble.n	800e472 <_dtoa_r+0x9f2>
 800e498:	4659      	mov	r1, fp
 800e49a:	2201      	movs	r2, #1
 800e49c:	4620      	mov	r0, r4
 800e49e:	f000 fa93 	bl	800e9c8 <__lshift>
 800e4a2:	4631      	mov	r1, r6
 800e4a4:	4683      	mov	fp, r0
 800e4a6:	f000 fae3 	bl	800ea70 <__mcmp>
 800e4aa:	2800      	cmp	r0, #0
 800e4ac:	dc03      	bgt.n	800e4b6 <_dtoa_r+0xa36>
 800e4ae:	d1e0      	bne.n	800e472 <_dtoa_r+0x9f2>
 800e4b0:	f018 0f01 	tst.w	r8, #1
 800e4b4:	d0dd      	beq.n	800e472 <_dtoa_r+0x9f2>
 800e4b6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e4ba:	d1d8      	bne.n	800e46e <_dtoa_r+0x9ee>
 800e4bc:	9b07      	ldr	r3, [sp, #28]
 800e4be:	9a07      	ldr	r2, [sp, #28]
 800e4c0:	1c5d      	adds	r5, r3, #1
 800e4c2:	2339      	movs	r3, #57	; 0x39
 800e4c4:	7013      	strb	r3, [r2, #0]
 800e4c6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e4ca:	1e6a      	subs	r2, r5, #1
 800e4cc:	2b39      	cmp	r3, #57	; 0x39
 800e4ce:	d04d      	beq.n	800e56c <_dtoa_r+0xaec>
 800e4d0:	3301      	adds	r3, #1
 800e4d2:	e052      	b.n	800e57a <_dtoa_r+0xafa>
 800e4d4:	9a07      	ldr	r2, [sp, #28]
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	f102 0501 	add.w	r5, r2, #1
 800e4dc:	dd06      	ble.n	800e4ec <_dtoa_r+0xa6c>
 800e4de:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e4e2:	d0eb      	beq.n	800e4bc <_dtoa_r+0xa3c>
 800e4e4:	f108 0801 	add.w	r8, r8, #1
 800e4e8:	9b07      	ldr	r3, [sp, #28]
 800e4ea:	e7c4      	b.n	800e476 <_dtoa_r+0x9f6>
 800e4ec:	9b06      	ldr	r3, [sp, #24]
 800e4ee:	9a04      	ldr	r2, [sp, #16]
 800e4f0:	1aeb      	subs	r3, r5, r3
 800e4f2:	4293      	cmp	r3, r2
 800e4f4:	f805 8c01 	strb.w	r8, [r5, #-1]
 800e4f8:	d021      	beq.n	800e53e <_dtoa_r+0xabe>
 800e4fa:	4659      	mov	r1, fp
 800e4fc:	2300      	movs	r3, #0
 800e4fe:	220a      	movs	r2, #10
 800e500:	4620      	mov	r0, r4
 800e502:	f000 f8eb 	bl	800e6dc <__multadd>
 800e506:	45b9      	cmp	r9, r7
 800e508:	4683      	mov	fp, r0
 800e50a:	f04f 0300 	mov.w	r3, #0
 800e50e:	f04f 020a 	mov.w	r2, #10
 800e512:	4649      	mov	r1, r9
 800e514:	4620      	mov	r0, r4
 800e516:	d105      	bne.n	800e524 <_dtoa_r+0xaa4>
 800e518:	f000 f8e0 	bl	800e6dc <__multadd>
 800e51c:	4681      	mov	r9, r0
 800e51e:	4607      	mov	r7, r0
 800e520:	9507      	str	r5, [sp, #28]
 800e522:	e778      	b.n	800e416 <_dtoa_r+0x996>
 800e524:	f000 f8da 	bl	800e6dc <__multadd>
 800e528:	4639      	mov	r1, r7
 800e52a:	4681      	mov	r9, r0
 800e52c:	2300      	movs	r3, #0
 800e52e:	220a      	movs	r2, #10
 800e530:	4620      	mov	r0, r4
 800e532:	f000 f8d3 	bl	800e6dc <__multadd>
 800e536:	4607      	mov	r7, r0
 800e538:	e7f2      	b.n	800e520 <_dtoa_r+0xaa0>
 800e53a:	f04f 0900 	mov.w	r9, #0
 800e53e:	4659      	mov	r1, fp
 800e540:	2201      	movs	r2, #1
 800e542:	4620      	mov	r0, r4
 800e544:	f000 fa40 	bl	800e9c8 <__lshift>
 800e548:	4631      	mov	r1, r6
 800e54a:	4683      	mov	fp, r0
 800e54c:	f000 fa90 	bl	800ea70 <__mcmp>
 800e550:	2800      	cmp	r0, #0
 800e552:	dcb8      	bgt.n	800e4c6 <_dtoa_r+0xa46>
 800e554:	d102      	bne.n	800e55c <_dtoa_r+0xadc>
 800e556:	f018 0f01 	tst.w	r8, #1
 800e55a:	d1b4      	bne.n	800e4c6 <_dtoa_r+0xa46>
 800e55c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e560:	1e6a      	subs	r2, r5, #1
 800e562:	2b30      	cmp	r3, #48	; 0x30
 800e564:	f47f af0f 	bne.w	800e386 <_dtoa_r+0x906>
 800e568:	4615      	mov	r5, r2
 800e56a:	e7f7      	b.n	800e55c <_dtoa_r+0xadc>
 800e56c:	9b06      	ldr	r3, [sp, #24]
 800e56e:	4293      	cmp	r3, r2
 800e570:	d105      	bne.n	800e57e <_dtoa_r+0xafe>
 800e572:	2331      	movs	r3, #49	; 0x31
 800e574:	9a06      	ldr	r2, [sp, #24]
 800e576:	f10a 0a01 	add.w	sl, sl, #1
 800e57a:	7013      	strb	r3, [r2, #0]
 800e57c:	e703      	b.n	800e386 <_dtoa_r+0x906>
 800e57e:	4615      	mov	r5, r2
 800e580:	e7a1      	b.n	800e4c6 <_dtoa_r+0xa46>
 800e582:	4b17      	ldr	r3, [pc, #92]	; (800e5e0 <_dtoa_r+0xb60>)
 800e584:	f7ff bae1 	b.w	800db4a <_dtoa_r+0xca>
 800e588:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	f47f aabb 	bne.w	800db06 <_dtoa_r+0x86>
 800e590:	4b14      	ldr	r3, [pc, #80]	; (800e5e4 <_dtoa_r+0xb64>)
 800e592:	f7ff bada 	b.w	800db4a <_dtoa_r+0xca>
 800e596:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e598:	2b01      	cmp	r3, #1
 800e59a:	f77f ae3f 	ble.w	800e21c <_dtoa_r+0x79c>
 800e59e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e5a0:	9308      	str	r3, [sp, #32]
 800e5a2:	e653      	b.n	800e24c <_dtoa_r+0x7cc>
 800e5a4:	9b04      	ldr	r3, [sp, #16]
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	dc03      	bgt.n	800e5b2 <_dtoa_r+0xb32>
 800e5aa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e5ac:	2b02      	cmp	r3, #2
 800e5ae:	f73f aed5 	bgt.w	800e35c <_dtoa_r+0x8dc>
 800e5b2:	9d06      	ldr	r5, [sp, #24]
 800e5b4:	4631      	mov	r1, r6
 800e5b6:	4658      	mov	r0, fp
 800e5b8:	f7ff f9d2 	bl	800d960 <quorem>
 800e5bc:	9b06      	ldr	r3, [sp, #24]
 800e5be:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800e5c2:	f805 8b01 	strb.w	r8, [r5], #1
 800e5c6:	9a04      	ldr	r2, [sp, #16]
 800e5c8:	1aeb      	subs	r3, r5, r3
 800e5ca:	429a      	cmp	r2, r3
 800e5cc:	ddb5      	ble.n	800e53a <_dtoa_r+0xaba>
 800e5ce:	4659      	mov	r1, fp
 800e5d0:	2300      	movs	r3, #0
 800e5d2:	220a      	movs	r2, #10
 800e5d4:	4620      	mov	r0, r4
 800e5d6:	f000 f881 	bl	800e6dc <__multadd>
 800e5da:	4683      	mov	fp, r0
 800e5dc:	e7ea      	b.n	800e5b4 <_dtoa_r+0xb34>
 800e5de:	bf00      	nop
 800e5e0:	0800fdd8 	.word	0x0800fdd8
 800e5e4:	0800fdfc 	.word	0x0800fdfc

0800e5e8 <_localeconv_r>:
 800e5e8:	4b04      	ldr	r3, [pc, #16]	; (800e5fc <_localeconv_r+0x14>)
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	6a18      	ldr	r0, [r3, #32]
 800e5ee:	4b04      	ldr	r3, [pc, #16]	; (800e600 <_localeconv_r+0x18>)
 800e5f0:	2800      	cmp	r0, #0
 800e5f2:	bf08      	it	eq
 800e5f4:	4618      	moveq	r0, r3
 800e5f6:	30f0      	adds	r0, #240	; 0xf0
 800e5f8:	4770      	bx	lr
 800e5fa:	bf00      	nop
 800e5fc:	20000064 	.word	0x20000064
 800e600:	200000c8 	.word	0x200000c8

0800e604 <malloc>:
 800e604:	4b02      	ldr	r3, [pc, #8]	; (800e610 <malloc+0xc>)
 800e606:	4601      	mov	r1, r0
 800e608:	6818      	ldr	r0, [r3, #0]
 800e60a:	f000 bb53 	b.w	800ecb4 <_malloc_r>
 800e60e:	bf00      	nop
 800e610:	20000064 	.word	0x20000064

0800e614 <memchr>:
 800e614:	b510      	push	{r4, lr}
 800e616:	b2c9      	uxtb	r1, r1
 800e618:	4402      	add	r2, r0
 800e61a:	4290      	cmp	r0, r2
 800e61c:	4603      	mov	r3, r0
 800e61e:	d101      	bne.n	800e624 <memchr+0x10>
 800e620:	2300      	movs	r3, #0
 800e622:	e003      	b.n	800e62c <memchr+0x18>
 800e624:	781c      	ldrb	r4, [r3, #0]
 800e626:	3001      	adds	r0, #1
 800e628:	428c      	cmp	r4, r1
 800e62a:	d1f6      	bne.n	800e61a <memchr+0x6>
 800e62c:	4618      	mov	r0, r3
 800e62e:	bd10      	pop	{r4, pc}

0800e630 <memcpy>:
 800e630:	b510      	push	{r4, lr}
 800e632:	1e43      	subs	r3, r0, #1
 800e634:	440a      	add	r2, r1
 800e636:	4291      	cmp	r1, r2
 800e638:	d100      	bne.n	800e63c <memcpy+0xc>
 800e63a:	bd10      	pop	{r4, pc}
 800e63c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e640:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e644:	e7f7      	b.n	800e636 <memcpy+0x6>

0800e646 <_Balloc>:
 800e646:	b570      	push	{r4, r5, r6, lr}
 800e648:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e64a:	4604      	mov	r4, r0
 800e64c:	460e      	mov	r6, r1
 800e64e:	b93d      	cbnz	r5, 800e660 <_Balloc+0x1a>
 800e650:	2010      	movs	r0, #16
 800e652:	f7ff ffd7 	bl	800e604 <malloc>
 800e656:	6260      	str	r0, [r4, #36]	; 0x24
 800e658:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e65c:	6005      	str	r5, [r0, #0]
 800e65e:	60c5      	str	r5, [r0, #12]
 800e660:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800e662:	68eb      	ldr	r3, [r5, #12]
 800e664:	b183      	cbz	r3, 800e688 <_Balloc+0x42>
 800e666:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e668:	68db      	ldr	r3, [r3, #12]
 800e66a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800e66e:	b9b8      	cbnz	r0, 800e6a0 <_Balloc+0x5a>
 800e670:	2101      	movs	r1, #1
 800e672:	fa01 f506 	lsl.w	r5, r1, r6
 800e676:	1d6a      	adds	r2, r5, #5
 800e678:	0092      	lsls	r2, r2, #2
 800e67a:	4620      	mov	r0, r4
 800e67c:	f000 fabf 	bl	800ebfe <_calloc_r>
 800e680:	b160      	cbz	r0, 800e69c <_Balloc+0x56>
 800e682:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800e686:	e00e      	b.n	800e6a6 <_Balloc+0x60>
 800e688:	2221      	movs	r2, #33	; 0x21
 800e68a:	2104      	movs	r1, #4
 800e68c:	4620      	mov	r0, r4
 800e68e:	f000 fab6 	bl	800ebfe <_calloc_r>
 800e692:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e694:	60e8      	str	r0, [r5, #12]
 800e696:	68db      	ldr	r3, [r3, #12]
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d1e4      	bne.n	800e666 <_Balloc+0x20>
 800e69c:	2000      	movs	r0, #0
 800e69e:	bd70      	pop	{r4, r5, r6, pc}
 800e6a0:	6802      	ldr	r2, [r0, #0]
 800e6a2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800e6a6:	2300      	movs	r3, #0
 800e6a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e6ac:	e7f7      	b.n	800e69e <_Balloc+0x58>

0800e6ae <_Bfree>:
 800e6ae:	b570      	push	{r4, r5, r6, lr}
 800e6b0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800e6b2:	4606      	mov	r6, r0
 800e6b4:	460d      	mov	r5, r1
 800e6b6:	b93c      	cbnz	r4, 800e6c8 <_Bfree+0x1a>
 800e6b8:	2010      	movs	r0, #16
 800e6ba:	f7ff ffa3 	bl	800e604 <malloc>
 800e6be:	6270      	str	r0, [r6, #36]	; 0x24
 800e6c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e6c4:	6004      	str	r4, [r0, #0]
 800e6c6:	60c4      	str	r4, [r0, #12]
 800e6c8:	b13d      	cbz	r5, 800e6da <_Bfree+0x2c>
 800e6ca:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e6cc:	686a      	ldr	r2, [r5, #4]
 800e6ce:	68db      	ldr	r3, [r3, #12]
 800e6d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e6d4:	6029      	str	r1, [r5, #0]
 800e6d6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800e6da:	bd70      	pop	{r4, r5, r6, pc}

0800e6dc <__multadd>:
 800e6dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e6e0:	461f      	mov	r7, r3
 800e6e2:	4606      	mov	r6, r0
 800e6e4:	460c      	mov	r4, r1
 800e6e6:	2300      	movs	r3, #0
 800e6e8:	690d      	ldr	r5, [r1, #16]
 800e6ea:	f101 0c14 	add.w	ip, r1, #20
 800e6ee:	f8dc 0000 	ldr.w	r0, [ip]
 800e6f2:	3301      	adds	r3, #1
 800e6f4:	b281      	uxth	r1, r0
 800e6f6:	fb02 7101 	mla	r1, r2, r1, r7
 800e6fa:	0c00      	lsrs	r0, r0, #16
 800e6fc:	0c0f      	lsrs	r7, r1, #16
 800e6fe:	fb02 7000 	mla	r0, r2, r0, r7
 800e702:	b289      	uxth	r1, r1
 800e704:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800e708:	429d      	cmp	r5, r3
 800e70a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800e70e:	f84c 1b04 	str.w	r1, [ip], #4
 800e712:	dcec      	bgt.n	800e6ee <__multadd+0x12>
 800e714:	b1d7      	cbz	r7, 800e74c <__multadd+0x70>
 800e716:	68a3      	ldr	r3, [r4, #8]
 800e718:	42ab      	cmp	r3, r5
 800e71a:	dc12      	bgt.n	800e742 <__multadd+0x66>
 800e71c:	6861      	ldr	r1, [r4, #4]
 800e71e:	4630      	mov	r0, r6
 800e720:	3101      	adds	r1, #1
 800e722:	f7ff ff90 	bl	800e646 <_Balloc>
 800e726:	4680      	mov	r8, r0
 800e728:	6922      	ldr	r2, [r4, #16]
 800e72a:	f104 010c 	add.w	r1, r4, #12
 800e72e:	3202      	adds	r2, #2
 800e730:	0092      	lsls	r2, r2, #2
 800e732:	300c      	adds	r0, #12
 800e734:	f7ff ff7c 	bl	800e630 <memcpy>
 800e738:	4621      	mov	r1, r4
 800e73a:	4630      	mov	r0, r6
 800e73c:	f7ff ffb7 	bl	800e6ae <_Bfree>
 800e740:	4644      	mov	r4, r8
 800e742:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e746:	3501      	adds	r5, #1
 800e748:	615f      	str	r7, [r3, #20]
 800e74a:	6125      	str	r5, [r4, #16]
 800e74c:	4620      	mov	r0, r4
 800e74e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800e752 <__hi0bits>:
 800e752:	0c02      	lsrs	r2, r0, #16
 800e754:	0412      	lsls	r2, r2, #16
 800e756:	4603      	mov	r3, r0
 800e758:	b9b2      	cbnz	r2, 800e788 <__hi0bits+0x36>
 800e75a:	0403      	lsls	r3, r0, #16
 800e75c:	2010      	movs	r0, #16
 800e75e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800e762:	bf04      	itt	eq
 800e764:	021b      	lsleq	r3, r3, #8
 800e766:	3008      	addeq	r0, #8
 800e768:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800e76c:	bf04      	itt	eq
 800e76e:	011b      	lsleq	r3, r3, #4
 800e770:	3004      	addeq	r0, #4
 800e772:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800e776:	bf04      	itt	eq
 800e778:	009b      	lsleq	r3, r3, #2
 800e77a:	3002      	addeq	r0, #2
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	db06      	blt.n	800e78e <__hi0bits+0x3c>
 800e780:	005b      	lsls	r3, r3, #1
 800e782:	d503      	bpl.n	800e78c <__hi0bits+0x3a>
 800e784:	3001      	adds	r0, #1
 800e786:	4770      	bx	lr
 800e788:	2000      	movs	r0, #0
 800e78a:	e7e8      	b.n	800e75e <__hi0bits+0xc>
 800e78c:	2020      	movs	r0, #32
 800e78e:	4770      	bx	lr

0800e790 <__lo0bits>:
 800e790:	6803      	ldr	r3, [r0, #0]
 800e792:	4601      	mov	r1, r0
 800e794:	f013 0207 	ands.w	r2, r3, #7
 800e798:	d00b      	beq.n	800e7b2 <__lo0bits+0x22>
 800e79a:	07da      	lsls	r2, r3, #31
 800e79c:	d423      	bmi.n	800e7e6 <__lo0bits+0x56>
 800e79e:	0798      	lsls	r0, r3, #30
 800e7a0:	bf49      	itett	mi
 800e7a2:	085b      	lsrmi	r3, r3, #1
 800e7a4:	089b      	lsrpl	r3, r3, #2
 800e7a6:	2001      	movmi	r0, #1
 800e7a8:	600b      	strmi	r3, [r1, #0]
 800e7aa:	bf5c      	itt	pl
 800e7ac:	600b      	strpl	r3, [r1, #0]
 800e7ae:	2002      	movpl	r0, #2
 800e7b0:	4770      	bx	lr
 800e7b2:	b298      	uxth	r0, r3
 800e7b4:	b9a8      	cbnz	r0, 800e7e2 <__lo0bits+0x52>
 800e7b6:	2010      	movs	r0, #16
 800e7b8:	0c1b      	lsrs	r3, r3, #16
 800e7ba:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e7be:	bf04      	itt	eq
 800e7c0:	0a1b      	lsreq	r3, r3, #8
 800e7c2:	3008      	addeq	r0, #8
 800e7c4:	071a      	lsls	r2, r3, #28
 800e7c6:	bf04      	itt	eq
 800e7c8:	091b      	lsreq	r3, r3, #4
 800e7ca:	3004      	addeq	r0, #4
 800e7cc:	079a      	lsls	r2, r3, #30
 800e7ce:	bf04      	itt	eq
 800e7d0:	089b      	lsreq	r3, r3, #2
 800e7d2:	3002      	addeq	r0, #2
 800e7d4:	07da      	lsls	r2, r3, #31
 800e7d6:	d402      	bmi.n	800e7de <__lo0bits+0x4e>
 800e7d8:	085b      	lsrs	r3, r3, #1
 800e7da:	d006      	beq.n	800e7ea <__lo0bits+0x5a>
 800e7dc:	3001      	adds	r0, #1
 800e7de:	600b      	str	r3, [r1, #0]
 800e7e0:	4770      	bx	lr
 800e7e2:	4610      	mov	r0, r2
 800e7e4:	e7e9      	b.n	800e7ba <__lo0bits+0x2a>
 800e7e6:	2000      	movs	r0, #0
 800e7e8:	4770      	bx	lr
 800e7ea:	2020      	movs	r0, #32
 800e7ec:	4770      	bx	lr

0800e7ee <__i2b>:
 800e7ee:	b510      	push	{r4, lr}
 800e7f0:	460c      	mov	r4, r1
 800e7f2:	2101      	movs	r1, #1
 800e7f4:	f7ff ff27 	bl	800e646 <_Balloc>
 800e7f8:	2201      	movs	r2, #1
 800e7fa:	6144      	str	r4, [r0, #20]
 800e7fc:	6102      	str	r2, [r0, #16]
 800e7fe:	bd10      	pop	{r4, pc}

0800e800 <__multiply>:
 800e800:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e804:	4614      	mov	r4, r2
 800e806:	690a      	ldr	r2, [r1, #16]
 800e808:	6923      	ldr	r3, [r4, #16]
 800e80a:	4688      	mov	r8, r1
 800e80c:	429a      	cmp	r2, r3
 800e80e:	bfbe      	ittt	lt
 800e810:	460b      	movlt	r3, r1
 800e812:	46a0      	movlt	r8, r4
 800e814:	461c      	movlt	r4, r3
 800e816:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e81a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e81e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e822:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e826:	eb07 0609 	add.w	r6, r7, r9
 800e82a:	42b3      	cmp	r3, r6
 800e82c:	bfb8      	it	lt
 800e82e:	3101      	addlt	r1, #1
 800e830:	f7ff ff09 	bl	800e646 <_Balloc>
 800e834:	f100 0514 	add.w	r5, r0, #20
 800e838:	462b      	mov	r3, r5
 800e83a:	2200      	movs	r2, #0
 800e83c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800e840:	4573      	cmp	r3, lr
 800e842:	d316      	bcc.n	800e872 <__multiply+0x72>
 800e844:	f104 0214 	add.w	r2, r4, #20
 800e848:	f108 0114 	add.w	r1, r8, #20
 800e84c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800e850:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800e854:	9300      	str	r3, [sp, #0]
 800e856:	9b00      	ldr	r3, [sp, #0]
 800e858:	9201      	str	r2, [sp, #4]
 800e85a:	4293      	cmp	r3, r2
 800e85c:	d80c      	bhi.n	800e878 <__multiply+0x78>
 800e85e:	2e00      	cmp	r6, #0
 800e860:	dd03      	ble.n	800e86a <__multiply+0x6a>
 800e862:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e866:	2b00      	cmp	r3, #0
 800e868:	d05d      	beq.n	800e926 <__multiply+0x126>
 800e86a:	6106      	str	r6, [r0, #16]
 800e86c:	b003      	add	sp, #12
 800e86e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e872:	f843 2b04 	str.w	r2, [r3], #4
 800e876:	e7e3      	b.n	800e840 <__multiply+0x40>
 800e878:	f8b2 b000 	ldrh.w	fp, [r2]
 800e87c:	f1bb 0f00 	cmp.w	fp, #0
 800e880:	d023      	beq.n	800e8ca <__multiply+0xca>
 800e882:	4689      	mov	r9, r1
 800e884:	46ac      	mov	ip, r5
 800e886:	f04f 0800 	mov.w	r8, #0
 800e88a:	f859 4b04 	ldr.w	r4, [r9], #4
 800e88e:	f8dc a000 	ldr.w	sl, [ip]
 800e892:	b2a3      	uxth	r3, r4
 800e894:	fa1f fa8a 	uxth.w	sl, sl
 800e898:	fb0b a303 	mla	r3, fp, r3, sl
 800e89c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800e8a0:	f8dc 4000 	ldr.w	r4, [ip]
 800e8a4:	4443      	add	r3, r8
 800e8a6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e8aa:	fb0b 840a 	mla	r4, fp, sl, r8
 800e8ae:	46e2      	mov	sl, ip
 800e8b0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800e8b4:	b29b      	uxth	r3, r3
 800e8b6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e8ba:	454f      	cmp	r7, r9
 800e8bc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e8c0:	f84a 3b04 	str.w	r3, [sl], #4
 800e8c4:	d82b      	bhi.n	800e91e <__multiply+0x11e>
 800e8c6:	f8cc 8004 	str.w	r8, [ip, #4]
 800e8ca:	9b01      	ldr	r3, [sp, #4]
 800e8cc:	3204      	adds	r2, #4
 800e8ce:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800e8d2:	f1ba 0f00 	cmp.w	sl, #0
 800e8d6:	d020      	beq.n	800e91a <__multiply+0x11a>
 800e8d8:	4689      	mov	r9, r1
 800e8da:	46a8      	mov	r8, r5
 800e8dc:	f04f 0b00 	mov.w	fp, #0
 800e8e0:	682b      	ldr	r3, [r5, #0]
 800e8e2:	f8b9 c000 	ldrh.w	ip, [r9]
 800e8e6:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800e8ea:	b29b      	uxth	r3, r3
 800e8ec:	fb0a 440c 	mla	r4, sl, ip, r4
 800e8f0:	46c4      	mov	ip, r8
 800e8f2:	445c      	add	r4, fp
 800e8f4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e8f8:	f84c 3b04 	str.w	r3, [ip], #4
 800e8fc:	f859 3b04 	ldr.w	r3, [r9], #4
 800e900:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800e904:	0c1b      	lsrs	r3, r3, #16
 800e906:	fb0a b303 	mla	r3, sl, r3, fp
 800e90a:	454f      	cmp	r7, r9
 800e90c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800e910:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800e914:	d805      	bhi.n	800e922 <__multiply+0x122>
 800e916:	f8c8 3004 	str.w	r3, [r8, #4]
 800e91a:	3504      	adds	r5, #4
 800e91c:	e79b      	b.n	800e856 <__multiply+0x56>
 800e91e:	46d4      	mov	ip, sl
 800e920:	e7b3      	b.n	800e88a <__multiply+0x8a>
 800e922:	46e0      	mov	r8, ip
 800e924:	e7dd      	b.n	800e8e2 <__multiply+0xe2>
 800e926:	3e01      	subs	r6, #1
 800e928:	e799      	b.n	800e85e <__multiply+0x5e>
	...

0800e92c <__pow5mult>:
 800e92c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e930:	4615      	mov	r5, r2
 800e932:	f012 0203 	ands.w	r2, r2, #3
 800e936:	4606      	mov	r6, r0
 800e938:	460f      	mov	r7, r1
 800e93a:	d007      	beq.n	800e94c <__pow5mult+0x20>
 800e93c:	4c21      	ldr	r4, [pc, #132]	; (800e9c4 <__pow5mult+0x98>)
 800e93e:	3a01      	subs	r2, #1
 800e940:	2300      	movs	r3, #0
 800e942:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e946:	f7ff fec9 	bl	800e6dc <__multadd>
 800e94a:	4607      	mov	r7, r0
 800e94c:	10ad      	asrs	r5, r5, #2
 800e94e:	d035      	beq.n	800e9bc <__pow5mult+0x90>
 800e950:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e952:	b93c      	cbnz	r4, 800e964 <__pow5mult+0x38>
 800e954:	2010      	movs	r0, #16
 800e956:	f7ff fe55 	bl	800e604 <malloc>
 800e95a:	6270      	str	r0, [r6, #36]	; 0x24
 800e95c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e960:	6004      	str	r4, [r0, #0]
 800e962:	60c4      	str	r4, [r0, #12]
 800e964:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e968:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e96c:	b94c      	cbnz	r4, 800e982 <__pow5mult+0x56>
 800e96e:	f240 2171 	movw	r1, #625	; 0x271
 800e972:	4630      	mov	r0, r6
 800e974:	f7ff ff3b 	bl	800e7ee <__i2b>
 800e978:	2300      	movs	r3, #0
 800e97a:	4604      	mov	r4, r0
 800e97c:	f8c8 0008 	str.w	r0, [r8, #8]
 800e980:	6003      	str	r3, [r0, #0]
 800e982:	f04f 0800 	mov.w	r8, #0
 800e986:	07eb      	lsls	r3, r5, #31
 800e988:	d50a      	bpl.n	800e9a0 <__pow5mult+0x74>
 800e98a:	4639      	mov	r1, r7
 800e98c:	4622      	mov	r2, r4
 800e98e:	4630      	mov	r0, r6
 800e990:	f7ff ff36 	bl	800e800 <__multiply>
 800e994:	4681      	mov	r9, r0
 800e996:	4639      	mov	r1, r7
 800e998:	4630      	mov	r0, r6
 800e99a:	f7ff fe88 	bl	800e6ae <_Bfree>
 800e99e:	464f      	mov	r7, r9
 800e9a0:	106d      	asrs	r5, r5, #1
 800e9a2:	d00b      	beq.n	800e9bc <__pow5mult+0x90>
 800e9a4:	6820      	ldr	r0, [r4, #0]
 800e9a6:	b938      	cbnz	r0, 800e9b8 <__pow5mult+0x8c>
 800e9a8:	4622      	mov	r2, r4
 800e9aa:	4621      	mov	r1, r4
 800e9ac:	4630      	mov	r0, r6
 800e9ae:	f7ff ff27 	bl	800e800 <__multiply>
 800e9b2:	6020      	str	r0, [r4, #0]
 800e9b4:	f8c0 8000 	str.w	r8, [r0]
 800e9b8:	4604      	mov	r4, r0
 800e9ba:	e7e4      	b.n	800e986 <__pow5mult+0x5a>
 800e9bc:	4638      	mov	r0, r7
 800e9be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e9c2:	bf00      	nop
 800e9c4:	0800ff00 	.word	0x0800ff00

0800e9c8 <__lshift>:
 800e9c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e9cc:	460c      	mov	r4, r1
 800e9ce:	4607      	mov	r7, r0
 800e9d0:	4616      	mov	r6, r2
 800e9d2:	6923      	ldr	r3, [r4, #16]
 800e9d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e9d8:	eb0a 0903 	add.w	r9, sl, r3
 800e9dc:	6849      	ldr	r1, [r1, #4]
 800e9de:	68a3      	ldr	r3, [r4, #8]
 800e9e0:	f109 0501 	add.w	r5, r9, #1
 800e9e4:	42ab      	cmp	r3, r5
 800e9e6:	db32      	blt.n	800ea4e <__lshift+0x86>
 800e9e8:	4638      	mov	r0, r7
 800e9ea:	f7ff fe2c 	bl	800e646 <_Balloc>
 800e9ee:	2300      	movs	r3, #0
 800e9f0:	4680      	mov	r8, r0
 800e9f2:	461a      	mov	r2, r3
 800e9f4:	f100 0114 	add.w	r1, r0, #20
 800e9f8:	4553      	cmp	r3, sl
 800e9fa:	db2b      	blt.n	800ea54 <__lshift+0x8c>
 800e9fc:	6920      	ldr	r0, [r4, #16]
 800e9fe:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ea02:	f104 0314 	add.w	r3, r4, #20
 800ea06:	f016 021f 	ands.w	r2, r6, #31
 800ea0a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ea0e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ea12:	d025      	beq.n	800ea60 <__lshift+0x98>
 800ea14:	2000      	movs	r0, #0
 800ea16:	f1c2 0e20 	rsb	lr, r2, #32
 800ea1a:	468a      	mov	sl, r1
 800ea1c:	681e      	ldr	r6, [r3, #0]
 800ea1e:	4096      	lsls	r6, r2
 800ea20:	4330      	orrs	r0, r6
 800ea22:	f84a 0b04 	str.w	r0, [sl], #4
 800ea26:	f853 0b04 	ldr.w	r0, [r3], #4
 800ea2a:	459c      	cmp	ip, r3
 800ea2c:	fa20 f00e 	lsr.w	r0, r0, lr
 800ea30:	d814      	bhi.n	800ea5c <__lshift+0x94>
 800ea32:	6048      	str	r0, [r1, #4]
 800ea34:	b108      	cbz	r0, 800ea3a <__lshift+0x72>
 800ea36:	f109 0502 	add.w	r5, r9, #2
 800ea3a:	3d01      	subs	r5, #1
 800ea3c:	4638      	mov	r0, r7
 800ea3e:	f8c8 5010 	str.w	r5, [r8, #16]
 800ea42:	4621      	mov	r1, r4
 800ea44:	f7ff fe33 	bl	800e6ae <_Bfree>
 800ea48:	4640      	mov	r0, r8
 800ea4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea4e:	3101      	adds	r1, #1
 800ea50:	005b      	lsls	r3, r3, #1
 800ea52:	e7c7      	b.n	800e9e4 <__lshift+0x1c>
 800ea54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800ea58:	3301      	adds	r3, #1
 800ea5a:	e7cd      	b.n	800e9f8 <__lshift+0x30>
 800ea5c:	4651      	mov	r1, sl
 800ea5e:	e7dc      	b.n	800ea1a <__lshift+0x52>
 800ea60:	3904      	subs	r1, #4
 800ea62:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea66:	459c      	cmp	ip, r3
 800ea68:	f841 2f04 	str.w	r2, [r1, #4]!
 800ea6c:	d8f9      	bhi.n	800ea62 <__lshift+0x9a>
 800ea6e:	e7e4      	b.n	800ea3a <__lshift+0x72>

0800ea70 <__mcmp>:
 800ea70:	6903      	ldr	r3, [r0, #16]
 800ea72:	690a      	ldr	r2, [r1, #16]
 800ea74:	b530      	push	{r4, r5, lr}
 800ea76:	1a9b      	subs	r3, r3, r2
 800ea78:	d10c      	bne.n	800ea94 <__mcmp+0x24>
 800ea7a:	0092      	lsls	r2, r2, #2
 800ea7c:	3014      	adds	r0, #20
 800ea7e:	3114      	adds	r1, #20
 800ea80:	1884      	adds	r4, r0, r2
 800ea82:	4411      	add	r1, r2
 800ea84:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ea88:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ea8c:	4295      	cmp	r5, r2
 800ea8e:	d003      	beq.n	800ea98 <__mcmp+0x28>
 800ea90:	d305      	bcc.n	800ea9e <__mcmp+0x2e>
 800ea92:	2301      	movs	r3, #1
 800ea94:	4618      	mov	r0, r3
 800ea96:	bd30      	pop	{r4, r5, pc}
 800ea98:	42a0      	cmp	r0, r4
 800ea9a:	d3f3      	bcc.n	800ea84 <__mcmp+0x14>
 800ea9c:	e7fa      	b.n	800ea94 <__mcmp+0x24>
 800ea9e:	f04f 33ff 	mov.w	r3, #4294967295
 800eaa2:	e7f7      	b.n	800ea94 <__mcmp+0x24>

0800eaa4 <__mdiff>:
 800eaa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eaa8:	460d      	mov	r5, r1
 800eaaa:	4607      	mov	r7, r0
 800eaac:	4611      	mov	r1, r2
 800eaae:	4628      	mov	r0, r5
 800eab0:	4614      	mov	r4, r2
 800eab2:	f7ff ffdd 	bl	800ea70 <__mcmp>
 800eab6:	1e06      	subs	r6, r0, #0
 800eab8:	d108      	bne.n	800eacc <__mdiff+0x28>
 800eaba:	4631      	mov	r1, r6
 800eabc:	4638      	mov	r0, r7
 800eabe:	f7ff fdc2 	bl	800e646 <_Balloc>
 800eac2:	2301      	movs	r3, #1
 800eac4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800eac8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eacc:	bfa4      	itt	ge
 800eace:	4623      	movge	r3, r4
 800ead0:	462c      	movge	r4, r5
 800ead2:	4638      	mov	r0, r7
 800ead4:	6861      	ldr	r1, [r4, #4]
 800ead6:	bfa6      	itte	ge
 800ead8:	461d      	movge	r5, r3
 800eada:	2600      	movge	r6, #0
 800eadc:	2601      	movlt	r6, #1
 800eade:	f7ff fdb2 	bl	800e646 <_Balloc>
 800eae2:	f04f 0e00 	mov.w	lr, #0
 800eae6:	60c6      	str	r6, [r0, #12]
 800eae8:	692b      	ldr	r3, [r5, #16]
 800eaea:	6926      	ldr	r6, [r4, #16]
 800eaec:	f104 0214 	add.w	r2, r4, #20
 800eaf0:	f105 0914 	add.w	r9, r5, #20
 800eaf4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800eaf8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800eafc:	f100 0114 	add.w	r1, r0, #20
 800eb00:	f852 ab04 	ldr.w	sl, [r2], #4
 800eb04:	f859 5b04 	ldr.w	r5, [r9], #4
 800eb08:	fa1f f38a 	uxth.w	r3, sl
 800eb0c:	4473      	add	r3, lr
 800eb0e:	b2ac      	uxth	r4, r5
 800eb10:	1b1b      	subs	r3, r3, r4
 800eb12:	0c2c      	lsrs	r4, r5, #16
 800eb14:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800eb18:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800eb1c:	b29b      	uxth	r3, r3
 800eb1e:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800eb22:	45c8      	cmp	r8, r9
 800eb24:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800eb28:	4694      	mov	ip, r2
 800eb2a:	f841 4b04 	str.w	r4, [r1], #4
 800eb2e:	d8e7      	bhi.n	800eb00 <__mdiff+0x5c>
 800eb30:	45bc      	cmp	ip, r7
 800eb32:	d304      	bcc.n	800eb3e <__mdiff+0x9a>
 800eb34:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800eb38:	b183      	cbz	r3, 800eb5c <__mdiff+0xb8>
 800eb3a:	6106      	str	r6, [r0, #16]
 800eb3c:	e7c4      	b.n	800eac8 <__mdiff+0x24>
 800eb3e:	f85c 4b04 	ldr.w	r4, [ip], #4
 800eb42:	b2a2      	uxth	r2, r4
 800eb44:	4472      	add	r2, lr
 800eb46:	1413      	asrs	r3, r2, #16
 800eb48:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800eb4c:	b292      	uxth	r2, r2
 800eb4e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800eb52:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800eb56:	f841 2b04 	str.w	r2, [r1], #4
 800eb5a:	e7e9      	b.n	800eb30 <__mdiff+0x8c>
 800eb5c:	3e01      	subs	r6, #1
 800eb5e:	e7e9      	b.n	800eb34 <__mdiff+0x90>

0800eb60 <__d2b>:
 800eb60:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800eb64:	461c      	mov	r4, r3
 800eb66:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 800eb6a:	2101      	movs	r1, #1
 800eb6c:	4690      	mov	r8, r2
 800eb6e:	f7ff fd6a 	bl	800e646 <_Balloc>
 800eb72:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800eb76:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800eb7a:	4607      	mov	r7, r0
 800eb7c:	bb34      	cbnz	r4, 800ebcc <__d2b+0x6c>
 800eb7e:	9201      	str	r2, [sp, #4]
 800eb80:	f1b8 0200 	subs.w	r2, r8, #0
 800eb84:	d027      	beq.n	800ebd6 <__d2b+0x76>
 800eb86:	a802      	add	r0, sp, #8
 800eb88:	f840 2d08 	str.w	r2, [r0, #-8]!
 800eb8c:	f7ff fe00 	bl	800e790 <__lo0bits>
 800eb90:	9900      	ldr	r1, [sp, #0]
 800eb92:	b1f0      	cbz	r0, 800ebd2 <__d2b+0x72>
 800eb94:	9a01      	ldr	r2, [sp, #4]
 800eb96:	f1c0 0320 	rsb	r3, r0, #32
 800eb9a:	fa02 f303 	lsl.w	r3, r2, r3
 800eb9e:	430b      	orrs	r3, r1
 800eba0:	40c2      	lsrs	r2, r0
 800eba2:	617b      	str	r3, [r7, #20]
 800eba4:	9201      	str	r2, [sp, #4]
 800eba6:	9b01      	ldr	r3, [sp, #4]
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	bf14      	ite	ne
 800ebac:	2102      	movne	r1, #2
 800ebae:	2101      	moveq	r1, #1
 800ebb0:	61bb      	str	r3, [r7, #24]
 800ebb2:	6139      	str	r1, [r7, #16]
 800ebb4:	b1c4      	cbz	r4, 800ebe8 <__d2b+0x88>
 800ebb6:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800ebba:	4404      	add	r4, r0
 800ebbc:	6034      	str	r4, [r6, #0]
 800ebbe:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ebc2:	6028      	str	r0, [r5, #0]
 800ebc4:	4638      	mov	r0, r7
 800ebc6:	b002      	add	sp, #8
 800ebc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ebcc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800ebd0:	e7d5      	b.n	800eb7e <__d2b+0x1e>
 800ebd2:	6179      	str	r1, [r7, #20]
 800ebd4:	e7e7      	b.n	800eba6 <__d2b+0x46>
 800ebd6:	a801      	add	r0, sp, #4
 800ebd8:	f7ff fdda 	bl	800e790 <__lo0bits>
 800ebdc:	2101      	movs	r1, #1
 800ebde:	9b01      	ldr	r3, [sp, #4]
 800ebe0:	6139      	str	r1, [r7, #16]
 800ebe2:	617b      	str	r3, [r7, #20]
 800ebe4:	3020      	adds	r0, #32
 800ebe6:	e7e5      	b.n	800ebb4 <__d2b+0x54>
 800ebe8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ebec:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800ebf0:	6030      	str	r0, [r6, #0]
 800ebf2:	6918      	ldr	r0, [r3, #16]
 800ebf4:	f7ff fdad 	bl	800e752 <__hi0bits>
 800ebf8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800ebfc:	e7e1      	b.n	800ebc2 <__d2b+0x62>

0800ebfe <_calloc_r>:
 800ebfe:	b538      	push	{r3, r4, r5, lr}
 800ec00:	fb02 f401 	mul.w	r4, r2, r1
 800ec04:	4621      	mov	r1, r4
 800ec06:	f000 f855 	bl	800ecb4 <_malloc_r>
 800ec0a:	4605      	mov	r5, r0
 800ec0c:	b118      	cbz	r0, 800ec16 <_calloc_r+0x18>
 800ec0e:	4622      	mov	r2, r4
 800ec10:	2100      	movs	r1, #0
 800ec12:	f7fe fa2d 	bl	800d070 <memset>
 800ec16:	4628      	mov	r0, r5
 800ec18:	bd38      	pop	{r3, r4, r5, pc}
	...

0800ec1c <_free_r>:
 800ec1c:	b538      	push	{r3, r4, r5, lr}
 800ec1e:	4605      	mov	r5, r0
 800ec20:	2900      	cmp	r1, #0
 800ec22:	d043      	beq.n	800ecac <_free_r+0x90>
 800ec24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ec28:	1f0c      	subs	r4, r1, #4
 800ec2a:	2b00      	cmp	r3, #0
 800ec2c:	bfb8      	it	lt
 800ec2e:	18e4      	addlt	r4, r4, r3
 800ec30:	f000 fa27 	bl	800f082 <__malloc_lock>
 800ec34:	4a1e      	ldr	r2, [pc, #120]	; (800ecb0 <_free_r+0x94>)
 800ec36:	6813      	ldr	r3, [r2, #0]
 800ec38:	4610      	mov	r0, r2
 800ec3a:	b933      	cbnz	r3, 800ec4a <_free_r+0x2e>
 800ec3c:	6063      	str	r3, [r4, #4]
 800ec3e:	6014      	str	r4, [r2, #0]
 800ec40:	4628      	mov	r0, r5
 800ec42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ec46:	f000 ba1d 	b.w	800f084 <__malloc_unlock>
 800ec4a:	42a3      	cmp	r3, r4
 800ec4c:	d90b      	bls.n	800ec66 <_free_r+0x4a>
 800ec4e:	6821      	ldr	r1, [r4, #0]
 800ec50:	1862      	adds	r2, r4, r1
 800ec52:	4293      	cmp	r3, r2
 800ec54:	bf01      	itttt	eq
 800ec56:	681a      	ldreq	r2, [r3, #0]
 800ec58:	685b      	ldreq	r3, [r3, #4]
 800ec5a:	1852      	addeq	r2, r2, r1
 800ec5c:	6022      	streq	r2, [r4, #0]
 800ec5e:	6063      	str	r3, [r4, #4]
 800ec60:	6004      	str	r4, [r0, #0]
 800ec62:	e7ed      	b.n	800ec40 <_free_r+0x24>
 800ec64:	4613      	mov	r3, r2
 800ec66:	685a      	ldr	r2, [r3, #4]
 800ec68:	b10a      	cbz	r2, 800ec6e <_free_r+0x52>
 800ec6a:	42a2      	cmp	r2, r4
 800ec6c:	d9fa      	bls.n	800ec64 <_free_r+0x48>
 800ec6e:	6819      	ldr	r1, [r3, #0]
 800ec70:	1858      	adds	r0, r3, r1
 800ec72:	42a0      	cmp	r0, r4
 800ec74:	d10b      	bne.n	800ec8e <_free_r+0x72>
 800ec76:	6820      	ldr	r0, [r4, #0]
 800ec78:	4401      	add	r1, r0
 800ec7a:	1858      	adds	r0, r3, r1
 800ec7c:	4282      	cmp	r2, r0
 800ec7e:	6019      	str	r1, [r3, #0]
 800ec80:	d1de      	bne.n	800ec40 <_free_r+0x24>
 800ec82:	6810      	ldr	r0, [r2, #0]
 800ec84:	6852      	ldr	r2, [r2, #4]
 800ec86:	4401      	add	r1, r0
 800ec88:	6019      	str	r1, [r3, #0]
 800ec8a:	605a      	str	r2, [r3, #4]
 800ec8c:	e7d8      	b.n	800ec40 <_free_r+0x24>
 800ec8e:	d902      	bls.n	800ec96 <_free_r+0x7a>
 800ec90:	230c      	movs	r3, #12
 800ec92:	602b      	str	r3, [r5, #0]
 800ec94:	e7d4      	b.n	800ec40 <_free_r+0x24>
 800ec96:	6820      	ldr	r0, [r4, #0]
 800ec98:	1821      	adds	r1, r4, r0
 800ec9a:	428a      	cmp	r2, r1
 800ec9c:	bf01      	itttt	eq
 800ec9e:	6811      	ldreq	r1, [r2, #0]
 800eca0:	6852      	ldreq	r2, [r2, #4]
 800eca2:	1809      	addeq	r1, r1, r0
 800eca4:	6021      	streq	r1, [r4, #0]
 800eca6:	6062      	str	r2, [r4, #4]
 800eca8:	605c      	str	r4, [r3, #4]
 800ecaa:	e7c9      	b.n	800ec40 <_free_r+0x24>
 800ecac:	bd38      	pop	{r3, r4, r5, pc}
 800ecae:	bf00      	nop
 800ecb0:	2000066c 	.word	0x2000066c

0800ecb4 <_malloc_r>:
 800ecb4:	b570      	push	{r4, r5, r6, lr}
 800ecb6:	1ccd      	adds	r5, r1, #3
 800ecb8:	f025 0503 	bic.w	r5, r5, #3
 800ecbc:	3508      	adds	r5, #8
 800ecbe:	2d0c      	cmp	r5, #12
 800ecc0:	bf38      	it	cc
 800ecc2:	250c      	movcc	r5, #12
 800ecc4:	2d00      	cmp	r5, #0
 800ecc6:	4606      	mov	r6, r0
 800ecc8:	db01      	blt.n	800ecce <_malloc_r+0x1a>
 800ecca:	42a9      	cmp	r1, r5
 800eccc:	d903      	bls.n	800ecd6 <_malloc_r+0x22>
 800ecce:	230c      	movs	r3, #12
 800ecd0:	6033      	str	r3, [r6, #0]
 800ecd2:	2000      	movs	r0, #0
 800ecd4:	bd70      	pop	{r4, r5, r6, pc}
 800ecd6:	f000 f9d4 	bl	800f082 <__malloc_lock>
 800ecda:	4a21      	ldr	r2, [pc, #132]	; (800ed60 <_malloc_r+0xac>)
 800ecdc:	6814      	ldr	r4, [r2, #0]
 800ecde:	4621      	mov	r1, r4
 800ece0:	b991      	cbnz	r1, 800ed08 <_malloc_r+0x54>
 800ece2:	4c20      	ldr	r4, [pc, #128]	; (800ed64 <_malloc_r+0xb0>)
 800ece4:	6823      	ldr	r3, [r4, #0]
 800ece6:	b91b      	cbnz	r3, 800ecf0 <_malloc_r+0x3c>
 800ece8:	4630      	mov	r0, r6
 800ecea:	f000 f98f 	bl	800f00c <_sbrk_r>
 800ecee:	6020      	str	r0, [r4, #0]
 800ecf0:	4629      	mov	r1, r5
 800ecf2:	4630      	mov	r0, r6
 800ecf4:	f000 f98a 	bl	800f00c <_sbrk_r>
 800ecf8:	1c43      	adds	r3, r0, #1
 800ecfa:	d124      	bne.n	800ed46 <_malloc_r+0x92>
 800ecfc:	230c      	movs	r3, #12
 800ecfe:	4630      	mov	r0, r6
 800ed00:	6033      	str	r3, [r6, #0]
 800ed02:	f000 f9bf 	bl	800f084 <__malloc_unlock>
 800ed06:	e7e4      	b.n	800ecd2 <_malloc_r+0x1e>
 800ed08:	680b      	ldr	r3, [r1, #0]
 800ed0a:	1b5b      	subs	r3, r3, r5
 800ed0c:	d418      	bmi.n	800ed40 <_malloc_r+0x8c>
 800ed0e:	2b0b      	cmp	r3, #11
 800ed10:	d90f      	bls.n	800ed32 <_malloc_r+0x7e>
 800ed12:	600b      	str	r3, [r1, #0]
 800ed14:	18cc      	adds	r4, r1, r3
 800ed16:	50cd      	str	r5, [r1, r3]
 800ed18:	4630      	mov	r0, r6
 800ed1a:	f000 f9b3 	bl	800f084 <__malloc_unlock>
 800ed1e:	f104 000b 	add.w	r0, r4, #11
 800ed22:	1d23      	adds	r3, r4, #4
 800ed24:	f020 0007 	bic.w	r0, r0, #7
 800ed28:	1ac3      	subs	r3, r0, r3
 800ed2a:	d0d3      	beq.n	800ecd4 <_malloc_r+0x20>
 800ed2c:	425a      	negs	r2, r3
 800ed2e:	50e2      	str	r2, [r4, r3]
 800ed30:	e7d0      	b.n	800ecd4 <_malloc_r+0x20>
 800ed32:	684b      	ldr	r3, [r1, #4]
 800ed34:	428c      	cmp	r4, r1
 800ed36:	bf16      	itet	ne
 800ed38:	6063      	strne	r3, [r4, #4]
 800ed3a:	6013      	streq	r3, [r2, #0]
 800ed3c:	460c      	movne	r4, r1
 800ed3e:	e7eb      	b.n	800ed18 <_malloc_r+0x64>
 800ed40:	460c      	mov	r4, r1
 800ed42:	6849      	ldr	r1, [r1, #4]
 800ed44:	e7cc      	b.n	800ece0 <_malloc_r+0x2c>
 800ed46:	1cc4      	adds	r4, r0, #3
 800ed48:	f024 0403 	bic.w	r4, r4, #3
 800ed4c:	42a0      	cmp	r0, r4
 800ed4e:	d005      	beq.n	800ed5c <_malloc_r+0xa8>
 800ed50:	1a21      	subs	r1, r4, r0
 800ed52:	4630      	mov	r0, r6
 800ed54:	f000 f95a 	bl	800f00c <_sbrk_r>
 800ed58:	3001      	adds	r0, #1
 800ed5a:	d0cf      	beq.n	800ecfc <_malloc_r+0x48>
 800ed5c:	6025      	str	r5, [r4, #0]
 800ed5e:	e7db      	b.n	800ed18 <_malloc_r+0x64>
 800ed60:	2000066c 	.word	0x2000066c
 800ed64:	20000670 	.word	0x20000670

0800ed68 <__ssputs_r>:
 800ed68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed6c:	688e      	ldr	r6, [r1, #8]
 800ed6e:	4682      	mov	sl, r0
 800ed70:	429e      	cmp	r6, r3
 800ed72:	460c      	mov	r4, r1
 800ed74:	4690      	mov	r8, r2
 800ed76:	4699      	mov	r9, r3
 800ed78:	d837      	bhi.n	800edea <__ssputs_r+0x82>
 800ed7a:	898a      	ldrh	r2, [r1, #12]
 800ed7c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ed80:	d031      	beq.n	800ede6 <__ssputs_r+0x7e>
 800ed82:	2302      	movs	r3, #2
 800ed84:	6825      	ldr	r5, [r4, #0]
 800ed86:	6909      	ldr	r1, [r1, #16]
 800ed88:	1a6f      	subs	r7, r5, r1
 800ed8a:	6965      	ldr	r5, [r4, #20]
 800ed8c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ed90:	fb95 f5f3 	sdiv	r5, r5, r3
 800ed94:	f109 0301 	add.w	r3, r9, #1
 800ed98:	443b      	add	r3, r7
 800ed9a:	429d      	cmp	r5, r3
 800ed9c:	bf38      	it	cc
 800ed9e:	461d      	movcc	r5, r3
 800eda0:	0553      	lsls	r3, r2, #21
 800eda2:	d530      	bpl.n	800ee06 <__ssputs_r+0x9e>
 800eda4:	4629      	mov	r1, r5
 800eda6:	f7ff ff85 	bl	800ecb4 <_malloc_r>
 800edaa:	4606      	mov	r6, r0
 800edac:	b950      	cbnz	r0, 800edc4 <__ssputs_r+0x5c>
 800edae:	230c      	movs	r3, #12
 800edb0:	f04f 30ff 	mov.w	r0, #4294967295
 800edb4:	f8ca 3000 	str.w	r3, [sl]
 800edb8:	89a3      	ldrh	r3, [r4, #12]
 800edba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800edbe:	81a3      	strh	r3, [r4, #12]
 800edc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800edc4:	463a      	mov	r2, r7
 800edc6:	6921      	ldr	r1, [r4, #16]
 800edc8:	f7ff fc32 	bl	800e630 <memcpy>
 800edcc:	89a3      	ldrh	r3, [r4, #12]
 800edce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800edd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800edd6:	81a3      	strh	r3, [r4, #12]
 800edd8:	6126      	str	r6, [r4, #16]
 800edda:	443e      	add	r6, r7
 800eddc:	6026      	str	r6, [r4, #0]
 800edde:	464e      	mov	r6, r9
 800ede0:	6165      	str	r5, [r4, #20]
 800ede2:	1bed      	subs	r5, r5, r7
 800ede4:	60a5      	str	r5, [r4, #8]
 800ede6:	454e      	cmp	r6, r9
 800ede8:	d900      	bls.n	800edec <__ssputs_r+0x84>
 800edea:	464e      	mov	r6, r9
 800edec:	4632      	mov	r2, r6
 800edee:	4641      	mov	r1, r8
 800edf0:	6820      	ldr	r0, [r4, #0]
 800edf2:	f000 f92d 	bl	800f050 <memmove>
 800edf6:	68a3      	ldr	r3, [r4, #8]
 800edf8:	2000      	movs	r0, #0
 800edfa:	1b9b      	subs	r3, r3, r6
 800edfc:	60a3      	str	r3, [r4, #8]
 800edfe:	6823      	ldr	r3, [r4, #0]
 800ee00:	441e      	add	r6, r3
 800ee02:	6026      	str	r6, [r4, #0]
 800ee04:	e7dc      	b.n	800edc0 <__ssputs_r+0x58>
 800ee06:	462a      	mov	r2, r5
 800ee08:	f000 f93d 	bl	800f086 <_realloc_r>
 800ee0c:	4606      	mov	r6, r0
 800ee0e:	2800      	cmp	r0, #0
 800ee10:	d1e2      	bne.n	800edd8 <__ssputs_r+0x70>
 800ee12:	6921      	ldr	r1, [r4, #16]
 800ee14:	4650      	mov	r0, sl
 800ee16:	f7ff ff01 	bl	800ec1c <_free_r>
 800ee1a:	e7c8      	b.n	800edae <__ssputs_r+0x46>

0800ee1c <_svfiprintf_r>:
 800ee1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee20:	461d      	mov	r5, r3
 800ee22:	898b      	ldrh	r3, [r1, #12]
 800ee24:	b09d      	sub	sp, #116	; 0x74
 800ee26:	061f      	lsls	r7, r3, #24
 800ee28:	4680      	mov	r8, r0
 800ee2a:	460c      	mov	r4, r1
 800ee2c:	4616      	mov	r6, r2
 800ee2e:	d50f      	bpl.n	800ee50 <_svfiprintf_r+0x34>
 800ee30:	690b      	ldr	r3, [r1, #16]
 800ee32:	b96b      	cbnz	r3, 800ee50 <_svfiprintf_r+0x34>
 800ee34:	2140      	movs	r1, #64	; 0x40
 800ee36:	f7ff ff3d 	bl	800ecb4 <_malloc_r>
 800ee3a:	6020      	str	r0, [r4, #0]
 800ee3c:	6120      	str	r0, [r4, #16]
 800ee3e:	b928      	cbnz	r0, 800ee4c <_svfiprintf_r+0x30>
 800ee40:	230c      	movs	r3, #12
 800ee42:	f8c8 3000 	str.w	r3, [r8]
 800ee46:	f04f 30ff 	mov.w	r0, #4294967295
 800ee4a:	e0c8      	b.n	800efde <_svfiprintf_r+0x1c2>
 800ee4c:	2340      	movs	r3, #64	; 0x40
 800ee4e:	6163      	str	r3, [r4, #20]
 800ee50:	2300      	movs	r3, #0
 800ee52:	9309      	str	r3, [sp, #36]	; 0x24
 800ee54:	2320      	movs	r3, #32
 800ee56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ee5a:	2330      	movs	r3, #48	; 0x30
 800ee5c:	f04f 0b01 	mov.w	fp, #1
 800ee60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ee64:	9503      	str	r5, [sp, #12]
 800ee66:	4637      	mov	r7, r6
 800ee68:	463d      	mov	r5, r7
 800ee6a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ee6e:	b10b      	cbz	r3, 800ee74 <_svfiprintf_r+0x58>
 800ee70:	2b25      	cmp	r3, #37	; 0x25
 800ee72:	d13e      	bne.n	800eef2 <_svfiprintf_r+0xd6>
 800ee74:	ebb7 0a06 	subs.w	sl, r7, r6
 800ee78:	d00b      	beq.n	800ee92 <_svfiprintf_r+0x76>
 800ee7a:	4653      	mov	r3, sl
 800ee7c:	4632      	mov	r2, r6
 800ee7e:	4621      	mov	r1, r4
 800ee80:	4640      	mov	r0, r8
 800ee82:	f7ff ff71 	bl	800ed68 <__ssputs_r>
 800ee86:	3001      	adds	r0, #1
 800ee88:	f000 80a4 	beq.w	800efd4 <_svfiprintf_r+0x1b8>
 800ee8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee8e:	4453      	add	r3, sl
 800ee90:	9309      	str	r3, [sp, #36]	; 0x24
 800ee92:	783b      	ldrb	r3, [r7, #0]
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	f000 809d 	beq.w	800efd4 <_svfiprintf_r+0x1b8>
 800ee9a:	2300      	movs	r3, #0
 800ee9c:	f04f 32ff 	mov.w	r2, #4294967295
 800eea0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eea4:	9304      	str	r3, [sp, #16]
 800eea6:	9307      	str	r3, [sp, #28]
 800eea8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800eeac:	931a      	str	r3, [sp, #104]	; 0x68
 800eeae:	462f      	mov	r7, r5
 800eeb0:	2205      	movs	r2, #5
 800eeb2:	f817 1b01 	ldrb.w	r1, [r7], #1
 800eeb6:	4850      	ldr	r0, [pc, #320]	; (800eff8 <_svfiprintf_r+0x1dc>)
 800eeb8:	f7ff fbac 	bl	800e614 <memchr>
 800eebc:	9b04      	ldr	r3, [sp, #16]
 800eebe:	b9d0      	cbnz	r0, 800eef6 <_svfiprintf_r+0xda>
 800eec0:	06d9      	lsls	r1, r3, #27
 800eec2:	bf44      	itt	mi
 800eec4:	2220      	movmi	r2, #32
 800eec6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800eeca:	071a      	lsls	r2, r3, #28
 800eecc:	bf44      	itt	mi
 800eece:	222b      	movmi	r2, #43	; 0x2b
 800eed0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800eed4:	782a      	ldrb	r2, [r5, #0]
 800eed6:	2a2a      	cmp	r2, #42	; 0x2a
 800eed8:	d015      	beq.n	800ef06 <_svfiprintf_r+0xea>
 800eeda:	462f      	mov	r7, r5
 800eedc:	2000      	movs	r0, #0
 800eede:	250a      	movs	r5, #10
 800eee0:	9a07      	ldr	r2, [sp, #28]
 800eee2:	4639      	mov	r1, r7
 800eee4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eee8:	3b30      	subs	r3, #48	; 0x30
 800eeea:	2b09      	cmp	r3, #9
 800eeec:	d94d      	bls.n	800ef8a <_svfiprintf_r+0x16e>
 800eeee:	b1b8      	cbz	r0, 800ef20 <_svfiprintf_r+0x104>
 800eef0:	e00f      	b.n	800ef12 <_svfiprintf_r+0xf6>
 800eef2:	462f      	mov	r7, r5
 800eef4:	e7b8      	b.n	800ee68 <_svfiprintf_r+0x4c>
 800eef6:	4a40      	ldr	r2, [pc, #256]	; (800eff8 <_svfiprintf_r+0x1dc>)
 800eef8:	463d      	mov	r5, r7
 800eefa:	1a80      	subs	r0, r0, r2
 800eefc:	fa0b f000 	lsl.w	r0, fp, r0
 800ef00:	4318      	orrs	r0, r3
 800ef02:	9004      	str	r0, [sp, #16]
 800ef04:	e7d3      	b.n	800eeae <_svfiprintf_r+0x92>
 800ef06:	9a03      	ldr	r2, [sp, #12]
 800ef08:	1d11      	adds	r1, r2, #4
 800ef0a:	6812      	ldr	r2, [r2, #0]
 800ef0c:	9103      	str	r1, [sp, #12]
 800ef0e:	2a00      	cmp	r2, #0
 800ef10:	db01      	blt.n	800ef16 <_svfiprintf_r+0xfa>
 800ef12:	9207      	str	r2, [sp, #28]
 800ef14:	e004      	b.n	800ef20 <_svfiprintf_r+0x104>
 800ef16:	4252      	negs	r2, r2
 800ef18:	f043 0302 	orr.w	r3, r3, #2
 800ef1c:	9207      	str	r2, [sp, #28]
 800ef1e:	9304      	str	r3, [sp, #16]
 800ef20:	783b      	ldrb	r3, [r7, #0]
 800ef22:	2b2e      	cmp	r3, #46	; 0x2e
 800ef24:	d10c      	bne.n	800ef40 <_svfiprintf_r+0x124>
 800ef26:	787b      	ldrb	r3, [r7, #1]
 800ef28:	2b2a      	cmp	r3, #42	; 0x2a
 800ef2a:	d133      	bne.n	800ef94 <_svfiprintf_r+0x178>
 800ef2c:	9b03      	ldr	r3, [sp, #12]
 800ef2e:	3702      	adds	r7, #2
 800ef30:	1d1a      	adds	r2, r3, #4
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	9203      	str	r2, [sp, #12]
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	bfb8      	it	lt
 800ef3a:	f04f 33ff 	movlt.w	r3, #4294967295
 800ef3e:	9305      	str	r3, [sp, #20]
 800ef40:	4d2e      	ldr	r5, [pc, #184]	; (800effc <_svfiprintf_r+0x1e0>)
 800ef42:	2203      	movs	r2, #3
 800ef44:	7839      	ldrb	r1, [r7, #0]
 800ef46:	4628      	mov	r0, r5
 800ef48:	f7ff fb64 	bl	800e614 <memchr>
 800ef4c:	b138      	cbz	r0, 800ef5e <_svfiprintf_r+0x142>
 800ef4e:	2340      	movs	r3, #64	; 0x40
 800ef50:	1b40      	subs	r0, r0, r5
 800ef52:	fa03 f000 	lsl.w	r0, r3, r0
 800ef56:	9b04      	ldr	r3, [sp, #16]
 800ef58:	3701      	adds	r7, #1
 800ef5a:	4303      	orrs	r3, r0
 800ef5c:	9304      	str	r3, [sp, #16]
 800ef5e:	7839      	ldrb	r1, [r7, #0]
 800ef60:	2206      	movs	r2, #6
 800ef62:	4827      	ldr	r0, [pc, #156]	; (800f000 <_svfiprintf_r+0x1e4>)
 800ef64:	1c7e      	adds	r6, r7, #1
 800ef66:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ef6a:	f7ff fb53 	bl	800e614 <memchr>
 800ef6e:	2800      	cmp	r0, #0
 800ef70:	d038      	beq.n	800efe4 <_svfiprintf_r+0x1c8>
 800ef72:	4b24      	ldr	r3, [pc, #144]	; (800f004 <_svfiprintf_r+0x1e8>)
 800ef74:	bb13      	cbnz	r3, 800efbc <_svfiprintf_r+0x1a0>
 800ef76:	9b03      	ldr	r3, [sp, #12]
 800ef78:	3307      	adds	r3, #7
 800ef7a:	f023 0307 	bic.w	r3, r3, #7
 800ef7e:	3308      	adds	r3, #8
 800ef80:	9303      	str	r3, [sp, #12]
 800ef82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ef84:	444b      	add	r3, r9
 800ef86:	9309      	str	r3, [sp, #36]	; 0x24
 800ef88:	e76d      	b.n	800ee66 <_svfiprintf_r+0x4a>
 800ef8a:	fb05 3202 	mla	r2, r5, r2, r3
 800ef8e:	2001      	movs	r0, #1
 800ef90:	460f      	mov	r7, r1
 800ef92:	e7a6      	b.n	800eee2 <_svfiprintf_r+0xc6>
 800ef94:	2300      	movs	r3, #0
 800ef96:	250a      	movs	r5, #10
 800ef98:	4619      	mov	r1, r3
 800ef9a:	3701      	adds	r7, #1
 800ef9c:	9305      	str	r3, [sp, #20]
 800ef9e:	4638      	mov	r0, r7
 800efa0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800efa4:	3a30      	subs	r2, #48	; 0x30
 800efa6:	2a09      	cmp	r2, #9
 800efa8:	d903      	bls.n	800efb2 <_svfiprintf_r+0x196>
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d0c8      	beq.n	800ef40 <_svfiprintf_r+0x124>
 800efae:	9105      	str	r1, [sp, #20]
 800efb0:	e7c6      	b.n	800ef40 <_svfiprintf_r+0x124>
 800efb2:	fb05 2101 	mla	r1, r5, r1, r2
 800efb6:	2301      	movs	r3, #1
 800efb8:	4607      	mov	r7, r0
 800efba:	e7f0      	b.n	800ef9e <_svfiprintf_r+0x182>
 800efbc:	ab03      	add	r3, sp, #12
 800efbe:	9300      	str	r3, [sp, #0]
 800efc0:	4622      	mov	r2, r4
 800efc2:	4b11      	ldr	r3, [pc, #68]	; (800f008 <_svfiprintf_r+0x1ec>)
 800efc4:	a904      	add	r1, sp, #16
 800efc6:	4640      	mov	r0, r8
 800efc8:	f7fe f8ec 	bl	800d1a4 <_printf_float>
 800efcc:	f1b0 3fff 	cmp.w	r0, #4294967295
 800efd0:	4681      	mov	r9, r0
 800efd2:	d1d6      	bne.n	800ef82 <_svfiprintf_r+0x166>
 800efd4:	89a3      	ldrh	r3, [r4, #12]
 800efd6:	065b      	lsls	r3, r3, #25
 800efd8:	f53f af35 	bmi.w	800ee46 <_svfiprintf_r+0x2a>
 800efdc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800efde:	b01d      	add	sp, #116	; 0x74
 800efe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efe4:	ab03      	add	r3, sp, #12
 800efe6:	9300      	str	r3, [sp, #0]
 800efe8:	4622      	mov	r2, r4
 800efea:	4b07      	ldr	r3, [pc, #28]	; (800f008 <_svfiprintf_r+0x1ec>)
 800efec:	a904      	add	r1, sp, #16
 800efee:	4640      	mov	r0, r8
 800eff0:	f7fe fb84 	bl	800d6fc <_printf_i>
 800eff4:	e7ea      	b.n	800efcc <_svfiprintf_r+0x1b0>
 800eff6:	bf00      	nop
 800eff8:	0800ff0c 	.word	0x0800ff0c
 800effc:	0800ff12 	.word	0x0800ff12
 800f000:	0800ff16 	.word	0x0800ff16
 800f004:	0800d1a5 	.word	0x0800d1a5
 800f008:	0800ed69 	.word	0x0800ed69

0800f00c <_sbrk_r>:
 800f00c:	b538      	push	{r3, r4, r5, lr}
 800f00e:	2300      	movs	r3, #0
 800f010:	4c05      	ldr	r4, [pc, #20]	; (800f028 <_sbrk_r+0x1c>)
 800f012:	4605      	mov	r5, r0
 800f014:	4608      	mov	r0, r1
 800f016:	6023      	str	r3, [r4, #0]
 800f018:	f7f8 fbf2 	bl	8007800 <_sbrk>
 800f01c:	1c43      	adds	r3, r0, #1
 800f01e:	d102      	bne.n	800f026 <_sbrk_r+0x1a>
 800f020:	6823      	ldr	r3, [r4, #0]
 800f022:	b103      	cbz	r3, 800f026 <_sbrk_r+0x1a>
 800f024:	602b      	str	r3, [r5, #0]
 800f026:	bd38      	pop	{r3, r4, r5, pc}
 800f028:	20000f78 	.word	0x20000f78

0800f02c <__ascii_mbtowc>:
 800f02c:	b082      	sub	sp, #8
 800f02e:	b901      	cbnz	r1, 800f032 <__ascii_mbtowc+0x6>
 800f030:	a901      	add	r1, sp, #4
 800f032:	b142      	cbz	r2, 800f046 <__ascii_mbtowc+0x1a>
 800f034:	b14b      	cbz	r3, 800f04a <__ascii_mbtowc+0x1e>
 800f036:	7813      	ldrb	r3, [r2, #0]
 800f038:	600b      	str	r3, [r1, #0]
 800f03a:	7812      	ldrb	r2, [r2, #0]
 800f03c:	1c10      	adds	r0, r2, #0
 800f03e:	bf18      	it	ne
 800f040:	2001      	movne	r0, #1
 800f042:	b002      	add	sp, #8
 800f044:	4770      	bx	lr
 800f046:	4610      	mov	r0, r2
 800f048:	e7fb      	b.n	800f042 <__ascii_mbtowc+0x16>
 800f04a:	f06f 0001 	mvn.w	r0, #1
 800f04e:	e7f8      	b.n	800f042 <__ascii_mbtowc+0x16>

0800f050 <memmove>:
 800f050:	4288      	cmp	r0, r1
 800f052:	b510      	push	{r4, lr}
 800f054:	eb01 0302 	add.w	r3, r1, r2
 800f058:	d807      	bhi.n	800f06a <memmove+0x1a>
 800f05a:	1e42      	subs	r2, r0, #1
 800f05c:	4299      	cmp	r1, r3
 800f05e:	d00a      	beq.n	800f076 <memmove+0x26>
 800f060:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f064:	f802 4f01 	strb.w	r4, [r2, #1]!
 800f068:	e7f8      	b.n	800f05c <memmove+0xc>
 800f06a:	4283      	cmp	r3, r0
 800f06c:	d9f5      	bls.n	800f05a <memmove+0xa>
 800f06e:	1881      	adds	r1, r0, r2
 800f070:	1ad2      	subs	r2, r2, r3
 800f072:	42d3      	cmn	r3, r2
 800f074:	d100      	bne.n	800f078 <memmove+0x28>
 800f076:	bd10      	pop	{r4, pc}
 800f078:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f07c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800f080:	e7f7      	b.n	800f072 <memmove+0x22>

0800f082 <__malloc_lock>:
 800f082:	4770      	bx	lr

0800f084 <__malloc_unlock>:
 800f084:	4770      	bx	lr

0800f086 <_realloc_r>:
 800f086:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f088:	4607      	mov	r7, r0
 800f08a:	4614      	mov	r4, r2
 800f08c:	460e      	mov	r6, r1
 800f08e:	b921      	cbnz	r1, 800f09a <_realloc_r+0x14>
 800f090:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f094:	4611      	mov	r1, r2
 800f096:	f7ff be0d 	b.w	800ecb4 <_malloc_r>
 800f09a:	b922      	cbnz	r2, 800f0a6 <_realloc_r+0x20>
 800f09c:	f7ff fdbe 	bl	800ec1c <_free_r>
 800f0a0:	4625      	mov	r5, r4
 800f0a2:	4628      	mov	r0, r5
 800f0a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f0a6:	f000 f821 	bl	800f0ec <_malloc_usable_size_r>
 800f0aa:	42a0      	cmp	r0, r4
 800f0ac:	d20f      	bcs.n	800f0ce <_realloc_r+0x48>
 800f0ae:	4621      	mov	r1, r4
 800f0b0:	4638      	mov	r0, r7
 800f0b2:	f7ff fdff 	bl	800ecb4 <_malloc_r>
 800f0b6:	4605      	mov	r5, r0
 800f0b8:	2800      	cmp	r0, #0
 800f0ba:	d0f2      	beq.n	800f0a2 <_realloc_r+0x1c>
 800f0bc:	4631      	mov	r1, r6
 800f0be:	4622      	mov	r2, r4
 800f0c0:	f7ff fab6 	bl	800e630 <memcpy>
 800f0c4:	4631      	mov	r1, r6
 800f0c6:	4638      	mov	r0, r7
 800f0c8:	f7ff fda8 	bl	800ec1c <_free_r>
 800f0cc:	e7e9      	b.n	800f0a2 <_realloc_r+0x1c>
 800f0ce:	4635      	mov	r5, r6
 800f0d0:	e7e7      	b.n	800f0a2 <_realloc_r+0x1c>

0800f0d2 <__ascii_wctomb>:
 800f0d2:	b149      	cbz	r1, 800f0e8 <__ascii_wctomb+0x16>
 800f0d4:	2aff      	cmp	r2, #255	; 0xff
 800f0d6:	bf8b      	itete	hi
 800f0d8:	238a      	movhi	r3, #138	; 0x8a
 800f0da:	700a      	strbls	r2, [r1, #0]
 800f0dc:	6003      	strhi	r3, [r0, #0]
 800f0de:	2001      	movls	r0, #1
 800f0e0:	bf88      	it	hi
 800f0e2:	f04f 30ff 	movhi.w	r0, #4294967295
 800f0e6:	4770      	bx	lr
 800f0e8:	4608      	mov	r0, r1
 800f0ea:	4770      	bx	lr

0800f0ec <_malloc_usable_size_r>:
 800f0ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f0f0:	1f18      	subs	r0, r3, #4
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	bfbc      	itt	lt
 800f0f6:	580b      	ldrlt	r3, [r1, r0]
 800f0f8:	18c0      	addlt	r0, r0, r3
 800f0fa:	4770      	bx	lr

0800f0fc <log>:
 800f0fc:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 800f100:	b08a      	sub	sp, #40	; 0x28
 800f102:	4604      	mov	r4, r0
 800f104:	460d      	mov	r5, r1
 800f106:	f000 f873 	bl	800f1f0 <__ieee754_log>
 800f10a:	4b34      	ldr	r3, [pc, #208]	; (800f1dc <log+0xe0>)
 800f10c:	4680      	mov	r8, r0
 800f10e:	f993 6000 	ldrsb.w	r6, [r3]
 800f112:	4689      	mov	r9, r1
 800f114:	1c73      	adds	r3, r6, #1
 800f116:	d05b      	beq.n	800f1d0 <log+0xd4>
 800f118:	4622      	mov	r2, r4
 800f11a:	462b      	mov	r3, r5
 800f11c:	4620      	mov	r0, r4
 800f11e:	4629      	mov	r1, r5
 800f120:	f7f1 fcb0 	bl	8000a84 <__aeabi_dcmpun>
 800f124:	2800      	cmp	r0, #0
 800f126:	d153      	bne.n	800f1d0 <log+0xd4>
 800f128:	2200      	movs	r2, #0
 800f12a:	2300      	movs	r3, #0
 800f12c:	4620      	mov	r0, r4
 800f12e:	4629      	mov	r1, r5
 800f130:	f7f1 fc9e 	bl	8000a70 <__aeabi_dcmpgt>
 800f134:	2800      	cmp	r0, #0
 800f136:	d14b      	bne.n	800f1d0 <log+0xd4>
 800f138:	4b29      	ldr	r3, [pc, #164]	; (800f1e0 <log+0xe4>)
 800f13a:	9008      	str	r0, [sp, #32]
 800f13c:	9301      	str	r3, [sp, #4]
 800f13e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800f142:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800f146:	b9a6      	cbnz	r6, 800f172 <log+0x76>
 800f148:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800f14c:	4b25      	ldr	r3, [pc, #148]	; (800f1e4 <log+0xe8>)
 800f14e:	4620      	mov	r0, r4
 800f150:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f154:	4629      	mov	r1, r5
 800f156:	2200      	movs	r2, #0
 800f158:	2300      	movs	r3, #0
 800f15a:	f7f1 fc61 	bl	8000a20 <__aeabi_dcmpeq>
 800f15e:	bb40      	cbnz	r0, 800f1b2 <log+0xb6>
 800f160:	2301      	movs	r3, #1
 800f162:	2e02      	cmp	r6, #2
 800f164:	9300      	str	r3, [sp, #0]
 800f166:	d119      	bne.n	800f19c <log+0xa0>
 800f168:	f7fd ff58 	bl	800d01c <__errno>
 800f16c:	2321      	movs	r3, #33	; 0x21
 800f16e:	6003      	str	r3, [r0, #0]
 800f170:	e019      	b.n	800f1a6 <log+0xaa>
 800f172:	2200      	movs	r2, #0
 800f174:	4b1c      	ldr	r3, [pc, #112]	; (800f1e8 <log+0xec>)
 800f176:	4620      	mov	r0, r4
 800f178:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f17c:	4629      	mov	r1, r5
 800f17e:	2200      	movs	r2, #0
 800f180:	2300      	movs	r3, #0
 800f182:	f7f1 fc4d 	bl	8000a20 <__aeabi_dcmpeq>
 800f186:	2800      	cmp	r0, #0
 800f188:	d0ea      	beq.n	800f160 <log+0x64>
 800f18a:	2302      	movs	r3, #2
 800f18c:	429e      	cmp	r6, r3
 800f18e:	9300      	str	r3, [sp, #0]
 800f190:	d111      	bne.n	800f1b6 <log+0xba>
 800f192:	f7fd ff43 	bl	800d01c <__errno>
 800f196:	2322      	movs	r3, #34	; 0x22
 800f198:	6003      	str	r3, [r0, #0]
 800f19a:	e011      	b.n	800f1c0 <log+0xc4>
 800f19c:	4668      	mov	r0, sp
 800f19e:	f000 f9d9 	bl	800f554 <matherr>
 800f1a2:	2800      	cmp	r0, #0
 800f1a4:	d0e0      	beq.n	800f168 <log+0x6c>
 800f1a6:	4811      	ldr	r0, [pc, #68]	; (800f1ec <log+0xf0>)
 800f1a8:	f000 f9d6 	bl	800f558 <nan>
 800f1ac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f1b0:	e006      	b.n	800f1c0 <log+0xc4>
 800f1b2:	2302      	movs	r3, #2
 800f1b4:	9300      	str	r3, [sp, #0]
 800f1b6:	4668      	mov	r0, sp
 800f1b8:	f000 f9cc 	bl	800f554 <matherr>
 800f1bc:	2800      	cmp	r0, #0
 800f1be:	d0e8      	beq.n	800f192 <log+0x96>
 800f1c0:	9b08      	ldr	r3, [sp, #32]
 800f1c2:	b11b      	cbz	r3, 800f1cc <log+0xd0>
 800f1c4:	f7fd ff2a 	bl	800d01c <__errno>
 800f1c8:	9b08      	ldr	r3, [sp, #32]
 800f1ca:	6003      	str	r3, [r0, #0]
 800f1cc:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800f1d0:	4640      	mov	r0, r8
 800f1d2:	4649      	mov	r1, r9
 800f1d4:	b00a      	add	sp, #40	; 0x28
 800f1d6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800f1da:	bf00      	nop
 800f1dc:	20000234 	.word	0x20000234
 800f1e0:	08010028 	.word	0x08010028
 800f1e4:	c7efffff 	.word	0xc7efffff
 800f1e8:	fff00000 	.word	0xfff00000
 800f1ec:	0800ff11 	.word	0x0800ff11

0800f1f0 <__ieee754_log>:
 800f1f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1f4:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800f1f8:	b087      	sub	sp, #28
 800f1fa:	4602      	mov	r2, r0
 800f1fc:	460b      	mov	r3, r1
 800f1fe:	460d      	mov	r5, r1
 800f200:	da24      	bge.n	800f24c <__ieee754_log+0x5c>
 800f202:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800f206:	4304      	orrs	r4, r0
 800f208:	d108      	bne.n	800f21c <__ieee754_log+0x2c>
 800f20a:	2200      	movs	r2, #0
 800f20c:	2300      	movs	r3, #0
 800f20e:	2000      	movs	r0, #0
 800f210:	49cb      	ldr	r1, [pc, #812]	; (800f540 <__ieee754_log+0x350>)
 800f212:	f7f1 fac7 	bl	80007a4 <__aeabi_ddiv>
 800f216:	b007      	add	sp, #28
 800f218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f21c:	2900      	cmp	r1, #0
 800f21e:	da04      	bge.n	800f22a <__ieee754_log+0x3a>
 800f220:	f7f0 ffde 	bl	80001e0 <__aeabi_dsub>
 800f224:	2200      	movs	r2, #0
 800f226:	2300      	movs	r3, #0
 800f228:	e7f3      	b.n	800f212 <__ieee754_log+0x22>
 800f22a:	2200      	movs	r2, #0
 800f22c:	4bc5      	ldr	r3, [pc, #788]	; (800f544 <__ieee754_log+0x354>)
 800f22e:	f7f1 f98f 	bl	8000550 <__aeabi_dmul>
 800f232:	f06f 0635 	mvn.w	r6, #53	; 0x35
 800f236:	4602      	mov	r2, r0
 800f238:	460b      	mov	r3, r1
 800f23a:	460d      	mov	r5, r1
 800f23c:	49c2      	ldr	r1, [pc, #776]	; (800f548 <__ieee754_log+0x358>)
 800f23e:	428d      	cmp	r5, r1
 800f240:	dd06      	ble.n	800f250 <__ieee754_log+0x60>
 800f242:	4610      	mov	r0, r2
 800f244:	4619      	mov	r1, r3
 800f246:	f7f0 ffcd 	bl	80001e4 <__adddf3>
 800f24a:	e7e4      	b.n	800f216 <__ieee754_log+0x26>
 800f24c:	2600      	movs	r6, #0
 800f24e:	e7f5      	b.n	800f23c <__ieee754_log+0x4c>
 800f250:	152c      	asrs	r4, r5, #20
 800f252:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800f256:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
 800f25a:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800f25e:	f601 7164 	addw	r1, r1, #3940	; 0xf64
 800f262:	4426      	add	r6, r4
 800f264:	f401 1480 	and.w	r4, r1, #1048576	; 0x100000
 800f268:	f084 517f 	eor.w	r1, r4, #1069547520	; 0x3fc00000
 800f26c:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 800f270:	ea41 0305 	orr.w	r3, r1, r5
 800f274:	4610      	mov	r0, r2
 800f276:	4619      	mov	r1, r3
 800f278:	2200      	movs	r2, #0
 800f27a:	4bb4      	ldr	r3, [pc, #720]	; (800f54c <__ieee754_log+0x35c>)
 800f27c:	f7f0 ffb0 	bl	80001e0 <__aeabi_dsub>
 800f280:	1cab      	adds	r3, r5, #2
 800f282:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f286:	2b02      	cmp	r3, #2
 800f288:	eb06 5414 	add.w	r4, r6, r4, lsr #20
 800f28c:	4682      	mov	sl, r0
 800f28e:	468b      	mov	fp, r1
 800f290:	f04f 0200 	mov.w	r2, #0
 800f294:	dc53      	bgt.n	800f33e <__ieee754_log+0x14e>
 800f296:	2300      	movs	r3, #0
 800f298:	f7f1 fbc2 	bl	8000a20 <__aeabi_dcmpeq>
 800f29c:	b1d0      	cbz	r0, 800f2d4 <__ieee754_log+0xe4>
 800f29e:	2c00      	cmp	r4, #0
 800f2a0:	f000 8120 	beq.w	800f4e4 <__ieee754_log+0x2f4>
 800f2a4:	4620      	mov	r0, r4
 800f2a6:	f7f1 f8e9 	bl	800047c <__aeabi_i2d>
 800f2aa:	a391      	add	r3, pc, #580	; (adr r3, 800f4f0 <__ieee754_log+0x300>)
 800f2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2b0:	4606      	mov	r6, r0
 800f2b2:	460f      	mov	r7, r1
 800f2b4:	f7f1 f94c 	bl	8000550 <__aeabi_dmul>
 800f2b8:	a38f      	add	r3, pc, #572	; (adr r3, 800f4f8 <__ieee754_log+0x308>)
 800f2ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2be:	4604      	mov	r4, r0
 800f2c0:	460d      	mov	r5, r1
 800f2c2:	4630      	mov	r0, r6
 800f2c4:	4639      	mov	r1, r7
 800f2c6:	f7f1 f943 	bl	8000550 <__aeabi_dmul>
 800f2ca:	4602      	mov	r2, r0
 800f2cc:	460b      	mov	r3, r1
 800f2ce:	4620      	mov	r0, r4
 800f2d0:	4629      	mov	r1, r5
 800f2d2:	e7b8      	b.n	800f246 <__ieee754_log+0x56>
 800f2d4:	a38a      	add	r3, pc, #552	; (adr r3, 800f500 <__ieee754_log+0x310>)
 800f2d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2da:	4650      	mov	r0, sl
 800f2dc:	4659      	mov	r1, fp
 800f2de:	f7f1 f937 	bl	8000550 <__aeabi_dmul>
 800f2e2:	4602      	mov	r2, r0
 800f2e4:	460b      	mov	r3, r1
 800f2e6:	2000      	movs	r0, #0
 800f2e8:	4999      	ldr	r1, [pc, #612]	; (800f550 <__ieee754_log+0x360>)
 800f2ea:	f7f0 ff79 	bl	80001e0 <__aeabi_dsub>
 800f2ee:	4652      	mov	r2, sl
 800f2f0:	4606      	mov	r6, r0
 800f2f2:	460f      	mov	r7, r1
 800f2f4:	465b      	mov	r3, fp
 800f2f6:	4650      	mov	r0, sl
 800f2f8:	4659      	mov	r1, fp
 800f2fa:	f7f1 f929 	bl	8000550 <__aeabi_dmul>
 800f2fe:	4602      	mov	r2, r0
 800f300:	460b      	mov	r3, r1
 800f302:	4630      	mov	r0, r6
 800f304:	4639      	mov	r1, r7
 800f306:	f7f1 f923 	bl	8000550 <__aeabi_dmul>
 800f30a:	4606      	mov	r6, r0
 800f30c:	460f      	mov	r7, r1
 800f30e:	b914      	cbnz	r4, 800f316 <__ieee754_log+0x126>
 800f310:	4632      	mov	r2, r6
 800f312:	463b      	mov	r3, r7
 800f314:	e0a0      	b.n	800f458 <__ieee754_log+0x268>
 800f316:	4620      	mov	r0, r4
 800f318:	f7f1 f8b0 	bl	800047c <__aeabi_i2d>
 800f31c:	a374      	add	r3, pc, #464	; (adr r3, 800f4f0 <__ieee754_log+0x300>)
 800f31e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f322:	4680      	mov	r8, r0
 800f324:	4689      	mov	r9, r1
 800f326:	f7f1 f913 	bl	8000550 <__aeabi_dmul>
 800f32a:	a373      	add	r3, pc, #460	; (adr r3, 800f4f8 <__ieee754_log+0x308>)
 800f32c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f330:	4604      	mov	r4, r0
 800f332:	460d      	mov	r5, r1
 800f334:	4640      	mov	r0, r8
 800f336:	4649      	mov	r1, r9
 800f338:	f7f1 f90a 	bl	8000550 <__aeabi_dmul>
 800f33c:	e0a5      	b.n	800f48a <__ieee754_log+0x29a>
 800f33e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f342:	f7f0 ff4f 	bl	80001e4 <__adddf3>
 800f346:	4602      	mov	r2, r0
 800f348:	460b      	mov	r3, r1
 800f34a:	4650      	mov	r0, sl
 800f34c:	4659      	mov	r1, fp
 800f34e:	f7f1 fa29 	bl	80007a4 <__aeabi_ddiv>
 800f352:	e9cd 0100 	strd	r0, r1, [sp]
 800f356:	4620      	mov	r0, r4
 800f358:	f7f1 f890 	bl	800047c <__aeabi_i2d>
 800f35c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f360:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f364:	4610      	mov	r0, r2
 800f366:	4619      	mov	r1, r3
 800f368:	f7f1 f8f2 	bl	8000550 <__aeabi_dmul>
 800f36c:	4602      	mov	r2, r0
 800f36e:	460b      	mov	r3, r1
 800f370:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f374:	f7f1 f8ec 	bl	8000550 <__aeabi_dmul>
 800f378:	a363      	add	r3, pc, #396	; (adr r3, 800f508 <__ieee754_log+0x318>)
 800f37a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f37e:	4680      	mov	r8, r0
 800f380:	4689      	mov	r9, r1
 800f382:	f7f1 f8e5 	bl	8000550 <__aeabi_dmul>
 800f386:	a362      	add	r3, pc, #392	; (adr r3, 800f510 <__ieee754_log+0x320>)
 800f388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f38c:	f7f0 ff2a 	bl	80001e4 <__adddf3>
 800f390:	4642      	mov	r2, r8
 800f392:	464b      	mov	r3, r9
 800f394:	f7f1 f8dc 	bl	8000550 <__aeabi_dmul>
 800f398:	a35f      	add	r3, pc, #380	; (adr r3, 800f518 <__ieee754_log+0x328>)
 800f39a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f39e:	f7f0 ff21 	bl	80001e4 <__adddf3>
 800f3a2:	4642      	mov	r2, r8
 800f3a4:	464b      	mov	r3, r9
 800f3a6:	f7f1 f8d3 	bl	8000550 <__aeabi_dmul>
 800f3aa:	a35d      	add	r3, pc, #372	; (adr r3, 800f520 <__ieee754_log+0x330>)
 800f3ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3b0:	f7f0 ff18 	bl	80001e4 <__adddf3>
 800f3b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f3b8:	f7f1 f8ca 	bl	8000550 <__aeabi_dmul>
 800f3bc:	a35a      	add	r3, pc, #360	; (adr r3, 800f528 <__ieee754_log+0x338>)
 800f3be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f3c6:	4640      	mov	r0, r8
 800f3c8:	4649      	mov	r1, r9
 800f3ca:	f7f1 f8c1 	bl	8000550 <__aeabi_dmul>
 800f3ce:	a358      	add	r3, pc, #352	; (adr r3, 800f530 <__ieee754_log+0x340>)
 800f3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3d4:	f7f0 ff06 	bl	80001e4 <__adddf3>
 800f3d8:	4642      	mov	r2, r8
 800f3da:	464b      	mov	r3, r9
 800f3dc:	f7f1 f8b8 	bl	8000550 <__aeabi_dmul>
 800f3e0:	a355      	add	r3, pc, #340	; (adr r3, 800f538 <__ieee754_log+0x348>)
 800f3e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3e6:	f7f0 fefd 	bl	80001e4 <__adddf3>
 800f3ea:	4642      	mov	r2, r8
 800f3ec:	464b      	mov	r3, r9
 800f3ee:	f7f1 f8af 	bl	8000550 <__aeabi_dmul>
 800f3f2:	4602      	mov	r2, r0
 800f3f4:	460b      	mov	r3, r1
 800f3f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f3fa:	f7f0 fef3 	bl	80001e4 <__adddf3>
 800f3fe:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 800f402:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800f406:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 800f40a:	3551      	adds	r5, #81	; 0x51
 800f40c:	4335      	orrs	r5, r6
 800f40e:	2d00      	cmp	r5, #0
 800f410:	4680      	mov	r8, r0
 800f412:	4689      	mov	r9, r1
 800f414:	dd48      	ble.n	800f4a8 <__ieee754_log+0x2b8>
 800f416:	2200      	movs	r2, #0
 800f418:	4b4d      	ldr	r3, [pc, #308]	; (800f550 <__ieee754_log+0x360>)
 800f41a:	4650      	mov	r0, sl
 800f41c:	4659      	mov	r1, fp
 800f41e:	f7f1 f897 	bl	8000550 <__aeabi_dmul>
 800f422:	4652      	mov	r2, sl
 800f424:	465b      	mov	r3, fp
 800f426:	f7f1 f893 	bl	8000550 <__aeabi_dmul>
 800f42a:	4602      	mov	r2, r0
 800f42c:	460b      	mov	r3, r1
 800f42e:	4606      	mov	r6, r0
 800f430:	460f      	mov	r7, r1
 800f432:	4640      	mov	r0, r8
 800f434:	4649      	mov	r1, r9
 800f436:	f7f0 fed5 	bl	80001e4 <__adddf3>
 800f43a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f43e:	f7f1 f887 	bl	8000550 <__aeabi_dmul>
 800f442:	4680      	mov	r8, r0
 800f444:	4689      	mov	r9, r1
 800f446:	b964      	cbnz	r4, 800f462 <__ieee754_log+0x272>
 800f448:	4602      	mov	r2, r0
 800f44a:	460b      	mov	r3, r1
 800f44c:	4630      	mov	r0, r6
 800f44e:	4639      	mov	r1, r7
 800f450:	f7f0 fec6 	bl	80001e0 <__aeabi_dsub>
 800f454:	4602      	mov	r2, r0
 800f456:	460b      	mov	r3, r1
 800f458:	4650      	mov	r0, sl
 800f45a:	4659      	mov	r1, fp
 800f45c:	f7f0 fec0 	bl	80001e0 <__aeabi_dsub>
 800f460:	e6d9      	b.n	800f216 <__ieee754_log+0x26>
 800f462:	a323      	add	r3, pc, #140	; (adr r3, 800f4f0 <__ieee754_log+0x300>)
 800f464:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f468:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f46c:	f7f1 f870 	bl	8000550 <__aeabi_dmul>
 800f470:	a321      	add	r3, pc, #132	; (adr r3, 800f4f8 <__ieee754_log+0x308>)
 800f472:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f476:	4604      	mov	r4, r0
 800f478:	460d      	mov	r5, r1
 800f47a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f47e:	f7f1 f867 	bl	8000550 <__aeabi_dmul>
 800f482:	4642      	mov	r2, r8
 800f484:	464b      	mov	r3, r9
 800f486:	f7f0 fead 	bl	80001e4 <__adddf3>
 800f48a:	4602      	mov	r2, r0
 800f48c:	460b      	mov	r3, r1
 800f48e:	4630      	mov	r0, r6
 800f490:	4639      	mov	r1, r7
 800f492:	f7f0 fea5 	bl	80001e0 <__aeabi_dsub>
 800f496:	4652      	mov	r2, sl
 800f498:	465b      	mov	r3, fp
 800f49a:	f7f0 fea1 	bl	80001e0 <__aeabi_dsub>
 800f49e:	4602      	mov	r2, r0
 800f4a0:	460b      	mov	r3, r1
 800f4a2:	4620      	mov	r0, r4
 800f4a4:	4629      	mov	r1, r5
 800f4a6:	e7d9      	b.n	800f45c <__ieee754_log+0x26c>
 800f4a8:	4602      	mov	r2, r0
 800f4aa:	460b      	mov	r3, r1
 800f4ac:	4650      	mov	r0, sl
 800f4ae:	4659      	mov	r1, fp
 800f4b0:	f7f0 fe96 	bl	80001e0 <__aeabi_dsub>
 800f4b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f4b8:	f7f1 f84a 	bl	8000550 <__aeabi_dmul>
 800f4bc:	4606      	mov	r6, r0
 800f4be:	460f      	mov	r7, r1
 800f4c0:	2c00      	cmp	r4, #0
 800f4c2:	f43f af25 	beq.w	800f310 <__ieee754_log+0x120>
 800f4c6:	a30a      	add	r3, pc, #40	; (adr r3, 800f4f0 <__ieee754_log+0x300>)
 800f4c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f4d0:	f7f1 f83e 	bl	8000550 <__aeabi_dmul>
 800f4d4:	a308      	add	r3, pc, #32	; (adr r3, 800f4f8 <__ieee754_log+0x308>)
 800f4d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4da:	4604      	mov	r4, r0
 800f4dc:	460d      	mov	r5, r1
 800f4de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f4e2:	e729      	b.n	800f338 <__ieee754_log+0x148>
 800f4e4:	2000      	movs	r0, #0
 800f4e6:	2100      	movs	r1, #0
 800f4e8:	e695      	b.n	800f216 <__ieee754_log+0x26>
 800f4ea:	bf00      	nop
 800f4ec:	f3af 8000 	nop.w
 800f4f0:	fee00000 	.word	0xfee00000
 800f4f4:	3fe62e42 	.word	0x3fe62e42
 800f4f8:	35793c76 	.word	0x35793c76
 800f4fc:	3dea39ef 	.word	0x3dea39ef
 800f500:	55555555 	.word	0x55555555
 800f504:	3fd55555 	.word	0x3fd55555
 800f508:	df3e5244 	.word	0xdf3e5244
 800f50c:	3fc2f112 	.word	0x3fc2f112
 800f510:	96cb03de 	.word	0x96cb03de
 800f514:	3fc74664 	.word	0x3fc74664
 800f518:	94229359 	.word	0x94229359
 800f51c:	3fd24924 	.word	0x3fd24924
 800f520:	55555593 	.word	0x55555593
 800f524:	3fe55555 	.word	0x3fe55555
 800f528:	d078c69f 	.word	0xd078c69f
 800f52c:	3fc39a09 	.word	0x3fc39a09
 800f530:	1d8e78af 	.word	0x1d8e78af
 800f534:	3fcc71c5 	.word	0x3fcc71c5
 800f538:	9997fa04 	.word	0x9997fa04
 800f53c:	3fd99999 	.word	0x3fd99999
 800f540:	c3500000 	.word	0xc3500000
 800f544:	43500000 	.word	0x43500000
 800f548:	7fefffff 	.word	0x7fefffff
 800f54c:	3ff00000 	.word	0x3ff00000
 800f550:	3fe00000 	.word	0x3fe00000

0800f554 <matherr>:
 800f554:	2000      	movs	r0, #0
 800f556:	4770      	bx	lr

0800f558 <nan>:
 800f558:	2000      	movs	r0, #0
 800f55a:	4901      	ldr	r1, [pc, #4]	; (800f560 <nan+0x8>)
 800f55c:	4770      	bx	lr
 800f55e:	bf00      	nop
 800f560:	7ff80000 	.word	0x7ff80000

0800f564 <_init>:
 800f564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f566:	bf00      	nop
 800f568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f56a:	bc08      	pop	{r3}
 800f56c:	469e      	mov	lr, r3
 800f56e:	4770      	bx	lr

0800f570 <_fini>:
 800f570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f572:	bf00      	nop
 800f574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f576:	bc08      	pop	{r3}
 800f578:	469e      	mov	lr, r3
 800f57a:	4770      	bx	lr
