                ; -----------------------------------------------------------------
                ; Homebrew MyCPU diagnostic program
                ; Author: Sylvain Fortin sylfortin71@hotmail.com
                ; Date : 3 january 2026
                ; Documentation : diag.asm is a test program that verifying every 
                ;                 assembler instructions of MyCPU.
                ; Memory map of the computer
                ; 0000H - 17FFH Total RAM space
                ; 00A0H - 00FFH Stack
                ; E000H - F000H EEPROM for application program
                ; -----------------------------------------------------------------

                ; virtual registers
                ;-----------------------------------------------------------------------------
                ; ?b15 ?b14 ?b13 ?b12 | ?b11 ?b10 ?b9 ?b8 | ?b7 ?b6 ?b5 ?b4 | ?b3 ?b2 ?b1 ?b0 |  8 bits
                ;    ?w7       ?w6    |    ?w5      ?w4   |   ?w3     ?w2   |   ?w1     ?w0   | 16 bits
                ;         ?l3         |         ?l2       |       ?l1       |       ?l0       | 32 bits
                ;-----------------------------------------------------------------------------

                ?b15     EQU 0x0000
                ?b14     EQU 0x0001
                ?b13     EQU 0x0002
                ?b12     EQU 0x0003
                ?b11     EQU 0x0004
                ?b10     EQU 0x0005
                ?b9      EQU 0x0006
                ?b8      EQU 0x0007
                ?b7      EQU 0x0008
                ?b6      EQU 0x0009
                ?b5      EQU 0x000A
                ?b4      EQU 0x000B
                ?b3      EQU 0x000C
                ?b2      EQU 0x000D
                ?b1      EQU 0x000E
                ?b0      EQU 0x000F

                ?w7      EQU 0x0000  ; ?b15:?b14
                ?w6      EQU 0x0002  ; ?b13:?b12
                ?w5      EQU 0x0004  ; ?b11:?b10
                ?w4      EQU 0x0006  ; ?b9:?b8
                ?w3      EQU 0x0008  ; ?b7:?b6
                ?w2      EQU 0x000A  ; ?b5:?b4
                ?w1      EQU 0x000C  ; ?b3:?b2
                ?w0      EQU 0x000E  ; ?b1:?b0

                ?l3      EQU 0x0000  ; ?b15,?b14,?b13,?b12
                ?l2      EQU 0x0004  ; ?b11,?b10,?b9,?b8
                ?l1      EQU 0x0008  ; ?b7,?b6,?b5,?b4
                ?l0      EQU 0x000C  ; ?b3,?b2,?b1,?b0

                ; RAM Reserved location
                TEMP0    EQU 0x1FEC  ; TEMP0
                TEMP1    EQU 0x1FED  ; TEMP1
                TEMP2    EQU 0x1FEE  ; TEMP2
                TEMP3    EQU 0x1FEF  ; TEMP3
                SP       EQU 0x1FF0  ; SP      Stack Pointer 8 bit
                JSH      EQU 0x1FF1  ; JSH     Temporary storage for JSR MSB address
                JSL      EQU 0x1FF2  ; JSL          "       "     "   "  LSB    "
                XH       EQU 0x1FF3  ; X MSB   X Register MSB
                XL       EQU 0x1FF4  ; X LSB   X Register LSB
                EQUAL    EQU 0x1FFA  ; E       bit<0> Equal Status bit
                CARRY    EQU 0x1FFB  ; C       bit<0> Carry Status bit
                REG_A    EQU 0x1FFC  ; A       A Register
                IPH      EQU 0x1FFE  ; IPH	    Instruction Pointer MSB
                IPL      EQU 0x1FFF  ; IPL          "         "    LSB

                ; Peripheral
                LEDPORT  EQU 0xC000  ; PORT for the LED

                ; Program start
                         ORG/0xE000  ; EEPROM Start        
E000 30 00      START    LDA #0x00   ; Clear LED
E002 19                  NOTA
E003 31 C0 00            STA LEDPORT ; Output to LED port
                         ; --------------------------------------------------------------------
                         ; Test Carry Status bit integrity
                         ; --------------------------------------------------------------------
E006 30 01      TST01    LDA #0x01
E008 19                  NOTA
E009 31 C0 00            STA LEDPORT ; Output to LED port
E00C 30 00               LDA #0x00
E00E 31 1F FB            STA CARRY   ; Write 0 to carry bit <0>
E011 2A 1F FB            LDA CARRY   ; Read Carry Status
E014 2D 00               CMPA #0x00
E016 2B FF B0            JNE FAIL
E019 30 01               LDA #0x01
E01B 31 1F FB            STA CARRY   ; Write 1 to carry bit <0>
E01E 2A 1F FB            LDA CARRY   ; Read Carry Status
E021 2D 01               CMPA #0x01
E023 2B FF B0            JNE FAIL
E026 30 00               LDA #0x00
E028 31 1F FB            STA CARRY   ; Write 0 to carry bit <0>
E02B 2A 1F FB            LDA CARRY   ; Read Carry Status
E02E 2D 00               CMPA #0x00
E030 2B FF B0            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; Test Equal Status bit integrity
                         ; --------------------------------------------------------------------
E033 30 02      TST02    LDA #0x02
E035 19                  NOTA
E036 31 C0 00            STA LEDPORT ; Output to LED port
E039 30 00               LDA #0x00
E03B 31 1F FA            STA EQUAL   ; Write 0 to Equal Status bit <0>
E03E 2A 1F FA            LDA EQUAL   ; Read Equal Status
E041 2D 00               CMPA #0x00
E043 2B FF B0            JNE FAIL
E046 30 01               LDA #0x01
E048 31 1F FA            STA EQUAL   ; Write 1 to Equal Status bit <0>
E04B 2A 1F FA            LDA EQUAL   ; Read Equal Status
E04E 2D 01               CMPA #0x01
E050 2B FF B0            JNE FAIL
E053 30 00               LDA #0x00
E055 31 1F FA            STA EQUAL   ; Write 0 to Equal Status bit <0>
E058 2A 1F FA            LDA EQUAL   ; Read Equal Status
E05B 2D 00               CMPA #0x00
E05D 2B FF B0            JNE FAIL

                         ; --------------------------------------------------------------------
                         ; OP.03 INCA  A = A + 1  INCREMENT REGISTRE A
                         ; E UPDATE, C unchanged
                         ; --------------------------------------------------------------------
E060 30 03      TSTOP03  LDA #0x03
E062 19                  NOTA
E063 31 C0 00            STA LEDPORT ; Output to LED port
E066 30 00               LDA #0x00
E068 03                  INCA
E069 2D 01               CMPA #0x01
E06B 2B FF B0            JNE FAIL
E06E 30 01               LDA #0x01
E070 03                  INCA
E071 2D 02               CMPA #0x02
E073 2B FF B0            JNE FAIL
E076 30 7C               LDA #0x7C
E078 03                  INCA
E079 03                  INCA
E07A 03                  INCA
E07B 03                  INCA
E07C 03                  INCA
E07D 03                  INCA
E07E 03                  INCA
E07F 03                  INCA
E080 03                  INCA
E081 03                  INCA
E082 2D 86               CMPA #0x86
E084 2B FF B0            JNE FAIL
E087 30 FE               LDA #0xFE
E089 03                  INCA
E08A 2D FF               CMPA #0xFF
E08C 2B FF B0            JNE FAIL
E08F 30 FF               LDA #0xFF
E091 03                  INCA
E092 2D 00               CMPA #0x00
E094 2B FF B0            JNE FAIL
E097 30 FF               LDA #0xFF
E099 03                  INCA
E09A 03                  INCA
E09B 2D 01               CMPA #0x01
E09D 2B FF B0            JNE FAIL
E0A0 03                  INCA
E0A1 03                  INCA
E0A2 03                  INCA
E0A3 03                  INCA
E0A4 2D 05               CMPA #0x05
E0A6 2B FF B0            JNE FAIL
E0A9 03                  INCA
E0AA 03                  INCA
E0AB 03                  INCA
E0AC 03                  INCA
E0AD 03                  INCA
E0AE 03                  INCA
E0AF 03                  INCA
E0B0 03                  INCA
E0B1 2D 0D               CMPA #0x0D
E0B3 2B FF B0            JNE FAIL
E0B6 30 00               LDA #0x00   ; Test Carry unchanged
E0B8 31 1F FB            STA CARRY   ; Clear Carry 
E0BB 30 FF               LDA #0xFF
E0BD 03                  INCA
E0BE 2A 1F FB            LDA CARRY   ; Read Carry bit <0>
E0C1 2D 00               CMPA #0x00  ; Expecting C=0 and <7:1> = 0
E0C3 2B FF B0            JNE FAIL
E0C6 30 01               LDA #0x01   ; Set Carry 
E0C8 31 1F FB            STA CARRY   
E0CB 30 EB               LDA #0xEB
E0CD 03                  INCA
E0CE 2A 1F FB            LDA CARRY   ; Read Carry bit <0>
E0D1 2D 01               CMPA #0x01  ; Expecting C=1 and <7:1> = 0
E0D3 2B FF B0            JNE FAIL
E0D6 30 FE               LDA #0xFE   ; Test Equal (Set when result is 0)
E0D8 03                  INCA
E0D9 2A 1F FA            LDA EQUAL   ; Read Equal status
E0DC 2D 00               CMPA #0x00  ; Expecting E=0 and <7:1> = 0
E0DE 2B FF B0            JNE FAIL
E0E1 30 FF               LDA #0xFF
E0E3 03                  INCA
E0E4 2A 1F FA            LDA EQUAL   ; Read Equal status
E0E7 2D 01               CMPA #0x01  ; Expecting E=1 and <7:1> = 0
E0E9 2B FF B0            JNE FAIL
E0EC 30 00               LDA #0x00
E0EE 03                  INCA
E0EF 2A 1F FA            LDA EQUAL
E0F2 2D 00               CMPA #0x00  ; Expecting E=0 and <7:1> = 0
E0F4 2B FF B0            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.04  LDX #0x****   Load X Register with 16 bits immediate value
                         ; --------------------------------------------------------------------
E0F7 30 04      TSTOP04  LDA #0x04
E0F9 19                  NOTA
E0FA 31 C0 00            STA LEDPORT ; Output to LED port
E0FD 04 12 34            LDX #0x1234
E100 2A 1F F3            LDA XH      ; Read Reg X MSB into A
E103 2D 12               CMPA #0x12
E105 2B FF B0            JNE FAIL
E108 2A 1F F4            LDA XL      ; Read Reg X LSB into A
E10B 2D 34               CMPA #0x34
E10D 2B FF B0            JNE FAIL
E110 04 AB CD            LDX #0xABCD
E113 2A 1F F3            LDA XH      ; Read Reg X MSB into A
E116 2D AB               CMPA #0xAB
E118 2B FF B0            JNE FAIL
E11B 2A 1F F4            LDA XL      ; Read Reg X LSB into A
E11E 2D CD               CMPA #0xCD
E120 2B FF B0            JNE FAIL
                         ; Test using symbolic
E123 04 00 0F            LDX #?b0    ; ?b0      EQU 0x000F
E126 2A 1F F3            LDA XH      ; Read Reg X MSB into A
E129 2D 00               CMPA #0x00
E12B 2B FF B0            JNE FAIL
E12E 2A 1F F4            LDA XL      ; Read Reg X LSB into A
E131 2D 0F               CMPA #0x0F
E133 2B FF B0            JNE FAIL
E136 04 1F F0            LDX #SP     ; SP       EQU 0x1FF0
E139 2A 1F F3            LDA XH      ; Read Reg X MSB into A
E13C 2D 1F               CMPA #0x1F
E13E 2B FF B0            JNE FAIL
E141 2A 1F F4            LDA XL      ; Read Reg X LSB into A
E144 2D F0               CMPA #0xF0
E146 2B FF B0            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.05  INCX   Increment Register X,  Carry Not Updated
                         ; --------------------------------------------------------------------
E149 30 05      TSTOP05  LDA #0x05
E14B 19                  NOTA
E14C 31 C0 00            STA LEDPORT ; Output to LED port
E14F 04 00 00            LDX #0x0000 ; Clear X register
E152 05                  INCX        ; Increment X
E153 2A 1F F4            LDA XL      ; Read Reg X LSB into A
E156 2D 01               CMPA #0x01
E158 2B FF B0            JNE FAIL
E15B 2A 1F F3            LDA XH      ; Read Reg X MSB into A
E15E 2D 00               CMPA #0x00
E160 2B FF B0            JNE FAIL
E163 05                  INCX
E164 2A 1F F4            LDA XL      ; Read Reg X LSB into A
E167 2D 02               CMPA #0x02
E169 2B FF B0            JNE FAIL
E16C 2A 1F F3            LDA XH      ; Read Reg X MSB into A
E16F 2D 00               CMPA #0x00
E171 2B FF B0            JNE FAIL

E174 04 00 FF            LDX #0x00FF ; Test a carry set
E177 05                  INCX        ; Increment X
E178 2A 1F F4            LDA XL      ; Read Reg X LSB into A
E17B 2D 00               CMPA #0x00
E17D 2B FF B0            JNE FAIL
E180 2A 1F F3            LDA XH      ; Read Reg X MSB into A
E183 2D 01               CMPA #0x01
E185 2B FF B0            JNE FAIL
E188 05                  INCX        ; Increment X
E189 2A 1F F4            LDA XL      ; Read Reg X LSB into A
E18C 2D 01               CMPA #0x01
E18E 2B FF B0            JNE FAIL
E191 2A 1F F3            LDA XH      ; Read Reg X MSB into A
E194 2D 01               CMPA #0x01
E196 2B FF B0            JNE FAIL

E199 04 1E FF            LDX #0x1EFF
E19C 05                  INCX        ; Increment X
E19D 2A 1F F4            LDA XL      ; Read Reg X LSB into A
E1A0 2D 00               CMPA #0x00
E1A2 2B FF B0            JNE FAIL
E1A5 2A 1F F3            LDA XH      ; Read Reg X MSB into A
E1A8 2D 1F               CMPA #0x1F
E1AA 2B FF B0            JNE FAIL

E1AD 04 FF FF            LDX #0xFFFF
E1B0 05                  INCX        ; Increment X
E1B1 2A 1F F4            LDA XL      ; Read Reg X LSB into A
E1B4 2D 00               CMPA #0x00
E1B6 2B FF B0            JNE FAIL
E1B9 2A 1F F3            LDA XH      ; Read Reg X MSB into A
E1BC 2D 00               CMPA #0x00
E1BE 2B FF B0            JNE FAIL

                         ; --------------------------------------------------------------------
                         ; OP.06 JSR    Jump to SubRoutine
                         ; --------------------------------------------------------------------
E1C1 30 06      TSTOP06  LDA #0x06
E1C3 19                  NOTA
E1C4 31 C0 00            STA LEDPORT ; Output to LED port
E1C7 06 FF C0            JSR TJSR1   ; 1 layer
E1CA 06 FF C3            JSR TJSR2   ; 2
E1CD 06 FF C9            JSR TJSR3   ; 3
E1D0 06 FF CF            JSR TJSR4   ; 4
E1D3 06 FF D5            JSR TJSR5   ; 5
E1D6 06 FF DB            JSR TJSR6   ; 6
E1D9 06 FF E1            JSR TJSR7   ; 7
E1DC 06 FF E7            JSR TJSR8   ; 8
E1DF 06 FF ED            JSR TJSR9   ; 9
E1E2 06 FF F3            JSR TJSR10  ; 10
                         ; --------------------------------------------------------------------
                         ; OP.07 RTS    ReTurn from Subroutine
                         ; Tested in OP.06 JSR
                         ; --------------------------------------------------------------------
                         ;LDA #07H
                         ;NOTA
                         ;STA LEDPORT ; Output to LED port
                         ; --------------------------------------------------------------------
                         ; OP.08 STOP
                         ; STOP EXECUTING
                         ; Cannot test here it will stop execution...
                         ; A diagnostic test failure is expected to call this instruction ending 
                         ; program exectution.
                         ; --------------------------------------------------------------------
                         ;LDA #08H
                         ;NOTA
                         ;STA LEDPORT ; Output to LED port
                         ;STOP
                         ; --------------------------------------------------------------------
                         ; OP.09 NOP   NO OPERATION
                         ; --------------------------------------------------------------------
E1E5 30 09      TSTOP09  LDA #0x09
E1E7 19                  NOTA
E1E8 31 C0 00            STA LEDPORT ; Output to LED port
E1EB 09                  NOP
E1EC 09                  NOP
E1ED 09                  NOP
                         ; --------------------------------------------------------------------
                         ; OP.0A LDA (X) Load Reg A Indexed
                         ; --------------------------------------------------------------------
E1EE 30 0A      TSTOP0A  LDA #0x0A
E1F0 19                  NOTA
E1F1 31 C0 00            STA LEDPORT ; Output to LED port
E1F4 30 55               LDA #0x55   ; Store some value in RAM
E1F6 31 01 00            STA 0x0100
E1F9 30 AA               LDA #0xAA
E1FB 31 01 01            STA 0x0101
E1FE 30 DE               LDA #0xDE
E200 31 01 F0            STA 0x01F0
E203 30 CA               LDA #0xCA
E205 31 01 FF            STA 0x01FF
E208 04 01 00            LDX #0x0100 ; Verify each locations
E20B 0A                  LDA (X)
E20C 2D 55               CMPA #0x55
E20E 2B FF B0            JNE FAIL    ; Jump if result not good
E211 04 01 01            LDX #0x0101
E214 0A                  LDA (X)
E215 2D AA               CMPA #0xAA
E217 2B FF B0            JNE FAIL
E21A 04 01 F0            LDX #0x01F0
E21D 0A                  LDA (X)
E21E 2D DE               CMPA #0xDE
E220 2B FF B0            JNE FAIL
E223 04 01 FF            LDX #0x01FF
E226 0A                  LDA (X)
E227 2D CA               CMPA #0xCA
E229 2B FF B0            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.0B STA (X) Store Reg A Indexed
                         ; --------------------------------------------------------------------
E22C 30 0B      TSTOP0B  LDA #0x0B
E22E 19                  NOTA
E22F 31 C0 00            STA LEDPORT ; Output to LED port
                         ; --------------------------------------------------------------------
                         ; OP.0C JRA 0x** Unconditional relative jump
                         ; --------------------------------------------------------------------
                         ; Testing using hexadecimal value after the mnemonic
E232 30 0C               LDA #0x0C
E234 19                  NOTA
E235 31 C0 00            STA LEDPORT ; Output to LED port
E238 0C 00               JRA 0x00    ; Test jump foward, Execute next instruction
E23A 0C 01               JRA 0x01    ; Skip next instruction
E23C 09                  NOP         ; 1
E23D 0C 02               JRA 0x02    ; Skip next 2 instructions
E23F 09                  NOP         ; 1
E240 09                  NOP         ; 2
E241 0C 03               JRA 0x03    ; Skip next 3 instructions
E243 09                  NOP         ; 1 
E244 09                  NOP         ; 2
E245 09                  NOP         ; 3
E246 0C 05               JRA 0x05    ; Skip next 5 instructions
E248 09                  NOP         ; 1
E249 09                  NOP         ; 2
E24A 09                  NOP         ; 3
E24B 09                  NOP         ; 4
E24C 09                  NOP         ; 5
E24D 0C 10               JRA 0x10    ; Skip next 16 instructions
E24F 09                  NOP         ; 1
E250 09                  NOP         ; 2
E251 09                  NOP         ; 3
E252 09                  NOP         ; 4
E253 09                  NOP         ; 5
E254 09                  NOP         ; 6
E255 09                  NOP         ; 7
E256 09                  NOP         ; 8
E257 09                  NOP         ; 9
E258 09                  NOP         ; 10
E259 09                  NOP         ; 11
E25A 09                  NOP         ; 12
E25B 09                  NOP         ; 13
E25C 09                  NOP         ; 14
E25D 09                  NOP         ; 15
E25E 09                  NOP         ; 16
E25F 0C 22               JRA 0x22    ; Skip next 34 bytes
E261 09                  NOP         ; 1
E262 09                  NOP         ; 2
E263 09                  NOP         ; 3
E264 0C 1F               JRA 0x1F   ; 4-5   Final jump to the end of thest
E266 09                  NOP         ; 6
E267 09                  NOP         ; 7
E268 09                  NOP         ; 8
E269 09                  NOP         ; 9
E26A 09                  NOP         ; 10
E26B 09                  NOP         ; 11
E26C 09                  NOP         ; 12
E26D 09                  NOP         ; 13
E26E 09                  NOP         ; 14
E26F 09                  NOP         ; 15
E270 09                  NOP         ; 16
E271 09                  NOP         ; 17
E272 09                  NOP         ; 18
E273 09                  NOP         ; 19
E274 09                  NOP         ; 20
E275 09                  NOP         ; 21
E276 09                  NOP         ; 22
E277 09                  NOP         ; 23
E278 09                  NOP         ; 24
E279 09                  NOP         ; 25
E27A 0C E8               JRA 0xE8    ; 26-27 Third Backward jump
E27C 09                  NOP         ; 28
E27D 09                  NOP         ; 29
E27E 09                  NOP         ; 30
E27F 09                  NOP         ; 31
E280 09                  NOP         ; 32
E281 0C F7               JRA 0xF7    ; 33-34 Second Backward jump
E283 0C FC               JRA 0xFC    ; First Backward jump
E285 09                  NOP         ; Arrival of the last jump to end the test
                         ; Testing using symbolic address after the mnemonic
E286 0C 00               JRA TST0B_0 ; Test jump foward, Execute next instruction
E288 0C 01      TST0B_0  JRA TST0B_1 ; Skip next instruction
E28A 09                  NOP         ; 1
E28B 0C 02      TST0B_1  JRA TST0B_2 ; Skip next 2 instructions
E28D 09                  NOP         ; 1
E28E 09                  NOP         ; 2
E28F 0C 03      TST0B_2  JRA TST0B_3 ; Skip next 3 instructions
E291 09                  NOP         ; 1 
E292 09                  NOP         ; 2
E293 09                  NOP         ; 3
E294 0C 05      TST0B_3  JRA TST0B_4 ; Skip next 5 instructions
E296 09                  NOP         ; 1
E297 09                  NOP         ; 2
E298 09                  NOP         ; 3
E299 09                  NOP         ; 4
E29A 09                  NOP         ; 5
E29B 0C 10      TST0B_4  JRA TST0B_5 ; Skip next 16 instructions
E29D 09                  NOP         ; 1
E29E 09                  NOP         ; 2
E29F 09                  NOP         ; 3
E2A0 09                  NOP         ; 4
E2A1 09                  NOP         ; 5
E2A2 09                  NOP         ; 6
E2A3 09                  NOP         ; 7
E2A4 09                  NOP         ; 8
E2A5 09                  NOP         ; 9
E2A6 09                  NOP         ; 10
E2A7 09                  NOP         ; 11
E2A8 09                  NOP         ; 12
E2A9 09                  NOP         ; 13
E2AA 09                  NOP         ; 14
E2AB 09                  NOP         ; 15
E2AC 09                  NOP         ; 16
E2AD 0C 22      TST0B_5  JRA TST0B_9 ; Skip next 34 bytes
E2AF 09                  NOP         ; 1
E2B0 09                  NOP         ; 2
E2B1 09                  NOP         ; 3
E2B2 0C 1F      TST0B_6  JRA TST0B_10 ; 4-5   Final jump to the end of test
E2B4 09                  NOP         ; 6
E2B5 09                  NOP         ; 7
E2B6 09                  NOP         ; 8
E2B7 09                  NOP         ; 9
E2B8 09                  NOP         ; 10
E2B9 09                  NOP         ; 11
E2BA 09                  NOP         ; 12
E2BB 09                  NOP         ; 13
E2BC 09                  NOP         ; 14
E2BD 09                  NOP         ; 15
E2BE 09                  NOP         ; 16
E2BF 09                  NOP         ; 17
E2C0 09                  NOP         ; 18
E2C1 09                  NOP         ; 19
E2C2 09                  NOP         ; 20
E2C3 09                  NOP         ; 21
E2C4 09                  NOP         ; 22
E2C5 09                  NOP         ; 23
E2C6 09                  NOP         ; 24
E2C7 09                  NOP         ; 25
E2C8 0C E8      TST0B_7  JRA TST0B_6 ; 26-27 Third Backward jump
E2CA 09                  NOP         ; 28
E2CB 09                  NOP         ; 29
E2CC 09                  NOP         ; 30
E2CD 09                  NOP         ; 31
E2CE 09                  NOP         ; 32
E2CF 0C F7      TST0B_8  JRA TST0B_7 ; 33-34 Second Backward jump
E2D1 0C FC      TST0B_9  JRA TST0B_8 ; First Backward jump
E2D3 09         TST0B_10 NOP         ; Arrival of the last jump to end the test
                ;         ; Higher range testing using symbolic address after the mnemonic
E2D4 09                  NOP         ; These NOP make relative jump to exercise carry on MSB address boundary
E2D5 09                  NOP
E2D6 09                  NOP
E2D7 09                  NOP
E2D8 09                  NOP
E2D9 09                  NOP
E2DA 09                  NOP
E2DB 09                  NOP
E2DC 09                  NOP
E2DD 09                  NOP
E2DE 09                  NOP
E2DF 09                  NOP
E2E0 09                  NOP
E2E1 09                  NOP
E2E2 09                  NOP
E2E3 09                  NOP
E2E4 0C 7F               JRA TST0B_12
E2E6 09                  NOP         ; 1     1     
E2E7 09                  NOP
                ;         NOP
                ;         NOP
E2E8 0C 7E      TST0B_11 JRA TST0B_13
E2EA 09                  NOP
E2EB 09                  NOP
E2EC 09                  NOP
E2ED 09                  NOP
E2EE 09                  NOP
E2EF 09                  NOP         
E2F0 09                  NOP
E2F1 09                  NOP
E2F2 09                  NOP
E2F3 09                  NOP
E2F4 09                  NOP
E2F5 09                  NOP         ; 16
E2F6 09                  NOP         ; 1     2   
E2F7 09                  NOP
E2F8 09                  NOP
E2F9 09                  NOP
E2FA 09                  NOP
E2FB 09                  NOP
E2FC 09                  NOP
E2FD 09                  NOP
E2FE 09                  NOP
E2FF 09                  NOP         
E300 09                  NOP
E301 09                  NOP
E302 09                  NOP
E303 09                  NOP
E304 09                  NOP
E305 09                  NOP         ; 16
E306 09                  NOP         ; 1   3
E307 09                  NOP
E308 09                  NOP
E309 09                  NOP
E30A 09                  NOP
E30B 09                  NOP
E30C 09                  NOP
E30D 09                  NOP
E30E 09                  NOP
E30F 09                  NOP         
E310 09                  NOP
E311 09                  NOP
E312 09                  NOP
E313 09                  NOP
E314 09                  NOP
E315 09                  NOP         ; 16
E316 09                  NOP         ; 1   4
E317 09                  NOP
E318 09                  NOP
E319 09                  NOP
E31A 09                  NOP
E31B 09                  NOP
E31C 09                  NOP
E31D 09                  NOP
E31E 09                  NOP
E31F 09                  NOP         
E320 09                  NOP
E321 09                  NOP
E322 09                  NOP
E323 09                  NOP
E324 09                  NOP
E325 09                  NOP         ; 16
E326 09                  NOP         ; 1   5
E327 09                  NOP
E328 09                  NOP
E329 09                  NOP
E32A 09                  NOP
E32B 09                  NOP
E32C 09                  NOP
E32D 09                  NOP
E32E 09                  NOP
E32F 09                  NOP         
E330 09                  NOP
E331 09                  NOP
E332 09                  NOP
E333 09                  NOP
E334 09                  NOP
E335 09                  NOP         ; 16
E336 09                  NOP         ; 1   5
E337 09                  NOP
E338 09                  NOP
E339 09                  NOP
E33A 09                  NOP
E33B 09                  NOP
E33C 09                  NOP
E33D 09                  NOP
E33E 09                  NOP
E33F 09                  NOP         
E340 09                  NOP
E341 09                  NOP
E342 09                  NOP
E343 09                  NOP
E344 09                  NOP
E345 09                  NOP         ; 16
E346 09                  NOP         ; 1   6
E347 09                  NOP
E348 09                  NOP
E349 09                  NOP
E34A 09                  NOP
E34B 09                  NOP
E34C 09                  NOP
E34D 09                  NOP
E34E 09                  NOP
E34F 09                  NOP         
E350 09                  NOP
E351 09                  NOP
E352 09                  NOP
E353 09                  NOP
E354 09                  NOP
E355 09                  NOP         ; 16
E356 09                  NOP         ; 1   7
E357 09                  NOP
E358 09                  NOP
E359 09                  NOP
E35A 09                  NOP
E35B 09                  NOP
E35C 09                  NOP
E35D 09                  NOP
E35E 09                  NOP
E35F 09                  NOP         
E360 09                  NOP
E361 09                  NOP
E362 09                  NOP
E363 09                  NOP
E364 09                  NOP
                ;         NOP        ; 16
E365 09         TST0B_12 NOP
E366 0C 80               JRA TST0B_11
E368 09         TST0B_13 NOP         ; final foward jump destination     
                         ; --------------------------------------------------------------------
                         ; OP.0D SRLA Shift Right Logical on Reg A
                         ;            0 -> b7 b6 b5 b4 b3 b2 b1 b0 -> C
                         ; --------------------------------------------------------------------
E369 30 0D      TSTOP0D  LDA #0x0D
E36B 19                  NOTA
E36C 31 C0 00            STA LEDPORT ; Output to LED port
E36F 30 A5               LDA #0xA5
E371 0D                  SRLA
E372 2D 52               CMPA #0x52
E374 2B FF B0            JNE FAIL    ; Jump if result not good
E377 2A 1F FB            LDA CARRY   ; Read the Carry Status
E37A 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E37C 2B FF B0            JNE FAIL    ; Error if different
E37F 30 A5               LDA #0xA5
E381 0D                  SRLA
E382 0D                  SRLA
E383 2D 29               CMPA #0x29
E385 2B FF B0            JNE FAIL    ; Jump if result not good
E388 2A 1F FB            LDA CARRY   ; Read the Carry Status
E38B 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E38D 2B FF B0            JNE FAIL    ; Error if different
E390 30 A5               LDA #0xA5
E392 0D                  SRLA
E393 0D                  SRLA
E394 0D                  SRLA
E395 2D 14               CMPA #0x14
E397 2B FF B0            JNE FAIL    ; Jump if result not good
E39A 2A 1F FB            LDA CARRY   ; Read the Carry Status
E39D 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E39F 2B FF B0            JNE FAIL    ; Error if different
E3A2 30 A5               LDA #0xA5
E3A4 0D                  SRLA
E3A5 0D                  SRLA
E3A6 0D                  SRLA
E3A7 0D                  SRLA
E3A8 2D 0A               CMPA #0x0A
E3AA 2B FF B0            JNE FAIL    ; Jump if result not good
E3AD 2A 1F FB            LDA CARRY   ; Read the Carry Status
E3B0 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E3B2 2B FF B0            JNE FAIL    ; Error if different
E3B5 30 A5               LDA #0xA5
E3B7 0D                  SRLA
E3B8 0D                  SRLA
E3B9 0D                  SRLA
E3BA 0D                  SRLA
E3BB 0D                  SRLA
E3BC 2D 05               CMPA #0x05
E3BE 2B FF B0            JNE FAIL    ; Jump if result not good
E3C1 2A 1F FB            LDA CARRY   ; Read the Carry Status
E3C4 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E3C6 2B FF B0            JNE FAIL    ; Error if different
E3C9 30 A5               LDA #0xA5
E3CB 0D                  SRLA
E3CC 0D                  SRLA
E3CD 0D                  SRLA
E3CE 0D                  SRLA
E3CF 0D                  SRLA
E3D0 0D                  SRLA
E3D1 2D 02               CMPA #0x02
E3D3 2B FF B0            JNE FAIL    ; Jump if result not good
E3D6 2A 1F FB            LDA CARRY   ; Read the Carry Status
E3D9 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E3DB 2B FF B0            JNE FAIL    ; Error if different
E3DE 30 A5               LDA #0xA5
E3E0 0D                  SRLA
E3E1 0D                  SRLA
E3E2 0D                  SRLA
E3E3 0D                  SRLA
E3E4 0D                  SRLA
E3E5 0D                  SRLA
E3E6 0D                  SRLA
E3E7 2D 01               CMPA #0x01
E3E9 2B FF B0            JNE FAIL    ; Jump if result not good
E3EC 2A 1F FB            LDA CARRY   ; Read the Carry Status
E3EF 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E3F1 2B FF B0            JNE FAIL    ; Error if different
E3F4 30 A5               LDA #0xA5
E3F6 0D                  SRLA
E3F7 0D                  SRLA
E3F8 0D                  SRLA
E3F9 0D                  SRLA
E3FA 0D                  SRLA
E3FB 0D                  SRLA
E3FC 0D                  SRLA
E3FD 0D                  SRLA
E3FE 2D 00               CMPA #0x00
E400 2B FF B0            JNE FAIL    ; Jump if result not good
E403 2A 1F FB            LDA CARRY   ; Read the Carry Status
E406 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E408 2B FF B0            JNE FAIL    ; Error if different
E40B 30 A5               LDA #0xA5
E40D 0D                  SRLA
E40E 0D                  SRLA
E40F 0D                  SRLA
E410 0D                  SRLA
E411 0D                  SRLA
E412 0D                  SRLA
E413 0D                  SRLA
E414 0D                  SRLA
E415 0D                  SRLA
E416 2D 00               CMPA #0x00
E418 2B FF B0            JNE FAIL    ; Jump if result not good
E41B 2A 1F FB            LDA CARRY   ; Read the Carry Status
E41E 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E420 2B FF B0            JNE FAIL    ; Error if different
                         ; --------------------------------------------------------------------
                         ; OP.0E SLLA Shift Left Logical on Reg A
                         ;       SLAA Shift Left Arithmetic on Reg A (SLAA same as SLLA)
                         ;            C <- b7 b6 b5 b4 b3 b2 b1 b0 <- 0
                         ; --------------------------------------------------------------------
E423 30 0E      TSTOP0E  LDA #0x0E
E425 19                  NOTA
E426 31 C0 00            STA LEDPORT ; Output to LED port
E429 30 A5               LDA #0xA5
E42B 0E                  SLLA
E42C 2D 4A               CMPA #0x4A
E42E 2B FF B0            JNE FAIL    ; Jump if result not good
E431 2A 1F FB            LDA CARRY   ; Read the Carry Status
E434 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E436 2B FF B0            JNE FAIL    ; Error if different
E439 30 A5               LDA #0xA5
E43B 0E                  SLLA
E43C 0E                  SLLA
E43D 2D 94               CMPA #0x94
E43F 2B FF B0            JNE FAIL    ; Jump if result not good
E442 2A 1F FB            LDA CARRY   ; Read the Carry Status
E445 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E447 2B FF B0            JNE FAIL    ; Error if different
E44A 30 A5               LDA #0xA5
E44C 0E                  SLLA
E44D 0E                  SLLA
E44E 0E                  SLLA
E44F 2D 28               CMPA #0x28
E451 2B FF B0            JNE FAIL    ; Jump if result not good
E454 2A 1F FB            LDA CARRY   ; Read the Carry Status
E457 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E459 2B FF B0            JNE FAIL    ; Error if different
E45C 30 A5               LDA #0xA5
E45E 0E                  SLLA
E45F 0E                  SLLA
E460 0E                  SLLA
E461 0E                  SLLA
E462 2D 50               CMPA #0x50
E464 2B FF B0            JNE FAIL    ; Jump if result not good
E467 2A 1F FB            LDA CARRY   ; Read the Carry Status
E46A 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E46C 2B FF B0            JNE FAIL    ; Error if different
E46F 30 A5               LDA #0xA5
E471 0E                  SLLA
E472 0E                  SLLA
E473 0E                  SLLA
E474 0E                  SLLA
E475 0E                  SLLA
E476 2D A0               CMPA #0xA0
E478 2B FF B0            JNE FAIL    ; Jump if result not good
E47B 2A 1F FB            LDA CARRY   ; Read the Carry Status
E47E 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E480 2B FF B0            JNE FAIL    ; Error if different
E483 30 A5               LDA #0xA5
E485 0E                  SLLA
E486 0E                  SLLA
E487 0E                  SLLA
E488 0E                  SLLA
E489 0E                  SLLA
E48A 0E                  SLAA
E48B 2D 40               CMPA #0x40
E48D 2B FF B0            JNE FAIL    ; Jump if result not good
E490 2A 1F FB            LDA CARRY   ; Read the Carry Status
E493 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E495 2B FF B0            JNE FAIL    ; Error if different
E498 30 A5               LDA #0xA5
E49A 0E                  SLLA
E49B 0E                  SLLA
E49C 0E                  SLLA
E49D 0E                  SLLA
E49E 0E                  SLLA
E49F 0E                  SLAA
E4A0 0E                  SLAA
E4A1 2D 80               CMPA #0x80
E4A3 2B FF B0            JNE FAIL    ; Jump if result not good
E4A6 2A 1F FB            LDA CARRY   ; Read the Carry Status
E4A9 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E4AB 2B FF B0            JNE FAIL    ; Error if different
E4AE 30 A5               LDA #0xA5
E4B0 0E                  SLLA
E4B1 0E                  SLLA
E4B2 0E                  SLLA
E4B3 0E                  SLLA
E4B4 0E                  SLLA
E4B5 0E                  SLAA
E4B6 0E                  SLAA
E4B7 0E                  SLAA
E4B8 2D 00               CMPA #0x00
E4BA 2B FF B0            JNE FAIL    ; Jump if result not good
E4BD 2A 1F FB            LDA CARRY   ; Read the Carry Status
E4C0 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E4C2 2B FF B0            JNE FAIL    ; Error if different
E4C5 30 A5               LDA #0xA5
E4C7 0E                  SLLA
E4C8 0E                  SLLA
E4C9 0E                  SLLA
E4CA 0E                  SLLA
E4CB 0E                  SLLA
E4CC 0E                  SLAA
E4CD 0E                  SLAA
E4CE 0E                  SLAA
E4CF 0E                  SLAA
E4D0 2D 00               CMPA #0x00
E4D2 2B FF B0            JNE FAIL    ; Jump if result not good
E4D5 2A 1F FB            LDA CARRY   ; Read the Carry Status
E4D8 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E4DA 2B FF B0            JNE FAIL    ; Error if different
                         ; --------------------------------------------------------------------
                         ; OP.0F 
                         ; JRNC Jump Relatif if Not Carry
                         ; --------------------------------------------------------------------
E4DD 30 0F      TSTOP0F  LDA #0x0F
E4DF 19                  NOTA
E4E0 31 C0 00            STA LEDPORT ; Output to LED port
E4E3 30 00               LDA #0x00   ; Clear carry
E4E5 31 1F FB            STA CARRY
E4E8 0F 03               JRNC TST0F_0
E4EA 32 FF B0            JMP FAIL
E4ED 30 01      TST0F_0  LDA #0x01   ; Set carry
E4EF 31 1F FB            STA CARRY
E4F2 0F 03               JRNC TST0F_1
E4F4 32 E4 FA            JMP TST0F_2
E4F7 32 FF B0   TST0F_1  JMP FAIL
E4FA 09         TST0F_2  NOP
                         ; --------------------------------------------------------------------
                         ; OP.10  RRCA   Rotate Right Logical Reg A through Carry 
                         ;               C -> b7 b6 b5 b4 b3 b2 b1 b0 -> C  
                         ; --------------------------------------------------------------------
E4FB 30 10      TSTOP10  LDA #0x10
E4FD 19                  NOTA
E4FE 31 C0 00            STA LEDPORT ; Output to LED port
E501 30 00               LDA #0x00   ; Clear Carry
E503 31 1F FB            STA CARRY
E506 10                  RRCA
E507 2D 00               CMPA #0x00
E509 2B FF B0            JNE FAIL
E50C 30 00               LDA #0x00   ; Clear Carry
E50E 31 1F FB            STA CARRY
E511 10                  RRCA
E512 2A 1F FB            LDA CARRY
E515 2D 00               CMPA #0x00
E517 2B FF B0            JNE FAIL
E51A 30 AA               LDA #0xAA   ; Test shifting
E51C 10                  RRCA
E51D 2D 55               CMPA #0x55
E51F 2B FF B0            JNE FAIL
E522 30 01               LDA #0x01   ; Test transfer of bit <0> to carry
E524 10                  RRCA
E525 2A 1F FB            LDA CARRY
E528 2D 01               CMPA #0x01
E52A 2B FF B0            JNE FAIL
E52D 30 00               LDA #0x00   ; Test A become 0 after shifting when carry is 0
E52F 31 1F FB            STA CARRY   ; insure carry is clear
E532 30 01               LDA #0x01   ; set bit <0> to '1'
E534 10                  RRCA
E535 2D 00               CMPA #0x00
E537 2B FF B0            JNE FAIL
E53A 30 00               LDA #0x00   ; Test bit <0> goes to bit <7> after 2 RRCA
E53C 31 1F FB            STA CARRY   ; insure carry is clear
E53F 30 01               LDA #0x01
E541 10                  RRCA
E542 10                  RRCA
E543 2D 80               CMPA #0x80
E545 2B FF B0            JNE FAIL
E548 10                  RRCA        ; continue rotating this bit
E549 2D 40               CMPA #0x40
E54B 2B FF B0            JNE FAIL
E54E 10                  RRCA
E54F 2D 20               CMPA #0x20
E551 2B FF B0            JNE FAIL
E554 10                  RRCA
E555 2D 10               CMPA #0x10
E557 2B FF B0            JNE FAIL
E55A 10                  RRCA
E55B 2D 08               CMPA #0x08
E55D 2B FF B0            JNE FAIL
E560 10                  RRCA
E561 2D 04               CMPA #0x04
E563 2B FF B0            JNE FAIL
E566 10                  RRCA
E567 2D 02               CMPA #0x02
E569 2B FF B0            JNE FAIL
E56C 10                  RRCA
E56D 2D 01               CMPA #0x01
E56F 2B FF B0            JNE FAIL
E572 10                  RRCA
E573 2D 00               CMPA #0x00
E575 2B FF B0            JNE FAIL
E578 10                  RRCA
E579 2D 80               CMPA #0x80
E57B 2B FF B0            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.11  RCF   Reset Carry Flag   C <- 0
                         ; --------------------------------------------------------------------
E57E 30 11      TSTOP11  LDA #0x11
E580 19                  NOTA
E581 31 C0 00            STA LEDPORT ; Output to LED port
E584 30 01               LDA #0x01   ; Set carry flag to 1
E586 31 1F FB            STA CARRY
E589 11                  RCF         ; Reset Carry Flag 
E58A 2A 1F FB            LDA CARRY   ; Check carry is now cleared
E58D 2D 00               CMPA #0x00
E58F 2B FF B0            JNE FAIL
E592 11                  RCF         ; Do again a Reset Carry Flag 
E593 2A 1F FB            LDA CARRY   ; Check carry is still cleared
E596 2D 00               CMPA #0x00
E598 2B FF B0            JNE FAIL
E59B 30 A5               LDA #0xA5   ; Check register A is not affected by a Reset Carry Flag
E59D 11                  RCF         ; Reset Carry Flag
E59E 2D A5               CMPA #0xA5  ; If A value not same then fail
E5A0 2B FF B0            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.12  SCF   Set Carry Flag   C <- 1
                         ; --------------------------------------------------------------------
E5A3 30 12      TSTOP12  LDA #0x12
E5A5 19                  NOTA
E5A6 31 C0 00            STA LEDPORT ; Output to LED port
E5A9 30 00               LDA #0x00   ; Clear carry flag
E5AB 31 1F FB            STA CARRY
E5AE 12                  SCF         ; Set Carry Flag 
E5AF 2A 1F FB            LDA CARRY   ; Check carry is set
E5B2 2D 01               CMPA #0x01
E5B4 2B FF B0            JNE FAIL
E5B7 12                  SCF         ; Set Carry Flag again
E5B8 2A 1F FB            LDA CARRY   ; Check carry is still set
E5BB 2D 01               CMPA #0x01
E5BD 2B FF B0            JNE FAIL
E5C0 30 BE               LDA #0xBE   ; Check register A is not affected by a Set Carry Flag
E5C2 12                  SCF         ; Set Carry Flag
E5C3 2D BE               CMPA #0xBE  ; If A value not same then fail
E5C5 2B FF B0            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.13  DECXL   Decrement XL   E updated
                         ; --------------------------------------------------------------------
E5C8 30 13      TSTOP13  LDA #0x13
E5CA 19                  NOTA
E5CB 31 C0 00            STA LEDPORT ; Output to LED port
E5CE 04 FF FF            LDX #0xFFFF
E5D1 13                  DECXL
E5D2 2A 1F F3            LDA XH
E5D5 2D FF               CMPA #0xFF
E5D7 2B FF B0            JNE FAIL
E5DA 2A 1F F4            LDA XL
E5DD 2D FE               CMPA #0xFE
E5DF 2B FF B0            JNE FAIL
E5E2 13                  DECXL
E5E3 2A 1F F3            LDA XH
E5E6 2D FF               CMPA #0xFF
E5E8 2B FF B0            JNE FAIL
E5EB 2A 1F F4            LDA XL
E5EE 2D FD               CMPA #0xFD
E5F0 2B FF B0            JNE FAIL
E5F3 04 A5 02            LDX #0xA502
E5F6 13                  DECXL
E5F7 2A 1F F3            LDA XH
E5FA 2D A5               CMPA #0xA5
E5FC 2B FF B0            JNE FAIL
E5FF 2A 1F F4            LDA XL
E602 2D 01               CMPA #0x01
E604 2B FF B0            JNE FAIL
E607 13                  DECXL
E608 2A 1F F3            LDA XH
E60B 2D A5               CMPA #0xA5
E60D 2B FF B0            JNE FAIL
E610 2A 1F F4            LDA XL
E613 2D 00               CMPA #0x00
E615 2B FF B0            JNE FAIL
E618 13                  DECXL
E619 2A 1F F3            LDA XH
E61C 2D A5               CMPA #0xA5
E61E 2B FF B0            JNE FAIL
E621 2A 1F F4            LDA XL
E624 2D FF               CMPA #0xFF
E626 2B FF B0            JNE FAIL
E629 13                  DECXL 
E62A 2A 1F F3            LDA XH
E62D 2D A5               CMPA #0xA5
E62F 2B FF B0            JNE FAIL
E632 2A 1F F4            LDA XL
E635 2D FE               CMPA #0xFE
E637 2B FF B0            JNE FAIL
E63A 04 00 02            LDX #0x0002 ; Check E status
E63D 13                  DECXL
E63E 2A 1F FA            LDA EQUAL
E641 2D 00               CMPA #0x00
E643 2B FF B0            JNE FAIL
E646 04 00 01            LDX #0x0001
E649 13                  DECXL
E64A 2A 1F FA            LDA EQUAL
E64D 2D 01               CMPA #0x01
E64F 2B FF B0            JNE FAIL
E652 04 FF FF            LDX #0xFFFF
E655 13                  DECXL
E656 2A 1F FA            LDA EQUAL
E659 2D 00               CMPA #0x00
E65B 2B FF B0            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.14  RRC 0x****   Rotate Right Logical Address location through Carry 
                         ;                     C -> b7 b6 b5 b4 b3 b2 b1 b0 -> C  
                         ; --------------------------------------------------------------------
E65E 30 14      TSTOP14  LDA #0x14
E660 19                  NOTA
E661 31 C0 00            STA LEDPORT ; Output to LED port
E664 30 00               LDA #0x00   ; Clear Carry
E666 31 1F FB            STA CARRY
E669 31 00 0F            STA ?b0
E66C 14 00 0F            RRC ?b0
E66F 2A 00 0F            LDA ?b0
E672 2D 00               CMPA #0x00
E674 2B FF B0            JNE FAIL
E677 30 00               LDA #0x00   ; Clear Carry
E679 31 1F FB            STA CARRY
E67C 31 00 0F            STA ?b0
E67F 14 00 0F            RRC ?b0
E682 2A 1F FB            LDA CARRY
E685 2D 00               CMPA #0x00
E687 2B FF B0            JNE FAIL
E68A 30 AA               LDA #0xAA   ; Test shifting
E68C 31 00 0F            STA ?b0
E68F 14 00 0F            RRC ?b0
E692 2A 00 0F            LDA ?b0
E695 2D 55               CMPA #0x55
E697 2B FF B0            JNE FAIL
E69A 30 01               LDA #0x01   ; Test transfer of bit <0> to carry
E69C 31 00 0F            STA ?b0
E69F 14 00 0F            RRC ?b0
E6A2 2A 1F FB            LDA CARRY
E6A5 2D 01               CMPA #0x01
E6A7 2B FF B0            JNE FAIL
E6AA 30 00               LDA #0x00   ; Test A become 0 after shifting when carry is 0
E6AC 31 1F FB            STA CARRY   ; insure carry is clear
E6AF 30 01               LDA #0x01   ; set bit <0> to '1'
E6B1 31 00 0F            STA ?b0
E6B4 14 00 0F            RRC ?b0
E6B7 2A 00 0F            LDA ?b0
E6BA 2D 00               CMPA #0x00
E6BC 2B FF B0            JNE FAIL
E6BF 30 00               LDA #0x00   ; Test bit <0> goes to bit <7> after 2 RRCA
E6C1 31 1F FB            STA CARRY   ; insure carry is clear
E6C4 30 01               LDA #0x01
E6C6 31 00 0F            STA ?b0
E6C9 14 00 0F            RRC ?b0
E6CC 14 00 0F            RRC ?b0
E6CF 2A 00 0F            LDA ?b0
E6D2 2D 80               CMPA #0x80
E6D4 2B FF B0            JNE FAIL
E6D7 14 00 0F            RRC ?b0     ; continue rotating this bit
E6DA 2A 00 0F            LDA ?b0
E6DD 2D 40               CMPA #0x40
E6DF 2B FF B0            JNE FAIL
E6E2 14 00 0F            RRC ?b0
E6E5 2A 00 0F            LDA ?b0
E6E8 2D 20               CMPA #0x20
E6EA 2B FF B0            JNE FAIL
E6ED 14 00 0F            RRC ?b0
E6F0 2A 00 0F            LDA ?b0
E6F3 2D 10               CMPA #0x10
E6F5 2B FF B0            JNE FAIL
E6F8 14 00 0F            RRC ?b0
E6FB 2A 00 0F            LDA ?b0
E6FE 2D 08               CMPA #0x08
E700 2B FF B0            JNE FAIL
E703 14 00 0F            RRC ?b0
E706 2A 00 0F            LDA ?b0
E709 2D 04               CMPA #0x04
E70B 2B FF B0            JNE FAIL
E70E 14 00 0F            RRC ?b0
E711 2A 00 0F            LDA ?b0
E714 2D 02               CMPA #0x02
E716 2B FF B0            JNE FAIL
E719 14 00 0F            RRC ?b0
E71C 2A 00 0F            LDA ?b0
E71F 2D 01               CMPA #0x01
E721 2B FF B0            JNE FAIL
E724 14 00 0F            RRC ?b0
E727 2A 00 0F            LDA ?b0
E72A 2D 00               CMPA #0x00
E72C 2B FF B0            JNE FAIL
E72F 14 00 0F            RRC ?b0
E732 2A 00 0F            LDA ?b0
E735 2D 80               CMPA #0x80
E737 2B FF B0            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.15 SRL 0x****   Shift Right Logical on Address
                         ;                    0 -> b7 b6 b5 b4 b3 b2 b1 b0 -> C
                         ; --------------------------------------------------------------------
E73A 30 15      TSTOP15  LDA #0x15
E73C 19                  NOTA
E73D 31 C0 00            STA LEDPORT ; Output to LED port
E740 30 A5               LDA #0xA5
E742 31 00 0F            STA ?b0
E745 15 00 0F            SRL ?b0
E748 2A 00 0F            LDA ?b0
E74B 2D 52               CMPA #0x52
E74D 2B FF B0            JNE FAIL    ; Jump if result not good
E750 2A 1F FB            LDA CARRY   ; Read the Carry Status
E753 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E755 2B FF B0            JNE FAIL    ; Error if different
E758 30 A5               LDA #0xA5
E75A 31 00 0F            STA ?b0
E75D 15 00 0F            SRL ?b0
E760 15 00 0F            SRL ?b0
E763 2A 00 0F            LDA ?b0
E766 2D 29               CMPA #0x29
E768 2B FF B0            JNE FAIL    ; Jump if result not good
E76B 2A 1F FB            LDA CARRY   ; Read the Carry Status
E76E 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E770 2B FF B0            JNE FAIL    ; Error if different
E773 30 A5               LDA #0xA5
E775 31 00 0F            STA ?b0
E778 15 00 0F            SRL ?b0
E77B 15 00 0F            SRL ?b0
E77E 15 00 0F            SRL ?b0
E781 2A 00 0F            LDA ?b0
E784 2D 14               CMPA #0x14
E786 2B FF B0            JNE FAIL    ; Jump if result not good
E789 2A 1F FB            LDA CARRY   ; Read the Carry Status
E78C 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E78E 2B FF B0            JNE FAIL    ; Error if different
E791 30 A5               LDA #0xA5
E793 31 00 0F            STA ?b0
E796 15 00 0F            SRL ?b0
E799 15 00 0F            SRL ?b0
E79C 15 00 0F            SRL ?b0
E79F 15 00 0F            SRL ?b0
E7A2 2A 00 0F            LDA ?b0
E7A5 2D 0A               CMPA #0x0A
E7A7 2B FF B0            JNE FAIL    ; Jump if result not good
E7AA 2A 1F FB            LDA CARRY   ; Read the Carry Status
E7AD 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E7AF 2B FF B0            JNE FAIL    ; Error if different
E7B2 30 A5               LDA #0xA5
E7B4 31 00 0F            STA ?b0
E7B7 15 00 0F            SRL ?b0
E7BA 15 00 0F            SRL ?b0
E7BD 15 00 0F            SRL ?b0
E7C0 15 00 0F            SRL ?b0
E7C3 15 00 0F            SRL ?b0
E7C6 2A 00 0F            LDA ?b0
E7C9 2D 05               CMPA #0x05
E7CB 2B FF B0            JNE FAIL    ; Jump if result not good
E7CE 2A 1F FB            LDA CARRY   ; Read the Carry Status
E7D1 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E7D3 2B FF B0            JNE FAIL    ; Error if different
E7D6 30 A5               LDA #0xA5
E7D8 31 00 0F            STA ?b0
E7DB 15 00 0F            SRL ?b0
E7DE 15 00 0F            SRL ?b0
E7E1 15 00 0F            SRL ?b0
E7E4 15 00 0F            SRL ?b0
E7E7 15 00 0F            SRL ?b0
E7EA 15 00 0F            SRL ?b0
E7ED 2A 00 0F            LDA ?b0
E7F0 2D 02               CMPA #0x02
E7F2 2B FF B0            JNE FAIL    ; Jump if result not good
E7F5 2A 1F FB            LDA CARRY   ; Read the Carry Status
E7F8 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E7FA 2B FF B0            JNE FAIL    ; Error if different
E7FD 30 A5               LDA #0xA5
E7FF 31 00 0F            STA ?b0
E802 15 00 0F            SRL ?b0
E805 15 00 0F            SRL ?b0
E808 15 00 0F            SRL ?b0
E80B 15 00 0F            SRL ?b0
E80E 15 00 0F            SRL ?b0
E811 15 00 0F            SRL ?b0
E814 15 00 0F            SRL ?b0
E817 2A 00 0F            LDA ?b0
E81A 2D 01               CMPA #0x01
E81C 2B FF B0            JNE FAIL    ; Jump if result not good
E81F 2A 1F FB            LDA CARRY   ; Read the Carry Status
E822 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E824 2B FF B0            JNE FAIL    ; Error if different
E827 30 A5               LDA #0xA5
E829 31 00 0F            STA ?b0
E82C 15 00 0F            SRL ?b0
E82F 15 00 0F            SRL ?b0
E832 15 00 0F            SRL ?b0
E835 15 00 0F            SRL ?b0
E838 15 00 0F            SRL ?b0
E83B 15 00 0F            SRL ?b0
E83E 15 00 0F            SRL ?b0
E841 15 00 0F            SRL ?b0
E844 2A 00 0F            LDA ?b0
E847 2D 00               CMPA #0x00
E849 2B FF B0            JNE FAIL    ; Jump if result not good
E84C 2A 1F FB            LDA CARRY   ; Read the Carry Status
E84F 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
E851 2B FF B0            JNE FAIL    ; Error if different
E854 30 A5               LDA #0xA5
E856 31 00 0F            STA ?b0
E859 15 00 0F            SRL ?b0
E85C 15 00 0F            SRL ?b0
E85F 15 00 0F            SRL ?b0
E862 15 00 0F            SRL ?b0
E865 15 00 0F            SRL ?b0
E868 15 00 0F            SRL ?b0
E86B 15 00 0F            SRL ?b0
E86E 15 00 0F            SRL ?b0
E871 15 00 0F            SRL ?b0
E874 2A 00 0F            LDA ?b0
E877 2D 00               CMPA #0x00
E879 2B FF B0            JNE FAIL    ; Jump if result not good
E87C 2A 1F FB            LDA CARRY   ; Read the Carry Status
E87F 2D 00               CMPA #0x00  ; The Carry Status bit is expected to be '0' with <7:1> set to '0'
E881 2B FF B0            JNE FAIL    ; Error if different
                         ; --------------------------------------------------------------------
                         ; OP.16 STX 0x****   STORE X REGISTER TO ADDRESS
                         ; --------------------------------------------------------------------
E884 30 16      TSTOP16  LDA #0x16
E886 19                  NOTA
E887 31 C0 00            STA LEDPORT ; Output to LED port
E88A 04 12 34            LDX #0x1234 ; Test a STX using immediate Hex address value
E88D 16 00 00            STX 0x0000  
E890 2A 00 00            LDA 0x0000
E893 2D 12               CMPA #0x12
E895 2B FF B0            JNE FAIL
E898 2A 00 01            LDA 0x0001
E89B 2D 34               CMPA #0x34
E89D 2B FF B0            JNE FAIL
E8A0 04 CA FE            LDX #0xCAFE ; Test a STX at address boundary requiring a carry to MSB
E8A3 16 10 FF            STX 0x10FF  
E8A6 2A 10 FF            LDA 0x10FF
E8A9 2D CA               CMPA #0xCA
E8AB 2B FF B0            JNE FAIL
E8AE 2A 11 00            LDA 0x1100
E8B1 2D FE               CMPA #0xFE
E8B3 2B FF B0            JNE FAIL
E8B6 04 BE EF            LDX #0xBEEF ; Test a STX on another boundary
E8B9 16 12 FF            STX 0x12FF  
E8BC 2A 12 FF            LDA 0x12FF
E8BF 2D BE               CMPA #0xBE
E8C1 2B FF B0            JNE FAIL
E8C4 2A 13 00            LDA 0x1300
E8C7 2D EF               CMPA #0xEF
E8C9 2B FF B0            JNE FAIL
E8CC 04 67 89            LDX #0x6789 ; Test a STX using symbolic address
E8CF 16 00 0E            STX ?b1
E8D2 2A 00 0E            LDA ?b1
E8D5 2D 67               CMPA #0x67
E8D7 2B FF B0            JNE FAIL
E8DA 2A 00 0F            LDA ?b0
E8DD 2D 89               CMPA #0x89
E8DF 2B FF B0            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.17 ORA #0x**   LOGICAL OR BETWEEN REG A AND IMMEDIATE BYTE
                         ; --------------------------------------------------------------------
E8E2 30 17      TSTOP17  LDA #0x17
E8E4 19                  NOTA
E8E5 31 C0 00            STA LEDPORT ; Output to LED port
E8E8 30 FF               LDA #0xFF
E8EA 17 FF               ORA #0xFF
E8EC 2D FF               CMPA #0xFF
E8EE 2B FF B0            JNE FAIL
E8F1 30 00               LDA #0x00
E8F3 17 00               ORA #0x00
E8F5 2D 00               CMPA #0x00
E8F7 2B FF B0            JNE FAIL
E8FA 30 25               LDA #0x25
E8FC 17 D3               ORA #0xD3
E8FE 2D F7               CMPA #0xF7
E900 2B FF B0            JNE FAIL
E903 30 00               LDA #0x00
E905 17 FF               ORA #0xFF
E907 2D FF               CMPA #0xFF
E909 2B FF B0            JNE FAIL
E90C 30 FF               LDA #0xFF
E90E 17 00               ORA #0x00
E910 2D FF               CMPA #0xFF
E912 2B FF B0            JNE FAIL
E915 30 14               LDA #0x14
E917 17 C1               ORA #0xC1
E919 2D D5               CMPA #0xD5
E91B 2B FF B0            JNE FAIL
E91E 30 AA               LDA #0xAA
E920 17 55               ORA #0x55
E922 2D FF               CMPA #0xFF
E924 2B FF B0            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.18 XORA #0x**  EXCLUSIVE OR BETWEEN REG A AND IMMEDIATE BYTE
                         ; --------------------------------------------------------------------
E927 30 18      TSTOP18  LDA #0x18
E929 19                  NOTA
E92A 31 C0 00            STA LEDPORT ; Output to LED port
E92D 30 00               LDA #0x00
E92F 18 00               XORA #0x00
E931 2D 00               CMPA #0x00
E933 2B FF B0            JNE FAIL
E936 30 00               LDA #0x00
E938 18 FF               XORA #0xFF
E93A 2D FF               CMPA #0xFF
E93C 2B FF B0            JNE FAIL
E93F 30 FF               LDA #0xFF
E941 18 FF               XORA #0xFF
E943 2D 00               CMPA #0x00
E945 2B FF B0            JNE FAIL
E948 30 FF               LDA #0xFF
E94A 18 55               XORA #0x55
E94C 2D AA               CMPA #0xAA
E94E 2B FF B0            JNE FAIL
E951 30 CE               LDA #0xCE
E953 18 5A               XORA #0x5A
E955 2D 94               CMPA #0x94
E957 2B FF B0            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.19 NOTA  LOGIC NOT ON REG A
                         ; --------------------------------------------------------------------
E95A 30 19      TSTOP19  LDA #0x19
E95C 19                  NOTA
E95D 31 C0 00            STA LEDPORT ; Output to LED port
E960 30 00               LDA #0x00
E962 19                  NOTA
E963 2D FF               CMPA #0xFF
E965 2B FF B0            JNE FAIL
E968 19                  NOTA
E969 2D 00               CMPA #0x00
E96B 2B FF B0            JNE FAIL
E96E 30 55               LDA #0x55
E970 19                  NOTA
E971 2D AA               CMPA #0xAA
E973 2B FF B0            JNE FAIL
E976 19                  NOTA
E977 2D 55               CMPA #0x55
E979 2B FF B0            JNE FAIL
E97C 19                  NOTA
E97D 2D AA               CMPA #0xAA
E97F 2B FF B0            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.1A CMPX #0x****   COMPARE X to immediate value
                         ; --------------------------------------------------------------------
E982 30 1A      TSTOP1A  LDA #0x1A
E984 19                  NOTA
E985 31 C0 00            STA LEDPORT ; Output to LED port
E988 04 00 00            LDX #0x0000 ; Load 0x0000 in X  (Testing with immediate hex value)
E98B 1A 00 00            CMPX #0x0000
E98E 2B FF B0            JNE FAIL
E991 1A 00 01            CMPX #0x0001
E994 2C FF B0            JEQ FAIL    ; good up tho here
E997 1A FF FF            CMPX #0xFFFF
E99A 2C FF B0            JEQ FAIL
E99D 04 FF 00            LDX #0xFF00 ; Load 0xFF00 in X
E9A0 1A FF 00            CMPX #0xFF00
E9A3 2B FF B0            JNE FAIL
E9A6 1A 00 FF            CMPX #0x00FF
E9A9 2C FF B0            JEQ FAIL
E9AC 1A FF FF            CMPX #0xFFFF
E9AF 2C FF B0            JEQ FAIL
E9B2 04 00 FF            LDX #0x00FF ; Load 0x00FF in X
E9B5 1A 00 FF            CMPX #0x00FF
E9B8 2B FF B0            JNE FAIL
E9BB 1A FF 00            CMPX #0xFF00
E9BE 2C FF B0            JEQ FAIL
E9C1 1A FF FF            CMPX #0xFFFF
E9C4 2C FF B0            JEQ FAIL
E9C7 04 FF FF            LDX #0xFFFF ; Load 0xFFFF in X
E9CA 1A FF FF            CMPX #0xFFFF
E9CD 2B FF B0            JNE FAIL
E9D0 1A FF 00            CMPX #0xFF00
E9D3 2C FF B0            JEQ FAIL
E9D6 1A 00 FF            CMPX #0x00FF
E9D9 2C FF B0            JEQ FAIL
E9DC 04 AB CD            LDX #0xABCD
E9DF 1A A5 CD            CMPX #0xA5CD
E9E2 2C FF B0            JEQ FAIL
E9E5 04 12 34            LDX #0x1234
E9E8 1A 12 AA            CMPX #0x12AA
E9EB 2C FF B0            JEQ FAIL
E9EE 04 AE C3            LDX #0xAEC3
E9F1 1A AE C3            CMPX #0xAEC3
E9F4 2B FF B0            JNE FAIL
E9F7 1A AE DB            CMPX #0xAEDB
E9FA 2C FF B0            JEQ FAIL
E9FD 1A 12 C3            CMPX #0x12C3
EA00 2C FF B0            JEQ FAIL
EA03 1A FF FF            CMPX #0xFFFF
EA06 2C FF B0            JEQ FAIL
                         ; --------------------------------------------------------------------
                         ; OP.1B LDX 0x**  
                         ; LDX using a 8-bit direct address (8-bit offset into 0x000xFF page)
                         ; --------------------------------------------------------------------
EA09 30 1B      TSTOP1B  LDA #0x1B
EA0B 19                  NOTA
EA0C 31 C0 00            STA LEDPORT    ; Output to LED port
EA0F 30 00               LDA #0x00
EA11 31 00 00            STA 0x0000
EA14 30 00               LDA #0x00
EA16 31 00 01            STA 0x0001
EA19 1B 00               LDX 0x00       ; Load index pointer from this 8 bit address
EA1B 2A 1F F3            LDA 0x1FF3     ; read X MSB
EA1E 2D 00               CMPA #0x00
EA20 2B FF B0            JNE FAIL
EA23 2A 1F F4            LDA 0x1FF4     ; read X LSB
EA26 2D 00               CMPA #0x00
EA28 2B FF B0            JNE FAIL       ;
EA2B 30 AB               LDA #0xAB
EA2D 31 00 02            STA 0x0002
EA30 30 CD               LDA #0xCD
EA32 31 00 03            STA 0x0003
EA35 1B 02               LDX 0x02       ; Load index pointer from this 8 bit address
EA37 2A 1F F3            LDA 0x1FF3     ; read X MSB
EA3A 2D AB               CMPA #0xAB
EA3C 2B FF B0            JNE FAIL
EA3F 2A 1F F4            LDA 0x1FF4     ; read X LSB
EA42 2D CD               CMPA #0xCD
EA44 2B FF B0            JNE FAIL       ;      
EA47 30 CA               LDA #0xCA
EA49 31 00 48            STA 0x0048
EA4C 30 FE               LDA #0xFE
EA4E 31 00 49            STA 0x0049
EA51 1B 48               LDX 0x48       ; Load index pointer from this 8 bit address
EA53 2A 1F F3            LDA 0x1FF3     ; read X MSB
EA56 2D CA               CMPA #0xCA
EA58 2B FF B0            JNE FAIL
EA5B 2A 1F F4            LDA 0x1FF4     ; read X LSB
EA5E 2D FE               CMPA #0xFE
EA60 2B FF B0            JNE FAIL
EA63 30 12               LDA #0x12      ; Test using symbolic adress
EA65 31 00 0E            STA 0x000E     ; ?b1
EA68 30 34               LDA #0x34
EA6A 31 00 0F            STA 0x000F     ; ?b0
EA6D 1B 0E               LDX ?b1        ; Load index pointer using symbolic LSB 8 bit address
EA6F 2A 1F F3            LDA 0x1FF3     ; read X MSB
EA72 2D 12               CMPA #0x12
EA74 2B FF B0            JNE FAIL
EA77 2A 1F F4            LDA 0x1FF4     ; read X LSB
EA7A 2D 34               CMPA #0x34
EA7C 2B FF B0            JNE FAIL
EA7F 30 56               LDA #0x56      ; Test using symbolic adress
EA81 31 00 09            STA 0x0009     ; ?b6
EA84 30 78               LDA #0x78
EA86 31 00 0A            STA 0x000A     ; ?b7
EA89 1B 09               LDX ?b6        ; Load index pointer using symbolic LSB 8 bit address
EA8B 2A 1F F3            LDA 0x1FF3     ; read X MSB
EA8E 2D 56               CMPA #0x56
EA90 2B FF B0            JNE FAIL
EA93 2A 1F F4            LDA 0x1FF4     ; read X LSB
EA96 2D 78               CMPA #0x78
EA98 2B FF B0            JNE FAIL
                         ; Test symbolic +- offset

                         ; --------------------------------------------------------------------
                         ; OP.1C LDA (****H,X)
                         ; LDA indexed indirect addressing
                         ; --------------------------------------------------------------------
EA9B 30 1C      TSTOP1C  LDA #0x1C
EA9D 19                  NOTA
EA9E 31 C0 00            STA LEDPORT    ; Output to LED port
                         ;Store a few bytes in RAM to be read using indexed indirect addressing
                         ;test with base address not requiring a carry to MSB
                         ;by incrementing X from 0x0000 upwards
EAA1 30 55               LDA #0x55
EAA3 31 00 00            STA 0x0000
EAA6 30 AA               LDA #0xAA
EAA8 31 00 01            STA 0x0001
EAAB 30 BE               LDA #0xBE
EAAD 31 00 02            STA 0x0002
EAB0 04 00 00            LDX #0x0000
EAB3 1C 00 00            LDA (0x0000,X)
EAB6 2D 55               CMPA #0x55
EAB8 2B FF B0            JNE FAIL
EABB 05                  INCX
EABC 1C 00 00            LDA (0x0000,X)
EABF 2D AA               CMPA #0xAA
EAC1 2B FF B0            JNE FAIL
EAC4 05                  INCX
EAC5 1C 00 00            LDA (0x0000,X) 
EAC8 2D BE               CMPA #0xBE
EACA 2B FF B0            JNE FAIL
                         ; Now test with a base address requiring a carry to MSB
                         ; by initializing X to 0x00FF and incrementing
                         ; storing data at 0x10FE onwards
EACD 30 12               LDA #0x12
EACF 31 10 FE            STA 0x10FE
EAD2 30 34               LDA #0x34
EAD4 31 10 FF            STA 0x10FF
EAD7 30 56               LDA #0x56
EAD9 31 11 00            STA 0x1100
EADC 30 78               LDA #0x78
EADE 31 11 01            STA 0x1101
EAE1 04 00 00            LDX #0x0000 ; Point to LSB of base address   
EAE4 1C 10 FE            LDA (0x10FE,X)
EAE7 2D 12               CMPA #0x12
EAE9 2B FF B0            JNE FAIL
EAEC 05                  INCX
EAED 1C 10 FE            LDA (0x10FE,X)
EAF0 2D 34               CMPA #0x34
EAF2 2B FF B0            JNE FAIL
EAF5 05                  INCX
EAF6 1C 10 FE            LDA (0x10FE,X)
EAF9 2D 56               CMPA #0x56
EAFB 2B FF B0            JNE FAIL
EAFE 05                  INCX
EAFF 1C 10 FE            LDA (0x10FE,X)
EB02 2D 78               CMPA #0x78
EB04 2B FF B0            JNE FAIL 
                         ; Finally test using a fixed indexed register with variable offset
                         ; storing data at 0x1234 onwards
EB07 30 12               LDA #0x12
EB09 31 12 34            STA 0x1234
EB0C 30 34               LDA #0x34
EB0E 31 12 35            STA 0x1235
EB11 30 56               LDA #0x56
EB13 31 12 36            STA 0x1236
EB16 30 78               LDA #0x78
EB18 31 12 37            STA 0x1237
EB1B 04 12 34            LDX #0x1234 ; Point to base address
EB1E 1C 00 00            LDA (0x0000,X)
EB21 2D 12               CMPA #0x12
EB23 2B FF B0            JNE FAIL
EB26 1C 00 01            LDA (0x0001,X)
EB29 2D 34               CMPA #0x34
EB2B 2B FF B0            JNE FAIL
EB2E 1C 00 02            LDA (0x0002,X)
EB31 2D 56               CMPA #0x56
EB33 2B FF B0            JNE FAIL
EB36 1C 00 03            LDA (0x0003,X)
EB39 2D 78               CMPA #0x78
EB3B 2B FF B0            JNE FAIL
                         ; Test using a fixed index register with carry to MSB
EB3E 30 9A               LDA #0x9A
EB40 31 12 FE            STA 0x12FE
EB43 30 BC               LDA #0xBC   
EB45 31 12 FF            STA 0x12FF
EB48 30 DE               LDA #0xDE
EB4A 31 13 00            STA 0x1300
EB4D 30 F0               LDA #0xF0
EB4F 31 13 01            STA 0x1301
EB52 04 01 FE            LDX #0x01FE ; Point to base address
EB55 1C 11 00            LDA (0x1100,X)
EB58 2D 9A               CMPA #0x9A
EB5A 2B FF B0            JNE FAIL
EB5D 1C 11 01            LDA (0x1101,X)
EB60 2D BC               CMPA #0xBC
EB62 2B FF B0            JNE FAIL
EB65 1C 11 02            LDA (0x1102,X)
EB68 2D DE               CMPA #0xDE
EB6A 2B FF B0            JNE FAIL
EB6D 1C 11 03            LDA (0x1103,X)
EB70 2D F0               CMPA #0xF0
EB72 2B FF B0            JNE FAIL
                         ; Test using symbolic with fixed index register to 0
EB75 30 DE               LDA #0xDE
EB77 31 00 00            STA 0x0000
EB7A 30 AD               LDA #0xAD
EB7C 31 00 01            STA 0x0001
EB7F 30 BE               LDA #0xBE
EB81 31 00 02            STA 0x0002
EB84 30 EF               LDA #0xEF
EB86 31 00 03            STA 0x0003
EB89 04 00 00            LDX #0x0000 ; Clear index
EB8C 1C 00 00            LDA (?b15,X)
EB8F 2D DE               CMPA #0xDE
EB91 2B FF B0            JNE FAIL
EB94 1C 00 01            LDA (?b14,X)
EB97 2D AD               CMPA #0xAD
EB99 2B FF B0            JNE FAIL
EB9C 1C 00 02            LDA (?b13,X)
EB9F 2D BE               CMPA #0xBE
EBA1 2B FF B0            JNE FAIL
EBA4 1C 00 03            LDA (?b12,X)
EBA7 2D EF               CMPA #0xEF
EBA9 2B FF B0            JNE FAIL
                         ; Test using symbolic and incrementing index
EBAC 30 CA               LDA #0xCA   ; ?b7      EQU 0x0008
EBAE 31 00 08            STA 0x0008
EBB1 30 FE               LDA #0xFE
EBB3 31 00 09            STA 0x0009
EBB6 30 55               LDA #0x55
EBB8 31 00 0A            STA 0x000A
EBBB 30 AA               LDA #0xAA
EBBD 31 00 0B            STA 0x000B
EBC0 04 00 00            LDX #0x0000 ; Clear index
EBC3 1C 00 08            LDA (?b7,X)
EBC6 2D CA               CMPA #0xCA
EBC8 2B FF B0            JNE FAIL
EBCB 05                  INCX
EBCC 1C 00 08            LDA (?b7,X)
EBCF 2D FE               CMPA #0xFE
EBD1 2B FF B0            JNE FAIL
EBD4 05                  INCX
EBD5 1C 00 08            LDA (?b7,X)
EBD8 2D 55               CMPA #0x55
EBDA 2B FF B0            JNE FAIL
EBDD 05                  INCX
EBDE 1C 00 08            LDA (?b7,X)
EBE1 2D AA               CMPA #0xAA
EBE3 2B FF B0            JNE FAIL              
                         ; Test using symbolic and incrementing index with a carry
EBE6 30 12               LDA #0x12   ; ?b0      EQU 0x000F
EBE8 31 16 FE            STA 0x16FE
EBEB 30 34               LDA #0x34
EBED 31 16 FF            STA 0x16FF
EBF0 30 56               LDA #0x56
EBF2 31 17 00            STA 0x1700
EBF5 30 78               LDA #0x78
EBF7 31 17 01            STA 0x1701
EBFA 04 16 EF            LDX #0x16EF ; Set base index
EBFD 1C 00 0F            LDA (?b0,X)
EC00 2D 12               CMPA #0x12
EC02 2B FF B0            JNE FAIL              
EC05 05                  INCX
EC06 1C 00 0F            LDA (?b0,X)
EC09 2D 34               CMPA #0x34
EC0B 2B FF B0            JNE FAIL              
EC0E 05                  INCX        ; carry on MSB
EC0F 1C 00 0F            LDA (?b0,X)
EC12 2D 56               CMPA #0x56
EC14 2B FF B0            JNE FAIL              
EC17 05                  INCX
EC18 1C 00 0F            LDA (?b0,X)
EC1B 2D 78               CMPA #0x78
EC1D 2B FF B0            JNE FAIL              
                         ; --------------------------------------------------------------------
                         ; OP.1D STA (****H,X)
                         ; STA indexed indirect addressing
                         ; --------------------------------------------------------------------
EC20 30 1D      TSTOP1D  LDA #0x1D
EC22 19                  NOTA
EC23 31 C0 00            STA LEDPORT    ; Output to LED port
                         ;Store a few bytes in RAM using indexed indirect addressing
                         ;test with base address not requiring a carry to MSB
                         ;by incrementing X from 0x0000 upwards
EC26 30 55               LDA #0x55      ; store data at 0x0000 onwards
EC28 04 00 00            LDX #0x0000
EC2B 1D 00 00            STA (0x0000,X)
EC2E 30 AA               LDA #0xAA
EC30 05                  INCX
EC31 1D 00 00            STA (0x0000,X)
EC34 30 BE               LDA #0xBE
EC36 05                  INCX
EC37 1D 00 00            STA (0x0000,X)
EC3A 04 00 00            LDX #0x0000    ; Now read back the stored data
EC3D 0A                  LDA (X)
EC3E 2D 55               CMPA #0x55
EC40 2B FF B0            JNE FAIL
EC43 05                  INCX
EC44 0A                  LDA (X)
EC45 2D AA               CMPA #0xAA
EC47 2B FF B0            JNE FAIL 
EC4A 05                  INCX
EC4B 0A                  LDA (X) 
EC4C 2D BE               CMPA #0xBE
EC4E 2B FF B0            JNE FAIL
                         ; Now test with a base address requiring a carry to MSB
                         ; by initializing X to 0x10FE and incrementing storing data
EC51 30 12               LDA #0x12
EC53 04 10 FE            LDX #0x10FE
EC56 1D 00 00            STA (0x0000,X)
EC59 30 34               LDA #0x34
EC5B 05                  INCX
EC5C 1D 00 00            STA (0x0000,X)
EC5F 30 56               LDA #0x56
EC61 05                  INCX
EC62 1D 00 00            STA (0x0000,X)
EC65 30 78               LDA #0x78
EC67 05                  INCX
EC68 1D 00 00            STA (0x0000,X)
EC6B 04 10 FE            LDX #0x10FE ; Initialize X to base address
EC6E 0A                  LDA (X)
EC6F 2D 12               CMPA #0x12
EC71 2B FF B0            JNE FAIL
EC74 05                  INCX
EC75 0A                  LDA (X)
EC76 2D 34               CMPA #0x34
EC78 2B FF B0            JNE FAIL
EC7B 05                  INCX
EC7C 0A                  LDA (X)
EC7D 2D 56               CMPA #0x56
EC7F 2B FF B0            JNE FAIL
EC82 05                  INCX
EC83 0A                  LDA (X)
EC84 2D 78               CMPA #0x78
EC86 2B FF B0            JNE FAIL
                         ; Test using a fixed indexed register with variable offset
                         ; storing data at 0x1234 onwards
EC89 30 12               LDA #0x12
EC8B 04 12 34            LDX #0x1234
EC8E 1D 00 00            STA (0x0000,X)
EC91 30 34               LDA #0x34
EC93 1D 00 01            STA (0x0001,X)
EC96 30 56               LDA #0x56
EC98 1D 00 02            STA (0x0002,X)
EC9B 30 78               LDA #0x78
EC9D 1D 00 03            STA (0x0003,X)
ECA0 04 12 34            LDX #0x1234 ; Point to base address
ECA3 0A                  LDA (X)
ECA4 2D 12               CMPA #0x12
ECA6 2B FF B0            JNE FAIL
ECA9 1C 00 01            LDA (0x0001,X)
ECAC 2D 34               CMPA #0x34
ECAE 2B FF B0            JNE FAIL
ECB1 1C 00 02            LDA (0x0002,X)
ECB4 2D 56               CMPA #0x56
ECB6 2B FF B0            JNE FAIL
ECB9 1C 00 03            LDA (0x0003,X)
ECBC 2D 78               CMPA #0x78
ECBE 2B FF B0            JNE FAIL
                         ; Test using a fixed index register with carry to MSB
ECC1 30 9A               LDA #0x9A
ECC3 04 14 FE            LDX #0x14FE
ECC6 1D 00 00            STA (0x0000,X)
ECC9 30 BC               LDA #0xBC
ECCB 1D 00 01            STA (0x0001,X)
ECCE 30 DE               LDA #0xDE
ECD0 1D 00 02            STA (0x0002,X)
ECD3 30 F0               LDA #0xF0
ECD5 1D 00 03            STA (0x0003,X)
ECD8 04 14 FE            LDX #0x14FE ; Point to base address
ECDB 0A                  LDA (X)
ECDC 2D 9A               CMPA #0x9A
ECDE 2B FF B0            JNE FAIL
ECE1 05                  INCX
ECE2 0A                  LDA (X)
ECE3 2D BC               CMPA #0xBC
ECE5 2B FF B0            JNE FAIL
ECE8 05                  INCX
ECE9 0A                  LDA (X)
ECEA 2D DE               CMPA #0xDE
ECEC 2B FF B0            JNE FAIL
ECEF 05                  INCX
ECF0 0A                  LDA (X)
ECF1 2D F0               CMPA #0xF0
ECF3 2B FF B0            JNE FAIL
                         ; Test with carry to MSB on index and base address
ECF6 30 45               LDA #0x45
ECF8 04 02 FE            LDX #0x02FE
ECFB 1D 11 00            STA (0x1100,X)
ECFE 30 67               LDA #0x67
ED00 1D 11 01            STA (0x1101,X)
ED03 30 89               LDA #0x89
ED05 1D 11 02            STA (0x1102,X)
ED08 30 AB               LDA #0xAB
ED0A 1D 11 03            STA (0x1103,X)
ED0D 04 01 FE            LDX #0x01FE ; Point to base address
ED10 1C 12 00            LDA (0x1200,X)
ED13 2D 45               CMPA #0x45
ED15 2B FF B0            JNE FAIL
ED18 05                  INCX
ED19 1C 12 00            LDA (0x1200,X)
ED1C 2D 67               CMPA #0x67
ED1E 2B FF B0            JNE FAIL
ED21 05                  INCX
ED22 1C 12 00            LDA (0x1200,X)
ED25 2D 89               CMPA #0x89
ED27 2B FF B0            JNE FAIL
ED2A 05                  INCX
ED2B 1C 12 00            LDA (0x1200,X)
ED2E 2D AB               CMPA #0xAB
ED30 2B FF B0            JNE FAIL
                         ; test using symbolic with fixed index register to 0
ED33 04 00 00            LDX #0x0000 ; Clear index
ED36 30 DE               LDA #0xDE
ED38 1D 00 05            STA (?b10,X)
ED3B 30 AD               LDA #0xAD
ED3D 1D 00 06            STA (?b9,X)
ED40 30 BE               LDA #0xBE
ED42 1D 00 07            STA (?b8,X)   
ED45 30 EF               LDA #0xEF
ED47 1D 00 08            STA (?b7,X)
ED4A 2A 00 05            LDA 0x0005
ED4D 2D DE               CMPA #0xDE
ED4F 2B FF B0            JNE FAIL
ED52 2A 00 06            LDA 0x0006
ED55 2D AD               CMPA #0xAD
ED57 2B FF B0            JNE FAIL
ED5A 2A 00 07            LDA 0x0007
ED5D 2D BE               CMPA #0xBE
ED5F 2B FF B0            JNE FAIL
ED62 2A 00 08            LDA 0x0008
ED65 2D EF               CMPA #0xEF
ED67 2B FF B0            JNE FAIL
                         ; test using symbolic and incrementing index
ED6A 04 00 00            LDX #0x0000 ; Clear index
ED6D 30 CA               LDA #0xCA   
ED6F 1D 00 0F            STA (?b0,X) ; ?b0      EQU 0x000F
ED72 05                  INCX
ED73 30 FE               LDA #0xFE
ED75 1D 00 0F            STA (?b0,X)
ED78 05                  INCX 
ED79 30 55               LDA #0x55
ED7B 1D 00 0F            STA (?b0,X)
ED7E 05                  INCX
ED7F 30 AA               LDA #0xAA
ED81 1D 00 0F            STA (?b0,X)
ED84 2A 00 0F            LDA 0x000F
ED87 2D CA               CMPA #0xCA
ED89 2B FF B0            JNE FAIL
ED8C 2A 00 10            LDA 0x0010
ED8F 2D FE               CMPA #0xFE
ED91 2B FF B0            JNE FAIL
ED94 2A 00 11            LDA 0x0011
ED97 2D 55               CMPA #0x55
ED99 2B FF B0            JNE FAIL
ED9C 2A 00 12            LDA 0x0012
ED9F 2D AA               CMPA #0xAA
EDA1 2B FF B0            JNE FAIL         
                         ; Test using symbolic and incrementing index with a carry
EDA4 04 14 EF            LDX #0x14EF ; Set base index
EDA7 30 12               LDA #0x12
EDA9 1D 00 0F            STA (?b0,X) ; 0x14FE
EDAC 05                  INCX
EDAD 30 34               LDA #0x34
EDAF 1D 00 0F            STA (?b0,X) ; 0x14FF
EDB2 05                  INCX
EDB3 30 56               LDA #0x56
EDB5 1D 00 0F            STA (?b0,X) ; 0x1500
EDB8 05                  INCX
EDB9 30 78               LDA #0x78
EDBB 1D 00 0F            STA (?b0,X) ; 0x1501
EDBE 2A 14 FE            LDA 0x14FE
EDC1 2D 12               CMPA #0x12
EDC3 2B FF B0            JNE FAIL
EDC6 2A 14 FF            LDA 0x14FF
EDC9 2D 34               CMPA #0x34
EDCB 2B FF B0            JNE FAIL
EDCE 2A 15 00            LDA 0x1500
EDD1 2D 56               CMPA #0x56
EDD3 2B FF B0            JNE FAIL
EDD6 2A 15 01            LDA 0x1501
EDD9 2D 78               CMPA #0x78
EDDB 2B FF B0            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.1E CLRX
                         ; CLEAR X REGISTER
                         ; --------------------------------------------------------------------
EDDE 30 1E      TSTOP1E  LDA #0x1E
EDE0 19                  NOTA
EDE1 31 C0 00            STA LEDPORT ; Output to LED port
EDE4 30 00               LDA #0x00   ; Clear E equal flag
EDE6 31 1F FA            STA 0x1FFA
EDE9 04 FF FF            LDX #0xFFFF ; Load X with non zero value
EDEC 1E                  CLRX
EDED 2A 1F F3            LDA 0x1FF3  ; Read X MSB
EDF0 2D 00               CMPA #0x00
EDF2 2B FF B0            JNE FAIL
EDF5 2A 1F F4            LDA 0x1FF4  ; Read X LSB
EDF8 2D 00               CMPA #0x00
EDFA 2B FF B0            JNE FAIL
EDFD 2A 1F FA            LDA 0x1FFA  ; Read E flag and check it is set
EE00 2D 01               CMPA #0x01
EE02 2B FF B0            JNE FAIL
EE05 30 01               LDA #0x01   ; Set E equal flag
EE07 31 1F FA            STA 0x1FFA
EE0A 04 12 34            LDX #0x1234 ; Load X with non zero value
EE0D 1E                  CLRX
EE0E 2A 1F F3            LDA 0x1FF3  ; Read X MSB
EE11 2D 00               CMPA #0x00
EE13 2B FF B0            JNE FAIL
EE16 2A 1F F4            LDA 0x1FF4  ; Read X LSB
EE19 2D 00               CMPA #0x00
EE1B 2B FF B0            JNE FAIL
EE1E 2A 1F FA            LDA 0x1FFA  ; Read E flag and check it is set
EE21 2D 01               CMPA #0x01  
EE23 2B FF B0            JNE FAIL
                         ; -----------------------------------------------------
                         ; OP.1F CMPA 0x**** 
                         ; Compare A with direct-addressed byte, Update Status E
                         ; -----------------------------------------------------
EE26 30 1F      TSTOP1F  LDA #0x1F
EE28 19                  NOTA
EE29 31 C0 00            STA LEDPORT ; Output to LED port
EE2C 30 5A               LDA #0x5A   ; Store a value in RAM
EE2E 31 02 00            STA 0x0200   
EE31 30 5A               LDA #0x5A
EE33 1F 02 00            CMPA 0x0200 ; Compare with same value
EE36 2B FF B0            JNE FAIL    ; Jump if result not good
EE39 2A 1F FA            LDA EQUAL   ; Read E flag and check it is set
EE3C 2D 01               CMPA #0x01  
EE3E 2B FF B0            JNE FAIL
EE41 30 3C               LDA #0x3C
EE43 1F 02 00            CMPA 0x0200 ; Compare with lower value
EE46 2C FF B0            JEQ FAIL    ; Jump if result indicates equality
EE49 2A 1F FA            LDA EQUAL  ; Read E flag and check it is cleared
EE4C 2D 00               CMPA #0x00  
EE4E 2B FF B0            JNE FAIL
EE51 30 7E               LDA #0x7E
EE53 1F 02 00            CMPA 0x0200 ; Compare with higher value
EE56 2C FF B0            JEQ FAIL    ; Jump if result indicates equality
EE59 2A 1F FA            LDA EQUAL   ; Read E flag and check it is cleared
EE5C 2D 00               CMPA #0x00  
EE5E 2B FF B0            JNE FAIL 
EE61 30 00               LDA #0x00
EE63 31 15 67            STA 0x1567
EE66 30 FF               LDA #0xFF
EE68 31 17 89            STA 0x1789
EE6B 30 00               LDA #0x00
EE6D 1F 15 67            CMPA 0x1567
EE70 2B FF B0            JNE FAIL
EE73 2A 1F FA            LDA EQUAL
EE76 2D 01               CMPA #0x01
EE78 2B FF B0            JNE FAIL
EE7B 30 FF               LDA #0xFF
EE7D 1F 17 89            CMPA 0x1789
EE80 2B FF B0            JNE FAIL
EE83 2A 1F FA            LDA EQUAL
EE86 2D 01               CMPA #0x01
EE88 2B FF B0            JNE FAIL 
EE8B 30 AA               LDA #0xAA
EE8D 1F 15 67            CMPA 0x1567
EE90 2C FF B0            JEQ FAIL
EE93 2A 1F FA            LDA EQUAL
EE96 2D 00               CMPA #0x00
EE98 2B FF B0            JNE FAIL
EE9B 30 55               LDA #0x55
EE9D 1F 17 89            CMPA 0x1789
EEA0 2C FF B0            JEQ FAIL
EEA3 2A 1F FA            LDA EQUAL
EEA6 2D 00               CMPA #0x00
EEA8 2B FF B0            JNE FAIL
                         ; Test with symbolic address
EEAB 30 41               LDA #0x41      ; 'A'
EEAD 1F F8 61            CMPA MSGTXT1   ; '1' 
EEB0 2C FF B0            JEQ FAIL
EEB3 30 31               LDA #0x31      ; '1'
EEB5 1F F8 61            CMPA MSGTXT1   ; '1'
EEB8 2B FF B0            JNE FAIL
EEBB 30 57               LDA #0x57      ; 'W'
EEBD 1F F8 6E            CMPA MSGTXT2+6 ; 'W'
EEC0 2B FF B0            JNE FAIL
EEC3 30 54               LDA #0x54
EEC5 1F F8 73            CMPA MSGTXT3   ; 'T'
EEC8 2B FF B0            JNE FAIL
EECB 30 68               LDA #0x68
EECD 1F F8 74            CMPA MSGTXT3+1 ; 'h'
EED0 2B FF B0            JNE FAIL
EED3 30 69               LDA #0x69
EED5 1F F8 75            CMPA MSGTXT3+2 ; 'i'
EED8 2B FF B0            JNE FAIL
EEDB 30 73               LDA #0x73
EEDD 1F F8 76            CMPA MSGTXT3+3 ; 's'
EEE0 2B FF B0            JNE FAIL
EEE3 30 20               LDA #0x20
EEE5 1F F8 77            CMPA MSGTXT3+4 ; ' '
EEE8 2B FF B0            JNE FAIL
EEEB 30 69               LDA #0x69
EEED 1F F8 78            CMPA MSGTXT3+5 ; 'i'
EEF0 2B FF B0            JNE FAIL
EEF3 30 73               LDA #0x73
EEF5 1F F8 79            CMPA MSGTXT3+6 ; 's'
EEF8 2B FF B0            JNE FAIL
EEFB 30 72               LDA #0x72      ; 'r'
EEFD 1F F8 AE            CMPA MSGTXT3+59
EF00 2B FF B0            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.29 ADDA 0x****  
                         ; ADD A WITH BYTE AT ADDRESS, C UPDATE
                         ; --------------------------------------------------------------------
EF03 30 29      TSTOP29  LDA #0x29
EF05 19                  NOTA
EF06 31 C0 00            STA LEDPORT ; Output to LED port
EF09 30 5F               LDA #0x5F   ; Store a value in RAM
EF0B 31 01 23            STA 0x0123   
EF0E 30 63               LDA #0x63
EF10 29 01 23            ADDA 0x0123 ; Add to A the byte at address location
EF13 2D C2               CMPA #0xC2  ; Check the sum
EF15 2B FF B0            JNE FAIL    ; Jump if result not good
EF18 2A 1F FB            LDA CARRY   ; Read the Carry Status
EF1B 2D 00               CMPA #0x00  ; No carry expected then C should be '0'
EF1D 2B FF B0            JNE FAIL    ; Error if carry is set

EF20 30 AC               LDA #0xAC   ; Store another value in RAM
EF22 31 10 56            STA 0x1056   
EF25 30 D9               LDA #0xD9
EF27 29 10 56            ADDA 0x1056 ; Add to A the byte at address location
EF2A 2D 85               CMPA #0x85  ; Check the sum LSB
EF2C 2B FF B0            JNE FAIL    ; Jump if result not as expected
EF2F 2A 1F FB            LDA CARRY   ; Read the Carry Status
EF32 2D 01               CMPA #0x01  ; The Carry Status bit is expected to be '1' with <7:1> set to '0'
EF34 2B FF B0            JNE FAIL    ; Error if different
                         ; --------------------------------------------------------------------
                         ; OP.2A LDA 0x****  
                         ; LOAD A WITH BYTE AT ADDRESS (Direct Addressing)
                         ; --------------------------------------------------------------------
EF37 30 2A      TSTOP2A  LDA #0x2A
EF39 19                  NOTA
EF3A 31 C0 00            STA LEDPORT ; Output to LED port
EF3D 30 AA               LDA #0xAA   ; Load immediate in register A
EF3F 2D AA               CMPA #0xAA
EF41 2B FF B0            JNE FAIL
EF44 30 01               LDA #0x01
EF46 2D 01               CMPA #0x01
EF48 2B FF B0            JNE FAIL
EF4B 30 02               LDA #0x02
EF4D 2D 02               CMPA #0x02
EF4F 2B FF B0            JNE FAIL
EF52 30 04               LDA #0x04
EF54 2D 04               CMPA #0x04
EF56 2B FF B0            JNE FAIL
EF59 30 08               LDA #0x08
EF5B 2D 08               CMPA #0x08
EF5D 2B FF B0            JNE FAIL
EF60 30 10               LDA #0x10
EF62 2D 10               CMPA #0x10
EF64 2B FF B0            JNE FAIL
EF67 30 20               LDA #0x20
EF69 2D 20               CMPA #0x20
EF6B 2B FF B0            JNE FAIL
EF6E 30 40               LDA #0x40
EF70 2D 40               CMPA #0x40
EF72 2B FF B0            JNE FAIL
EF75 30 80               LDA #0x80
EF77 2D 80               CMPA #0x80
EF79 2B FF B0            JNE FAIL
EF7C 30 55               LDA #0x55
EF7E 2D 55               CMPA #0x55
EF80 2B FF B0            JNE FAIL
EF83 30 FF               LDA #0xFF
EF85 2D FF               CMPA #0xFF
EF87 2B FF B0            JNE FAIL
                         ; Now test symbolic with positive offset
EF8A 2A F8 61            LDA MSGTXT1
EF8D 2D 31               CMPA #0x31     ; '1'
EF8F 2B FF B0            JNE FAIL
EF92 2A F8 62            LDA MSGTXT1+1
EF95 2D 32               CMPA #0x32     ; '2'
EF97 2B FF B0            JNE FAIL
EF9A 2A F8 63            LDA MSGTXT1+2
EF9D 2D 33               CMPA #0x33     ; '3'
EF9F 2B FF B0            JNE FAIL
EFA2 2A F8 64            LDA MSGTXT1+3
EFA5 2D 41               CMPA #0x41     ; 'A'
EFA7 2B FF B0            JNE FAIL
EFAA 2A F8 65            LDA MSGTXT1+4
EFAD 2D 42               CMPA #0x42     ; 'B'
EFAF 2B FF B0            JNE FAIL
EFB2 2A F8 66            LDA MSGTXT1+5
EFB5 2D 43               CMPA #0x43     ; 'C'
EFB7 2B FF B0            JNE FAIL
EFBA 2A F8 67            LDA MSGTXT1+6
EFBD 2D 00               CMPA #0x00     ; null terminator
EFBF 2B FF B0            JNE FAIL
EFC2 2A F8 6B            LDA MSGTXT1+10
EFC5 2D 6C               CMPA #0x6C
EFC7 2B FF B0            JNE FAIL
EFCA 2A F8 6C            LDA MSGTXT1+11
EFCD 2D 6F               CMPA #0x6F
EFCF 2B FF B0            JNE FAIL
                         ; Now test symbolic with negative offset
EFD2 2A F8 73            LDA MSGTXT3
EFD5 2D 54               CMPA #0x54     ; 'T'
EFD7 2B FF B0            JNE FAIL
EFDA 2A F8 72            LDA MSGTXT3-1
EFDD 2D 00               CMPA #0x00     ; null terminator
EFDF 2B FF B0            JNE FAIL
EFE2 2A F8 71            LDA MSGTXT3-2
EFE5 2D 64               CMPA #0x64     ; 'd'
EFE7 2B FF B0            JNE FAIL
EFEA 2A F8 70            LDA MSGTXT3-3
EFED 2D 72               CMPA #0x72     ; 'l'
EFEF 2B FF B0            JNE FAIL
EFF2 2A F8 69            LDA MSGTXT3-10
EFF5 2D 65               CMPA #0x65
EFF7 2B FF B0            JNE FAIL
EFFA 2A F8 68            LDA MSGTXT3-11
EFFD 2D 48               CMPA #0x48
EFFF 2B FF B0            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.2B JNE 0x****  
                         ; JUMP IF E=0
                         ; Only a partial validation because i do not have symbolic address
                         ; processing in the assembler program.
                         ; --------------------------------------------------------------------
F002 30 2B      TSTOP2B  LDA #0x2B
F004 19                  NOTA
F005 31 C0 00            STA LEDPORT ; Output to LED port
F008 30 6D               LDA #0x6D   ; Load a value in A
F00A 2D 6D               CMPA #0x6D  ; Compare with the same value
F00C 2B FF B0            JNE FAIL    ; Error if values are different
F00F 30 10               LDA #0x10
F011 2D 10               CMPA #0x10
F013 2B FF B0            JNE FAIL
F016 30 01               LDA #0x01
F018 2D 01               CMPA #0x01
F01A 2B FF B0            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.2C JEQ 0x****
                         ; JUMP IF E=1
                         ; --------------------------------------------------------------------
F01D 30 2C      TST2C    LDA #0x2C
F01F 19                  NOTA
F020 31 C0 00            STA LEDPORT ; Output to LED port
F023 30 7A               LDA #0x7A   ; Load a value in A
F025 2D 28               CMPA #0x28  ; Compare with a different value
F027 2C FF B0            JEQ FAIL    ; If appear identical then it's and error
F02A 30 FE               LDA #0xFE   ; Again with adifference 
F02C 2D FF               CMPA #0xFF
F02E 2C FF B0            JEQ FAIL 
F031 30 01               LDA #0x01   ; Another with difference
F033 2D 10               CMPA #0x10
F035 2C FF B0            JEQ FAIL
F038 30 AB               LDA #0xAB   ; Now compare when values are identical
F03A 2D AB               CMPA #0xAB
F03C 2C F0 42            JEQ TST2C_1 ; Testing if equal?
F03F 32 FF B0            JMP FAIL    ; Result say both are not equal then it's a failure
F042 30 00      TST2C_1  LDA #0x00   ; Result say the values are identical so we are passing
F044 2D 00               CMPA #0x00
F046 2C F0 4C            JEQ TST2C_2 ; Testing if equal?
F049 32 FF B0            JMP FAIL    ; if different then it's a failure
F04C 30 01      TST2C_2  LDA #0x01
F04E 2D 01               CMPA #0x01
F050 2C F0 56            JEQ TST2C_3 ; Testing if equal?
F053 32 FF B0            JMP FAIL    ; if different then it's a failure
F056 30 02      TST2C_3  LDA #0x02
F058 2D 02               CMPA #0x02
F05A 2C F0 60            JEQ TST2C_4 ; Testing if equal?
F05D 32 FF B0            JMP FAIL    ; if different then it's a failure
F060 30 04      TST2C_4  LDA #0x04
F062 2D 04               CMPA #0x04
F064 2C F0 6A            JEQ TST2C_5 ; Testing if equal?
F067 32 FF B0            JMP FAIL    ; if different then it's a failure
F06A 30 08      TST2C_5  LDA #0x08
F06C 2D 08               CMPA #0x08
F06E 2C F0 74            JEQ TST2C_6 ; Testing if equal?
F071 32 FF B0            JMP FAIL    ; if different then it's a failure
F074 30 10      TST2C_6  LDA #0x10
F076 2D 10               CMPA #0x10
F078 2C F0 7E            JEQ TST2C_7 ; Testing if equal?
F07B 32 FF B0            JMP FAIL    ; if different then it's a failure
F07E 30 20      TST2C_7  LDA #0x20
F080 2D 20               CMPA #0x20
F082 2C F0 88            JEQ TST2C_8 ; Testing if equal?
F085 32 FF B0            JMP FAIL    ; if different then it's a failure         
F088 30 40      TST2C_8  LDA #0x40
F08A 2D 40               CMPA #0x40
F08C 2C F0 92            JEQ TST2C_9 ; Testing if equal?
F08F 32 FF B0            JMP FAIL    ; if different then it's a failure         
F092 30 80      TST2C_9  LDA #0x80
F094 2D 80               CMPA #0x80
F096 2C F0 9C            JEQ TST2C_10 ; Testing if equal?
F099 32 FF B0            JMP FAIL    ; if different then it's a failure         
F09C 09         TST2C_10 NOP
                         ; --------------------------------------------------------------------
                         ; OP.2D CMPA #0x**
                         ; COMPARE A WITH IMMEDIATE VALUE    EQUAL STATUS BIT (E) UPDATED
                         ; --------------------------------------------------------------------
F09D 30 2D      TSTOP2D  LDA #0x2D
F09F 19                  NOTA
F0A0 31 C0 00            STA LEDPORT ; Output to LED port
F0A3 30 12               LDA #0x12   ; Load a value in A
F0A5 2D 12               CMPA #0x12  ; Compare with identical value
F0A7 2A 1F FA            LDA EQUAL   ; Inspect EQUAL STATUS 
F0AA 2D 01               CMPA #0x01  ; Verify bit<0> E = '1' and all others bits <7:1> are '0'    
F0AC 2B FF B0            JNE FAIL    ; If different then it's and error
F0AF 30 AA               LDA #0xAA
F0B1 2D 55               CMPA #0x55  ; Compare with a different value
F0B3 2A 1F FA            LDA EQUAL   ; Inspect EQUAL STATUS
F0B6 2D 00               CMPA #0x00  ; Verify bit<0> E = '0' and all others bits <7:1> are '0'    
F0B8 2B FF B0            JNE FAIL    ; If different then it's and error
                         ; --------------------------------------------------------------------
                         ; OP.2E ADCA #0x**
                         ; REG A = REG A + IMMEDIATE BYTE + CARRY (C)   
                         ; CARRY STATUS (C) IS UPDATED
                         ; --------------------------------------------------------------------
F0BB 30 2E      TSTOP2E  LDA #0x2E
F0BD 19                  NOTA
F0BE 31 C0 00            STA LEDPORT ; Output to LED port
F0C1 30 00               LDA #0x00   ; Clear CARRY (C)
F0C3 31 1F FB            STA CARRY      
F0C6 30 45               LDA #0x45
F0C8 2E 5B               ADCA #0x5B
F0CA 2D A0               CMPA #0xA0  ; Verify summ
F0CC 2B FF B0            JNE FAIL
F0CF 2A 1F FB            LDA CARRY   ; Check carry
F0D2 2D 00               CMPA #0x00  ; Should be clear
F0D4 2B FF B0            JNE FAIL

F0D7 30 01               LDA #0x01   ; Set CARRY (C)
F0D9 31 1F FB            STA CARRY
F0DC 30 56               LDA #0x56
F0DE 2E 6D               ADCA #0x6D
F0E0 2D C4               CMPA #0xC4   ; Verify summ
F0E2 2B FF B0            JNE FAIL
F0E5 2A 1F FB            LDA CARRY   ; Check carry
F0E8 2D 00               CMPA #0x00  ; Should be clear
F0EA 2B FF B0            JNE FAIL

F0ED 30 00               LDA #0x00   ; Clear CARRY (C)
F0EF 31 1F FB            STA CARRY
F0F2 30 7F               LDA #0x7F
F0F4 2E DE               ADCA #0xDE
F0F6 2D 5D               CMPA #0x5D  ; Verify summ
F0F8 2B FF B0            JNE FAIL
F0FB 2A 1F FB            LDA CARRY   ; Check carry
F0FE 2D 01               CMPA #0x01  ; Should be set
F100 2B FF B0            JNE FAIL

F103 30 01               LDA #0x01   ; Set CARRY (C)
F105 31 1F FB            STA CARRY
F108 30 FF               LDA #0xFF
F10A 2E FF               ADCA #0xFF
F10C 2D FF               CMPA #0xFF  ; Verify summ
F10E 2B FF B0            JNE FAIL
F111 2A 1F FB            LDA CARRY   ; Check carry
F114 2D 01               CMPA #0x01  ; Should be set
F116 2B FF B0            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.2F ADDA #0x**
                         ; ACCA+M>ACCA     C UPDATED
                         ; --------------------------------------------------------------------
F119 30 2F      TSTOP2F  LDA #0x2F
F11B 19                  NOTA
F11C 31 C0 00            STA LEDPORT ; Output to LED port
F11F 30 23               LDA #0x23
F121 2F 45               ADDA #0x45
F123 2D 68               CMPA #0x68
F125 2B FF B0            JNE FAIL
F128 2A 1F FB            LDA CARRY   ; Read Carry bit <0>
F12B 2D 00               CMPA #0x00  ; Expecting C=0
F12D 2B FF B0            JNE FAIL
F130 30 8A               LDA #0x8A
F132 2F BD               ADDA #0xBD
F134 2D 47               CMPA #0x47   
F136 2B FF B0            JNE FAIL
F139 2A 1F FB            LDA CARRY   ; Read Carry bit <0>
F13C 2D 01               CMPA #0x01  ; Expecting C=1
F13E 2B FF B0            JNE FAIL
F141 30 01               LDA #0x01
F143 2F 02               ADDA #0x02
F145 2D 03               CMPA #0x03
F147 2B FF B0            JNE FAIL
F14A 2A 1F FB            LDA CARRY   ; Read Carry bit <0>
F14D 2D 00               CMPA #0x00  ; Expecting C=0
F14F 2B FF B0            JNE FAIL
F152 30 FF               LDA #0xFF
F154 2F FF               ADDA #0xFF
F156 2D FE               CMPA #0xFE
F158 2B FF B0            JNE FAIL
F15B 2A 1F FB            LDA CARRY   ; Read Carry bit <0>
F15E 2D 01               CMPA #0x01   ; Expecting C=1
F160 2B FF B0            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.30 LDA #0x**  
                         ; LOAD IMMEDIATE VALUE IN REGISTER A
                         ; --------------------------------------------------------------------
F163 30 30      TSTOP30  LDA #0x30
F165 19                  NOTA
F166 31 C0 00            STA LEDPORT ; Output to LED port
F169 30 00               LDA #0x00
F16B 2D 00               CMPA #0x00
F16D 2B FF B0            JNE FAIL
F170 30 01               LDA #0x01
F172 2D 01               CMPA #0x01
F174 2B FF B0            JNE FAIL
F177 30 02               LDA #0x02
F179 2D 02               CMPA #0x02
F17B 2B FF B0            JNE FAIL
F17E 30 04               LDA #0x04
F180 2D 04               CMPA #0x04
F182 2B FF B0            JNE FAIL
F185 30 08               LDA #0x08
F187 2D 08               CMPA #0x08
F189 2B FF B0            JNE FAIL
F18C 30 10               LDA #0x10
F18E 2D 10               CMPA #0x10
F190 2B FF B0            JNE FAIL
F193 30 20               LDA #0x20
F195 2D 20               CMPA #0x20
F197 2B FF B0            JNE FAIL
F19A 30 40               LDA #0x40
F19C 2D 40               CMPA #0x40
F19E 2B FF B0            JNE FAIL
F1A1 30 80               LDA #0x80
F1A3 2D 80               CMPA #0x80
F1A5 2B FF B0            JNE FAIL
F1A8 30 55               LDA #0x55
F1AA 2D 55               CMPA #0x55
F1AC 2B FF B0            JNE FAIL
F1AF 30 AA               LDA #0xAA
F1B1 2D AA               CMPA #0xAA
F1B3 2B FF B0            JNE FAIL
F1B6 30 FF               LDA #0xFF
F1B8 2D FF               CMPA #0xFF
F1BA 2B FF B0            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.31 STA 0x**** 
                         ; STORE REG.A TO ADDRESSE
                         ; --------------------------------------------------------------------
F1BD 30 31      TSTOP31  LDA #0x31
F1BF 19                  NOTA
F1C0 31 C0 00            STA LEDPORT ; Output to LED port
F1C3 30 12               LDA #0x12   ; Write to RAM
F1C5 31 00 00            STA 0x0000
F1C8 30 23               LDA #0x23
F1CA 31 00 01            STA 0x0001
F1CD 30 34               LDA #0x34
F1CF 31 00 02            STA 0x0002
F1D2 30 45               LDA #0x45
F1D4 31 00 04            STA 0x0004
F1D7 30 56               LDA #0x56
F1D9 31 00 08            STA 0x0008
F1DC 30 67               LDA #0x67
F1DE 31 00 10            STA 0x0010
F1E1 30 78               LDA #0x78
F1E3 31 00 20            STA 0x0020
F1E6 30 89               LDA #0x89
F1E8 31 00 40            STA 0x0040
F1EB 30 AB               LDA #0xAB
F1ED 31 00 80            STA 0x0080
F1F0 30 BC               LDA #0xBC
F1F2 31 01 00            STA 0x0100
F1F5 30 CD               LDA #0xCD
F1F7 31 02 00            STA 0x0200
F1FA 30 DE               LDA #0xDE
F1FC 31 04 00            STA 0x0400
F1FF 30 22               LDA #0x22
F201 31 08 00            STA 0x0800
F204 30 33               LDA #0x33
F206 31 10 00            STA 0x1000
F209 30 44               LDA #0x44
F20B 31 17 00            STA 0x1700
F20E 2A 00 00            LDA 0x0000  ; Read from RAM and compare
F211 2D 12               CMPA #0x12
F213 2B FF B0            JNE FAIL
F216 2A 00 01            LDA 0x0001
F219 2D 23               CMPA #0x23
F21B 2B FF B0            JNE FAIL
F21E 2A 00 02            LDA 0x0002
F221 2D 34               CMPA #0x34
F223 2B FF B0            JNE FAIL
F226 2A 00 04            LDA 0x0004
F229 2D 45               CMPA #0x45
F22B 2B FF B0            JNE FAIL
F22E 2A 00 08            LDA 0x0008
F231 2D 56               CMPA #0x56
F233 2B FF B0            JNE FAIL
F236 2A 00 10            LDA 0x0010
F239 2D 67               CMPA #0x67
F23B 2B FF B0            JNE FAIL
F23E 2A 00 20            LDA 0x0020
F241 2D 78               CMPA #0x78
F243 2B FF B0            JNE FAIL
F246 2A 00 40            LDA 0x0040
F249 2D 89               CMPA #0x89
F24B 2B FF B0            JNE FAIL
F24E 2A 00 80            LDA 0x0080
F251 2D AB               CMPA #0xAB
F253 2B FF B0            JNE FAIL
F256 2A 01 00            LDA 0x0100
F259 2D BC               CMPA #0xBC
F25B 2B FF B0            JNE FAIL
F25E 2A 02 00            LDA 0x0200
F261 2D CD               CMPA #0xCD
F263 2B FF B0            JNE FAIL
F266 2A 04 00            LDA 0x0400
F269 2D DE               CMPA #0xDE
F26B 2B FF B0            JNE FAIL
F26E 2A 08 00            LDA 0x0800
F271 2D 22               CMPA #0x22
F273 2B FF B0            JNE FAIL
F276 2A 10 00            LDA 0x1000
F279 2D 33               CMPA #0x33
F27B 2B FF B0            JNE FAIL
F27E 2A 17 00            LDA 0x1700
F281 2D 44               CMPA #0x44
F283 2B FF B0            JNE FAIL
                         ; --------------------------------------------------------------------
                         ; OP.32 JMP 0x**** 
                         ; JUMP INCONDITIONAL TO ADDRESS
                         ; --------------------------------------------------------------------
                         ;LDA #0x32
                         ;NOTA
                         ;STA LEDPORT ; Output to LED port

                         ; --------------------------------------------------------------------
                         ; OP.33 ANDA #0x**  REGISTER A AND LOGICAL IMMEDIATE BYTE
                         ; --------------------------------------------------------------------
F286 30 33      TSTOP33  LDA #0x33
F288 19                  NOTA
F289 31 C0 00            STA LEDPORT ; Output to LED port
F28C 30 FF               LDA #0xFF
F28E 33 52               ANDA #0x52
F290 2D 52               CMPA #0x52
F292 2B FF B0            JNE FAIL
F295 30 E7               LDA #0xE7
F297 33 3C               ANDA #0x3C
F299 2D 24               CMPA #0x24
F29B 2B FF B0            JNE FAIL
F29E 30 00               LDA #0x00
F2A0 33 00               ANDA #0x00
F2A2 2D 00               CMPA #0x00
F2A4 2B FF B0            JNE FAIL
F2A7 30 FF               LDA #0xFF
F2A9 33 FF               ANDA #0xFF
F2AB 2D FF               CMPA #0xFF
F2AD 2B FF B0            JNE FAIL
F2B0 30 FF               LDA #0xFF
F2B2 33 55               ANDA #0x55
F2B4 2D 55               CMPA #0x55
F2B6 2B FF B0            JNE FAIL
F2B9 30 FF               LDA #0xFF
F2BB 33 00               ANDA #0x00
F2BD 2D 00               CMPA #0x00
F2BF 2B FF B0            JNE FAIL

                         ; --------------------------------------------------------------------
                         ; FIBONACCI TEST
                         ; first method using direct addressing
                         ; --------------------------------------------------------------------         
F2C2 30 40      TSTFB1   LDA #0x40
F2C4 19                  NOTA
F2C5 31 C0 00            STA LEDPORT ; Output to LED port
                                     ;
F2C8 30 00               LDA #0x00   ; Init first number with 00H
F2CA 31 10 00            STA 0x1000
F2CD 30 01               LDA #0x01   ; Init second number with 01H
F2CF 31 10 01            STA 0x1001
F2D2 2A 10 00            LDA 0x1000  ; Load first number in A
F2D5 29 10 01            ADDA 0x1001 ; Add second number to A
F2D8 31 10 02            STA 0x1002  ; Store the summ
F2DB 2D 01               CMPA #0x01  ; HEX   Decimal  Real Value (in 8 bit storage only)
F2DD 2B FF B0            JNE FAIL    ; x01   1        1

F2E0 2A 10 01            LDA 0x1001  ; Move second number to the first number
F2E3 31 10 00            STA 0x1000
F2E6 2A 10 02            LDA 0x1002  ; Move summ to the second number
F2E9 31 10 01            STA 0x1001
F2EC 2A 10 00            LDA 0x1000  ; Load first number in A
F2EF 29 10 01            ADDA 0x1001 ; Add second number to A
F2F2 31 10 02            STA 0x1002  ; Store the summ
F2F5 2D 02               CMPA #0x02  ; HEX   Decimal  Real Value
F2F7 2B FF B0            JNE FAIL    ; x02   2        2

F2FA 2A 10 01            LDA 0x1001  ; Move second number to the first number
F2FD 31 10 00            STA 0x1000
F300 2A 10 02            LDA 0x1002   ; Move summ to the second number
F303 31 10 01            STA 0x1001
F306 2A 10 00            LDA 0x1000  ; Load first number in A
F309 29 10 01            ADDA 0x1001 ; Add second number to A
F30C 31 10 02            STA 0x1002  ; Store the summ
F30F 2D 03               CMPA #0x03  ; HEX   Decimal  Real Value
F311 2B FF B0            JNE FAIL    ; x03   3        3

F314 2A 10 01            LDA 0x1001  ; Move second number to the first number
F317 31 10 00            STA 0x1000
F31A 2A 10 02            LDA 0x1002  ; Move summ to the second number
F31D 31 10 01            STA 0x1001
F320 2A 10 00            LDA 0x1000  ; Load first number in A
F323 29 10 01            ADDA 0x1001 ; Add second number to A
F326 31 10 02            STA 0x1002  ; Store the summ
F329 2D 05               CMPA #0x05  ; HEX   Decimal  Real Value
F32B 2B FF B0            JNE FAIL    ; x05   5        5

F32E 2A 10 01            LDA 0x1001  ; Move second number to the first number
F331 31 10 00            STA 0x1000
F334 2A 10 02            LDA 0x1002  ; Move summ to the second number
F337 31 10 01            STA 0x1001
F33A 2A 10 00            LDA 0x1000  ; Load first number in A
F33D 29 10 01            ADDA 0x1001 ; Add second number to A
F340 31 10 02            STA 0x1002  ; Store the summ
F343 2D 08               CMPA #0x08  ; HEX   Decimal  Real Value
F345 2B FF B0            JNE FAIL    ; x08   8        8

F348 2A 10 01            LDA 0x1001  ; Move second number to the first number
F34B 31 10 00            STA 0x1000
F34E 2A 10 02            LDA 0x1002  ; Move summ to the second number
F351 31 10 01            STA 0x1001
F354 2A 10 00            LDA 0x1000  ; Load first number in A
F357 29 10 01            ADDA 0x1001 ; Add second number to A
F35A 31 10 02            STA 0x1002  ; Store the summ
F35D 2D 0D               CMPA #0x0D  ; HEX   Decimal  Real Value
F35F 2B FF B0            JNE FAIL    ; x0D   13       13

F362 2A 10 01            LDA 0x1001  ; Move second number to the first number
F365 31 10 00            STA 0x1000
F368 2A 10 02            LDA 0x1002  ; Move summ to the second number
F36B 31 10 01            STA 0x1001
F36E 2A 10 00            LDA 0x1000  ; Load first number in A
F371 29 10 01            ADDA 0x1001 ; Add second number to A
F374 31 10 02            STA 0x1002  ; Store the summ
F377 2D 15               CMPA #0x15  ; HEX   Decimal  Real Value
F379 2B FF B0            JNE FAIL    ; x15   21       21

F37C 2A 10 01            LDA 0x1001  ; Move second number to the first number
F37F 31 10 00            STA 0x1000
F382 2A 10 02            LDA 0x1002  ; Move summ to the second number
F385 31 10 01            STA 0x1001
F388 2A 10 00            LDA 0x1000  ; Load first number in A
F38B 29 10 01            ADDA 0x1001 ; Add second number to A
F38E 31 10 02            STA 0x1002  ; Store the summ
F391 2D 22               CMPA #0x22  ; HEX   Decimal  Real Value
F393 2B FF B0            JNE FAIL    ; x22   34       34

F396 2A 10 01            LDA 0x1001  ; Move second number to the first number
F399 31 10 00            STA 0x1000
F39C 2A 10 02            LDA 0x1002  ; Move summ to the second number
F39F 31 10 01            STA 0x1001
F3A2 2A 10 00            LDA 0x1000  ; Load first number in A
F3A5 29 10 01            ADDA 0x1001 ; Add second number to A
F3A8 31 10 02            STA 0x1002  ; Store the summ
F3AB 2D 37               CMPA #0x37  ; HEX   Decimal  Real Value
F3AD 2B FF B0            JNE FAIL    ; x37   55       55

F3B0 2A 10 01            LDA 0x1001  ; Move second number to the first number
F3B3 31 10 00            STA 0x1000
F3B6 2A 10 02            LDA 0x1002  ; Move summ to the second number
F3B9 31 10 01            STA 0x1001
F3BC 2A 10 00            LDA 0x1000  ; Load first number in A
F3BF 29 10 01            ADDA 0x1001 ; Add second number to A
F3C2 31 10 02            STA 0x1002  ; Store the summ
F3C5 2D 59               CMPA #0x59  ; HEX   Decimal  Real Value
F3C7 2B FF B0            JNE FAIL    ; x59   89       89

F3CA 2A 10 01            LDA 0x1001  ; Move second number to the first number
F3CD 31 10 00            STA 0x1000
F3D0 2A 10 02            LDA 0x1002  ; Move summ to the second number
F3D3 31 10 01            STA 0x1001
F3D6 2A 10 00            LDA 0x1000  ; Load first number in A
F3D9 29 10 01            ADDA 0x1001 ; Add second number to A
F3DC 31 10 02            STA 0x1002  ; Store the summ
F3DF 2D 90               CMPA #0x90  ; HEX   Decimal  Real Value
F3E1 2B FF B0            JNE FAIL    ; x90   144      144

F3E4 2A 10 01            LDA 0x1001  ; Move second number to the first number
F3E7 31 10 00            STA 0x1000
F3EA 2A 10 02            LDA 0x1002  ; Move summ to the second number
F3ED 31 10 01            STA 0x1001
F3F0 2A 10 00            LDA 0x1000  ; Load first number in A
F3F3 29 10 01            ADDA 0x1001 ; Add second number to A
F3F6 31 10 02            STA 0x1002  ; Store the summ
F3F9 2D E9               CMPA #0xE9  ; HEX   Decimal  Real Value
F3FB 2B FF B0            JNE FAIL    ; xE9   233      233

F3FE 2A 10 01            LDA 0x1001  ; Move second number to the first number
F401 31 10 00            STA 0x1000
F404 2A 10 02            LDA 0x1002  ; Move summ to the second number
F407 31 10 01            STA 0x1001
F40A 2A 10 00            LDA 0x1000  ; Load first number in A
F40D 29 10 01            ADDA 0x1001 ; Add second number to A
F410 31 10 02            STA 0x1002  ; Store the summ
F413 2D 79               CMPA #0x79  ; HEX   Decimal  Real Value
F415 2B FF B0            JNE FAIL    ; x79   121      377 - (256*1) = 121

F418 2A 10 01            LDA 0x1001  ; Move second number to the first number
F41B 31 10 00            STA 0x1000
F41E 2A 10 02            LDA 0x1002  ; Move summ to the second number
F421 31 10 01            STA 0x1001
F424 2A 10 00            LDA 0x1000  ; Load first number in A
F427 29 10 01            ADDA 0x1001 ; Add second number to A
F42A 31 10 02            STA 0x1002  ; Store the summ
F42D 2D 62               CMPA #0x62  ; HEX   Decimal  Real Value
F42F 2B FF B0            JNE FAIL    ; x62   98       610 - (256*2) = 98

F432 2A 10 01            LDA 0x1001  ; Move second number to the first number
F435 31 10 00            STA 0x1000
F438 2A 10 02            LDA 0x1002  ; Move summ to the second number
F43B 31 10 01            STA 0x1001
F43E 2A 10 00            LDA 0x1000  ; Load first number in A
F441 29 10 01            ADDA 0x1001 ; Add second number to A
F444 31 10 02            STA 0x1002  ; Store the summ
F447 2D DB               CMPA #0xDB  ; HEX   Decimal  Real Value
F449 2B FF B0            JNE FAIL    ; xDB   219      987 - (256*3) = 219         
                         ; --------------------------------------------------------------------      
                         ; END OF FIBONACCI TEST (method using direct addressing)
                         ; --------------------------------------------------------------------          

                         ; ---------
                         ; Loop test
                         ; ---------
F44C 30 41      LOOPTST  LDA #0x41
F44E 19                  NOTA
F44F 31 C0 00            STA LEDPORT    ; Output to LED port
F452 30 05               LDA #0x05      ; Init a counter of iterations
F454 31 00 0F            STA ?b0
F457 2A 00 0F   LOOPTST1 LDA ?b0        ; Read counter
F45A 2D 00               CMPA #0x00     ; Is it 0?
F45C 2C F4 66            JEQ LOOPTST2   ; Yes then it's the end fo the test
F45F 2F FF               ADDA #0xFF     ; Add -1 in complement 2 (equivalent to decrement)
F461 31 00 0F            STA ?b0        ; Save decremented count
F464 0C F1               JRA LOOPTST1
F466 09         LOOPTST2 NOP            ; End of decrement loop         

                         ; -----------------
                         ; Math Library Test
                         ; -----------------
                         ; Test add16_w0_w0_w1  w0 <= w0 + w1
F467 30 42               LDA #0x42
F469 19                  NOTA
F46A 31 C0 00            STA LEDPORT ; Output to LED port
F46D 30 BE               LDA #0xBE   ; w0 = 0xBEEF
F46F 31 00 0E            STA ?b1
F472 30 EF               LDA #0xEF
F474 31 00 0F            STA ?b0
F477 30 DE               LDA #0xDE   ; w1 = 0xDEAD
F479 31 00 0C            STA ?b3
F47C 30 AD               LDA #0xAD
F47E 31 00 0D            STA ?b2
F481 06 FA D7            JSR ?add16_w0_w0_w1  ; w0 <= w0 + w1
F484 2A 00 0E            LDA ?b1              ; Expected w0 = 9D9C + C set
F487 2D 9D               CMPA #0x9D
F489 2B FF B0            JNE FAIL
F48C 2A 00 0F            LDA ?b0
F48F 2D 9C               CMPA #0x9C
F491 2B FF B0            JNE FAIL
F494 2A 1F FB            LDA CARRY
F497 2D 01               CMPA #0x01
F499 2B FF B0            JNE FAIL

                         ; Test add32_l0_l0_l1  l0 <= l0 + l1
F49C 30 43               LDA #0x43
F49E 19                  NOTA
F49F 31 C0 00            STA LEDPORT ; Output to LED port
F4A2 30 89               LDA #0x89   ; l0 = 0x89ABCDEF
F4A4 31 00 0C            STA ?b3
F4A7 30 AB               LDA #0xAB
F4A9 31 00 0D            STA ?b2
F4AC 30 CD               LDA #0xCD
F4AE 31 00 0E            STA ?b1
F4B1 30 EF               LDA #0xEF
F4B3 31 00 0F            STA ?b0
F4B6 30 DE               LDA #0xDE   ; l1 = DEADBEEF
F4B8 31 00 08            STA ?b7
F4BB 30 AD               LDA #0xAD
F4BD 31 00 09            STA ?b6
F4C0 30 BE               LDA #0xBE
F4C2 31 00 0A            STA ?b5
F4C5 30 EF               LDA #0xEF
F4C7 31 00 0B            STA ?b4
F4CA 06 FA EA            JSR ?add32_l0_l0_l1  ; l0 <= l0 + l1
F4CD 2A 00 0C            LDA ?b3              ; Expected l0 = 0x68598CDE + C set
F4D0 2D 68               CMPA #0x68
F4D2 2B FF B0            JNE FAIL
F4D5 2A 00 0D            LDA ?b2
F4D8 2D 59               CMPA #0x59
F4DA 2B FF B0            JNE FAIL
F4DD 2A 00 0E            LDA ?b1
F4E0 2D 8C               CMPA #0x8C
F4E2 2B FF B0            JNE FAIL
F4E5 2A 00 0F            LDA ?b0
F4E8 2D DE               CMPA #0xDE
F4EA 2B FF B0            JNE FAIL
F4ED 2A 1F FB            LDA CARRY
F4F0 2D 01               CMPA #0x01
F4F2 2B FF B0            JNE FAIL

                         ; Test ?inc32_l0_l0   l0 <= l0 + 1
F4F5 30 44               LDA #0x44
F4F7 19                  NOTA
F4F8 31 C0 00            STA LEDPORT ; Output to LED port
F4FB 30 FF               LDA #0xFF   ; l0 = 0xFFFFFFFF
F4FD 31 00 0C            STA ?b3
F500 30 FF               LDA #0xFF
F502 31 00 0D            STA ?b2
F505 30 FF               LDA #0xFF
F507 31 00 0E            STA ?b1
F50A 30 FF               LDA #0xFF
F50C 31 00 0F            STA ?b0
F50F 06 FB 59            JSR ?inc32_l0_l0  ; l0 <= l0 + 1
                         ; Expected l0 = 0x00000000
F512 2A 00 0C            LDA ?b3     ; Expected l0 = 0x00000000
F515 2D 00               CMPA #0x00
F517 2B FF B0            JNE FAIL
F51A 2A 00 0D            LDA ?b2
F51D 2D 00               CMPA #0x00
F51F 2B FF B0            JNE FAIL
F522 2A 00 0E            LDA ?b1
F525 2D 00               CMPA #0x00
F527 2B FF B0            JNE FAIL
F52A 2A 00 0F            LDA ?b0
F52D 2D 00               CMPA #0x00
F52F 2B FF B0            JNE FAIL
F532 06 FB 59            JSR ?inc32_l0_l0  ; l0 <= l0 + 1
F535 2A 00 0C            LDA ?b3
F538 2D 00               CMPA #0x00
F53A 2B FF B0            JNE FAIL
F53D 2A 00 0D            LDA ?b2
F540 2D 00               CMPA #0x00
F542 2B FF B0            JNE FAIL
F545 2A 00 0E            LDA ?b1
F548 2D 00               CMPA #0x00
F54A 2B FF B0            JNE FAIL
F54D 2A 00 0F            LDA ?b0
F550 2D 01               CMPA #0x01
F552 2B FF B0            JNE FAIL
F555 06 FB 59            JSR ?inc32_l0_l0
F558 06 FB 59            JSR ?inc32_l0_l0
F55B 06 FB 59            JSR ?inc32_l0_l0
F55E 06 FB 59            JSR ?inc32_l0_l0
F561 06 FB 59            JSR ?inc32_l0_l0
F564 06 FB 59            JSR ?inc32_l0_l0
F567 06 FB 59            JSR ?inc32_l0_l0
F56A 06 FB 59            JSR ?inc32_l0_l0
F56D 06 FB 59            JSR ?inc32_l0_l0
F570 06 FB 59            JSR ?inc32_l0_l0
F573 06 FB 59            JSR ?inc32_l0_l0
F576 06 FB 59            JSR ?inc32_l0_l0
F579 06 FB 59            JSR ?inc32_l0_l0
F57C 06 FB 59            JSR ?inc32_l0_l0
F57F 06 FB 59            JSR ?inc32_l0_l0
F582 06 FB 59            JSR ?inc32_l0_l0
F585 06 FB 59            JSR ?inc32_l0_l0
F588 2A 00 0C            LDA ?b3
F58B 2D 00               CMPA #0x00
F58D 2B FF B0            JNE FAIL
F590 2A 00 0D            LDA ?b2
F593 2D 00               CMPA #0x00
F595 2B FF B0            JNE FAIL
F598 2A 00 0E            LDA ?b1
F59B 2D 00               CMPA #0x00
F59D 2B FF B0            JNE FAIL
F5A0 2A 00 0F            LDA ?b0
F5A3 2D 12               CMPA #0x12
F5A5 2B FF B0            JNE FAIL

                         ; Test  MUL 8-bit
                         ; mul8_w1_b1_b0   w1 (b3,b2) <= b1 * b0
F5A8 30 45               LDA #0x45
F5AA 19                  NOTA
F5AB 31 C0 00            STA LEDPORT ; Output to LED port
F5AE 30 02               LDA #0x02   ; 3 * 2 = 6
F5B0 31 00 0F            STA ?b0
F5B3 30 03               LDA #0x03
F5B5 31 00 0E            STA ?b1
F5B8 06 FB AA            JSR ?mul8_w1_b1_b0
F5BB 2A 00 0C            LDA ?b3
F5BE 2D 00               CMPA #0x00
F5C0 2B FF B0            JNE FAIL
F5C3 2A 00 0D            LDA ?b2
F5C6 2D 06               CMPA #0x06
F5C8 2B FF B0            JNE FAIL

F5CB 30 FF               LDA #0xFF   ; 255 * 255 = 65025 (0xFF * 0xFF = 0xFE01)
F5CD 31 00 0F            STA ?b0
F5D0 31 00 0E            STA ?b1
F5D3 06 FB AA            JSR ?mul8_w1_b1_b0
F5D6 2A 00 0C            LDA ?b3
F5D9 2D FE               CMPA #0xFE
F5DB 2B FF B0            JNE FAIL
F5DE 2A 00 0D            LDA ?b2
F5E1 2D 01               CMPA #0x01
F5E3 2B FF B0            JNE FAIL

F5E6 30 AB               LDA #0xAB   ; 171 * 205 = 35055 (0xAB * 0xCD = 0x88EF)
F5E8 31 00 0F            STA ?b0
F5EB 30 CD               LDA #0xCD
F5ED 31 00 0E            STA ?b1
F5F0 06 FB AA            JSR ?mul8_w1_b1_b0
F5F3 2A 00 0C            LDA ?b3
F5F6 2D 88               CMPA #0x88
F5F8 2B FF B0            JNE FAIL
F5FB 2A 00 0D            LDA ?b2
F5FE 2D EF               CMPA #0xEF
F600 2B FF B0            JNE FAIL

F603 30 00               LDA #0x00   ; 0 * 0 = 0 (0x00 * 0x00 = 0x0000)
F605 31 00 0F            STA ?b0
F608 31 00 0E            STA ?b1
F60B 06 FB AA            JSR ?mul8_w1_b1_b0
F60E 2A 00 0C            LDA ?b3
F611 2D 00               CMPA #0x00
F613 2B FF B0            JNE FAIL
F616 2A 00 0D            LDA ?b2
F619 2D 00               CMPA #0x00
F61B 2B FF B0            JNE FAIL

                         ; Test  MUL 16-bit
                         ; Total time for 3 multiplications 140ms @ 2 MHz
                         ; 46ms per 16bit mult (21.7 multiplications per second)
                         ; l1 <= w1 * w0      (b7,b6,b5,b4) = (b3,b2) * (b1,b0)
F61E 30 46               LDA #0x46
F620 19                  NOTA
F621 31 C0 00            STA LEDPORT ; Output to LED port

F624 30 00               LDA #0x00   ; 0 * 0 = 0 (0x0000 * 0x0000 = 0x00000000)
F626 31 00 0F            STA ?b0
F629 31 00 0E            STA ?b1
F62C 31 00 0D            STA ?b2
F62F 31 00 0C            STA ?b3
F632 06 FB CB            JSR ?mul16_l1_w1_w0
F635 2A 00 08            LDA ?b7
F638 2D 00               CMPA #0x00
F63A 2B FF B0            JNE FAIL
F63D 2A 00 09            LDA ?b6
F640 2D 00               CMPA #0x00
F642 2B FF B0            JNE FAIL
F645 2A 00 0A            LDA ?b5
F648 2D 00               CMPA #0x00
F64A 2B FF B0            JNE FAIL
F64D 2A 00 0B            LDA ?b4
F650 2D 00               CMPA #0x00
F652 2B FF B0            JNE FAIL

F655 30 FF               LDA #0xFF   ; 65535 * 65535 = 4294836225  (0xFFFF * 0xFFFF = 0xFFFE0001)
F657 31 00 0F            STA ?b0
F65A 31 00 0E            STA ?b1
F65D 31 00 0D            STA ?b2
F660 31 00 0C            STA ?b3
F663 06 FB CB            JSR ?mul16_l1_w1_w0
F666 2A 00 08            LDA ?b7
F669 2D FF               CMPA #0xFF
F66B 2B FF B0            JNE FAIL
F66E 2A 00 09            LDA ?b6
F671 2D FE               CMPA #0xFE
F673 2B FF B0            JNE FAIL
F676 2A 00 0A            LDA ?b5
F679 2D 00               CMPA #0x00
F67B 2B FF B0            JNE FAIL
F67E 2A 00 0B            LDA ?b4
F681 2D 01               CMPA #0x01
F683 2B FF B0            JNE FAIL

F686 30 31               LDA #0x31   ; 12345 * 54321 = 670592745  (0x3039 * 0xD431 = 0x27F86EE9)
F688 31 00 0F            STA ?b0
F68B 30 D4               LDA #0xD4
F68D 31 00 0E            STA ?b1
F690 30 39               LDA #0x39
F692 31 00 0D            STA ?b2
F695 30 30               LDA #0x30
F697 31 00 0C            STA ?b3
F69A 06 FB CB            JSR ?mul16_l1_w1_w0   
F69D 2A 00 08            LDA ?b7
F6A0 2D 27               CMPA #0x27
F6A2 2B FF B0            JNE FAIL
F6A5 2A 00 09            LDA ?b6
F6A8 2D F8               CMPA #0xF8
F6AA 2B FF B0            JNE FAIL
F6AD 2A 00 0A            LDA ?b5
F6B0 2D 6E               CMPA #0x6E
F6B2 2B FF B0            JNE FAIL
F6B5 2A 00 0B            LDA ?b4
F6B8 2D E9               CMPA #0xE9
F6BA 2B FF B0            JNE FAIL  

                         ; Test load32_l0, load32_l1, load32_l2, load32_l3
F6BD 30 47               LDA #0x47
F6BF 19                  NOTA
F6C0 31 C0 00            STA LEDPORT ; Output to LED port
                         ; Test load32_l0
F6C3 04 12 34            LDX #0x1234
F6C6 16 15 00            STX 0x1500        ; Store test address
F6C9 04 56 78            LDX #0x5678
F6CC 16 15 02            STX 0x1502        ; Store test address
F6CF 04 15 00            LDX #0x1500       ; Load address of test data
F6D2 06 F9 56            JSR ?load32_l0    ; Load 32-bit value from memory to l0
F6D5 2A 00 0C            LDA ?b3           ; Verify loaded value
F6D8 2D 12               CMPA #0x12
F6DA 2B FF B0            JNE FAIL
F6DD 2A 00 0D            LDA ?b2
F6E0 2D 34               CMPA #0x34
F6E2 2B FF B0            JNE FAIL
F6E5 2A 00 0E            LDA ?b1
F6E8 2D 56               CMPA #0x56
F6EA 2B FF B0            JNE FAIL
F6ED 2A 00 0F            LDA ?b0
F6F0 2D 78               CMPA #0x78
F6F2 2B FF B0            JNE FAIL 
F6F5 1A 15 03            CMPX #0x1503      ; also verify current X value
F6F8 2B FF B0            JNE FAIL
                         ; Test load32_l1
F6FB 04 AB CD            LDX #0xABCD
F6FE 16 16 00            STX 0x1600        ; Store test address
F701 04 DE AD            LDX #0xDEAD
F704 16 16 02            STX 0x1602        ; Store test address
F707 04 16 00            LDX #0x1600       ; Load address of test data
F70A 06 F9 6A            JSR ?load32_l1    ; Load 32-bit value from memory to l1
F70D 2A 00 08            LDA ?b7           ; Verify loaded value
F710 2D AB               CMPA #0xAB
F712 2B FF B0            JNE FAIL
F715 2A 00 09            LDA ?b6
F718 2D CD               CMPA #0xCD
F71A 2B FF B0            JNE FAIL
F71D 2A 00 0A            LDA ?b5
F720 2D DE               CMPA #0xDE
F722 2B FF B0            JNE FAIL
F725 2A 00 0B            LDA ?b4
F728 2D AD               CMPA #0xAD
F72A 2B FF B0            JNE FAIL 
F72D 1A 16 03            CMPX #0x1603      ; also verify current X value
F730 2B FF B0            JNE FAIL
                         ; Test load32_l2
F733 04 1A 2B            LDX #0x1A2B
F736 16 17 00            STX 0x1700        ; Store test address
F739 04 3C 4D            LDX #0x3C4D
F73C 16 17 02            STX 0x1702        ; Store test address
F73F 04 17 00            LDX #0x1700       ; Load address of test data
F742 06 F9 7E            JSR ?load32_l2    ; Load 32-bit value from memory to l2
F745 2A 00 04            LDA ?b11          ; Verify loaded value
F748 2D 1A               CMPA #0x1A
F74A 2B FF B0            JNE FAIL
F74D 2A 00 05            LDA ?b10
F750 2D 2B               CMPA #0x2B
F752 2B FF B0            JNE FAIL
F755 2A 00 06            LDA ?b9
F758 2D 3C               CMPA #0x3C
F75A 2B FF B0            JNE FAIL
F75D 2A 00 07            LDA ?b8
F760 2D 4D               CMPA #0x4D
F762 2B FF B0            JNE FAIL 
F765 1A 17 03            CMPX #0x1703      ; also verify current X value
F768 2B FF B0            JNE FAIL
                         ; Test load32_l3
F76B 04 2F 3E            LDX #0x2F3E
F76E 16 18 00            STX 0x1800        ; Store test address
F771 04 4D 5C            LDX #0x4D5C
F774 16 18 02            STX 0x1802        ; Store test address
F777 04 18 00            LDX #0x1800       ; Load address of test data
F77A 06 F9 92            JSR ?load32_l3    ; Load 32-bit value from memory to l3
F77D 2A 00 00            LDA ?b15          ; Verify loaded value
F780 2D 2F               CMPA #0x2F
F782 2B FF B0            JNE FAIL
F785 2A 00 01            LDA ?b14
F788 2D 3E               CMPA #0x3E
F78A 2B FF B0            JNE FAIL
F78D 2A 00 02            LDA ?b13
F790 2D 4D               CMPA #0x4D
F792 2B FF B0            JNE FAIL
F795 2A 00 03            LDA ?b12
F798 2D 5C               CMPA #0x5C
F79A 2B FF B0            JNE FAIL 
F79D 1A 18 03            CMPX #0x1803      ; also verify current X value
F7A0 2B FF B0            JNE FAIL         

                         ; ---------------------
                         ; END Math Library Test
                         ; ---------------------

                               ; TEST EXECUTION FROM RAM
                               ; Copy a block of code from EEPROM to RAM
                               ; then call to execute this block in RAM. Resume execution from EEPROM
F7A3 30 80                     LDA #0x80
F7A5 19                        NOTA
F7A6 31 C0 00                  STA LEDPORT ; Output to LED port
F7A9 32 F7 CA                  JMP BLKCODEEND   ; We skip the nex block of code to be copied in RAM
                               ; Simple 8 bit multiplication test code
F7AC 30 56      BLKCODESTART   LDA #0x56   ; 86 * 171 = 14706   (0x56 * 0xAB = 0x3972)
F7AE 31 00 0F                  STA ?b0
F7B1 30 AB                     LDA #0xAB
F7B3 31 00 0E                  STA ?b1
F7B6 06 FB AA                  JSR ?mul8_w1_b1_b0
F7B9 2A 00 0C                  LDA ?b3
F7BC 2D 39                     CMPA #0x39
F7BE 2B FF B0                  JNE FAIL
F7C1 2A 00 0D                  LDA ?b2
F7C4 2D 72                     CMPA #0x72
F7C6 2B FF B0                  JNE FAIL
F7C9 07                        RTS
                               ; Copy the Block of code from EEPROM to RAM
F7CA 04 F7 AC   BLKCODEEND     LDX #BLKCODESTART ; Load address of BLKCODESTART
F7CD 16 00 0E                  STX ?b1           ; Store this adddress in ?b1:?b0
                RAMDESTSTART   EQU 0x1000
F7D0 04 10 00                  LDX #RAMDESTSTART ; Load address of RAM destination
F7D3 16 00 0C                  STX ?b3           ; Store this adddress in ?b3:?b2
                               ; copy a byte from source to destination
F7D6 1B 0E      LOOPTST47      LDX ?b1           ; Load X with source address in ?b1:?b0
F7D8 1A F7 CA                  CMPX #BLKCODEEND  ; Check if last byte copied
F7DB 2C F7 EC                  JEQ ENDCOPYTST47  ; if yes then quit copy loop
F7DE 0A                        LDA (X)           ; Load byte pointed by X
F7DF 05                        INCX
F7E0 16 00 0E                  STX ?b1
F7E3 1B 0C                     LDX ?b3           ; Load X with destination address in ?b3:?b2
F7E5 0B                        STA (X)           ; Store byte to address pointed by X
F7E6 05                        INCX
F7E7 16 00 0C                  STX ?b3
F7EA 0C EA                     JRA LOOPTST47
F7EC 06 10 00   ENDCOPYTST47   JSR RAMDESTSTART ; Jump to ram for code execution

                            ; ---------------------------------------
                            ; 32-bit Fibonacci using library routines
                            ; l2 = F(n), l1 = F(n-1), l0 = F(n-2)
                            ; ---------------------------------------
F7EF 30 81                  LDA #0x81
F7F1 19                     NOTA
F7F2 31 C0 00               STA LEDPORT
                LOOPCNT     EQU 0x0100           ; Loop counter storage
                FIBNUMB     EQU 0x1000           ; Output buffer for Fibonacci numbers
                            ; Initialize Fibonacci state
F7F5 06 F8 B0               JSR ?clear32_l0      ; F(0) = 0
F7F8 06 F9 45               JSR ?set32_l1_to_1   ; F(1) = 1
F7FB 06 F8 CE               JSR ?clear32_l2
                            ; Output buffer
F7FE 04 10 00               LDX #FIBNUMB
F801 06 F9 A6               JSR ?store32_l0      ; F(0)
F804 05                     INCX                 ; advance to next 32-bit slot
F805 06 F9 BA               JSR ?store32_l1      ; F(1)
F808 05                     INCX                 ; advance to next 32-bit slot
                            ; Loop counter
                            ; F(47)=2,971,215,073  fit in 32 bits
                            ; F(48)=4,807,526,976  exceed 32 bits
F809 30 2D                  LDA #0x2D   ; 47 - 2 = 45  iterations (0x2D)
F80B 31 01 00               STA LOOPCNT
F80E 06 FB 0F   FIB32_LOOP  JSR ?add32_l2_l1_l0  ; l2 = l1 + l0
F811 06 F9 CE               JSR ?store32_l2      ; store F(n)
F814 05                     INCX                 ; advance to next 32-bit slot
                            ; rotate registers
F815 06 FA 41               JSR ?mov32_l0_l1     ; l0 = l1
F818 06 FA A5               JSR ?mov32_l1_l2     ; l1 = l2
                            ;  DEC LOOPCNT ; I dont have a decrament register A instruction for now
F81B 2A 01 00               LDA LOOPCNT
F81E 2F FF                  ADDA #0xFF
F820 31 01 00               STA LOOPCNT
F823 2D 00                  CMPA #0x00
F825 2B F8 0E               JNE FIB32_LOOP
                            ; End of fibonacci number computation
                            ; Verify Fibonacci numbers stored in memory
F828 30 82                  LDA #0x82
F82A 19                     NOTA
F82B 31 C0 00               STA LEDPORT             
                            ; Memory layout:
                            ;   FIBNUMB: F(0), F(1), F(2), ...
                            ; Registers:
                            ;   l0 = previous-previous (F(n-2))
                            ;   l1 = previous          (F(n-1))
                            ;   l2 = current from mem  (F(n))
                            ;-----------------------------------------------
F82E 04 10 00   FIB_VERIFY  LDX #FIBNUMB         ; pointer to first Fibonacci number
                            ; Load first two Fibonacci numbers from memory
F831 06 F9 56               JSR ?load32_l0       ; l0 = F(0)
F834 05                     INCX  
F835 06 F9 6A               JSR ?load32_l1       ; l1 = F(1)
F838 05                     INCX  
                            ; Loop counter
                            ; F(47)=2,971,215,073  fit in 32 bits
                            ; F(48)=4,807,526,976  exceed 32 bits
F839 30 2D                  LDA #0x2D   ; 47 - 2 = 45  iterations (0x2D)
F83B 31 01 00               STA LOOPCNT
F83E 06 F9 7E   VERIFY_LOOP JSR ?load32_l2       ; Load next Fibonacci number from memory into l2
F841 05                     INCX  
F842 06 FB 34               JSR ?add32_l3_l1_l0  ; Compute sum l0 + l1  l3
F845 06 FB 7F               JSR ?cmp32_l3_l2     ; Compare computed sum with loaded number
F848 2B FF B0               JNE FAIL
F84B 06 FA 41               JSR ?mov32_l0_l1     ; Rotate registers for next iteration
F84E 06 FA A5               JSR ?mov32_l1_l2
F851 2A 01 00               LDA LOOPCNT          ; Decrement loop counter
F854 2F FF                  ADDA #0xFF         ; decrement
F856 31 01 00               STA LOOPCNT
F859 2D 00                  CMPA #0x00
F85B 2B F8 3E               JNE VERIFY_LOOP
                            ; End of fibonacci number verification


                            ; ---------------------------------------
                            ; 32-bit Factorial using library routines
                            ; ---------------------------------------
                ;            LDA #0x83
                ;            NOTA
                ;            STA LEDPORT
                ; Define factorial table in memory
                ;FACTTAB     EQU 0x2000
                ;COUNT       EQU 0x00FF   ; Counter storage
                ;FACT_GEN:      LDX #FACTTAB
                ;               ; 0! = 1
                ;               LDA #1
                ;               STA ?b0
                ;               CLR ?b1
                ;               CLR ?b2
                ;               CLR ?b3
                ;               JSR ?store32_l0

                ;               LDA #1
                ;               STA COUNT          ; n = 1

                ;FACT_GEN_LOOP: LDA COUNT
                ;               JSR ?mul32_l1_l0_u8   ; l1 = l0 * n
                ;               JSR ?store32_l1
                ;               JSR ?mov32_l0_l1

                ;               INC COUNT
                ;               LDA COUNT
                ;               CMPA #13
                ;               BNE FACT_GEN_LOOP

                ;                RTS


                ;fact[n] == fact[n-1] * n

                ;FACT_VERIFY:      LDX #FACTTAB
                ;
                ;                  JSR ?load32_l0    ; 0!
                ;                  JSR ?load32_l1    ; 1!

                ;                  LDA #2
                ;                  STA COUNT

                ;FACT_VERIFY_LOOP: JSR ?load32_l2    ; fact[n]
                ;                  LDA COUNT
                ;                  JSR ?mul32_l3_l1_u8
                ;                  JSR ?cmp32_l3_l2
                ;                  JNE FAIL
                ;
                ;                  JSR ?mov32_l0_l1
                ;                  JSR ?mov32_l1_l2

                ;                  INC COUNT
                ;                  LDA COUNT
                ;                  CMPA #13
                ;                  BNE FACT_VERIFY_LOOP

                ;                  RTS




F85E 32 E0 00               JMP 0xE000  ; Loop from start of diag test
F861 31 32 33 41 42 43 00                             MSGTXT1        .ASCII "123ABC"
F868 48 65 6C 6C 6F 20 57 6F 72 64 00                 MSGTXT2        .ASCII "Hello Word"
F873 54 68 69 73 20 69 73 20 61 20 74 65 78 74 20 6D  
     65 73 73 61 67 65 20 74 6F 20 74 65 73 74 20 61  
     73 63 69 69 20 74 65 78 74 20 74 61 62 6C 65 20  
     69 6E 20 61 73 73 65 6D 62 6C 65 72 00           MSGTXT3        .ASCII "This is a text message to test ascii text table in assembler"

                         ; ---------------------
                         ; Math library routines
                         ; ---------------------
                         ; virtual registers
                ;-----------------------------------------------------------------------------
                ; ?b15 ?b14 ?b13 ?b12 | ?b11 ?b10 ?b9 ?b8 | ?b7 ?b6 ?b5 ?b4 | ?b3 ?b2 ?b1 ?b0 |  8 bits
                ;    ?w7       ?w6    |    ?w5      ?w4   |   ?w3     ?w2   |   ?w1     ?w0   | 16 bits
                ;         ?l3         |         ?l2       |       ?l1       |       ?l0       | 32 bits
                ;-----------------------------------------------------------------------------
                                  ; Clear 32bits
F8B0 30 00      ?clear32_l0       LDA #0x00
F8B2 31 00 0F                     STA ?b0
F8B5 31 00 0E                     STA ?b1
F8B8 31 00 0D                     STA ?b2
F8BB 31 00 0C                     STA ?b3
F8BE 07                           RTS
F8BF 30 00      ?clear32_l1       LDA #0x00
F8C1 31 00 0B                     STA ?b4
F8C4 31 00 0A                     STA ?b5
F8C7 31 00 09                     STA ?b6
F8CA 31 00 08                     STA ?b7
F8CD 07                           RTS   
F8CE 30 00      ?clear32_l2       LDA #0x00
F8D0 31 00 07                     STA ?b8
F8D3 31 00 06                     STA ?b9
F8D6 31 00 05                     STA ?b10
F8D9 31 00 04                     STA ?b11
F8DC 07                           RTS
F8DD 30 00      ?clear32_l3       LDA #0x00
F8DF 31 00 03                     STA ?b12
F8E2 31 00 02                     STA ?b13
F8E5 31 00 01                     STA ?b14
F8E8 31 00 00                     STA ?b15
F8EB 07                           RTS
                                  ; Clear 16bits
F8EC 30 00      ?clear16_w0       LDA #0x00
F8EE 31 00 0F                     STA ?b0
F8F1 31 00 0E                     STA ?b1
F8F4 07                           RTS
F8F5 30 00      ?clear16_w1       LDA #0x00
F8F7 31 00 0D                     STA ?b2
F8FA 31 00 0C                     STA ?b3
F8FD 07                           RTS
F8FE 30 00      ?clear16_w2       LDA #0x00
F900 31 00 0B                     STA ?b4
F903 31 00 0A                     STA ?b5
F906 07                           RTS
F907 30 00      ?clear16_w3       LDA #0x00
F909 31 00 09                     STA ?b6
F90C 31 00 08                     STA ?b7
F90F 07                           RTS
F910 30 00      ?clear16_w4       LDA #0x00
F912 31 00 07                     STA ?b8
F915 31 00 06                     STA ?b9     
F918 07                           RTS
F919 30 00      ?clear16_w5       LDA #0x00
F91B 31 00 05                     STA ?b10
F91E 31 00 04                     STA ?b11
F921 07                           RTS
F922 30 00      ?clear16_w6       LDA #0x00
F924 31 00 03                     STA ?b12
F927 31 00 02                     STA ?b13
F92A 07                           RTS
F92B 30 00      ?clear16_w7       LDA #0x00
F92D 31 00 01                     STA ?b14
F930 31 00 00                     STA ?b15
F933 07                           RTS
                                  ; Set 32bits to 1
F934 30 01      ?set32_l0_to_1    LDA #0x01
F936 31 00 0F                     STA ?b0
F939 30 00                        LDA #0x00
F93B 31 00 0E                     STA ?b1
F93E 31 00 0D                     STA ?b2
F941 31 00 0C                     STA ?b3
F944 07                           RTS
F945 30 01      ?set32_l1_to_1    LDA #0x01
F947 31 00 0B                     STA ?b4
                                  ;CLR ?b5    ; I dont have a page 0 clear instruction yet
                                  ;CLR ?b6
                                  ;CLR ?b7
F94A 30 00                        LDA #0x00
F94C 31 00 0A                     STA ?b5
F94F 31 00 09                     STA ?b6
F952 31 00 08                     STA ?b7
F955 07                           RTS                  
                                  ; Load 32bits l0 using X register as pointer
F956 0A         ?load32_l0        LDA (X)
F957 31 00 0C                     STA ?b3
F95A 05                           INCX
F95B 0A                           LDA (X)
F95C 31 00 0D                     STA ?b2
F95F 05                           INCX
F960 0A                           LDA (X)
F961 31 00 0E                     STA ?b1
F964 05                           INCX
F965 0A                           LDA (X)
F966 31 00 0F                     STA ?b0
F969 07                           RTS
                                  ; Load 32bits l1 using X register as pointer
F96A 0A         ?load32_l1        LDA (X)
F96B 31 00 08                     STA ?b7
F96E 05                           INCX
F96F 0A                           LDA (X)
F970 31 00 09                     STA ?b6
F973 05                           INCX
F974 0A                           LDA (X)
F975 31 00 0A                     STA ?b5
F978 05                           INCX
F979 0A                           LDA (X)
F97A 31 00 0B                     STA ?b4
F97D 07                           RTS
                                  ; Load 32bits l2 using X register as pointer
F97E 0A         ?load32_l2        LDA (X)
F97F 31 00 04                     STA ?b11
F982 05                           INCX
F983 0A                           LDA (X)
F984 31 00 05                     STA ?b10
F987 05                           INCX
F988 0A                           LDA (X)
F989 31 00 06                     STA ?b9
F98C 05                           INCX
F98D 0A                           LDA (X)
F98E 31 00 07                     STA ?b8
F991 07                           RTS
                                  ; Load 32bits l3 using X register as pointer
F992 0A         ?load32_l3        LDA (X)
F993 31 00 00                     STA ?b15
F996 05                           INCX
F997 0A                           LDA (X)
F998 31 00 01                     STA ?b14
F99B 05                           INCX
F99C 0A                           LDA (X)
F99D 31 00 02                     STA ?b13
F9A0 05                           INCX
F9A1 0A                           LDA (X)
F9A2 31 00 03                     STA ?b12
F9A5 07                           RTS                   
                                  ; Store 32bits l0 using X register as pointer
F9A6 2A 00 0C   ?store32_l0       LDA ?b3
F9A9 0B                           STA (X)
F9AA 05                           INCX
F9AB 2A 00 0D                     LDA ?b2
F9AE 0B                           STA (X)
F9AF 05                           INCX
F9B0 2A 00 0E                     LDA ?b1
F9B3 0B                           STA (X)
F9B4 05                           INCX
F9B5 2A 00 0F                     LDA ?b0
F9B8 0B                           STA (X)
F9B9 07                           RTS
                                  ; Store 32bits l1 using X register as pointer
F9BA 2A 00 08   ?store32_l1       LDA ?b7
F9BD 0B                           STA (X)
F9BE 05                           INCX
F9BF 2A 00 09                     LDA ?b6
F9C2 0B                           STA (X)
F9C3 05                           INCX
F9C4 2A 00 0A                     LDA ?b5
F9C7 0B                           STA (X)
F9C8 05                           INCX
F9C9 2A 00 0B                     LDA ?b4
F9CC 0B                           STA (X)
F9CD 07                           RTS
                                  ; Store 32bits l2 using X register as pointer
F9CE 2A 00 04   ?store32_l2       LDA ?b11
F9D1 0B                           STA (X)
F9D2 05                           INCX
F9D3 2A 00 05                     LDA ?b10
F9D6 0B                           STA (X)
F9D7 05                           INCX
F9D8 2A 00 06                     LDA ?b9
F9DB 0B                           STA (X)
F9DC 05                           INCX
F9DD 2A 00 07                     LDA ?b8
F9E0 0B                           STA (X)
F9E1 07                           RTS
                                  ; Store 32bits l3 using X register as pointer
F9E2 2A 00 00   ?store32_l3       LDA ?b15
F9E5 0B                           STA (X)
F9E6 05                           INCX
F9E7 2A 00 01                     LDA ?b14
F9EA 0B                           STA (X)  
F9EB 05                           INCX
F9EC 2A 00 02                     LDA ?b13
F9EF 0B                           STA (X)
F9F0 05                           INCX
F9F1 2A 00 03                     LDA ?b12
F9F4 0B                           STA (X)
F9F5 07                           RTS
                                  ; Move 32 bits from l0 to l1
F9F6 2A 00 0C   ?mov32_l1_l0      LDA ?b3
F9F9 31 00 08                     STA ?b7
F9FC 2A 00 0D                     LDA ?b2
F9FF 31 00 09                     STA ?b6
FA02 2A 00 0E                     LDA ?b1
FA05 31 00 0A                     STA ?b5
FA08 2A 00 0F                     LDA ?b0
FA0B 31 00 0B                     STA ?b4
FA0E 07                           RTS
                                  ; Move 32 bits from l0 to l2
FA0F 2A 00 0C   ?mov32_l2_l0      LDA ?b3
FA12 31 00 04                     STA ?b11
FA15 2A 00 0D                     LDA ?b2
FA18 31 00 05                     STA ?b10
FA1B 2A 00 0E                     LDA ?b1
FA1E 31 00 06                     STA ?b9
FA21 2A 00 0F                     LDA ?b0
FA24 31 00 07                     STA ?b8
FA27 07                           RTS
                                  ; Move 32 bits from l0 to l3
FA28 2A 00 0C   ?mov32_l3_l0      LDA ?b3
FA2B 31 00 00                     STA ?b15
FA2E 2A 00 0D                     LDA ?b2
FA31 31 00 01                     STA ?b14
FA34 2A 00 0E                     LDA ?b1
FA37 31 00 02                     STA ?b13
FA3A 2A 00 0F                     LDA ?b0
FA3D 31 00 03                     STA ?b12
FA40 07                           RTS
                                  ; Move 32 bits from l1 to l0
FA41 2A 00 08   ?mov32_l0_l1      LDA ?b7
FA44 31 00 0C                     STA ?b3
FA47 2A 00 09                     LDA ?b6
FA4A 31 00 0D                     STA ?b2
FA4D 2A 00 0A                     LDA ?b5
FA50 31 00 0E                     STA ?b1
FA53 2A 00 0B                     LDA ?b4
FA56 31 00 0F                     STA ?b0
FA59 07                           RTS
                                  ; Move 32 bits from l1 to l2
FA5A 2A 00 08   ?mov32_l2_l1      LDA ?b7
FA5D 31 00 04                     STA ?b11
FA60 2A 00 09                     LDA ?b6
FA63 31 00 05                     STA ?b10
FA66 2A 00 0A                     LDA ?b5
FA69 31 00 06                     STA ?b9
FA6C 2A 00 0B                     LDA ?b4
FA6F 31 00 07                     STA ?b8
FA72 07                           RTS
                                  ; Move 32 bits from l1 to l3
FA73 2A 00 08   ?mov32_l3_l1      LDA ?b7
FA76 31 00 00                     STA ?b15
FA79 2A 00 09                     LDA ?b6
FA7C 31 00 01                     STA ?b14
FA7F 2A 00 0A                     LDA ?b5
FA82 31 00 02                     STA ?b13
FA85 2A 00 0B                     LDA ?b4
FA88 31 00 03                     STA ?b12
FA8B 07                           RTS
                                  ; Move 32 bits from l2 to l0
FA8C 2A 00 04   ?mov32_l0_l2      LDA ?b11
FA8F 31 00 0C                     STA ?b3
FA92 2A 00 05                     LDA ?b10
FA95 31 00 0D                     STA ?b2
FA98 2A 00 06                     LDA ?b9
FA9B 31 00 0E                     STA ?b1
FA9E 2A 00 07                     LDA ?b8
FAA1 31 00 0F                     STA ?b0
FAA4 07                           RTS
                                  ; Move 32 bits from l2 to l1
FAA5 2A 00 04   ?mov32_l1_l2      LDA ?b11
FAA8 31 00 08                     STA ?b7
FAAB 2A 00 05                     LDA ?b10
FAAE 31 00 09                     STA ?b6
FAB1 2A 00 06                     LDA ?b9
FAB4 31 00 0A                     STA ?b5
FAB7 2A 00 07                     LDA ?b8
FABA 31 00 0B                     STA ?b4
FABD 07                           RTS
                                  ; Move 32 bits from l2 to l3
FABE 2A 00 04   ?mov32_l3_l2      LDA ?b11
FAC1 31 00 00                     STA ?b15
FAC4 2A 00 05                     LDA ?b10
FAC7 31 00 01                     STA ?b14
FACA 2A 00 06                     LDA ?b9
FACD 31 00 02                     STA ?b13
FAD0 2A 00 07                     LDA ?b8
FAD3 31 00 03                     STA ?b12
FAD6 07                           RTS
                                  ; Addition on 16 bits  
                                  ; w0 <= w0 + w1
FAD7 2A 00 0F   ?add16_w0_w0_w1   LDA ?b0  
FADA 29 00 0D                     ADDA ?b2
FADD 31 00 0F                     STA ?b0
FAE0 2A 00 0E                     LDA ?b1
FAE3 28 00 0C                     ADCA ?b3
FAE6 31 00 0E                     STA ?b1
FAE9 07                           RTS
                                  ; Addition on 32 bits
                                  ; l0 <= l0 + l1
FAEA 2A 00 0F   ?add32_l0_l0_l1   LDA ?b0  
FAED 29 00 0B                     ADDA ?b4
FAF0 31 00 0F                     STA ?b0
FAF3 2A 00 0E                     LDA ?b1
FAF6 28 00 0A                     ADCA ?b5
FAF9 31 00 0E                     STA ?b1
FAFC 2A 00 0D                     LDA ?b2
FAFF 28 00 09                     ADCA ?b6
FB02 31 00 0D                     STA ?b2
FB05 2A 00 0C                     LDA ?b3
FB08 28 00 08                     ADCA ?b7
FB0B 31 00 0C                     STA ?b3
FB0E 07                           RTS
                                  ; l2 <= l1 + l0
FB0F 2A 00 0F   ?add32_l2_l1_l0   LDA ?b0  
FB12 29 00 0B                     ADDA ?b4
FB15 31 00 07                     STA ?b8
FB18 2A 00 0E                     LDA ?b1
FB1B 28 00 0A                     ADCA ?b5
FB1E 31 00 06                     STA ?b9
FB21 2A 00 0D                     LDA ?b2
FB24 28 00 09                     ADCA ?b6
FB27 31 00 05                     STA ?b10
FB2A 2A 00 0C                     LDA ?b3
FB2D 28 00 08                     ADCA ?b7
FB30 31 00 04                     STA ?b11
FB33 07                           RTS
                                  ; l3 <= l1 + l0
FB34 2A 00 0F   ?add32_l3_l1_l0   LDA ?b0
FB37 29 00 0B                     ADDA ?b4
FB3A 31 00 03                     STA ?b12
FB3D 2A 00 0E                     LDA ?b1
FB40 28 00 0A                     ADCA ?b5
FB43 31 00 02                     STA ?b13
FB46 2A 00 0D                     LDA ?b2
FB49 28 00 09                     ADCA ?b6
FB4C 31 00 01                     STA ?b14
FB4F 2A 00 0C                     LDA ?b3
FB52 28 00 08                     ADCA ?b7
FB55 31 00 00                     STA ?b15
FB58 07                           RTS                  
                                  ; INC 32 bit
                                  ; l0 <= l0 + 1
FB59 2A 00 0F   ?inc32_l0_l0      LDA ?b0
FB5C 03                           INCA
FB5D 31 00 0F                     STA ?b0
FB60 2B FB 7E                     JNE ?inc32_0x_0x_JP
FB63 2A 00 0E                     LDA ?b1
FB66 03                           INCA
FB67 31 00 0E                     STA ?b1
FB6A 2B FB 7E                     JNE ?inc32_0x_0x_JP
FB6D 2A 00 0D                     LDA ?b2
FB70 03                           INCA
FB71 31 00 0D                     STA ?b2
FB74 2B FB 7E                     JNE ?inc32_0x_0x_JP
FB77 2A 00 0C                     LDA ?b3
FB7A 03                           INCA
FB7B 31 00 0C                     STA ?b3
FB7E 07         ?inc32_0x_0x_JP   RTS

                                  ; Compare 32-bit registers
                                  ; Result: sets E flag if equal, clears if different
FB7F 2A 00 07   ?cmp32_l3_l2      LDA ?b8
FB82 1F 00 03                     CMPA ?b12      ; This instruction not available yet
FB85 2B FB A4                     JNE ?cmp32_not_equal
FB88 2A 00 06                     LDA ?b9
FB8B 1F 00 02                     CMPA ?b13
FB8E 2B FB A4                     JNE ?cmp32_not_equal
FB91 2A 00 05                     LDA ?b10
FB94 1F 00 01                     CMPA ?b14
FB97 2B FB A4                     JNE ?cmp32_not_equal
FB9A 2A 00 04                     LDA ?b11
FB9D 1F 00 00                     CMPA ?b15
FBA0 2B FB A4                     JNE ?cmp32_not_equal
                                  ; All bytes equal, E flag already set from last comparison
FBA3 07                           RTS
FBA4 30 00      ?cmp32_not_equal  LDA #0x00   ; Clear E flag    I dont have a direct way to clear E flag
FBA6 31 00 0F                     STA ?b0
FBA9 07                           RTS

                                  ; MUL 8-bit
                                  ; w1 (b3,b2) <= b1 * b0
FBAA 30 00      ?mul8_w1_b1_b0    LDA #0x00   ; Only clear ?b3
FBAC 31 00 0C                     STA ?b3
FBAF 04 00 08                     LDX #0x0008 ; Loop counter (8 bits)
FBB2 15 00 0F   ?mul8_w1_b1_loop  SRL ?b0     ; Shift right ?b0 (check LSB)
FBB5 0F 09                        JRNC ?mul8_skip_add  ; Conditional relative jump if not Carry ( If LSB was 0, skip addition)
FBB7 2A 00 0C                     LDA ?b3
FBBA 29 00 0E                     ADDA ?b1    ; Add multiplicand
FBBD 31 00 0C                     STA ?b3     ; Store back
FBC0 14 00 0C   ?mul8_skip_add    RRC ?b3     ; Shift right ?b3 ?b2   C -> 7 6 5 4 3 2 1 0 -> C
FBC3 14 00 0D                     RRC ?b2     ;                       C -> 7 6 5 4 3 2 1 0 -> C
FBC6 13                           DECXL       ; Decrement loop counter
FBC7 2B FB B2                     JNE ?mul8_w1_b1_loop
FBCA 07                           RTS

                                  ; MUL 16-bit
                                  ; l1 <= w1 * w0      (b7,b6,b5,b4) = (b3,b2) * (b1,b0)
FBCB 30 00      ?mul16_l1_w1_w0   LDA #0x00   ; Only clear ?b7 and ?b6
FBCD 31 00 08                     STA ?b7
FBD0 31 00 09                     STA ?b6
FBD3 04 00 10                     LDX #0x0010 ; Loop counter (16 bits)
FBD6 15 00 0E   ?mul16_l1_w1_loop SRL ?b1     ; Shift right ?w0 (check LSB)  '0' -> 7 6 5 4 3 2 1 0 -> C
FBD9 14 00 0F                     RRC ?b0     ; C  -> 7 6 5 4 3 2 1 0 -> C
FBDC 0F 12                        JRNC ?mul16_skip_add  ; Conditional relative jump if not Carry ( If LSB was 0, skip addition)
FBDE 2A 00 09                     LDA ?b6
FBE1 29 00 0D                     ADDA ?b2    ; Add multiplicand
FBE4 31 00 09                     STA ?b6     ; Store back
FBE7 2A 00 08                     LDA ?b7
FBEA 28 00 0C                     ADCA ?b3
FBED 31 00 08                     STA ?b7
FBF0 14 00 08   ?mul16_skip_add   RRC ?b7     ; Shift right ?b7 ?b6 ?b5 ?b4   C -> 7 6 5 4 3 2 1 0 -> C 
FBF3 14 00 09                     RRC ?b6     ;                               C -> 7 6 5 4 3 2 1 0 -> C
FBF6 14 00 0A                     RRC ?b5
FBF9 14 00 0B                     RRC ?b4
FBFC 13                           DECXL       ; Decrement loop counter
FBFD 2B FB D6                     JNE ?mul16_l1_w1_loop
FC00 07                           RTS


                                  ; MUL 32-bit by 8-bit unsigned
                                  ; l1 = l0 * A   (A = 8-bit multiplier, A <= 12)
                                  ; l0 = (b3,b2,b1,b0)
                                  ; result -> l1 = (b7..b4)
                ;?mul32_l1_l0_u8   ; ---- multiply LOW word ----
                ;                  STA TMPN          ; save multiplier

                ;                  LDA ?b0
                ;                  STA ?b0           ; w0 low
                ;                  LDA ?b1
                ;                  STA ?b1

                ;                  LDA TMPN
                ;                  STA ?b2           ; w1 = n
                ;                  LDA #0
                ;                  STA ?b3

                ;                  JSR ?mul16_l1_w1_w0   ; l1 = LO16 * n

                                  ; save low result
                ;                  LDA ?b4
                ;                  STA RES0
                ;                  LDA ?b5
                ;                  STA RES1

                                  ; ---- multiply HIGH word ----
                ;                  LDA ?b2           ; restore high word of l0
                ;                  STA ?b0
                ;                  LDA ?b3
                ;                  STA ?b1

                ;                  LDA TMPN
                ;                  STA ?b2
                ;                  LDA #0
                ;                  STA ?b3

                ;                  JSR ?mul16_l1_w1_w0   ; l1 = HI16 * n

                                  ; ---- accumulate ----
                ;                  LDA ?b4
                ;                  ADDA RES1
                ;                  STA ?b5
                ;                  LDA ?b5
                ;                  ADCA #0
                ;                  STA ?b6
                ;                  LDA ?b6
                ;                  ADCA #0
                ;                  STA ?b7

                ;                  LDA RES0
                ;                  STA ?b4

                ;                  RTS


                         ; --------------------------------------------------------------------
                         ; Error routine
                         ; --------------------------------------------------------------------
                         ORG/0xFFB0  ; Diagnostic Error routine   
                         ;STOP        ; Stop execution
FFB0 32 FF B0   FAIL     JMP FAIL    ; Infinite Loop on error

                         ; --------------------------------------------------------------------
                         ; JSR and RTS Test subroutine
                         ; --------------------------------------------------------------------
                         ORG/0xFFC0
FFC0 30 11      TJSR1    LDA #0x11
FFC2 07                  RTS
                         ORG/0xFFC3
FFC3 30 22      TJSR2    LDA #0x22
FFC5 06 FF C0            JSR TJSR1
FFC8 07                  RTS
                         ORG/0xFFC9
FFC9 30 33      TJSR3    LDA #0x33
FFCB 06 FF C3            JSR TJSR2
FFCE 07                  RTS
                         ORG/0xFFCF
FFCF 30 44      TJSR4    LDA #0x44
FFD1 06 FF C9            JSR TJSR3
FFD4 07                  RTS
                         ORG/0xFFD5
FFD5 30 44      TJSR5    LDA #0x44
FFD7 06 FF CF            JSR TJSR4
FFDA 07                  RTS
                         ORG/0xFFDB
FFDB 30 55      TJSR6    LDA #0x55
FFDD 06 FF D5            JSR TJSR5
FFE0 07                  RTS
                         ORG/0xFFE1
FFE1 30 66      TJSR7    LDA #0x66
FFE3 06 FF DB            JSR TJSR6
FFE6 07                  RTS
                         ORG/0xFFE7
FFE7 30 77      TJSR8    LDA #0x77
FFE9 06 FF E1            JSR TJSR7
FFEC 07                  RTS
                         ORG/0xFFED
FFED 30 88      TJSR9    LDA #0x88
FFEF 06 FF E7            JSR TJSR8
FFF2 07                  RTS
                         ORG/0xFFF3
FFF3 30 99      TJSR10   LDA #0x99
FFF5 06 FF ED            JSR TJSR9
FFF8 07                  RTS
                         ; --------------------------------------------------------------------
                         ; Reset Vector
                         ; --------------------------------------------------------------------
                         ORG/0xFFFE  ; Set the Reset vector
FFFE E0                  DB 0xE0     ; MSB Reset Vector
FFFF 00                  DB 0x00     ; LSB Reset Vector


Symbol Table:
?b15                0000
?b14                0001
?b13                0002
?b12                0003
?b11                0004
?b10                0005
?b9                 0006
?b8                 0007
?b7                 0008
?b6                 0009
?b5                 000A
?b4                 000B
?b3                 000C
?b2                 000D
?b1                 000E
?b0                 000F
?w7                 0000
?w6                 0002
?w5                 0004
?w4                 0006
?w3                 0008
?w2                 000A
?w1                 000C
?w0                 000E
?l3                 0000
?l2                 0004
?l1                 0008
?l0                 000C
TEMP0               1FEC
TEMP1               1FED
TEMP2               1FEE
TEMP3               1FEF
SP                  1FF0
JSH                 1FF1
JSL                 1FF2
XH                  1FF3
XL                  1FF4
EQUAL               1FFA
CARRY               1FFB
REG_A               1FFC
IPH                 1FFE
IPL                 1FFF
LEDPORT             C000
START               E000
TST01               E006
TST02               E033
TSTOP03             E060
TSTOP04             E0F7
TSTOP05             E149
TSTOP06             E1C1
TSTOP09             E1E5
TSTOP0A             E1EE
TSTOP0B             E22C
TST0B_0             E288
TST0B_1             E28B
TST0B_2             E28F
TST0B_3             E294
TST0B_4             E29B
TST0B_5             E2AD
TST0B_6             E2B2
TST0B_7             E2C8
TST0B_8             E2CF
TST0B_9             E2D1
TST0B_10            E2D3
TST0B_11            E2E8
TST0B_12            E365
TST0B_13            E368
TSTOP0D             E369
TSTOP0E             E423
TSTOP0F             E4DD
TST0F_0             E4ED
TST0F_1             E4F7
TST0F_2             E4FA
TSTOP10             E4FB
TSTOP11             E57E
TSTOP12             E5A3
TSTOP13             E5C8
TSTOP14             E65E
TSTOP15             E73A
TSTOP16             E884
TSTOP17             E8E2
TSTOP18             E927
TSTOP19             E95A
TSTOP1A             E982
TSTOP1B             EA09
TSTOP1C             EA9B
TSTOP1D             EC20
TSTOP1E             EDDE
TSTOP1F             EE26
TSTOP29             EF03
TSTOP2A             EF37
TSTOP2B             F002
TST2C               F01D
TST2C_1             F042
TST2C_2             F04C
TST2C_3             F056
TST2C_4             F060
TST2C_5             F06A
TST2C_6             F074
TST2C_7             F07E
TST2C_8             F088
TST2C_9             F092
TST2C_10            F09C
TSTOP2D             F09D
TSTOP2E             F0BB
TSTOP2F             F119
TSTOP30             F163
TSTOP31             F1BD
TSTOP33             F286
TSTFB1              F2C2
LOOPTST             F44C
LOOPTST1            F457
LOOPTST2            F466
BLKCODESTART        F7AC
BLKCODEEND          F7CA
RAMDESTSTART        1000
LOOPTST47           F7D6
ENDCOPYTST47        F7EC
LOOPCNT             0100
FIBNUMB             1000
FIB32_LOOP          F80E
FIB_VERIFY          F82E
VERIFY_LOOP         F83E
MSGTXT1             F861
MSGTXT2             F868
MSGTXT3             F873
?clear32_l0         F8B0
?clear32_l1         F8BF
?clear32_l2         F8CE
?clear32_l3         F8DD
?clear16_w0         F8EC
?clear16_w1         F8F5
?clear16_w2         F8FE
?clear16_w3         F907
?clear16_w4         F910
?clear16_w5         F919
?clear16_w6         F922
?clear16_w7         F92B
?set32_l0_to_1      F934
?set32_l1_to_1      F945
?load32_l0          F956
?load32_l1          F96A
?load32_l2          F97E
?load32_l3          F992
?store32_l0         F9A6
?store32_l1         F9BA
?store32_l2         F9CE
?store32_l3         F9E2
?mov32_l1_l0        F9F6
?mov32_l2_l0        FA0F
?mov32_l3_l0        FA28
?mov32_l0_l1        FA41
?mov32_l2_l1        FA5A
?mov32_l3_l1        FA73
?mov32_l0_l2        FA8C
?mov32_l1_l2        FAA5
?mov32_l3_l2        FABE
?add16_w0_w0_w1     FAD7
?add32_l0_l0_l1     FAEA
?add32_l2_l1_l0     FB0F
?add32_l3_l1_l0     FB34
?inc32_l0_l0        FB59
?inc32_0x_0x_JP     FB7E
?cmp32_l3_l2        FB7F
?cmp32_not_equal    FBA4
?mul8_w1_b1_b0      FBAA
?mul8_w1_b1_loop    FBB2
?mul8_skip_add      FBC0
?mul16_l1_w1_w0     FBCB
?mul16_l1_w1_loop   FBD6
?mul16_skip_add     FBF0
FAIL                FFB0
TJSR1               FFC0
TJSR2               FFC3
TJSR3               FFC9
TJSR4               FFCF
TJSR5               FFD5
TJSR6               FFDB
TJSR7               FFE1
TJSR8               FFE7
TJSR9               FFED
TJSR10              FFF3
Assembly complete
