/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [4:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [18:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [13:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire [22:0] celloutsig_1_11z;
  wire [29:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  reg [3:0] celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [23:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = celloutsig_1_1z[16:12] & celloutsig_1_1z[11:7];
  assign celloutsig_0_3z = in_data[18:10] >= { in_data[6:5], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_4z = celloutsig_0_1z[2:0] >= celloutsig_0_2z[5:3];
  assign celloutsig_1_4z = { celloutsig_1_1z[4], celloutsig_1_2z } >= in_data[136:131];
  assign celloutsig_1_5z = in_data[144:141] >= celloutsig_1_3z;
  assign celloutsig_1_9z = { celloutsig_1_2z[1], celloutsig_1_2z } >= { celloutsig_1_0z[7:4], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_6z = in_data[39:21] % { 1'h1, in_data[48:42], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[130:117] % { 1'h1, in_data[180:168] };
  assign celloutsig_1_3z = in_data[179:176] % { 1'h1, celloutsig_1_0z[12:10] };
  assign celloutsig_1_11z = { celloutsig_1_0z[9:6], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z } % { 1'h1, celloutsig_1_0z[12:5], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_1_15z = { celloutsig_1_11z[4], celloutsig_1_2z, celloutsig_1_7z } % { 1'h1, in_data[117:105], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_0_2z = in_data[86:81] % { 1'h1, celloutsig_0_1z[3:0], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[66:60] !== in_data[76:70];
  assign celloutsig_1_6z = celloutsig_1_2z[2:0] !== { celloutsig_1_2z[1:0], celloutsig_1_5z };
  assign celloutsig_1_18z = celloutsig_1_11z[17:6] !== celloutsig_1_11z[19:8];
  assign celloutsig_0_5z = { celloutsig_0_2z[0], celloutsig_0_2z } >>> { celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_7z = celloutsig_0_6z[18:15] >>> in_data[82:79];
  assign celloutsig_1_1z = { celloutsig_1_0z[10:8], celloutsig_1_0z } >>> { in_data[188:186], celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[187:185], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z } >>> { celloutsig_1_0z[11:3], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_10z = { celloutsig_1_1z[14:7], celloutsig_1_3z } >>> celloutsig_1_0z[12:1];
  always_latch
    if (!clkin_data[32]) celloutsig_0_1z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_1z = in_data[27:23];
  always_latch
    if (!clkin_data[64]) celloutsig_1_19z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_19z = celloutsig_1_15z[13:10];
  assign { out_data[128], out_data[99:96], out_data[50:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
