0.6
2017.4
Dec 15 2017
21:07:18
D:/FHH/大学/个人/数字电路/prj/project/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/FHH/大学/个人/数字电路/prj/project/project_1/project_1.srcs/sim_1/new/text_add_4.v,1665456877,verilog,,,,text_add_4,,,,,,,,
D:/FHH/大学/个人/数字电路/prj/project/project_1/project_1.srcs/sources_1/new/add_4.v,1665456104,verilog,,D:/FHH/大学/个人/数字电路/prj/project/project_1/project_1.srcs/sim_1/new/text_add_4.v,,add_4,,,,,,,,
