Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon May 08 17:08:22 2017
| Host         : SURFACE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Cortex_A9_wrapper_timing_summary_routed.rpt -rpx Cortex_A9_wrapper_timing_summary_routed.rpx
| Design       : Cortex_A9_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.063        0.000                      0                36007        0.017        0.000                      0                36007        4.020        0.000                       0                 17845  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.063        0.000                      0                36004        0.017        0.000                      0                36004        4.020        0.000                       0                 17845  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.811        0.000                      0                    3        1.624        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0_reg[5]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[360][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.672ns  (logic 0.518ns (5.356%)  route 9.154ns (94.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.640     2.934    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y69         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0_reg[5]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0_reg[5]_rep__3/Q
                         net (fo=64, routed)          9.154    12.606    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/slv_reg0_reg[15]_rep__3[5]
    SLICE_X66Y6          FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[360][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.557    12.736    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X66Y6          FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[360][5]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X66Y6          FDRE (Setup_fdre_C_D)       -0.028    12.669    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[360][5]
  -------------------------------------------------------------------
                         required time                         12.669    
                         arrival time                         -12.606    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0_reg[5]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[364][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.558ns  (logic 0.518ns (5.420%)  route 9.040ns (94.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.640     2.934    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y69         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0_reg[5]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0_reg[5]_rep__3/Q
                         net (fo=64, routed)          9.040    12.492    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/slv_reg0_reg[15]_rep__3[5]
    SLICE_X70Y8          FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[364][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.557    12.736    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X70Y8          FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[364][5]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X70Y8          FDRE (Setup_fdre_C_D)       -0.047    12.650    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[364][5]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                         -12.492    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0_reg[14]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[503][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.549ns  (logic 0.456ns (4.775%)  route 9.093ns (95.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.865 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.640     2.934    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X41Y68         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0_reg[14]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0_reg[14]_rep__5/Q
                         net (fo=64, routed)          9.093    12.483    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/slv_reg0_reg[15]_rep__5[14]
    SLICE_X108Y23        FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[503][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.685    12.865    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X108Y23        FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[503][14]/C
                         clock pessimism              0.115    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X108Y23        FDRE (Setup_fdre_C_D)       -0.045    12.780    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[503][14]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                         -12.483    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0_reg[5]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[365][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.402ns  (logic 0.518ns (5.509%)  route 8.884ns (94.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.640     2.934    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X36Y69         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0_reg[5]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.518     3.452 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0_reg[5]_rep__3/Q
                         net (fo=64, routed)          8.884    12.336    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/slv_reg0_reg[15]_rep__3[5]
    SLICE_X67Y8          FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[365][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.556    12.736    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X67Y8          FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[365][5]/C
                         clock pessimism              0.115    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X67Y8          FDRE (Setup_fdre_C_D)       -0.047    12.649    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[365][5]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -12.336    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 Cortex_A9_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[537][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 1.954ns (21.350%)  route 7.198ns (78.650%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.737     3.031    Cortex_A9_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Cortex_A9_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.750     6.115    Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X46Y77         LUT5 (Prop_lut5_I4_O)        0.124     6.239 r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=12, routed)          0.502     6.741    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_wvalid
    SLICE_X46Y77         LUT4 (Prop_lut4_I2_O)        0.124     6.865 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/vector_size[15]_i_2/O
                         net (fo=109, routed)         1.920     8.785    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/vector_size[15]_i_2_n_0
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.124     8.909 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[305][15]_i_3/O
                         net (fo=9, routed)           0.876     9.785    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[305][15]_i_3_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.909 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[537][15]_i_2/O
                         net (fo=1, routed)           0.739    10.649    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[537][15]_i_2_n_0
    SLICE_X40Y30         LUT2 (Prop_lut2_I1_O)        0.124    10.773 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[537][15]_i_1/O
                         net (fo=16, routed)          1.410    12.183    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[537][15]_i_1_n_0
    SLICE_X22Y28         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[537][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.566    12.745    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X22Y28         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[537][0]/C
                         clock pessimism              0.115    12.860    
                         clock uncertainty           -0.154    12.706    
    SLICE_X22Y28         FDRE (Setup_fdre_C_CE)      -0.169    12.537    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[537][0]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                         -12.183    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 Cortex_A9_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[537][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 1.954ns (21.350%)  route 7.198ns (78.650%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.737     3.031    Cortex_A9_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Cortex_A9_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.750     6.115    Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X46Y77         LUT5 (Prop_lut5_I4_O)        0.124     6.239 r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=12, routed)          0.502     6.741    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_wvalid
    SLICE_X46Y77         LUT4 (Prop_lut4_I2_O)        0.124     6.865 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/vector_size[15]_i_2/O
                         net (fo=109, routed)         1.920     8.785    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/vector_size[15]_i_2_n_0
    SLICE_X54Y35         LUT3 (Prop_lut3_I2_O)        0.124     8.909 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[305][15]_i_3/O
                         net (fo=9, routed)           0.876     9.785    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[305][15]_i_3_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.909 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[537][15]_i_2/O
                         net (fo=1, routed)           0.739    10.649    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[537][15]_i_2_n_0
    SLICE_X40Y30         LUT2 (Prop_lut2_I1_O)        0.124    10.773 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[537][15]_i_1/O
                         net (fo=16, routed)          1.410    12.183    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[537][15]_i_1_n_0
    SLICE_X22Y28         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[537][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.566    12.745    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X22Y28         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[537][10]/C
                         clock pessimism              0.115    12.860    
                         clock uncertainty           -0.154    12.706    
    SLICE_X22Y28         FDRE (Setup_fdre_C_CE)      -0.169    12.537    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[537][10]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                         -12.183    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0_reg[1]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[529][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.313ns  (logic 0.456ns (4.896%)  route 8.857ns (95.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.642     2.936    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X41Y67         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0_reg[1]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0_reg[1]_rep__6/Q
                         net (fo=64, routed)          8.857    12.249    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/slv_reg0_reg[15]_rep__6[1]
    SLICE_X24Y27         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[529][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.558    12.738    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X24Y27         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[529][1]/C
                         clock pessimism              0.115    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X24Y27         FDRE (Setup_fdre_C_D)       -0.058    12.640    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[529][1]
  -------------------------------------------------------------------
                         required time                         12.640    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 Cortex_A9_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[817][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.105ns  (logic 2.150ns (23.613%)  route 6.955ns (76.387%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 12.802 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.737     3.031    Cortex_A9_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Cortex_A9_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.750     6.115    Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X46Y77         LUT5 (Prop_lut5_I4_O)        0.124     6.239 r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=12, routed)          0.502     6.741    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_wvalid
    SLICE_X46Y77         LUT4 (Prop_lut4_I2_O)        0.124     6.865 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/vector_size[15]_i_2/O
                         net (fo=109, routed)         1.920     8.785    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/vector_size[15]_i_2_n_0
    SLICE_X54Y35         LUT5 (Prop_lut5_I2_O)        0.116     8.901 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[817][15]_i_3/O
                         net (fo=1, routed)           0.561     9.462    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[817][15]_i_3_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I4_O)        0.328     9.790 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[817][15]_i_2/O
                         net (fo=1, routed)           0.717    10.507    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[817][15]_i_2_n_0
    SLICE_X68Y36         LUT2 (Prop_lut2_I1_O)        0.124    10.631 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[817][15]_i_1/O
                         net (fo=16, routed)          1.505    12.136    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[817][15]_i_1_n_0
    SLICE_X99Y39         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[817][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.623    12.802    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X99Y39         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[817][8]/C
                         clock pessimism              0.115    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X99Y39         FDRE (Setup_fdre_C_CE)      -0.205    12.558    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[817][8]
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -12.136    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 Cortex_A9_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[332][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 1.954ns (21.420%)  route 7.168ns (78.580%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.737     3.031    Cortex_A9_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Cortex_A9_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.750     6.115    Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X46Y77         LUT5 (Prop_lut5_I4_O)        0.124     6.239 r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=12, routed)          0.502     6.741    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_wvalid
    SLICE_X46Y77         LUT4 (Prop_lut4_I2_O)        0.124     6.865 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/vector_size[15]_i_2/O
                         net (fo=109, routed)         2.096     8.961    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/vector_size[15]_i_2_n_0
    SLICE_X65Y40         LUT3 (Prop_lut3_I2_O)        0.124     9.085 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[332][15]_i_3/O
                         net (fo=6, routed)           0.911     9.996    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[332][15]_i_3_n_0
    SLICE_X75Y28         LUT6 (Prop_lut6_I1_O)        0.124    10.120 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[332][15]_i_2/O
                         net (fo=1, routed)           0.781    10.900    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[332][15]_i_2_n_0
    SLICE_X84Y26         LUT2 (Prop_lut2_I1_O)        0.124    11.024 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[332][15]_i_1/O
                         net (fo=16, routed)          1.129    12.153    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[332][15]_i_1_n_0
    SLICE_X102Y25        FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[332][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.608    12.788    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X102Y25        FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[332][0]/C
                         clock pessimism              0.115    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X102Y25        FDRE (Setup_fdre_C_CE)      -0.169    12.579    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[332][0]
  -------------------------------------------------------------------
                         required time                         12.579    
                         arrival time                         -12.153    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 Cortex_A9_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[332][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 1.954ns (21.420%)  route 7.168ns (78.580%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.737     3.031    Cortex_A9_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Cortex_A9_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.750     6.115    Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X46Y77         LUT5 (Prop_lut5_I4_O)        0.124     6.239 r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=12, routed)          0.502     6.741    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_wvalid
    SLICE_X46Y77         LUT4 (Prop_lut4_I2_O)        0.124     6.865 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/vector_size[15]_i_2/O
                         net (fo=109, routed)         2.096     8.961    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/vector_size[15]_i_2_n_0
    SLICE_X65Y40         LUT3 (Prop_lut3_I2_O)        0.124     9.085 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[332][15]_i_3/O
                         net (fo=6, routed)           0.911     9.996    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[332][15]_i_3_n_0
    SLICE_X75Y28         LUT6 (Prop_lut6_I1_O)        0.124    10.120 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[332][15]_i_2/O
                         net (fo=1, routed)           0.781    10.900    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[332][15]_i_2_n_0
    SLICE_X84Y26         LUT2 (Prop_lut2_I1_O)        0.124    11.024 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[332][15]_i_1/O
                         net (fo=16, routed)          1.129    12.153    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX[332][15]_i_1_n_0
    SLICE_X102Y25        FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[332][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.608    12.788    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X102Y25        FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[332][2]/C
                         clock pessimism              0.115    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X102Y25        FDRE (Setup_fdre_C_CE)      -0.169    12.579    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputX_reg[332][2]
  -------------------------------------------------------------------
                         required time                         12.579    
                         arrival time                         -12.153    
  -------------------------------------------------------------------
                         slack                                  0.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.788%)  route 0.212ns (53.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.555     0.891    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X47Y91         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/Q
                         net (fo=13, routed)          0.212     1.243    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[4]
    SLICE_X50Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.288 r  Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.288    Cortex_A9_i/btns_5bits/U0/gpio_core_1/GPIO_DBus_i[0]
    SLICE_X50Y90         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.819     1.185    Cortex_A9_i/btns_5bits/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y90         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[27]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.121     1.271    Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.656     0.992    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y102        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.243    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y102        SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.930     1.296    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.188    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.557     0.893    Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y91         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.116     1.150    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y91         SRLC32E                                      r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.824     1.190    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.567%)  route 0.213ns (62.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.559     0.895    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y98         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.213     1.235    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X34Y103        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.911     1.277    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X34Y103        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X34Y103        FDRE (Hold_fdre_C_CE)       -0.070     1.172    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.567%)  route 0.213ns (62.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.559     0.895    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y98         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.213     1.235    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X34Y103        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.911     1.277    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X34Y103        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X34Y103        FDRE (Hold_fdre_C_CE)       -0.070     1.172    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Cortex_A9_i/btns_5bits/U0/bus2ip_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.135%)  route 0.202ns (58.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.555     0.891    Cortex_A9_i/btns_5bits/U0/s_axi_aclk
    SLICE_X48Y93         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/bus2ip_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Cortex_A9_i/btns_5bits/U0/bus2ip_reset_reg/Q
                         net (fo=57, routed)          0.202     1.233    Cortex_A9_i/btns_5bits/U0/gpio_core_1/bus2ip_reset
    SLICE_X50Y93         FDSE                                         r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.820     1.186    Cortex_A9_i/btns_5bits/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y93         FDSE                                         r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y93         FDSE (Hold_fdse_C_S)         0.009     1.160    Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Cortex_A9_i/btns_5bits/U0/bus2ip_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.135%)  route 0.202ns (58.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.555     0.891    Cortex_A9_i/btns_5bits/U0/s_axi_aclk
    SLICE_X48Y93         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/bus2ip_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Cortex_A9_i/btns_5bits/U0/bus2ip_reset_reg/Q
                         net (fo=57, routed)          0.202     1.233    Cortex_A9_i/btns_5bits/U0/gpio_core_1/bus2ip_reset
    SLICE_X50Y93         FDSE                                         r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.820     1.186    Cortex_A9_i/btns_5bits/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y93         FDSE                                         r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y93         FDSE (Hold_fdse_C_S)         0.009     1.160    Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Cortex_A9_i/btns_5bits/U0/bus2ip_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.135%)  route 0.202ns (58.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.555     0.891    Cortex_A9_i/btns_5bits/U0/s_axi_aclk
    SLICE_X48Y93         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/bus2ip_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Cortex_A9_i/btns_5bits/U0/bus2ip_reset_reg/Q
                         net (fo=57, routed)          0.202     1.233    Cortex_A9_i/btns_5bits/U0/gpio_core_1/bus2ip_reset
    SLICE_X50Y93         FDSE                                         r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.820     1.186    Cortex_A9_i/btns_5bits/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y93         FDSE                                         r  Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y93         FDSE (Hold_fdse_C_S)         0.009     1.160    Cortex_A9_i/btns_5bits/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Cortex_A9_i/btns_5bits/U0/ip2bus_data_i_D1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.734%)  route 0.241ns (65.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.551     0.887    Cortex_A9_i/btns_5bits/U0/s_axi_aclk
    SLICE_X51Y90         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/ip2bus_data_i_D1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  Cortex_A9_i/btns_5bits/U0/ip2bus_data_i_D1_reg[27]/Q
                         net (fo=1, routed)           0.241     1.255    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_1[4]
    SLICE_X41Y90         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.823     1.189    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y90         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.018     1.172    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Cortex_A9_i/btns_5bits/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.813%)  route 0.240ns (65.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.551     0.887    Cortex_A9_i/btns_5bits/U0/s_axi_aclk
    SLICE_X51Y90         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  Cortex_A9_i/btns_5bits/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.240     1.254    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_1[3]
    SLICE_X41Y90         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.823     1.189    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y90         FDRE                                         r  Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.017     1.171    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y18    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y18    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/memInputY_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y92    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y92    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y92    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y92    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y91    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y92    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y92    Cortex_A9_i/btns_5bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/C
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y94    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y95    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y95    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y95    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X36Y95    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.624ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.811ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.580ns (12.938%)  route 3.903ns (87.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.641     2.935    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y81         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.607     3.998    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.122 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=348, routed)         3.295     7.418    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]_0
    SLICE_X49Y47         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.494    12.674    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X49Y47         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X49Y47         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  4.811    

Slack (MET) :             4.811ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.580ns (12.938%)  route 3.903ns (87.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.641     2.935    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y81         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.607     3.998    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.122 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=348, routed)         3.295     7.418    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]_0
    SLICE_X49Y47         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.494    12.674    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X49Y47         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X49Y47         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  4.811    

Slack (MET) :             4.811ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.580ns (12.938%)  route 3.903ns (87.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.641     2.935    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y81         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.607     3.998    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.124     4.122 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=348, routed)         3.295     7.418    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]_0
    SLICE_X49Y47         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       1.494    12.674    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X49Y47         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X49Y47         FDCE (Recov_fdce_C_CLR)     -0.405    12.229    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  4.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.624ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.186ns (10.271%)  route 1.625ns (89.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.551     0.887    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y81         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.204     1.232    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.277 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=348, routed)         1.420     2.697    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]_0
    SLICE_X49Y47         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.830     1.196    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X49Y47         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X49Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.624ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.186ns (10.271%)  route 1.625ns (89.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.551     0.887    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y81         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.204     1.232    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.277 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=348, routed)         1.420     2.697    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]_0
    SLICE_X49Y47         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.830     1.196    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X49Y47         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X49Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.624ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.186ns (10.271%)  route 1.625ns (89.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.551     0.887    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X33Y81         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.204     1.232    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X35Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.277 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=348, routed)         1.420     2.697    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]_0
    SLICE_X49Y47         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17845, routed)       0.830     1.196    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X49Y47         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X49Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.074    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  1.624    





