Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov  1 17:18:04 2019
| Host         : andy-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: dip_sw[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dip_sw[10] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dip_sw[11] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dip_sw[12] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dip_sw[13] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dip_sw[14] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dip_sw[15] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dip_sw[16] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dip_sw[17] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dip_sw[18] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dip_sw[19] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dip_sw[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dip_sw[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dip_sw[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dip_sw[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dip_sw[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dip_sw[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dip_sw[7] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dip_sw[8] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dip_sw[9] (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: reset_btn (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 80 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.231        0.000                      0                  358        0.102        0.000                      0                  358        9.500        0.000                       0                   237  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk_11M0592  {0.000 45.211}     90.422          11.059          
clk_50M      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_11M0592        83.370        0.000                      0                  114        0.188        0.000                      0                  114       44.711        0.000                       0                   103  
clk_50M            16.231        0.000                      0                  244        0.102        0.000                      0                  244        9.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_11M0592
  To Clock:  clk_11M0592

Setup :            0  Failing Endpoints,  Worst Slack       83.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       44.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.370ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_11M0592 rise@90.422ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 0.484ns (7.328%)  route 6.120ns (92.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.737ns = ( 96.159 - 90.422 ) 
    Source Clock Delay      (SCD):    6.554ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           3.417     4.882    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.963 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.591     6.554    clk_11M0592_IBUF_BUFG
    SLICE_X1Y177         FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.379     6.933 r  FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          1.277     8.210    state[0]
    SLICE_X0Y173         LUT5 (Prop_lut5_I4_O)        0.105     8.315 r  data[7]_i_1/O
                         net (fo=8, routed)           4.844    13.159    data__0[7]
    SLICE_X0Y55          FDRE                                         r  data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000    90.422    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           2.914    94.735    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    94.812 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.347    96.159    clk_11M0592_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  data_reg[6]/C
                         clock pessimism              0.573    96.732    
                         clock uncertainty           -0.035    96.697    
    SLICE_X0Y55          FDRE (Setup_fdre_C_CE)      -0.168    96.529    data_reg[6]
  -------------------------------------------------------------------
                         required time                         96.529    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                 83.370    

Slack (MET) :             83.790ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_11M0592 rise@90.422ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 0.484ns (7.829%)  route 5.698ns (92.171%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.735ns = ( 96.157 - 90.422 ) 
    Source Clock Delay      (SCD):    6.554ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           3.417     4.882    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.963 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.591     6.554    clk_11M0592_IBUF_BUFG
    SLICE_X1Y177         FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.379     6.933 r  FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          1.277     8.210    state[0]
    SLICE_X0Y173         LUT5 (Prop_lut5_I4_O)        0.105     8.315 r  data[7]_i_1/O
                         net (fo=8, routed)           4.421    12.736    data__0[7]
    SLICE_X0Y60          FDRE                                         r  data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000    90.422    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           2.914    94.735    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    94.812 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.345    96.157    clk_11M0592_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  data_reg[5]/C
                         clock pessimism              0.573    96.730    
                         clock uncertainty           -0.035    96.695    
    SLICE_X0Y60          FDRE (Setup_fdre_C_CE)      -0.168    96.527    data_reg[5]
  -------------------------------------------------------------------
                         required time                         96.527    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                 83.790    

Slack (MET) :             83.909ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_11M0592 rise@90.422ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 0.484ns (7.984%)  route 5.578ns (92.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.734ns = ( 96.156 - 90.422 ) 
    Source Clock Delay      (SCD):    6.554ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           3.417     4.882    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.963 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.591     6.554    clk_11M0592_IBUF_BUFG
    SLICE_X1Y177         FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.379     6.933 r  FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          1.277     8.210    state[0]
    SLICE_X0Y173         LUT5 (Prop_lut5_I4_O)        0.105     8.315 r  data[7]_i_1/O
                         net (fo=8, routed)           4.301    12.617    data__0[7]
    SLICE_X0Y61          FDRE                                         r  data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000    90.422    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           2.914    94.735    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    94.812 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.344    96.156    clk_11M0592_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  data_reg[7]/C
                         clock pessimism              0.573    96.729    
                         clock uncertainty           -0.035    96.694    
    SLICE_X0Y61          FDRE (Setup_fdre_C_CE)      -0.168    96.526    data_reg[7]
  -------------------------------------------------------------------
                         required time                         96.526    
                         arrival time                         -12.617    
  -------------------------------------------------------------------
                         slack                                 83.909    

Slack (MET) :             84.145ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_11M0592 rise@90.422ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 0.484ns (8.310%)  route 5.340ns (91.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.732ns = ( 96.154 - 90.422 ) 
    Source Clock Delay      (SCD):    6.554ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           3.417     4.882    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.963 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.591     6.554    clk_11M0592_IBUF_BUFG
    SLICE_X1Y177         FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.379     6.933 r  FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          1.277     8.210    state[0]
    SLICE_X0Y173         LUT5 (Prop_lut5_I4_O)        0.105     8.315 r  data[7]_i_1/O
                         net (fo=8, routed)           4.064    12.379    data__0[7]
    SLICE_X0Y64          FDRE                                         r  data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000    90.422    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           2.914    94.735    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    94.812 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.342    96.154    clk_11M0592_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  data_reg[3]/C
                         clock pessimism              0.573    96.727    
                         clock uncertainty           -0.035    96.692    
    SLICE_X0Y64          FDRE (Setup_fdre_C_CE)      -0.168    96.524    data_reg[3]
  -------------------------------------------------------------------
                         required time                         96.524    
                         arrival time                         -12.379    
  -------------------------------------------------------------------
                         slack                                 84.145    

Slack (MET) :             84.543ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_11M0592 rise@90.422ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.484ns (8.934%)  route 4.934ns (91.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.723ns = ( 96.145 - 90.422 ) 
    Source Clock Delay      (SCD):    6.554ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           3.417     4.882    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.963 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.591     6.554    clk_11M0592_IBUF_BUFG
    SLICE_X1Y177         FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.379     6.933 r  FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          1.277     8.210    state[0]
    SLICE_X0Y173         LUT5 (Prop_lut5_I4_O)        0.105     8.315 r  data[7]_i_1/O
                         net (fo=8, routed)           3.657    11.972    data__0[7]
    SLICE_X0Y73          FDRE                                         r  data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000    90.422    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           2.914    94.735    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    94.812 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.333    96.145    clk_11M0592_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  data_reg[2]/C
                         clock pessimism              0.573    96.718    
                         clock uncertainty           -0.035    96.683    
    SLICE_X0Y73          FDRE (Setup_fdre_C_CE)      -0.168    96.515    data_reg[2]
  -------------------------------------------------------------------
                         required time                         96.515    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                 84.543    

Slack (MET) :             84.701ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_11M0592 rise@90.422ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 0.484ns (9.204%)  route 4.775ns (90.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.722ns = ( 96.144 - 90.422 ) 
    Source Clock Delay      (SCD):    6.554ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           3.417     4.882    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.963 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.591     6.554    clk_11M0592_IBUF_BUFG
    SLICE_X1Y177         FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.379     6.933 r  FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          1.277     8.210    state[0]
    SLICE_X0Y173         LUT5 (Prop_lut5_I4_O)        0.105     8.315 r  data[7]_i_1/O
                         net (fo=8, routed)           3.498    11.813    data__0[7]
    SLICE_X0Y75          FDRE                                         r  data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000    90.422    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           2.914    94.735    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    94.812 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.332    96.144    clk_11M0592_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  data_reg[0]/C
                         clock pessimism              0.573    96.717    
                         clock uncertainty           -0.035    96.682    
    SLICE_X0Y75          FDRE (Setup_fdre_C_CE)      -0.168    96.514    data_reg[0]
  -------------------------------------------------------------------
                         required time                         96.514    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                 84.701    

Slack (MET) :             84.956ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_11M0592 rise@90.422ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 0.484ns (9.664%)  route 4.524ns (90.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.727ns = ( 96.149 - 90.422 ) 
    Source Clock Delay      (SCD):    6.554ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           3.417     4.882    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.963 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.591     6.554    clk_11M0592_IBUF_BUFG
    SLICE_X1Y177         FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.379     6.933 r  FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          1.277     8.210    state[0]
    SLICE_X0Y173         LUT5 (Prop_lut5_I4_O)        0.105     8.315 r  data[7]_i_1/O
                         net (fo=8, routed)           3.247    11.563    data__0[7]
    SLICE_X0Y79          FDRE                                         r  data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000    90.422    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           2.914    94.735    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    94.812 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.337    96.149    clk_11M0592_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  data_reg[4]/C
                         clock pessimism              0.573    96.722    
                         clock uncertainty           -0.035    96.687    
    SLICE_X0Y79          FDRE (Setup_fdre_C_CE)      -0.168    96.519    data_reg[4]
  -------------------------------------------------------------------
                         required time                         96.519    
                         arrival time                         -11.563    
  -------------------------------------------------------------------
                         slack                                 84.956    

Slack (MET) :             85.558ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_11M0592 rise@90.422ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.484ns (10.958%)  route 3.933ns (89.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.737ns = ( 96.159 - 90.422 ) 
    Source Clock Delay      (SCD):    6.554ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           3.417     4.882    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.963 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.591     6.554    clk_11M0592_IBUF_BUFG
    SLICE_X1Y177         FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.379     6.933 r  FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          1.277     8.210    state[0]
    SLICE_X0Y173         LUT5 (Prop_lut5_I4_O)        0.105     8.315 r  data[7]_i_1/O
                         net (fo=8, routed)           2.656    10.971    data__0[7]
    SLICE_X0Y95          FDRE                                         r  data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000    90.422    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           2.914    94.735    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    94.812 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.347    96.159    clk_11M0592_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  data_reg[1]/C
                         clock pessimism              0.573    96.732    
                         clock uncertainty           -0.035    96.697    
    SLICE_X0Y95          FDRE (Setup_fdre_C_CE)      -0.168    96.529    data_reg[1]
  -------------------------------------------------------------------
                         required time                         96.529    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                 85.558    

Slack (MET) :             86.134ns  (required time - arrival time)
  Source:                 FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            base_ram_control_reg[17]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_11M0592 rise@90.422ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.877ns (20.790%)  route 3.341ns (79.210%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.801ns = ( 96.223 - 90.422 ) 
    Source Clock Delay      (SCD):    6.554ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           3.417     4.882    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.963 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.591     6.554    clk_11M0592_IBUF_BUFG
    SLICE_X1Y177         FDCE                                         r  FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.379     6.933 r  FSM_sequential_state_reg[3]/Q
                         net (fo=26, routed)          0.856     7.790    state[3]
    SLICE_X0Y174         LUT2 (Prop_lut2_I1_O)        0.126     7.916 r  FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.497     8.413    FSM_sequential_state[2]_i_5_n_0
    SLICE_X0Y176         LUT6 (Prop_lut6_I5_O)        0.267     8.680 r  FSM_sequential_state[2]_i_2/O
                         net (fo=42, routed)          1.988    10.668    FSM_sequential_state[2]_i_2_n_0
    SLICE_X8Y168         LUT5 (Prop_lut5_I1_O)        0.105    10.773 r  base_ram_control[17]_C_i_1/O
                         net (fo=1, routed)           0.000    10.773    base_ram_control[17]_C_i_1_n_0
    SLICE_X8Y168         FDCE                                         r  base_ram_control_reg[17]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000    90.422    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           2.914    94.735    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    94.812 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.411    96.223    clk_11M0592_IBUF_BUFG
    SLICE_X8Y168         FDCE                                         r  base_ram_control_reg[17]_C/C
                         clock pessimism              0.648    96.870    
                         clock uncertainty           -0.035    96.835    
    SLICE_X8Y168         FDCE (Setup_fdce_C_D)        0.072    96.907    base_ram_control_reg[17]_C
  -------------------------------------------------------------------
                         required time                         96.907    
                         arrival time                         -10.773    
  -------------------------------------------------------------------
                         slack                                 86.134    

Slack (MET) :             86.188ns  (required time - arrival time)
  Source:                 base_ram_control_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            base_ram_control_reg[25]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_11M0592 rise@90.422ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 1.773ns (42.422%)  route 2.406ns (57.578%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.865ns = ( 96.287 - 90.422 ) 
    Source Clock Delay      (SCD):    6.561ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           3.417     4.882    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.963 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.598     6.561    clk_11M0592_IBUF_BUFG
    SLICE_X1Y166         FDPE                                         r  base_ram_control_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y166         FDPE (Prop_fdpe_C_Q)         0.379     6.940 r  base_ram_control_reg[7]_P/Q
                         net (fo=3, routed)           0.961     7.901    base_ram_control_reg[7]_P_n_0
    SLICE_X1Y166         LUT3 (Prop_lut3_I0_O)        0.105     8.006 r  base_ram_addr_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.659     8.665    base_ram_addr_OBUF[0]
    SLICE_X1Y168         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     9.145 r  base_ram_control_reg[11]_C_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.145    base_ram_control_reg[11]_C_i_2_n_0
    SLICE_X1Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.243 r  base_ram_control_reg[15]_C_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.243    base_ram_control_reg[15]_C_i_2_n_0
    SLICE_X1Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.341 r  base_ram_control_reg[19]_C_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.341    base_ram_control_reg[19]_C_i_2_n_0
    SLICE_X1Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.439 r  base_ram_control_reg[23]_C_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.439    base_ram_control_reg[23]_C_i_2_n_0
    SLICE_X1Y172         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.704 r  base_ram_control_reg[26]_C_i_2/O[1]
                         net (fo=2, routed)           0.787    10.491    base_ram_control0[18]
    SLICE_X4Y172         LUT5 (Prop_lut5_I0_O)        0.250    10.741 r  base_ram_control[25]_P_i_1/O
                         net (fo=1, routed)           0.000    10.741    base_ram_control[25]_P_i_1_n_0
    SLICE_X4Y172         FDPE                                         r  base_ram_control_reg[25]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000    90.422    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           2.914    94.735    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    94.812 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.475    96.287    clk_11M0592_IBUF_BUFG
    SLICE_X4Y172         FDPE                                         r  base_ram_control_reg[25]_P/C
                         clock pessimism              0.648    96.934    
                         clock uncertainty           -0.035    96.899    
    SLICE_X4Y172         FDPE (Setup_fdpe_C_D)        0.030    96.929    base_ram_control_reg[25]_P
  -------------------------------------------------------------------
                         required time                         96.929    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                 86.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 base_ram_control_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            base_ram_control_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_11M0592 rise@0.000ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.746%)  route 0.106ns (36.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.712     2.014    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.040 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.677     2.717    clk_11M0592_IBUF_BUFG
    SLICE_X0Y166         FDCE                                         r  base_ram_control_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDCE (Prop_fdce_C_Q)         0.141     2.858 f  base_ram_control_reg[7]_C/Q
                         net (fo=3, routed)           0.106     2.963    base_ram_control_reg[7]_C_n_0
    SLICE_X1Y166         LUT6 (Prop_lut6_I0_O)        0.045     3.008 r  base_ram_control[7]_P_i_1/O
                         net (fo=1, routed)           0.000     3.008    base_ram_control[7]_P_i_1_n_0
    SLICE_X1Y166         FDPE                                         r  base_ram_control_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.988     2.478    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.507 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.952     3.459    clk_11M0592_IBUF_BUFG
    SLICE_X1Y166         FDPE                                         r  base_ram_control_reg[7]_P/C
                         clock pessimism             -0.729     2.730    
    SLICE_X1Y166         FDPE (Hold_fdpe_C_D)         0.091     2.821    base_ram_control_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_11M0592 rise@0.000ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.712     2.014    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.040 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.672     2.712    clk_11M0592_IBUF_BUFG
    SLICE_X1Y177         FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.141     2.853 f  FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          0.121     2.974    state[0]
    SLICE_X0Y177         LUT5 (Prop_lut5_I2_O)        0.045     3.019 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.019    count[1]
    SLICE_X0Y177         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.988     2.478    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.507 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.946     3.453    clk_11M0592_IBUF_BUFG
    SLICE_X0Y177         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.728     2.725    
    SLICE_X0Y177         FDRE (Hold_fdre_C_D)         0.092     2.817    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.817    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_11M0592 rise@0.000ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.535%)  route 0.121ns (39.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.712     2.014    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.040 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.672     2.712    clk_11M0592_IBUF_BUFG
    SLICE_X1Y177         FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.141     2.853 f  FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          0.121     2.974    state[0]
    SLICE_X0Y177         LUT6 (Prop_lut6_I5_O)        0.045     3.019 r  count[3]_i_2/O
                         net (fo=1, routed)           0.000     3.019    count[3]
    SLICE_X0Y177         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.988     2.478    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.507 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.946     3.453    clk_11M0592_IBUF_BUFG
    SLICE_X0Y177         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.728     2.725    
    SLICE_X0Y177         FDRE (Hold_fdre_C_D)         0.091     2.816    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.816    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 base_ram_control_reg[15]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            base_ram_control_reg[15]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_11M0592 rise@0.000ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.746%)  route 0.115ns (38.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.712     2.014    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.040 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.675     2.715    clk_11M0592_IBUF_BUFG
    SLICE_X5Y167         FDPE                                         r  base_ram_control_reg[15]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y167         FDPE (Prop_fdpe_C_Q)         0.141     2.856 r  base_ram_control_reg[15]_P/Q
                         net (fo=3, routed)           0.115     2.971    base_ram_control_reg[15]_P_n_0
    SLICE_X5Y167         LUT5 (Prop_lut5_I4_O)        0.045     3.016 r  base_ram_control[15]_P_i_1/O
                         net (fo=1, routed)           0.000     3.016    base_ram_control[15]_P_i_1_n_0
    SLICE_X5Y167         FDPE                                         r  base_ram_control_reg[15]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.988     2.478    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.507 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.950     3.457    clk_11M0592_IBUF_BUFG
    SLICE_X5Y167         FDPE                                         r  base_ram_control_reg[15]_P/C
                         clock pessimism             -0.742     2.715    
    SLICE_X5Y167         FDPE (Hold_fdpe_C_D)         0.091     2.806    base_ram_control_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 init_addr_reg[6]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            init_addr_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_11M0592 rise@0.000ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.712     2.014    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.040 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.676     2.716    clk_11M0592_IBUF_BUFG
    SLICE_X5Y166         FDPE                                         r  init_addr_reg[6]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDPE (Prop_fdpe_C_Q)         0.141     2.857 r  init_addr_reg[6]_P/Q
                         net (fo=1, routed)           0.155     3.012    init_addr_reg[6]_P_n_0
    SLICE_X5Y166         LUT3 (Prop_lut3_I0_O)        0.045     3.057 r  init_addr[6]_C_i_1/O
                         net (fo=4, routed)           0.000     3.057    init_addr[6]
    SLICE_X5Y166         FDPE                                         r  init_addr_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.988     2.478    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.507 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.951     3.458    clk_11M0592_IBUF_BUFG
    SLICE_X5Y166         FDPE                                         r  init_addr_reg[6]_P/C
                         clock pessimism             -0.742     2.716    
    SLICE_X5Y166         FDPE (Hold_fdpe_C_D)         0.091     2.807    init_addr_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_11M0592 rise@0.000ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.712     2.014    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.040 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.672     2.712    clk_11M0592_IBUF_BUFG
    SLICE_X1Y177         FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y177         FDCE (Prop_fdce_C_Q)         0.141     2.853 r  FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          0.167     3.020    state[0]
    SLICE_X1Y176         LUT6 (Prop_lut6_I1_O)        0.045     3.065 r  FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.065    p_2_out[2]
    SLICE_X1Y176         FDCE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.988     2.478    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.507 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.944     3.451    clk_11M0592_IBUF_BUFG
    SLICE_X1Y176         FDCE                                         r  FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.728     2.723    
    SLICE_X1Y176         FDCE (Hold_fdce_C_D)         0.091     2.814    FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.814    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 base_ram_control_reg[24]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            base_ram_control_reg[24]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_11M0592 rise@0.000ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.712     2.014    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.040 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.670     2.710    clk_11M0592_IBUF_BUFG
    SLICE_X3Y173         FDPE                                         r  base_ram_control_reg[24]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDPE (Prop_fdpe_C_Q)         0.141     2.851 r  base_ram_control_reg[24]_P/Q
                         net (fo=3, routed)           0.167     3.018    base_ram_control_reg[24]_P_n_0
    SLICE_X3Y173         LUT5 (Prop_lut5_I4_O)        0.045     3.063 r  base_ram_control[24]_P_i_1/O
                         net (fo=1, routed)           0.000     3.063    base_ram_control[24]_P_i_1_n_0
    SLICE_X3Y173         FDPE                                         r  base_ram_control_reg[24]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.988     2.478    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.507 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.944     3.451    clk_11M0592_IBUF_BUFG
    SLICE_X3Y173         FDPE                                         r  base_ram_control_reg[24]_P/C
                         clock pessimism             -0.741     2.710    
    SLICE_X3Y173         FDPE (Hold_fdpe_C_D)         0.091     2.801    base_ram_control_reg[24]_P
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 base_ram_control_reg[19]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            base_ram_control_reg[19]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_11M0592 rise@0.000ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.712     2.014    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.040 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.673     2.713    clk_11M0592_IBUF_BUFG
    SLICE_X5Y169         FDCE                                         r  base_ram_control_reg[19]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y169         FDCE (Prop_fdce_C_Q)         0.141     2.854 r  base_ram_control_reg[19]_C/Q
                         net (fo=3, routed)           0.167     3.021    base_ram_control_reg[19]_C_n_0
    SLICE_X5Y169         LUT5 (Prop_lut5_I4_O)        0.045     3.066 r  base_ram_control[19]_C_i_1/O
                         net (fo=1, routed)           0.000     3.066    base_ram_control[19]_C_i_1_n_0
    SLICE_X5Y169         FDCE                                         r  base_ram_control_reg[19]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.988     2.478    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.507 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.948     3.455    clk_11M0592_IBUF_BUFG
    SLICE_X5Y169         FDCE                                         r  base_ram_control_reg[19]_C/C
                         clock pessimism             -0.742     2.713    
    SLICE_X5Y169         FDCE (Hold_fdce_C_D)         0.091     2.804    base_ram_control_reg[19]_C
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 base_ram_control_reg[12]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            base_ram_control_reg[12]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_11M0592 rise@0.000ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.712     2.014    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.040 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.675     2.715    clk_11M0592_IBUF_BUFG
    SLICE_X3Y168         FDPE                                         r  base_ram_control_reg[12]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDPE (Prop_fdpe_C_Q)         0.141     2.856 r  base_ram_control_reg[12]_P/Q
                         net (fo=3, routed)           0.167     3.023    base_ram_control_reg[12]_P_n_0
    SLICE_X3Y168         LUT5 (Prop_lut5_I4_O)        0.045     3.068 r  base_ram_control[12]_P_i_1/O
                         net (fo=1, routed)           0.000     3.068    base_ram_control[12]_P_i_1_n_0
    SLICE_X3Y168         FDPE                                         r  base_ram_control_reg[12]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.988     2.478    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.507 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.950     3.457    clk_11M0592_IBUF_BUFG
    SLICE_X3Y168         FDPE                                         r  base_ram_control_reg[12]_P/C
                         clock pessimism             -0.742     2.715    
    SLICE_X3Y168         FDPE (Hold_fdpe_C_D)         0.091     2.806    base_ram_control_reg[12]_P
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 base_ram_control_reg[25]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            base_ram_control_reg[25]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_11M0592 rise@0.000ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.712     2.014    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.040 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.672     2.712    clk_11M0592_IBUF_BUFG
    SLICE_X3Y172         FDCE                                         r  base_ram_control_reg[25]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y172         FDCE (Prop_fdce_C_Q)         0.141     2.853 r  base_ram_control_reg[25]_C/Q
                         net (fo=3, routed)           0.167     3.020    base_ram_control_reg[25]_C_n_0
    SLICE_X3Y172         LUT5 (Prop_lut5_I4_O)        0.045     3.065 r  base_ram_control[25]_C_i_1/O
                         net (fo=1, routed)           0.000     3.065    base_ram_control[25]_C_i_1_n_0
    SLICE_X3Y172         FDCE                                         r  base_ram_control_reg[25]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.988     2.478    clk_11M0592_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.507 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.946     3.453    clk_11M0592_IBUF_BUFG
    SLICE_X3Y172         FDCE                                         r  base_ram_control_reg[25]_C/C
                         clock pessimism             -0.741     2.712    
    SLICE_X3Y172         FDCE (Hold_fdce_C_D)         0.091     2.803    base_ram_control_reg[25]_C
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           3.065    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_11M0592
Waveform(ns):       { 0.000 45.211 }
Period(ns):         90.422
Sources:            { clk_11M0592 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         90.422      88.830     BUFGCTRL_X0Y0  clk_11M0592_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         90.422      89.422     SLICE_X1Y177   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         90.422      89.422     SLICE_X3Y175   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         90.422      89.422     SLICE_X1Y176   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         90.422      89.422     SLICE_X1Y177   FSM_sequential_state_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         90.422      89.422     SLICE_X3Y168   base_ram_control_reg[12]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         90.422      89.422     SLICE_X4Y166   base_ram_control_reg[13]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         90.422      89.422     SLICE_X3Y166   base_ram_control_reg[13]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         90.422      89.422     SLICE_X2Y168   base_ram_control_reg[14]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         90.422      89.422     SLICE_X4Y167   base_ram_control_reg[14]_P/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X0Y64    data_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         45.211      44.711     SLICE_X4Y172   init_addr_reg[18]_P/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         45.211      44.711     SLICE_X4Y172   base_ram_control_reg[25]_P/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X4Y175   uart_r_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y175   uart_w_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X0Y73    data_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         45.211      44.711     SLICE_X1Y177   FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         45.211      44.711     SLICE_X1Y177   FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         45.211      44.711     SLICE_X3Y175   FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         45.211      44.711     SLICE_X1Y176   FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         45.211      44.711     SLICE_X3Y175   FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         45.211      44.711     SLICE_X3Y168   base_ram_control_reg[12]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         45.211      44.711     SLICE_X2Y168   base_ram_control_reg[14]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         45.211      44.711     SLICE_X4Y167   base_ram_control_reg[14]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         45.211      44.711     SLICE_X7Y167   base_ram_control_reg[15]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         45.211      44.711     SLICE_X5Y167   base_ram_control_reg[15]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         45.211      44.711     SLICE_X0Y170   base_ram_control_reg[16]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         45.211      44.711     SLICE_X2Y170   base_ram_control_reg[16]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         45.211      44.711     SLICE_X0Y171   base_ram_control_reg[20]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         45.211      44.711     SLICE_X2Y171   base_ram_control_reg[20]_P/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       16.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.231ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.694ns (21.356%)  route 2.556ns (78.645%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 24.684 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.461     4.988    vga800x600at75/clk_50M
    SLICE_X1Y99          FDRE                                         r  vga800x600at75/hdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.379     5.367 r  vga800x600at75/hdata_reg[1]/Q
                         net (fo=4, routed)           0.801     6.168    vga800x600at75/hdata[1]
    SLICE_X2Y99          LUT4 (Prop_lut4_I3_O)        0.105     6.273 r  vga800x600at75/vdata[11]_i_5/O
                         net (fo=1, routed)           0.552     6.825    vga800x600at75/vdata[11]_i_5_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.105     6.930 r  vga800x600at75/vdata[11]_i_2/O
                         net (fo=13, routed)          0.713     7.644    vga800x600at75/vdata
    SLICE_X5Y100         LUT6 (Prop_lut6_I0_O)        0.105     7.749 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.489     8.238    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  vga800x600at75/vdata_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.329    24.684    vga800x600at75/clk_50M
    SLICE_X4Y100         FDRE                                         r  vga800x600at75/vdata_reg[5]/C
                         clock pessimism              0.172    24.857    
                         clock uncertainty           -0.035    24.821    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.352    24.469    vga800x600at75/vdata_reg[5]
  -------------------------------------------------------------------
                         required time                         24.469    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 16.231    

Slack (MET) :             16.231ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.694ns (21.356%)  route 2.556ns (78.645%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 24.684 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.461     4.988    vga800x600at75/clk_50M
    SLICE_X1Y99          FDRE                                         r  vga800x600at75/hdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.379     5.367 r  vga800x600at75/hdata_reg[1]/Q
                         net (fo=4, routed)           0.801     6.168    vga800x600at75/hdata[1]
    SLICE_X2Y99          LUT4 (Prop_lut4_I3_O)        0.105     6.273 r  vga800x600at75/vdata[11]_i_5/O
                         net (fo=1, routed)           0.552     6.825    vga800x600at75/vdata[11]_i_5_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.105     6.930 r  vga800x600at75/vdata[11]_i_2/O
                         net (fo=13, routed)          0.713     7.644    vga800x600at75/vdata
    SLICE_X5Y100         LUT6 (Prop_lut6_I0_O)        0.105     7.749 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.489     8.238    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  vga800x600at75/vdata_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.329    24.684    vga800x600at75/clk_50M
    SLICE_X4Y100         FDRE                                         r  vga800x600at75/vdata_reg[6]/C
                         clock pessimism              0.172    24.857    
                         clock uncertainty           -0.035    24.821    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.352    24.469    vga800x600at75/vdata_reg[6]
  -------------------------------------------------------------------
                         required time                         24.469    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 16.231    

Slack (MET) :             16.231ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.694ns (21.356%)  route 2.556ns (78.645%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 24.684 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.461     4.988    vga800x600at75/clk_50M
    SLICE_X1Y99          FDRE                                         r  vga800x600at75/hdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.379     5.367 r  vga800x600at75/hdata_reg[1]/Q
                         net (fo=4, routed)           0.801     6.168    vga800x600at75/hdata[1]
    SLICE_X2Y99          LUT4 (Prop_lut4_I3_O)        0.105     6.273 r  vga800x600at75/vdata[11]_i_5/O
                         net (fo=1, routed)           0.552     6.825    vga800x600at75/vdata[11]_i_5_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.105     6.930 r  vga800x600at75/vdata[11]_i_2/O
                         net (fo=13, routed)          0.713     7.644    vga800x600at75/vdata
    SLICE_X5Y100         LUT6 (Prop_lut6_I0_O)        0.105     7.749 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.489     8.238    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  vga800x600at75/vdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.329    24.684    vga800x600at75/clk_50M
    SLICE_X4Y100         FDRE                                         r  vga800x600at75/vdata_reg[7]/C
                         clock pessimism              0.172    24.857    
                         clock uncertainty           -0.035    24.821    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.352    24.469    vga800x600at75/vdata_reg[7]
  -------------------------------------------------------------------
                         required time                         24.469    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 16.231    

Slack (MET) :             16.231ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.694ns (21.356%)  route 2.556ns (78.645%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 24.684 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.461     4.988    vga800x600at75/clk_50M
    SLICE_X1Y99          FDRE                                         r  vga800x600at75/hdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.379     5.367 r  vga800x600at75/hdata_reg[1]/Q
                         net (fo=4, routed)           0.801     6.168    vga800x600at75/hdata[1]
    SLICE_X2Y99          LUT4 (Prop_lut4_I3_O)        0.105     6.273 r  vga800x600at75/vdata[11]_i_5/O
                         net (fo=1, routed)           0.552     6.825    vga800x600at75/vdata[11]_i_5_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.105     6.930 r  vga800x600at75/vdata[11]_i_2/O
                         net (fo=13, routed)          0.713     7.644    vga800x600at75/vdata
    SLICE_X5Y100         LUT6 (Prop_lut6_I0_O)        0.105     7.749 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.489     8.238    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  vga800x600at75/vdata_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.329    24.684    vga800x600at75/clk_50M
    SLICE_X4Y100         FDRE                                         r  vga800x600at75/vdata_reg[8]/C
                         clock pessimism              0.172    24.857    
                         clock uncertainty           -0.035    24.821    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.352    24.469    vga800x600at75/vdata_reg[8]
  -------------------------------------------------------------------
                         required time                         24.469    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 16.231    

Slack (MET) :             16.327ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.694ns (22.003%)  route 2.460ns (77.997%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 24.684 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.461     4.988    vga800x600at75/clk_50M
    SLICE_X1Y99          FDRE                                         r  vga800x600at75/hdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.379     5.367 r  vga800x600at75/hdata_reg[1]/Q
                         net (fo=4, routed)           0.801     6.168    vga800x600at75/hdata[1]
    SLICE_X2Y99          LUT4 (Prop_lut4_I3_O)        0.105     6.273 r  vga800x600at75/vdata[11]_i_5/O
                         net (fo=1, routed)           0.552     6.825    vga800x600at75/vdata[11]_i_5_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.105     6.930 r  vga800x600at75/vdata[11]_i_2/O
                         net (fo=13, routed)          0.713     7.644    vga800x600at75/vdata
    SLICE_X5Y100         LUT6 (Prop_lut6_I0_O)        0.105     7.749 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.394     8.142    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  vga800x600at75/vdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.329    24.684    vga800x600at75/clk_50M
    SLICE_X4Y101         FDRE                                         r  vga800x600at75/vdata_reg[10]/C
                         clock pessimism              0.172    24.857    
                         clock uncertainty           -0.035    24.821    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.352    24.469    vga800x600at75/vdata_reg[10]
  -------------------------------------------------------------------
                         required time                         24.469    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                 16.327    

Slack (MET) :             16.327ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.694ns (22.003%)  route 2.460ns (77.997%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 24.684 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.461     4.988    vga800x600at75/clk_50M
    SLICE_X1Y99          FDRE                                         r  vga800x600at75/hdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.379     5.367 r  vga800x600at75/hdata_reg[1]/Q
                         net (fo=4, routed)           0.801     6.168    vga800x600at75/hdata[1]
    SLICE_X2Y99          LUT4 (Prop_lut4_I3_O)        0.105     6.273 r  vga800x600at75/vdata[11]_i_5/O
                         net (fo=1, routed)           0.552     6.825    vga800x600at75/vdata[11]_i_5_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.105     6.930 r  vga800x600at75/vdata[11]_i_2/O
                         net (fo=13, routed)          0.713     7.644    vga800x600at75/vdata
    SLICE_X5Y100         LUT6 (Prop_lut6_I0_O)        0.105     7.749 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.394     8.142    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  vga800x600at75/vdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.329    24.684    vga800x600at75/clk_50M
    SLICE_X4Y101         FDRE                                         r  vga800x600at75/vdata_reg[11]/C
                         clock pessimism              0.172    24.857    
                         clock uncertainty           -0.035    24.821    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.352    24.469    vga800x600at75/vdata_reg[11]
  -------------------------------------------------------------------
                         required time                         24.469    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                 16.327    

Slack (MET) :             16.327ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.694ns (22.003%)  route 2.460ns (77.997%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 24.684 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.461     4.988    vga800x600at75/clk_50M
    SLICE_X1Y99          FDRE                                         r  vga800x600at75/hdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.379     5.367 r  vga800x600at75/hdata_reg[1]/Q
                         net (fo=4, routed)           0.801     6.168    vga800x600at75/hdata[1]
    SLICE_X2Y99          LUT4 (Prop_lut4_I3_O)        0.105     6.273 r  vga800x600at75/vdata[11]_i_5/O
                         net (fo=1, routed)           0.552     6.825    vga800x600at75/vdata[11]_i_5_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.105     6.930 r  vga800x600at75/vdata[11]_i_2/O
                         net (fo=13, routed)          0.713     7.644    vga800x600at75/vdata
    SLICE_X5Y100         LUT6 (Prop_lut6_I0_O)        0.105     7.749 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.394     8.142    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X4Y101         FDRE                                         r  vga800x600at75/vdata_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.329    24.684    vga800x600at75/clk_50M
    SLICE_X4Y101         FDRE                                         r  vga800x600at75/vdata_reg[9]/C
                         clock pessimism              0.172    24.857    
                         clock uncertainty           -0.035    24.821    
    SLICE_X4Y101         FDRE (Setup_fdre_C_R)       -0.352    24.469    vga800x600at75/vdata_reg[9]
  -------------------------------------------------------------------
                         required time                         24.469    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                 16.327    

Slack (MET) :             16.375ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.694ns (21.750%)  route 2.497ns (78.250%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 24.702 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.461     4.988    vga800x600at75/clk_50M
    SLICE_X1Y99          FDRE                                         r  vga800x600at75/hdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.379     5.367 r  vga800x600at75/hdata_reg[1]/Q
                         net (fo=4, routed)           0.801     6.168    vga800x600at75/hdata[1]
    SLICE_X2Y99          LUT4 (Prop_lut4_I3_O)        0.105     6.273 r  vga800x600at75/vdata[11]_i_5/O
                         net (fo=1, routed)           0.552     6.825    vga800x600at75/vdata[11]_i_5_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.105     6.930 r  vga800x600at75/vdata[11]_i_2/O
                         net (fo=13, routed)          0.713     7.644    vga800x600at75/vdata
    SLICE_X5Y100         LUT6 (Prop_lut6_I0_O)        0.105     7.749 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.431     8.179    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  vga800x600at75/vdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.347    24.702    vga800x600at75/clk_50M
    SLICE_X4Y99          FDRE                                         r  vga800x600at75/vdata_reg[1]/C
                         clock pessimism              0.239    24.941    
                         clock uncertainty           -0.035    24.906    
    SLICE_X4Y99          FDRE (Setup_fdre_C_R)       -0.352    24.554    vga800x600at75/vdata_reg[1]
  -------------------------------------------------------------------
                         required time                         24.554    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                 16.375    

Slack (MET) :             16.375ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.694ns (21.750%)  route 2.497ns (78.250%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 24.702 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.461     4.988    vga800x600at75/clk_50M
    SLICE_X1Y99          FDRE                                         r  vga800x600at75/hdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.379     5.367 r  vga800x600at75/hdata_reg[1]/Q
                         net (fo=4, routed)           0.801     6.168    vga800x600at75/hdata[1]
    SLICE_X2Y99          LUT4 (Prop_lut4_I3_O)        0.105     6.273 r  vga800x600at75/vdata[11]_i_5/O
                         net (fo=1, routed)           0.552     6.825    vga800x600at75/vdata[11]_i_5_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.105     6.930 r  vga800x600at75/vdata[11]_i_2/O
                         net (fo=13, routed)          0.713     7.644    vga800x600at75/vdata
    SLICE_X5Y100         LUT6 (Prop_lut6_I0_O)        0.105     7.749 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.431     8.179    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  vga800x600at75/vdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.347    24.702    vga800x600at75/clk_50M
    SLICE_X4Y99          FDRE                                         r  vga800x600at75/vdata_reg[2]/C
                         clock pessimism              0.239    24.941    
                         clock uncertainty           -0.035    24.906    
    SLICE_X4Y99          FDRE (Setup_fdre_C_R)       -0.352    24.554    vga800x600at75/vdata_reg[2]
  -------------------------------------------------------------------
                         required time                         24.554    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                 16.375    

Slack (MET) :             16.375ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.694ns (21.750%)  route 2.497ns (78.250%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 24.702 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.461     4.988    vga800x600at75/clk_50M
    SLICE_X1Y99          FDRE                                         r  vga800x600at75/hdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.379     5.367 r  vga800x600at75/hdata_reg[1]/Q
                         net (fo=4, routed)           0.801     6.168    vga800x600at75/hdata[1]
    SLICE_X2Y99          LUT4 (Prop_lut4_I3_O)        0.105     6.273 r  vga800x600at75/vdata[11]_i_5/O
                         net (fo=1, routed)           0.552     6.825    vga800x600at75/vdata[11]_i_5_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.105     6.930 r  vga800x600at75/vdata[11]_i_2/O
                         net (fo=13, routed)          0.713     7.644    vga800x600at75/vdata
    SLICE_X5Y100         LUT6 (Prop_lut6_I0_O)        0.105     7.749 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.431     8.179    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  vga800x600at75/vdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.347    24.702    vga800x600at75/clk_50M
    SLICE_X4Y99          FDRE                                         r  vga800x600at75/vdata_reg[3]/C
                         clock pessimism              0.239    24.941    
                         clock uncertainty           -0.035    24.906    
    SLICE_X4Y99          FDRE (Setup_fdre_C_R)       -0.352    24.554    vga800x600at75/vdata_reg[3]
  -------------------------------------------------------------------
                         required time                         24.554    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                 16.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.906%)  route 0.119ns (25.094%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.605     1.739    vga800x600at75/clk_50M
    SLICE_X1Y99          FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.880 r  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.118     1.999    vga800x600at75/hdata[4]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.159 r  vga800x600at75/hdata_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.159    vga800x600at75/hdata_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.213 r  vga800x600at75/hdata_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.213    vga800x600at75/data0[5]
    SLICE_X1Y100         FDRE                                         r  vga800x600at75/hdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.261    vga800x600at75/clk_50M
    SLICE_X1Y100         FDRE                                         r  vga800x600at75/hdata_reg[5]/C
                         clock pessimism             -0.254     2.006    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     2.111    vga800x600at75/hdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.231ns (49.969%)  route 0.231ns (50.031%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.604     1.738    vga800x600at75/clk_50M
    SLICE_X4Y99          FDRE                                         r  vga800x600at75/vdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.879 r  vga800x600at75/vdata_reg[1]/Q
                         net (fo=4, routed)           0.172     2.051    vga800x600at75/vdata_reg_n_0_[1]
    SLICE_X5Y100         LUT6 (Prop_lut6_I5_O)        0.045     2.096 r  vga800x600at75/vdata[11]_i_4/O
                         net (fo=2, routed)           0.060     2.156    vga800x600at75/vdata[11]_i_4_n_0
    SLICE_X5Y100         LUT6 (Prop_lut6_I4_O)        0.045     2.201 r  vga800x600at75/vdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.201    vga800x600at75/vdata[0]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  vga800x600at75/vdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.868     2.258    vga800x600at75/clk_50M
    SLICE_X5Y100         FDRE                                         r  vga800x600at75/vdata_reg[0]/C
                         clock pessimism             -0.254     2.003    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.091     2.094    vga800x600at75/vdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.288ns (58.507%)  route 0.204ns (41.493%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.598     1.732    vga800x600at75/clk_50M
    SLICE_X5Y100         FDRE                                         r  vga800x600at75/vdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.873 r  vga800x600at75/vdata_reg[0]/Q
                         net (fo=5, routed)           0.204     2.078    vga800x600at75/vdata_reg_n_0_[0]
    SLICE_X4Y99          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     2.225 r  vga800x600at75/vdata_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.225    vga800x600at75/vdata_reg[4]_i_1_n_7
    SLICE_X4Y99          FDRE                                         r  vga800x600at75/vdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.875     2.264    vga800x600at75/clk_50M
    SLICE_X4Y99          FDRE                                         r  vga800x600at75/vdata_reg[1]/C
                         clock pessimism             -0.254     2.009    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.105     2.114    vga800x600at75/vdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.475%)  route 0.119ns (24.525%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.605     1.739    vga800x600at75/clk_50M
    SLICE_X1Y99          FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.880 r  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.118     1.999    vga800x600at75/hdata[4]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.159 r  vga800x600at75/hdata_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.159    vga800x600at75/hdata_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.224 r  vga800x600at75/hdata_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.224    vga800x600at75/data0[7]
    SLICE_X1Y100         FDRE                                         r  vga800x600at75/hdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.261    vga800x600at75/clk_50M
    SLICE_X1Y100         FDRE                                         r  vga800x600at75/hdata_reg[7]/C
                         clock pessimism             -0.254     2.006    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     2.111    vga800x600at75/hdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.308ns (60.127%)  route 0.204ns (39.873%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.598     1.732    vga800x600at75/clk_50M
    SLICE_X5Y100         FDRE                                         r  vga800x600at75/vdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.873 r  vga800x600at75/vdata_reg[0]/Q
                         net (fo=5, routed)           0.204     2.078    vga800x600at75/vdata_reg_n_0_[0]
    SLICE_X4Y99          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     2.245 r  vga800x600at75/vdata_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.245    vga800x600at75/vdata_reg[4]_i_1_n_5
    SLICE_X4Y99          FDRE                                         r  vga800x600at75/vdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.875     2.264    vga800x600at75/clk_50M
    SLICE_X4Y99          FDRE                                         r  vga800x600at75/vdata_reg[3]/C
                         clock pessimism             -0.254     2.009    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.105     2.114    vga800x600at75/vdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.677%)  route 0.119ns (23.323%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.605     1.739    vga800x600at75/clk_50M
    SLICE_X1Y99          FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.880 r  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.118     1.999    vga800x600at75/hdata[4]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.159 r  vga800x600at75/hdata_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.159    vga800x600at75/hdata_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.249 r  vga800x600at75/hdata_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.249    vga800x600at75/data0[6]
    SLICE_X1Y100         FDRE                                         r  vga800x600at75/hdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.261    vga800x600at75/clk_50M
    SLICE_X1Y100         FDRE                                         r  vga800x600at75/hdata_reg[6]/C
                         clock pessimism             -0.254     2.006    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     2.111    vga800x600at75/hdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.677%)  route 0.119ns (23.323%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.605     1.739    vga800x600at75/clk_50M
    SLICE_X1Y99          FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.880 r  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.118     1.999    vga800x600at75/hdata[4]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.159 r  vga800x600at75/hdata_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.159    vga800x600at75/hdata_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.249 r  vga800x600at75/hdata_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.249    vga800x600at75/data0[8]
    SLICE_X1Y100         FDRE                                         r  vga800x600at75/hdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.261    vga800x600at75/clk_50M
    SLICE_X1Y100         FDRE                                         r  vga800x600at75/hdata_reg[8]/C
                         clock pessimism             -0.254     2.006    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     2.111    vga800x600at75/hdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vga800x600at75/vdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.316ns (60.740%)  route 0.204ns (39.260%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.598     1.732    vga800x600at75/clk_50M
    SLICE_X5Y100         FDRE                                         r  vga800x600at75/vdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.873 r  vga800x600at75/vdata_reg[0]/Q
                         net (fo=5, routed)           0.204     2.078    vga800x600at75/vdata_reg_n_0_[0]
    SLICE_X4Y99          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     2.253 r  vga800x600at75/vdata_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.253    vga800x600at75/vdata_reg[4]_i_1_n_6
    SLICE_X4Y99          FDRE                                         r  vga800x600at75/vdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.875     2.264    vga800x600at75/clk_50M
    SLICE_X4Y99          FDRE                                         r  vga800x600at75/vdata_reg[2]/C
                         clock pessimism             -0.254     2.009    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.105     2.114    vga800x600at75/vdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga800x600at75/hdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.814%)  route 0.119ns (23.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.605     1.739    vga800x600at75/clk_50M
    SLICE_X1Y99          FDRE                                         r  vga800x600at75/hdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.880 r  vga800x600at75/hdata_reg[4]/Q
                         net (fo=4, routed)           0.118     1.999    vga800x600at75/hdata[4]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.159 r  vga800x600at75/hdata_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.159    vga800x600at75/hdata_reg[4]_i_1_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.198 r  vga800x600at75/hdata_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.198    vga800x600at75/hdata_reg[8]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.252 r  vga800x600at75/hdata_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.252    vga800x600at75/data0[9]
    SLICE_X1Y101         FDRE                                         r  vga800x600at75/hdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.261    vga800x600at75/clk_50M
    SLICE_X1Y101         FDRE                                         r  vga800x600at75/hdata_reg[9]/C
                         clock pessimism             -0.254     2.006    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     2.111    vga800x600at75/hdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/FSM_onehot_RxD_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.812%)  route 0.067ns (32.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.727    ext_uart_r/clk_50M
    SLICE_X5Y115         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.141     1.868 r  ext_uart_r/FSM_onehot_RxD_state_reg[4]/Q
                         net (fo=2, routed)           0.067     1.935    ext_uart_r/FSM_onehot_RxD_state_reg_n_0_[4]
    SLICE_X4Y115         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.861     2.251    ext_uart_r/clk_50M
    SLICE_X4Y115         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[5]/C
                         clock pessimism             -0.510     1.740    
    SLICE_X4Y115         FDRE (Hold_fdre_C_D)         0.046     1.786    ext_uart_r/FSM_onehot_RxD_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_50M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y115    ext_uart_r/FSM_onehot_RxD_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y115    ext_uart_r/FSM_onehot_RxD_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y115    ext_uart_r/FSM_onehot_RxD_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y115    ext_uart_r/FSM_onehot_RxD_state_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y115    ext_uart_r/FSM_onehot_RxD_state_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y115    ext_uart_r/FSM_onehot_RxD_state_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y114    ext_uart_r/Filter_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y114    ext_uart_r/Filter_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y114    ext_uart_r/OversamplingCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y111    ext_uart_r/tickgen/Acc_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y112    ext_uart_r/tickgen/Acc_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y112    ext_uart_r/tickgen/Acc_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y112    ext_uart_r/tickgen/Acc_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y112    ext_uart_r/tickgen/Acc_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y114    ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    ext_uart_r/RxD_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    ext_uart_r/RxD_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    ext_uart_r/RxD_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    ext_uart_r/RxD_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y108    ext_uart_r/tickgen/Acc_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y109    ext_uart_r/tickgen/Acc_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y109    ext_uart_r/tickgen/Acc_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y112    ext_uart_start_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y111    ext_uart_t/tickgen/Acc_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y111    ext_uart_t/tickgen/Acc_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y111    ext_uart_t/tickgen/Acc_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y111    ext_uart_t/tickgen/Acc_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y112    ext_uart_t/tickgen/Acc_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y112    ext_uart_t/tickgen/Acc_reg[18]/C



