Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Fri Apr  8 18:29:21 2022
| Host         : DESKTOP-0NNGBEI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1935 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.273        0.000                      0                 4480        0.018        0.000                      0                 4480        2.000        0.000                       0                  1940  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 10.000}       20.000          50.000          
clk_sys                            {0.000 4.000}        8.000           125.000         
  clk_125Mhz_system_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
  clkfbout_system_clk_wiz_0_0      {0.000 4.000}        8.000           125.000         
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_125Mhz_system_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         
  clkfbout_system_clk_wiz_0_0_1    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_125Mhz_system_clk_wiz_0_0          1.273        0.000                      0                 4480        0.087        0.000                      0                 4480        3.020        0.000                       0                  1936  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                        5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_125Mhz_system_clk_wiz_0_0_1        1.274        0.000                      0                 4480        0.087        0.000                      0                 4480        3.020        0.000                       0                  1936  
  clkfbout_system_clk_wiz_0_0_1                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_125Mhz_system_clk_wiz_0_0_1  clk_125Mhz_system_clk_wiz_0_0          1.273        0.000                      0                 4480        0.018        0.000                      0                 4480  
clk_125Mhz_system_clk_wiz_0_0    clk_125Mhz_system_clk_wiz_0_0_1        1.273        0.000                      0                 4480        0.018        0.000                      0                 4480  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125Mhz_system_clk_wiz_0_0
  To Clock:  clk_125Mhz_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 1.826ns (30.570%)  route 4.147ns (69.430%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 6.626 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.714     3.380    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     3.504 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           0.884     4.388    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.120     4.508 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1/O
                         net (fo=8, routed)           0.840     5.348    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.492     6.626    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X7Y57          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[22]/C
                         clock pessimism              0.473     7.099    
                         clock uncertainty           -0.069     7.030    
    SLICE_X7Y57          FDRE (Setup_fdre_C_CE)      -0.408     6.622    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[10]
                            (rising edge-triggered cell XADC clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 1.450ns (25.530%)  route 4.230ns (74.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 6.605 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[10])
                                                      1.450     0.825 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[10]
                         net (fo=19, routed)          4.230     5.055    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_wdata[10]
    XADC_X0Y0            XADC                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.471     6.605    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.473     7.078    
                         clock uncertainty           -0.069     7.009    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DI[10])
                                                     -0.648     6.361    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          6.361    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 1.826ns (30.983%)  route 4.068ns (69.017%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 6.625 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.714     3.380    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     3.504 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           0.884     4.388    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.120     4.508 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1/O
                         net (fo=8, routed)           0.760     5.269    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1_n_0
    SLICE_X7Y60          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.491     6.625    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X7Y60          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[17]/C
                         clock pessimism              0.473     7.098    
                         clock uncertainty           -0.069     7.029    
    SLICE_X7Y60          FDRE (Setup_fdre_C_CE)      -0.408     6.621    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          6.621    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 1.366ns (24.791%)  route 4.144ns (75.209%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 6.726 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.660    -0.733    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X16Y56         FDRE                                         r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.215 r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=6, routed)           0.683     0.468    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg
    SLICE_X16Y55         LUT3 (Prop_lut3_I0_O)        0.148     0.616 r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_2/O
                         net (fo=5, routed)           1.037     1.654    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select
    SLICE_X16Y57         LUT6 (Prop_lut6_I2_O)        0.328     1.982 r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.555     2.537    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[2]
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.124     2.661 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.586     3.247    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124     3.371 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.540     3.911    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.124     4.035 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.742     4.777    system_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.592     6.726    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.473     7.199    
                         clock uncertainty           -0.069     7.130    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883     6.247    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          6.247    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 1.823ns (31.485%)  route 3.967ns (68.515%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 6.667 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.714     3.380    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     3.504 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           0.880     4.383    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.117     4.500 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.665     5.165    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.533     6.667    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X0Y58          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/C
                         clock pessimism              0.473     7.140    
                         clock uncertainty           -0.069     7.071    
    SLICE_X0Y58          FDRE (Setup_fdre_C_CE)      -0.377     6.694    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 1.823ns (31.485%)  route 3.967ns (68.515%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 6.667 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.714     3.380    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     3.504 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           0.880     4.383    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.117     4.500 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.665     5.165    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.533     6.667    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X0Y58          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/C
                         clock pessimism              0.473     7.140    
                         clock uncertainty           -0.069     7.071    
    SLICE_X0Y58          FDRE (Setup_fdre_C_CE)      -0.377     6.694    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.830ns (30.830%)  route 4.106ns (69.170%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.715     3.381    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.505 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2/O
                         net (fo=4, routed)           0.980     4.485    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.124     4.609 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1/O
                         net (fo=8, routed)           0.702     5.311    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.488     6.622    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[12]/C
                         clock pessimism              0.473     7.095    
                         clock uncertainty           -0.069     7.026    
    SLICE_X6Y63          FDRE (Setup_fdre_C_CE)      -0.169     6.857    system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.830ns (30.830%)  route 4.106ns (69.170%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.715     3.381    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.505 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2/O
                         net (fo=4, routed)           0.980     4.485    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.124     4.609 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1/O
                         net (fo=8, routed)           0.702     5.311    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.488     6.622    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[13]/C
                         clock pessimism              0.473     7.095    
                         clock uncertainty           -0.069     7.026    
    SLICE_X6Y63          FDRE (Setup_fdre_C_CE)      -0.169     6.857    system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.830ns (30.830%)  route 4.106ns (69.170%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.715     3.381    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.505 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2/O
                         net (fo=4, routed)           0.980     4.485    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.124     4.609 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1/O
                         net (fo=8, routed)           0.702     5.311    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.488     6.622    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[15]/C
                         clock pessimism              0.473     7.095    
                         clock uncertainty           -0.069     7.026    
    SLICE_X6Y63          FDRE (Setup_fdre_C_CE)      -0.169     6.857    system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.830ns (30.830%)  route 4.106ns (69.170%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.715     3.381    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.505 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2/O
                         net (fo=4, routed)           0.980     4.485    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.124     4.609 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1/O
                         net (fo=8, routed)           0.702     5.311    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.488     6.622    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[8]/C
                         clock pessimism              0.473     7.095    
                         clock uncertainty           -0.069     7.026    
    SLICE_X6Y63          FDRE (Setup_fdre_C_CE)      -0.169     6.857    system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.225ns (49.179%)  route 0.233ns (50.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.588    -0.507    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/Q
                         net (fo=1, routed)           0.233    -0.146    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[59]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.097    -0.049 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[59]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[59]
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.851    -0.746    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                         clock pessimism              0.503    -0.243    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.107    -0.136    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.588    -0.507    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y47          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.265    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X4Y47          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.856    -0.741    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y47          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism              0.247    -0.494    
    SLICE_X4Y47          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.364    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.585    -0.510    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.054    -0.315    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[19]
    SLICE_X0Y44          LUT4 (Prop_lut4_I0_O)        0.045    -0.270 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[20]
    SLICE_X0Y44          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.853    -0.744    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y44          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/C
                         clock pessimism              0.247    -0.497    
    SLICE_X0Y44          FDRE (Hold_fdre_C_D)         0.121    -0.376    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.788%)  route 0.202ns (55.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.582    -0.513    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X4Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=28, routed)          0.202    -0.146    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/areset_d1
    SLICE_X5Y49          FDSE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.856    -0.741    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y49          FDSE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/C
                         clock pessimism              0.503    -0.238    
    SLICE_X5Y49          FDSE (Hold_fdse_C_S)        -0.018    -0.256    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.788%)  route 0.202ns (55.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.582    -0.513    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X4Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=28, routed)          0.202    -0.146    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/areset_d1
    SLICE_X5Y49          FDSE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.856    -0.741    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y49          FDSE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                         clock pessimism              0.503    -0.238    
    SLICE_X5Y49          FDSE (Hold_fdse_C_S)        -0.018    -0.256    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.314ns (64.088%)  route 0.176ns (35.912%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.557    -0.538    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X22Y50         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I/Q
                         net (fo=4, routed)           0.176    -0.221    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR1_Reg[27]
    SLICE_X21Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.176 r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000    -0.176    system_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/s_axi_rdata_i_reg[4]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.048 r  system_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000    -0.048    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[4]
    SLICE_X21Y49         FDRE                                         r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.833    -0.764    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y49         FDRE                                         r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism              0.503    -0.261    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.100    -0.161    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.585    -0.510    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.313    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.853    -0.744    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism              0.234    -0.510    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.078    -0.432    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.226ns (43.878%)  route 0.289ns (56.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.563    -0.532    system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X11Y52         FDRE                                         r  system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/Q
                         net (fo=4, routed)           0.289    -0.114    system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/counterReg_DBus_32[31]
    SLICE_X12Y46         LUT4 (Prop_lut4_I3_O)        0.098    -0.016 r  system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[0].LOAD_REG_I_i_2/O
                         net (fo=1, routed)           0.000    -0.016    system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/D_1
    SLICE_X12Y46         FDRE                                         r  system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.836    -0.761    system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I/C
                         clock pessimism              0.503    -0.258    
    SLICE_X12Y46         FDRE (Hold_fdre_C_D)         0.121    -0.137    system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.585    -0.510    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.313    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.853    -0.744    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism              0.234    -0.510    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.076    -0.434    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.555    -0.540    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X25Y58         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.343    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_0
    SLICE_X25Y58         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.824    -0.773    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X25Y58         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.234    -0.540    
    SLICE_X25Y58         FDRE (Hold_fdre_C_D)         0.075    -0.465    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125Mhz_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.000       4.000      XADC_X0Y0        system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y58      system_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y58      system_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y58      system_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y58      system_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y58      system_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X7Y59      system_i/PWM_0/inst/PWM_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X7Y64      system_i/PWM_0/inst/PWM_AXI_inst/axi_awaddr_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y41      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y41      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y41      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y41      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y39      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y39      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y39      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y39      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y39      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y39      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y47      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y47      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125Mhz_system_clk_wiz_0_0_1
  To Clock:  clk_125Mhz_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 1.826ns (30.570%)  route 4.147ns (69.430%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 6.626 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.714     3.380    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     3.504 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           0.884     4.388    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.120     4.508 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1/O
                         net (fo=8, routed)           0.840     5.348    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.492     6.626    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X7Y57          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[22]/C
                         clock pessimism              0.473     7.099    
                         clock uncertainty           -0.069     7.030    
    SLICE_X7Y57          FDRE (Setup_fdre_C_CE)      -0.408     6.622    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[10]
                            (rising edge-triggered cell XADC clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 1.450ns (25.530%)  route 4.230ns (74.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 6.605 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[10])
                                                      1.450     0.825 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[10]
                         net (fo=19, routed)          4.230     5.055    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_wdata[10]
    XADC_X0Y0            XADC                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.471     6.605    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.473     7.078    
                         clock uncertainty           -0.069     7.009    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DI[10])
                                                     -0.648     6.361    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          6.361    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 1.826ns (30.983%)  route 4.068ns (69.017%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 6.625 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.714     3.380    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     3.504 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           0.884     4.388    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.120     4.508 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1/O
                         net (fo=8, routed)           0.760     5.269    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1_n_0
    SLICE_X7Y60          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.491     6.625    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X7Y60          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[17]/C
                         clock pessimism              0.473     7.098    
                         clock uncertainty           -0.069     7.029    
    SLICE_X7Y60          FDRE (Setup_fdre_C_CE)      -0.408     6.621    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          6.621    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 1.366ns (24.791%)  route 4.144ns (75.209%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 6.726 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.660    -0.733    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X16Y56         FDRE                                         r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.215 r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=6, routed)           0.683     0.468    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg
    SLICE_X16Y55         LUT3 (Prop_lut3_I0_O)        0.148     0.616 r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_2/O
                         net (fo=5, routed)           1.037     1.654    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select
    SLICE_X16Y57         LUT6 (Prop_lut6_I2_O)        0.328     1.982 r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.555     2.537    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[2]
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.124     2.661 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.586     3.247    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124     3.371 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.540     3.911    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.124     4.035 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.742     4.777    system_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.592     6.726    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.473     7.199    
                         clock uncertainty           -0.069     7.131    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883     6.248    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          6.248    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 1.823ns (31.485%)  route 3.967ns (68.515%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 6.667 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.714     3.380    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     3.504 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           0.880     4.383    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.117     4.500 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.665     5.165    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.533     6.667    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X0Y58          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/C
                         clock pessimism              0.473     7.140    
                         clock uncertainty           -0.069     7.071    
    SLICE_X0Y58          FDRE (Setup_fdre_C_CE)      -0.377     6.694    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 1.823ns (31.485%)  route 3.967ns (68.515%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 6.667 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.714     3.380    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     3.504 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           0.880     4.383    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.117     4.500 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.665     5.165    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.533     6.667    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X0Y58          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/C
                         clock pessimism              0.473     7.140    
                         clock uncertainty           -0.069     7.071    
    SLICE_X0Y58          FDRE (Setup_fdre_C_CE)      -0.377     6.694    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.830ns (30.830%)  route 4.106ns (69.170%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.715     3.381    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.505 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2/O
                         net (fo=4, routed)           0.980     4.485    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.124     4.609 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1/O
                         net (fo=8, routed)           0.702     5.311    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.488     6.622    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[12]/C
                         clock pessimism              0.473     7.095    
                         clock uncertainty           -0.069     7.026    
    SLICE_X6Y63          FDRE (Setup_fdre_C_CE)      -0.169     6.857    system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.830ns (30.830%)  route 4.106ns (69.170%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.715     3.381    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.505 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2/O
                         net (fo=4, routed)           0.980     4.485    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.124     4.609 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1/O
                         net (fo=8, routed)           0.702     5.311    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.488     6.622    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[13]/C
                         clock pessimism              0.473     7.095    
                         clock uncertainty           -0.069     7.026    
    SLICE_X6Y63          FDRE (Setup_fdre_C_CE)      -0.169     6.857    system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.830ns (30.830%)  route 4.106ns (69.170%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.715     3.381    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.505 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2/O
                         net (fo=4, routed)           0.980     4.485    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.124     4.609 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1/O
                         net (fo=8, routed)           0.702     5.311    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.488     6.622    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[15]/C
                         clock pessimism              0.473     7.095    
                         clock uncertainty           -0.069     7.026    
    SLICE_X6Y63          FDRE (Setup_fdre_C_CE)      -0.169     6.857    system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.830ns (30.830%)  route 4.106ns (69.170%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.715     3.381    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.505 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2/O
                         net (fo=4, routed)           0.980     4.485    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.124     4.609 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1/O
                         net (fo=8, routed)           0.702     5.311    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.488     6.622    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[8]/C
                         clock pessimism              0.473     7.095    
                         clock uncertainty           -0.069     7.026    
    SLICE_X6Y63          FDRE (Setup_fdre_C_CE)      -0.169     6.857    system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.225ns (49.179%)  route 0.233ns (50.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.588    -0.507    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/Q
                         net (fo=1, routed)           0.233    -0.146    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[59]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.097    -0.049 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[59]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[59]
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.851    -0.746    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                         clock pessimism              0.503    -0.243    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.107    -0.136    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.588    -0.507    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y47          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.265    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X4Y47          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.856    -0.741    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y47          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism              0.247    -0.494    
    SLICE_X4Y47          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.364    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.585    -0.510    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.054    -0.315    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[19]
    SLICE_X0Y44          LUT4 (Prop_lut4_I0_O)        0.045    -0.270 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[20]
    SLICE_X0Y44          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.853    -0.744    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y44          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/C
                         clock pessimism              0.247    -0.497    
    SLICE_X0Y44          FDRE (Hold_fdre_C_D)         0.121    -0.376    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.788%)  route 0.202ns (55.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.582    -0.513    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X4Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=28, routed)          0.202    -0.146    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/areset_d1
    SLICE_X5Y49          FDSE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.856    -0.741    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y49          FDSE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/C
                         clock pessimism              0.503    -0.238    
    SLICE_X5Y49          FDSE (Hold_fdse_C_S)        -0.018    -0.256    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.788%)  route 0.202ns (55.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.582    -0.513    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X4Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=28, routed)          0.202    -0.146    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/areset_d1
    SLICE_X5Y49          FDSE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.856    -0.741    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y49          FDSE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                         clock pessimism              0.503    -0.238    
    SLICE_X5Y49          FDSE (Hold_fdse_C_S)        -0.018    -0.256    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.314ns (64.088%)  route 0.176ns (35.912%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.557    -0.538    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X22Y50         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I/Q
                         net (fo=4, routed)           0.176    -0.221    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR1_Reg[27]
    SLICE_X21Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.176 r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000    -0.176    system_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/s_axi_rdata_i_reg[4]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.048 r  system_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000    -0.048    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[4]
    SLICE_X21Y49         FDRE                                         r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.833    -0.764    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y49         FDRE                                         r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism              0.503    -0.261    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.100    -0.161    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.585    -0.510    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.313    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.853    -0.744    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism              0.234    -0.510    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.078    -0.432    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.226ns (43.878%)  route 0.289ns (56.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.563    -0.532    system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X11Y52         FDRE                                         r  system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/Q
                         net (fo=4, routed)           0.289    -0.114    system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/counterReg_DBus_32[31]
    SLICE_X12Y46         LUT4 (Prop_lut4_I3_O)        0.098    -0.016 r  system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[0].LOAD_REG_I_i_2/O
                         net (fo=1, routed)           0.000    -0.016    system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/D_1
    SLICE_X12Y46         FDRE                                         r  system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.836    -0.761    system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I/C
                         clock pessimism              0.503    -0.258    
    SLICE_X12Y46         FDRE (Hold_fdre_C_D)         0.121    -0.137    system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.585    -0.510    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.313    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.853    -0.744    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism              0.234    -0.510    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.076    -0.434    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.555    -0.540    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X25Y58         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.343    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_0
    SLICE_X25Y58         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.824    -0.773    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X25Y58         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.234    -0.540    
    SLICE_X25Y58         FDRE (Hold_fdre_C_D)         0.075    -0.465    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125Mhz_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.000       4.000      XADC_X0Y0        system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y58      system_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y58      system_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y58      system_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y58      system_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y58      system_i/PWM_0/inst/PWM_AXI_inst/axi_araddr_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X7Y59      system_i/PWM_0/inst/PWM_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X7Y64      system_i/PWM_0/inst/PWM_AXI_inst/axi_awaddr_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y41      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y41      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y50      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y41      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X0Y41      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y39      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y39      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y39      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y39      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y39      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y39      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y47      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y47      system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0_1
  To Clock:  clkfbout_system_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_125Mhz_system_clk_wiz_0_0_1
  To Clock:  clk_125Mhz_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 1.826ns (30.570%)  route 4.147ns (69.430%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 6.626 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.714     3.380    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     3.504 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           0.884     4.388    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.120     4.508 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1/O
                         net (fo=8, routed)           0.840     5.348    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.492     6.626    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X7Y57          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[22]/C
                         clock pessimism              0.473     7.099    
                         clock uncertainty           -0.069     7.030    
    SLICE_X7Y57          FDRE (Setup_fdre_C_CE)      -0.408     6.622    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[10]
                            (rising edge-triggered cell XADC clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 1.450ns (25.530%)  route 4.230ns (74.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 6.605 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[10])
                                                      1.450     0.825 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[10]
                         net (fo=19, routed)          4.230     5.055    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_wdata[10]
    XADC_X0Y0            XADC                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.471     6.605    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.473     7.078    
                         clock uncertainty           -0.069     7.009    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DI[10])
                                                     -0.648     6.361    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          6.361    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 1.826ns (30.983%)  route 4.068ns (69.017%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 6.625 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.714     3.380    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     3.504 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           0.884     4.388    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.120     4.508 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1/O
                         net (fo=8, routed)           0.760     5.269    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1_n_0
    SLICE_X7Y60          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.491     6.625    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X7Y60          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[17]/C
                         clock pessimism              0.473     7.098    
                         clock uncertainty           -0.069     7.029    
    SLICE_X7Y60          FDRE (Setup_fdre_C_CE)      -0.408     6.621    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          6.621    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 1.366ns (24.791%)  route 4.144ns (75.209%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 6.726 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.660    -0.733    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X16Y56         FDRE                                         r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.215 r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=6, routed)           0.683     0.468    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg
    SLICE_X16Y55         LUT3 (Prop_lut3_I0_O)        0.148     0.616 r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_2/O
                         net (fo=5, routed)           1.037     1.654    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select
    SLICE_X16Y57         LUT6 (Prop_lut6_I2_O)        0.328     1.982 r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.555     2.537    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[2]
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.124     2.661 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.586     3.247    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124     3.371 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.540     3.911    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.124     4.035 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.742     4.777    system_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.592     6.726    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.473     7.199    
                         clock uncertainty           -0.069     7.130    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883     6.247    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          6.247    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 1.823ns (31.485%)  route 3.967ns (68.515%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 6.667 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.714     3.380    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     3.504 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           0.880     4.383    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.117     4.500 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.665     5.165    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.533     6.667    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X0Y58          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/C
                         clock pessimism              0.473     7.140    
                         clock uncertainty           -0.069     7.071    
    SLICE_X0Y58          FDRE (Setup_fdre_C_CE)      -0.377     6.694    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 1.823ns (31.485%)  route 3.967ns (68.515%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 6.667 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.714     3.380    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     3.504 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           0.880     4.383    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.117     4.500 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.665     5.165    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.533     6.667    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X0Y58          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/C
                         clock pessimism              0.473     7.140    
                         clock uncertainty           -0.069     7.071    
    SLICE_X0Y58          FDRE (Setup_fdre_C_CE)      -0.377     6.694    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.830ns (30.830%)  route 4.106ns (69.170%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.715     3.381    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.505 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2/O
                         net (fo=4, routed)           0.980     4.485    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.124     4.609 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1/O
                         net (fo=8, routed)           0.702     5.311    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.488     6.622    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[12]/C
                         clock pessimism              0.473     7.095    
                         clock uncertainty           -0.069     7.026    
    SLICE_X6Y63          FDRE (Setup_fdre_C_CE)      -0.169     6.857    system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.830ns (30.830%)  route 4.106ns (69.170%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.715     3.381    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.505 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2/O
                         net (fo=4, routed)           0.980     4.485    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.124     4.609 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1/O
                         net (fo=8, routed)           0.702     5.311    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.488     6.622    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[13]/C
                         clock pessimism              0.473     7.095    
                         clock uncertainty           -0.069     7.026    
    SLICE_X6Y63          FDRE (Setup_fdre_C_CE)      -0.169     6.857    system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.830ns (30.830%)  route 4.106ns (69.170%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.715     3.381    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.505 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2/O
                         net (fo=4, routed)           0.980     4.485    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.124     4.609 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1/O
                         net (fo=8, routed)           0.702     5.311    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.488     6.622    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[15]/C
                         clock pessimism              0.473     7.095    
                         clock uncertainty           -0.069     7.026    
    SLICE_X6Y63          FDRE (Setup_fdre_C_CE)      -0.169     6.857    system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.830ns (30.830%)  route 4.106ns (69.170%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.715     3.381    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.505 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2/O
                         net (fo=4, routed)           0.980     4.485    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.124     4.609 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1/O
                         net (fo=8, routed)           0.702     5.311    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.488     6.622    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[8]/C
                         clock pessimism              0.473     7.095    
                         clock uncertainty           -0.069     7.026    
    SLICE_X6Y63          FDRE (Setup_fdre_C_CE)      -0.169     6.857    system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.225ns (49.179%)  route 0.233ns (50.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.588    -0.507    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/Q
                         net (fo=1, routed)           0.233    -0.146    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[59]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.097    -0.049 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[59]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[59]
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.851    -0.746    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                         clock pessimism              0.503    -0.243    
                         clock uncertainty            0.069    -0.174    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.107    -0.067    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.588    -0.507    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y47          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.265    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X4Y47          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.856    -0.741    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y47          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism              0.247    -0.494    
                         clock uncertainty            0.069    -0.424    
    SLICE_X4Y47          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.294    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.585    -0.510    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.054    -0.315    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[19]
    SLICE_X0Y44          LUT4 (Prop_lut4_I0_O)        0.045    -0.270 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[20]
    SLICE_X0Y44          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.853    -0.744    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y44          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/C
                         clock pessimism              0.247    -0.497    
                         clock uncertainty            0.069    -0.427    
    SLICE_X0Y44          FDRE (Hold_fdre_C_D)         0.121    -0.306    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.788%)  route 0.202ns (55.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.582    -0.513    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X4Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=28, routed)          0.202    -0.146    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/areset_d1
    SLICE_X5Y49          FDSE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.856    -0.741    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y49          FDSE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/C
                         clock pessimism              0.503    -0.238    
                         clock uncertainty            0.069    -0.169    
    SLICE_X5Y49          FDSE (Hold_fdse_C_S)        -0.018    -0.187    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.788%)  route 0.202ns (55.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.582    -0.513    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X4Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=28, routed)          0.202    -0.146    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/areset_d1
    SLICE_X5Y49          FDSE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.856    -0.741    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y49          FDSE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                         clock pessimism              0.503    -0.238    
                         clock uncertainty            0.069    -0.169    
    SLICE_X5Y49          FDSE (Hold_fdse_C_S)        -0.018    -0.187    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.314ns (64.088%)  route 0.176ns (35.912%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.557    -0.538    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X22Y50         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I/Q
                         net (fo=4, routed)           0.176    -0.221    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR1_Reg[27]
    SLICE_X21Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.176 r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000    -0.176    system_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/s_axi_rdata_i_reg[4]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.048 r  system_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000    -0.048    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[4]
    SLICE_X21Y49         FDRE                                         r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.833    -0.764    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y49         FDRE                                         r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism              0.503    -0.261    
                         clock uncertainty            0.069    -0.192    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.100    -0.092    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.585    -0.510    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.313    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.853    -0.744    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism              0.234    -0.510    
                         clock uncertainty            0.069    -0.440    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.078    -0.362    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.226ns (43.878%)  route 0.289ns (56.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.563    -0.532    system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X11Y52         FDRE                                         r  system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/Q
                         net (fo=4, routed)           0.289    -0.114    system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/counterReg_DBus_32[31]
    SLICE_X12Y46         LUT4 (Prop_lut4_I3_O)        0.098    -0.016 r  system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[0].LOAD_REG_I_i_2/O
                         net (fo=1, routed)           0.000    -0.016    system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/D_1
    SLICE_X12Y46         FDRE                                         r  system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.836    -0.761    system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I/C
                         clock pessimism              0.503    -0.258    
                         clock uncertainty            0.069    -0.189    
    SLICE_X12Y46         FDRE (Hold_fdre_C_D)         0.121    -0.068    system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.585    -0.510    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.313    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.853    -0.744    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism              0.234    -0.510    
                         clock uncertainty            0.069    -0.440    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.076    -0.364    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.555    -0.540    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X25Y58         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.343    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_0
    SLICE_X25Y58         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.824    -0.773    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X25Y58         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.234    -0.540    
                         clock uncertainty            0.069    -0.470    
    SLICE_X25Y58         FDRE (Hold_fdre_C_D)         0.075    -0.395    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125Mhz_system_clk_wiz_0_0
  To Clock:  clk_125Mhz_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 1.826ns (30.570%)  route 4.147ns (69.430%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 6.626 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.714     3.380    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     3.504 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           0.884     4.388    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.120     4.508 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1/O
                         net (fo=8, routed)           0.840     5.348    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.492     6.626    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X7Y57          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[22]/C
                         clock pessimism              0.473     7.099    
                         clock uncertainty           -0.069     7.030    
    SLICE_X7Y57          FDRE (Setup_fdre_C_CE)      -0.408     6.622    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[10]
                            (rising edge-triggered cell XADC clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 1.450ns (25.530%)  route 4.230ns (74.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 6.605 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[10])
                                                      1.450     0.825 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[10]
                         net (fo=19, routed)          4.230     5.055    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_wdata[10]
    XADC_X0Y0            XADC                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.471     6.605    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.473     7.078    
                         clock uncertainty           -0.069     7.009    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DI[10])
                                                     -0.648     6.361    system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          6.361    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 1.826ns (30.983%)  route 4.068ns (69.017%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 6.625 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.714     3.380    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     3.504 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           0.884     4.388    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.120     4.508 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1/O
                         net (fo=8, routed)           0.760     5.269    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1_n_0
    SLICE_X7Y60          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.491     6.625    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X7Y60          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[17]/C
                         clock pessimism              0.473     7.098    
                         clock uncertainty           -0.069     7.029    
    SLICE_X7Y60          FDRE (Setup_fdre_C_CE)      -0.408     6.621    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          6.621    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 1.366ns (24.791%)  route 4.144ns (75.209%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 6.726 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.660    -0.733    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X16Y56         FDRE                                         r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.215 r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=6, routed)           0.683     0.468    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg
    SLICE_X16Y55         LUT3 (Prop_lut3_I0_O)        0.148     0.616 r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_2/O
                         net (fo=5, routed)           1.037     1.654    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select
    SLICE_X16Y57         LUT6 (Prop_lut6_I2_O)        0.328     1.982 r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.555     2.537    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[2]
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.124     2.661 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.586     3.247    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124     3.371 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.540     3.911    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.124     4.035 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.742     4.777    system_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.592     6.726    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.473     7.199    
                         clock uncertainty           -0.069     7.130    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883     6.247    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          6.247    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 1.823ns (31.485%)  route 3.967ns (68.515%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 6.667 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.714     3.380    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     3.504 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           0.880     4.383    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.117     4.500 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.665     5.165    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.533     6.667    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X0Y58          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]/C
                         clock pessimism              0.473     7.140    
                         clock uncertainty           -0.069     7.071    
    SLICE_X0Y58          FDRE (Setup_fdre_C_CE)      -0.377     6.694    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 1.823ns (31.485%)  route 3.967ns (68.515%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 6.667 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.714     3.380    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.124     3.504 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2/O
                         net (fo=4, routed)           0.880     4.383    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.117     4.500 r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1/O
                         net (fo=8, routed)           0.665     5.165    system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.533     6.667    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X0Y58          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]/C
                         clock pessimism              0.473     7.140    
                         clock uncertainty           -0.069     7.071    
    SLICE_X0Y58          FDRE (Setup_fdre_C_CE)      -0.377     6.694    system_i/PWM_0/inst/PWM_AXI_inst/status_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.830ns (30.830%)  route 4.106ns (69.170%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.715     3.381    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.505 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2/O
                         net (fo=4, routed)           0.980     4.485    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.124     4.609 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1/O
                         net (fo=8, routed)           0.702     5.311    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.488     6.622    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[12]/C
                         clock pessimism              0.473     7.095    
                         clock uncertainty           -0.069     7.026    
    SLICE_X6Y63          FDRE (Setup_fdre_C_CE)      -0.169     6.857    system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.830ns (30.830%)  route 4.106ns (69.170%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.715     3.381    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.505 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2/O
                         net (fo=4, routed)           0.980     4.485    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.124     4.609 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1/O
                         net (fo=8, routed)           0.702     5.311    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.488     6.622    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[13]/C
                         clock pessimism              0.473     7.095    
                         clock uncertainty           -0.069     7.026    
    SLICE_X6Y63          FDRE (Setup_fdre_C_CE)      -0.169     6.857    system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.830ns (30.830%)  route 4.106ns (69.170%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.715     3.381    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.505 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2/O
                         net (fo=4, routed)           0.980     4.485    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.124     4.609 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1/O
                         net (fo=8, routed)           0.702     5.311    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.488     6.622    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[15]/C
                         clock pessimism              0.473     7.095    
                         clock uncertainty           -0.069     7.026    
    SLICE_X6Y63          FDRE (Setup_fdre_C_CE)      -0.169     6.857    system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@8.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.830ns (30.830%)  route 4.106ns (69.170%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.768    -0.625    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     0.709 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.145     1.854    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.124     1.978 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=4, routed)           0.564     2.542    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_wvalid
    SLICE_X7Y60          LUT4 (Prop_lut4_I3_O)        0.124     2.666 r  system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3/O
                         net (fo=4, routed)           0.715     3.381    system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_3_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I5_O)        0.124     3.505 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2/O
                         net (fo=4, routed)           0.980     4.485    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_2_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.124     4.609 r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1/O
                         net (fo=8, routed)           0.702     5.311    system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     8.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.444 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.043    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.134 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        1.488     6.622    system_i/PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X6Y63          FDRE                                         r  system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[8]/C
                         clock pessimism              0.473     7.095    
                         clock uncertainty           -0.069     7.026    
    SLICE_X6Y63          FDRE (Setup_fdre_C_CE)      -0.169     6.857    system_i/PWM_0/inst/PWM_AXI_inst/period_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.857    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.225ns (49.179%)  route 0.233ns (50.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.588    -0.507    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/Q
                         net (fo=1, routed)           0.233    -0.146    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[59]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.097    -0.049 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[59]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[59]
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.851    -0.746    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                         clock pessimism              0.503    -0.243    
                         clock uncertainty            0.069    -0.174    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.107    -0.067    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.588    -0.507    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y47          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.128    -0.379 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.265    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X4Y47          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.856    -0.741    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y47          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism              0.247    -0.494    
                         clock uncertainty            0.069    -0.424    
    SLICE_X4Y47          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.294    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.585    -0.510    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.054    -0.315    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[19]
    SLICE_X0Y44          LUT4 (Prop_lut4_I0_O)        0.045    -0.270 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[20]
    SLICE_X0Y44          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.853    -0.744    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y44          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/C
                         clock pessimism              0.247    -0.497    
                         clock uncertainty            0.069    -0.427    
    SLICE_X0Y44          FDRE (Hold_fdre_C_D)         0.121    -0.306    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.788%)  route 0.202ns (55.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.582    -0.513    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X4Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=28, routed)          0.202    -0.146    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/areset_d1
    SLICE_X5Y49          FDSE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.856    -0.741    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y49          FDSE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/C
                         clock pessimism              0.503    -0.238    
                         clock uncertainty            0.069    -0.169    
    SLICE_X5Y49          FDSE (Hold_fdse_C_S)        -0.018    -0.187    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.788%)  route 0.202ns (55.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.582    -0.513    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X4Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=28, routed)          0.202    -0.146    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/areset_d1
    SLICE_X5Y49          FDSE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.856    -0.741    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X5Y49          FDSE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                         clock pessimism              0.503    -0.238    
                         clock uncertainty            0.069    -0.169    
    SLICE_X5Y49          FDSE (Hold_fdse_C_S)        -0.018    -0.187    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.314ns (64.088%)  route 0.176ns (35.912%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.557    -0.538    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X22Y50         FDRE                                         r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I/Q
                         net (fo=4, routed)           0.176    -0.221    system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR1_Reg[27]
    SLICE_X21Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.176 r  system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000    -0.176    system_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/s_axi_rdata_i_reg[4]
    SLICE_X21Y49         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128    -0.048 r  system_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000    -0.048    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[4]
    SLICE_X21Y49         FDRE                                         r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.833    -0.764    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y49         FDRE                                         r  system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism              0.503    -0.261    
                         clock uncertainty            0.069    -0.192    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.100    -0.092    system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.585    -0.510    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.313    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.853    -0.744    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism              0.234    -0.510    
                         clock uncertainty            0.069    -0.440    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.078    -0.362    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.226ns (43.878%)  route 0.289ns (56.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.563    -0.532    system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X11Y52         FDRE                                         r  system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/Q
                         net (fo=4, routed)           0.289    -0.114    system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/counterReg_DBus_32[31]
    SLICE_X12Y46         LUT4 (Prop_lut4_I3_O)        0.098    -0.016 r  system_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[0].LOAD_REG_I_i_2/O
                         net (fo=1, routed)           0.000    -0.016    system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/D_1
    SLICE_X12Y46         FDRE                                         r  system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.836    -0.761    system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X12Y46         FDRE                                         r  system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I/C
                         clock pessimism              0.503    -0.258    
                         clock uncertainty            0.069    -0.189    
    SLICE_X12Y46         FDRE (Hold_fdre_C_D)         0.121    -0.068    system_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.585    -0.510    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.313    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.853    -0.744    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y39          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism              0.234    -0.510    
                         clock uncertainty            0.069    -0.440    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.076    -0.364    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_125Mhz_system_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125Mhz_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125Mhz_system_clk_wiz_0_0_1 rise@0.000ns - clk_125Mhz_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125Mhz_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.555    -0.540    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X25Y58         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.343    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_0
    SLICE_X25Y58         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125Mhz_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    system_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    system_i/clk_wiz_0/inst/clk_in1_system_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    system_i/clk_wiz_0/inst/clk_125Mhz_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1935, routed)        0.824    -0.773    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X25Y58         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.234    -0.540    
                         clock uncertainty            0.069    -0.470    
    SLICE_X25Y58         FDRE (Hold_fdre_C_D)         0.075    -0.395    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.053    





