--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml final_project_top.twx final_project_top.ncd -o
final_project_top.twr final_project_top.pcf -ucf nexys3.ucf

Design file:              final_project_top.ncd
Physical constraint file: final_project_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 325 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.882ns.
--------------------------------------------------------------------------------

Paths for end point DIV_CLK_23 (SLICE_X22Y29.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_0 (FF)
  Destination:          DIV_CLK_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.849ns (Levels of Logic = 6)
  Clock Path Skew:      0.002ns (0.153 - 0.151)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_0 to DIV_CLK_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.AQ      Tcko                  0.447   DIV_CLK<3>
                                                       DIV_CLK_0
    SLICE_X22Y24.A5      net (fanout=1)        0.390   DIV_CLK<0>
    SLICE_X22Y24.COUT    Topcya                0.379   DIV_CLK<3>
                                                       Mcount_DIV_CLK_lut<0>_INV_0
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X22Y25.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X22Y26.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X22Y27.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X22Y28.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X22Y29.CLK     Tcinck                0.314   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
                                                       DIV_CLK_23
    -------------------------------------------------  ---------------------------
    Total                                      1.849ns (1.444ns logic, 0.405ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_4 (FF)
  Destination:          DIV_CLK_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.770ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_4 to DIV_CLK_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.AQ      Tcko                  0.447   DIV_CLK<7>
                                                       DIV_CLK_4
    SLICE_X22Y25.A5      net (fanout=1)        0.390   DIV_CLK<4>
    SLICE_X22Y25.COUT    Topcya                0.379   DIV_CLK<7>
                                                       DIV_CLK<4>_rt
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X22Y26.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X22Y27.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X22Y28.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X22Y29.CLK     Tcinck                0.314   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
                                                       DIV_CLK_23
    -------------------------------------------------  ---------------------------
    Total                                      1.770ns (1.368ns logic, 0.402ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_3 (FF)
  Destination:          DIV_CLK_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.704ns (Levels of Logic = 6)
  Clock Path Skew:      0.002ns (0.153 - 0.151)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_3 to DIV_CLK_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.DQ      Tcko                  0.447   DIV_CLK<3>
                                                       DIV_CLK_3
    SLICE_X22Y24.D5      net (fanout=1)        0.363   DIV_CLK<3>
    SLICE_X22Y24.COUT    Topcyd                0.261   DIV_CLK<3>
                                                       DIV_CLK<3>_rt
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X22Y25.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X22Y26.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X22Y27.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X22Y28.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X22Y29.CLK     Tcinck                0.314   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
                                                       DIV_CLK_23
    -------------------------------------------------  ---------------------------
    Total                                      1.704ns (1.326ns logic, 0.378ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point DIV_CLK_21 (SLICE_X22Y29.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_0 (FF)
  Destination:          DIV_CLK_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.839ns (Levels of Logic = 6)
  Clock Path Skew:      0.002ns (0.153 - 0.151)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_0 to DIV_CLK_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.AQ      Tcko                  0.447   DIV_CLK<3>
                                                       DIV_CLK_0
    SLICE_X22Y24.A5      net (fanout=1)        0.390   DIV_CLK<0>
    SLICE_X22Y24.COUT    Topcya                0.379   DIV_CLK<3>
                                                       Mcount_DIV_CLK_lut<0>_INV_0
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X22Y25.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X22Y26.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X22Y27.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X22Y28.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X22Y29.CLK     Tcinck                0.304   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
                                                       DIV_CLK_21
    -------------------------------------------------  ---------------------------
    Total                                      1.839ns (1.434ns logic, 0.405ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_4 (FF)
  Destination:          DIV_CLK_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.760ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_4 to DIV_CLK_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.AQ      Tcko                  0.447   DIV_CLK<7>
                                                       DIV_CLK_4
    SLICE_X22Y25.A5      net (fanout=1)        0.390   DIV_CLK<4>
    SLICE_X22Y25.COUT    Topcya                0.379   DIV_CLK<7>
                                                       DIV_CLK<4>_rt
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X22Y26.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X22Y27.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X22Y28.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X22Y29.CLK     Tcinck                0.304   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
                                                       DIV_CLK_21
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (1.358ns logic, 0.402ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_3 (FF)
  Destination:          DIV_CLK_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.694ns (Levels of Logic = 6)
  Clock Path Skew:      0.002ns (0.153 - 0.151)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_3 to DIV_CLK_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.DQ      Tcko                  0.447   DIV_CLK<3>
                                                       DIV_CLK_3
    SLICE_X22Y24.D5      net (fanout=1)        0.363   DIV_CLK<3>
    SLICE_X22Y24.COUT    Topcyd                0.261   DIV_CLK<3>
                                                       DIV_CLK<3>_rt
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X22Y25.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X22Y26.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X22Y27.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X22Y28.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X22Y29.CLK     Tcinck                0.304   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
                                                       DIV_CLK_21
    -------------------------------------------------  ---------------------------
    Total                                      1.694ns (1.316ns logic, 0.378ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------

Paths for end point DIV_CLK_24 (SLICE_X22Y30.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_0 (FF)
  Destination:          DIV_CLK_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.828ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.154 - 0.151)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_0 to DIV_CLK_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.AQ      Tcko                  0.447   DIV_CLK<3>
                                                       DIV_CLK_0
    SLICE_X22Y24.A5      net (fanout=1)        0.390   DIV_CLK<0>
    SLICE_X22Y24.COUT    Topcya                0.379   DIV_CLK<3>
                                                       Mcount_DIV_CLK_lut<0>_INV_0
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X22Y25.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X22Y26.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X22Y27.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X22Y28.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X22Y29.COUT    Tbyp                  0.076   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<23>
    SLICE_X22Y30.CLK     Tcinck                0.214   DIV_CLK<24>
                                                       Mcount_DIV_CLK_xor<24>
                                                       DIV_CLK_24
    -------------------------------------------------  ---------------------------
    Total                                      1.828ns (1.420ns logic, 0.408ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_4 (FF)
  Destination:          DIV_CLK_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.749ns (Levels of Logic = 6)
  Clock Path Skew:      0.001ns (0.154 - 0.153)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_4 to DIV_CLK_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.AQ      Tcko                  0.447   DIV_CLK<7>
                                                       DIV_CLK_4
    SLICE_X22Y25.A5      net (fanout=1)        0.390   DIV_CLK<4>
    SLICE_X22Y25.COUT    Topcya                0.379   DIV_CLK<7>
                                                       DIV_CLK<4>_rt
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X22Y26.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X22Y27.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X22Y28.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X22Y29.COUT    Tbyp                  0.076   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<23>
    SLICE_X22Y30.CLK     Tcinck                0.214   DIV_CLK<24>
                                                       Mcount_DIV_CLK_xor<24>
                                                       DIV_CLK_24
    -------------------------------------------------  ---------------------------
    Total                                      1.749ns (1.344ns logic, 0.405ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIV_CLK_3 (FF)
  Destination:          DIV_CLK_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.683ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.154 - 0.151)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIV_CLK_3 to DIV_CLK_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.DQ      Tcko                  0.447   DIV_CLK<3>
                                                       DIV_CLK_3
    SLICE_X22Y24.D5      net (fanout=1)        0.363   DIV_CLK<3>
    SLICE_X22Y24.COUT    Topcyd                0.261   DIV_CLK<3>
                                                       DIV_CLK<3>_rt
                                                       Mcount_DIV_CLK_cy<3>
    SLICE_X22Y25.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<3>
    SLICE_X22Y25.COUT    Tbyp                  0.076   DIV_CLK<7>
                                                       Mcount_DIV_CLK_cy<7>
    SLICE_X22Y26.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<7>
    SLICE_X22Y26.COUT    Tbyp                  0.076   DIV_CLK<11>
                                                       Mcount_DIV_CLK_cy<11>
    SLICE_X22Y27.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<11>
    SLICE_X22Y27.COUT    Tbyp                  0.076   DIV_CLK<15>
                                                       Mcount_DIV_CLK_cy<15>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<15>
    SLICE_X22Y28.COUT    Tbyp                  0.076   DIV_CLK<19>
                                                       Mcount_DIV_CLK_cy<19>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<19>
    SLICE_X22Y29.COUT    Tbyp                  0.076   DIV_CLK<23>
                                                       Mcount_DIV_CLK_cy<23>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   Mcount_DIV_CLK_cy<23>
    SLICE_X22Y30.CLK     Tcinck                0.214   DIV_CLK<24>
                                                       Mcount_DIV_CLK_xor<24>
                                                       DIV_CLK_24
    -------------------------------------------------  ---------------------------
    Total                                      1.683ns (1.302ns logic, 0.381ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DIV_CLK_24 (SLICE_X22Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIV_CLK_24 (FF)
  Destination:          DIV_CLK_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIV_CLK_24 to DIV_CLK_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.AQ      Tcko                  0.234   DIV_CLK<24>
                                                       DIV_CLK_24
    SLICE_X22Y30.A6      net (fanout=2)        0.025   DIV_CLK<24>
    SLICE_X22Y30.CLK     Tah         (-Th)    -0.243   DIV_CLK<24>
                                                       DIV_CLK<24>_rt
                                                       Mcount_DIV_CLK_xor<24>
                                                       DIV_CLK_24
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.477ns logic, 0.025ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Paths for end point DIV_CLK_5 (SLICE_X22Y25.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIV_CLK_5 (FF)
  Destination:          DIV_CLK_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIV_CLK_5 to DIV_CLK_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.BQ      Tcko                  0.234   DIV_CLK<7>
                                                       DIV_CLK_5
    SLICE_X22Y25.B5      net (fanout=1)        0.058   DIV_CLK<5>
    SLICE_X22Y25.CLK     Tah         (-Th)    -0.237   DIV_CLK<7>
                                                       DIV_CLK<5>_rt
                                                       Mcount_DIV_CLK_cy<7>
                                                       DIV_CLK_5
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Paths for end point DIV_CLK_9 (SLICE_X22Y26.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIV_CLK_9 (FF)
  Destination:          DIV_CLK_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIV_CLK_9 to DIV_CLK_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.BQ      Tcko                  0.234   DIV_CLK<11>
                                                       DIV_CLK_9
    SLICE_X22Y26.B5      net (fanout=1)        0.058   DIV_CLK<9>
    SLICE_X22Y26.CLK     Tah         (-Th)    -0.237   DIV_CLK<11>
                                                       DIV_CLK<9>_rt
                                                       Mcount_DIV_CLK_cy<11>
                                                       DIV_CLK_9
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFGP1/BUFG/I0
  Logical resource: BUFGP1/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: BUFGP1/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: DIV_CLK<3>/SR
  Logical resource: DIV_CLK_0/SR
  Location pin: SLICE_X22Y24.SR
  Clock network: BtnU_IBUF
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: DIV_CLK<3>/SR
  Logical resource: DIV_CLK_1/SR
  Location pin: SLICE_X22Y24.SR
  Clock network: BtnU_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    1.882|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 325 paths, 0 nets, and 39 connections

Design statistics:
   Minimum period:   1.882ns{1}   (Maximum frequency: 531.350MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 02 14:08:22 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 209 MB



