#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb 10 22:59:36 2025
# Process ID: 11256
# Current directory: D:/FPGA_Learning_Journey/Pro/HDMI____/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8460 D:\FPGA_Learning_Journey\Pro\HDMI____\project\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/HDMI____/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/HDMI____/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 931.473 ; gain = 239.934
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Feb 10 23:00:14 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.runs/synth_1/runme.log
[Mon Feb 10 23:00:14 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1233.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1895.938 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1895.938 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1895.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1999.676 ; gain = 1031.309
place_ports sys_clk R4
place_ports sys_rst_n U2
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_rst_n]]
place_ports hdmi_r_p A13
place_ports hdmi_g_p A15
place_ports hdmi_b_p A18
place_ports hdmi_clk_p B17
set_property IOSTANDARD LVCMOS33 [get_ports [list ddc_scl]]
set_property IOSTANDARD LVCMOS33 [get_ports [list ddc_sda]]
place_ports ddc_scl C17
place_ports ddc_sda D20
file mkdir D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/constrs_1/new
close [ open D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/constrs_1/new/hdmi_colorbar.xdc w ]
add_files -fileset constrs_1 D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/constrs_1/new/hdmi_colorbar.xdc
set_property target_constrs_file D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/constrs_1/new/hdmi_colorbar.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Mon Feb 10 23:38:23 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.runs/synth_1/runme.log
[Mon Feb 10 23:38:23 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.runs/impl_1/runme.log
open_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 23:41:34 2025...
