# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../RTL/adr_cnt.sv" \
"../../../../RTL/adr_inc.sv" \
"../../../../RTL/cmp_mag.sv" \
"../../../../RTL/dffre.sv" \
"../../../../RTL/mem2p_sw_sr.sv" \
"../../../../RTL/mux2.sv" \
"../../../../RTL/mux4.sv" \
"../../../../RTL/qq_control.sv" \
"../../../../RTL/qq_fsm.sv" \
"../../../../RTL/qq_node.sv" \
"../../../../RTL/qq_top.sv" \
"../../../../RTL/reg_sr.sv" \
"../../../../RTL/reg_sr_empty.sv" \
"../../../../sim/qqtop_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
