{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730159859198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730159859199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 20:57:39 2024 " "Processing started: Mon Oct 28 20:57:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730159859199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1730159859199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1730159859199 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1730159859235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1730159859312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1730159859312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730159859389 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730159859389 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1730159859925 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1730159859934 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1730159859934 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730159859936 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_FPGA CLOCK_FPGA " "create_clock -period 1.000 -name CLOCK_FPGA CLOCK_FPGA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730159859936 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RESET RESET " "create_clock -period 1.000 -name RESET RESET" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1730159859936 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730159859936 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|out_key~2  from: datab  to: combout " "Cell: inst16\|out_key~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730159859937 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1730159859937 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1730159859937 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730159859938 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1730159859938 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1730159859944 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730159859966 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730159859966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.540 " "Worst-case setup slack is -6.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.540            -100.492 CLK  " "   -6.540            -100.492 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.473            -101.255 RESET  " "   -6.473            -101.255 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.355             -61.089 CLOCK_FPGA  " "   -5.355             -61.089 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730159859967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 RESET  " "    0.117               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLK  " "    0.180               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 CLOCK_FPGA  " "    0.269               0.000 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730159859972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.148 " "Worst-case recovery slack is -6.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.148             -86.705 CLK  " "   -6.148             -86.705 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.081             -85.641 RESET  " "   -6.081             -85.641 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.540              -6.484 CLOCK_FPGA  " "   -1.540              -6.484 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730159859973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.327 " "Worst-case removal slack is -0.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.327              -0.327 CLOCK_FPGA  " "   -0.327              -0.327 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.593               0.000 RESET  " "    4.593               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.659               0.000 CLK  " "    4.659               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730159859975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.253 CLK  " "   -3.000             -26.253 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.253 RESET  " "   -3.000             -26.253 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.130 CLOCK_FPGA  " "   -3.000             -26.130 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159859976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730159859976 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730159860083 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1730159860109 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1730159860442 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|out_key~2  from: datab  to: combout " "Cell: inst16\|out_key~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730159860479 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1730159860479 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730159860479 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730159860486 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730159860486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.811 " "Worst-case setup slack is -5.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.811             -89.375 CLK  " "   -5.811             -89.375 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.744             -90.011 RESET  " "   -5.744             -90.011 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.786             -54.072 CLOCK_FPGA  " "   -4.786             -54.072 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730159860488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.090 " "Worst-case hold slack is 0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 RESET  " "    0.090               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 CLK  " "    0.150               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 CLOCK_FPGA  " "    0.247               0.000 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730159860492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.407 " "Worst-case recovery slack is -5.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.407             -76.354 CLK  " "   -5.407             -76.354 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.340             -75.282 RESET  " "   -5.340             -75.282 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.348              -5.236 CLOCK_FPGA  " "   -1.348              -5.236 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730159860495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.174 " "Worst-case removal slack is -0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174              -0.174 CLOCK_FPGA  " "   -0.174              -0.174 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.152               0.000 RESET  " "    4.152               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.219               0.000 CLK  " "    4.219               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730159860499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.209 CLK  " "   -3.000             -26.209 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.209 RESET  " "   -3.000             -26.209 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.130 CLOCK_FPGA  " "   -3.000             -26.130 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730159860501 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730159860611 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|out_key~2  from: datab  to: combout " "Cell: inst16\|out_key~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1730159860691 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1730159860691 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730159860692 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730159860694 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730159860694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.334 " "Worst-case setup slack is -3.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.334             -43.856 CLK  " "   -3.334             -43.856 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.233             -42.441 RESET  " "   -3.233             -42.441 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.442             -22.760 CLOCK_FPGA  " "   -2.442             -22.760 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730159860698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.017 " "Worst-case hold slack is -0.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017              -0.068 RESET  " "   -0.017              -0.068 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 CLK  " "    0.084               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 CLOCK_FPGA  " "    0.259               0.000 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730159860705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.092 " "Worst-case recovery slack is -3.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.092             -38.078 CLK  " "   -3.092             -38.078 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.991             -36.494 RESET  " "   -2.991             -36.494 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.947              -5.299 CLOCK_FPGA  " "   -0.947              -5.299 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730159860710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.496 " "Worst-case removal slack is -0.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.496              -0.768 CLOCK_FPGA  " "   -0.496              -0.768 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.921               0.000 RESET  " "    1.921               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.018               0.000 CLK  " "    2.018               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730159860715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.457 CLK  " "   -3.000             -25.457 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.457 RESET  " "   -3.000             -25.457 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.021 CLOCK_FPGA  " "   -3.000             -22.021 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730159860720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730159860720 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730159861293 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730159861294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "631 " "Peak virtual memory: 631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730159861362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 20:57:41 2024 " "Processing ended: Mon Oct 28 20:57:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730159861362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730159861362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730159861362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1730159861362 ""}
