	component final_project is
		port (
			adc_0_sclk                    : out   std_logic;                                        -- sclk
			adc_0_cs_n                    : out   std_logic;                                        -- cs_n
			adc_0_dout                    : in    std_logic                     := 'X';             -- dout
			adc_0_din                     : out   std_logic;                                        -- din
			audio_0_ADCDAT                : in    std_logic                     := 'X';             -- ADCDAT
			audio_0_ADCLRCK               : in    std_logic                     := 'X';             -- ADCLRCK
			audio_0_BCLK                  : in    std_logic                     := 'X';             -- BCLK
			audio_0_DACDAT                : out   std_logic;                                        -- DACDAT
			audio_0_DACLRCK               : in    std_logic                     := 'X';             -- DACLRCK
			audio_and_video_config_0_SDAT : inout std_logic                     := 'X';             -- SDAT
			audio_and_video_config_0_SCLK : out   std_logic;                                        -- SCLK
			audio_clk_clk                 : out   std_logic;                                        -- clk
			clk_clk                       : in    std_logic                     := 'X';             -- clk
			pio_buttons_export            : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			pio_gpio_export               : out   std_logic_vector(15 downto 0);                    -- export
			pio_leds_export               : out   std_logic_vector(9 downto 0);                     -- export
			pio_sw_export                 : in    std_logic_vector(9 downto 0)  := (others => 'X'); -- export
			pll_0_outclk2_clk             : out   std_logic;                                        -- clk
			reset_reset_n                 : in    std_logic                     := 'X';             -- reset_n
			sdram_controller_0_wire_addr  : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_controller_0_wire_ba    : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_controller_0_wire_cas_n : out   std_logic;                                        -- cas_n
			sdram_controller_0_wire_cke   : out   std_logic;                                        -- cke
			sdram_controller_0_wire_cs_n  : out   std_logic;                                        -- cs_n
			sdram_controller_0_wire_dq    : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_controller_0_wire_dqm   : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_controller_0_wire_ras_n : out   std_logic;                                        -- ras_n
			sdram_controller_0_wire_we_n  : out   std_logic                                         -- we_n
		);
	end component final_project;

