{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728968445562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728968445562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 16:00:45 2024 " "Processing started: Tue Oct 15 16:00:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728968445562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968445562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VerilogCam -c VerilogCam " "Command: quartus_map --read_settings_files=on --write_settings_files=off VerilogCam -c VerilogCam" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968445562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728968445852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728968445852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ultrasonic_sensor/us_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/ultrasonic_sensor/us_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 US_top_level " "Found entity 1: US_top_level" {  } { { "modules/ultrasonic_sensor/US_top_level.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ultrasonic_sensor/sensor_driver_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/ultrasonic_sensor/sensor_driver_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sensor_driver_tb " "Found entity 1: sensor_driver_tb" {  } { { "modules/ultrasonic_sensor/sensor_driver_tb.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/sensor_driver_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ultrasonic_sensor/sensor_driver.sv 2 2 " "Found 2 design units, including 2 entities, in source file modules/ultrasonic_sensor/sensor_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sensor_driver " "Found entity 1: sensor_driver" {  } { { "modules/ultrasonic_sensor/sensor_driver.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/sensor_driver.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451150 ""} { "Info" "ISGN_ENTITY_NAME" "2 refresher250ms " "Found entity 2: refresher250ms" {  } { { "modules/ultrasonic_sensor/sensor_driver.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/sensor_driver.sv" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/ultrasonic_sensor/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/ultrasonic_sensor/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "modules/ultrasonic_sensor/PLL.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/command_translator/uart_tx_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/command_translator/uart_tx_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_tb " "Found entity 1: uart_tx_tb" {  } { { "modules/command_translator/uart_tx_tb.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/command_translator/uart_tx_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/command_translator/uart_tx.sv 0 0 " "Found 0 design units, including 0 entities, in source file modules/command_translator/uart_tx.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/command_translator/command_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/command_translator/command_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 command_translator " "Found entity 1: command_translator" {  } { { "modules/command_translator/command_translator.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/command_translator/command_translator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/fsm/lcd_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/fsm/lcd_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "modules/fsm/lcd_display.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_display.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/stream_mif/stream_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/stream_mif/stream_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stream_mif " "Found entity 1: stream_mif" {  } { { "modules/stream_mif/stream_mif.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/stream_mif/stream_mif.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/camera/top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/camera/top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "modules/camera/top_level.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/top_level.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451166 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "modules/vga_face/vga_face.sv " "Can't analyze file -- file modules/vga_face/vga_face.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1728968451166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pixel_filt/pixel_filt_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/pixel_filt/pixel_filt_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_filt_tb " "Found entity 1: pixel_filt_tb" {  } { { "modules/pixel_filt/pixel_filt_tb.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/pixel_filt/pixel_filt_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451166 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pixel_filt.sv(23) " "Verilog HDL information at pixel_filt.sv(23): always construct contains both blocking and non-blocking assignments" {  } { { "modules/pixel_filt/pixel_filt.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/pixel_filt/pixel_filt.sv" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728968451166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pixel_filt/pixel_filt.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/pixel_filt/pixel_filt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_filt " "Found entity 1: pixel_filt" {  } { { "modules/pixel_filt/pixel_filt.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/pixel_filt/pixel_filt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/char_display/synthesis/char_display.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/char_display/synthesis/char_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_display " "Found entity 1: char_display" {  } { { "modules/char_display/synthesis/char_display.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/char_display/synthesis/char_display.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/char_display/synthesis/submodules/altera_up_character_lcd_communication.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/char_display/synthesis/submodules/altera_up_character_lcd_communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_communication " "Found entity 1: altera_up_character_lcd_communication" {  } { { "modules/char_display/synthesis/submodules/altera_up_character_lcd_communication.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/char_display/synthesis/submodules/altera_up_character_lcd_communication.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/char_display/synthesis/submodules/altera_up_character_lcd_initialization.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/char_display/synthesis/submodules/altera_up_character_lcd_initialization.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_initialization " "Found entity 1: altera_up_character_lcd_initialization" {  } { { "modules/char_display/synthesis/submodules/altera_up_character_lcd_initialization.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/char_display/synthesis/submodules/altera_up_character_lcd_initialization.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/char_display/synthesis/submodules/char_display_character_lcd_0.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/char_display/synthesis/submodules/char_display_character_lcd_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_display_character_lcd_0 " "Found entity 1: char_display_character_lcd_0" {  } { { "modules/char_display/synthesis/submodules/char_display_character_lcd_0.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/char_display/synthesis/submodules/char_display_character_lcd_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/fsm/synchroniser.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/fsm/synchroniser.v" { { "Info" "ISGN_ENTITY_NAME" "1 synchroniser " "Found entity 1: synchroniser" {  } { { "modules/fsm/synchroniser.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/synchroniser.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_A _a lcd_inst_pkg.sv(53) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(53): object \"_A\" differs only in case from object \"_a\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_B _b lcd_inst_pkg.sv(54) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(54): object \"_B\" differs only in case from object \"_b\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_C _c lcd_inst_pkg.sv(55) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(55): object \"_C\" differs only in case from object \"_c\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_D _d lcd_inst_pkg.sv(56) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(56): object \"_D\" differs only in case from object \"_d\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_E _e lcd_inst_pkg.sv(57) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(57): object \"_E\" differs only in case from object \"_e\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_F _f lcd_inst_pkg.sv(58) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(58): object \"_F\" differs only in case from object \"_f\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_G _g lcd_inst_pkg.sv(59) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(59): object \"_G\" differs only in case from object \"_g\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_H _h lcd_inst_pkg.sv(60) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(60): object \"_H\" differs only in case from object \"_h\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_I _i lcd_inst_pkg.sv(61) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(61): object \"_I\" differs only in case from object \"_i\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_J _j lcd_inst_pkg.sv(62) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(62): object \"_J\" differs only in case from object \"_j\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_K _k lcd_inst_pkg.sv(63) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(63): object \"_K\" differs only in case from object \"_k\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_L _l lcd_inst_pkg.sv(64) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(64): object \"_L\" differs only in case from object \"_l\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_M _m lcd_inst_pkg.sv(65) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(65): object \"_M\" differs only in case from object \"_m\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_N _n lcd_inst_pkg.sv(66) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(66): object \"_N\" differs only in case from object \"_n\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_O _o lcd_inst_pkg.sv(67) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(67): object \"_O\" differs only in case from object \"_o\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_P _p lcd_inst_pkg.sv(68) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(68): object \"_P\" differs only in case from object \"_p\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_Q _q lcd_inst_pkg.sv(69) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(69): object \"_Q\" differs only in case from object \"_q\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_R _r lcd_inst_pkg.sv(70) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(70): object \"_R\" differs only in case from object \"_r\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_S _s lcd_inst_pkg.sv(71) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(71): object \"_S\" differs only in case from object \"_s\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_T _t lcd_inst_pkg.sv(72) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(72): object \"_T\" differs only in case from object \"_t\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_U _u lcd_inst_pkg.sv(73) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(73): object \"_U\" differs only in case from object \"_u\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_V _v lcd_inst_pkg.sv(74) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(74): object \"_V\" differs only in case from object \"_v\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_W _w lcd_inst_pkg.sv(75) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(75): object \"_W\" differs only in case from object \"_w\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_X _x lcd_inst_pkg.sv(76) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(76): object \"_X\" differs only in case from object \"_x\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_Y _y lcd_inst_pkg.sv(77) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(77): object \"_Y\" differs only in case from object \"_y\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "_Z _z lcd_inst_pkg.sv(78) " "Verilog HDL Declaration information at lcd_inst_pkg.sv(78): object \"_Z\" differs only in case from object \"_z\" in the same scope" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/fsm/lcd_inst_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file modules/fsm/lcd_inst_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_inst_pkg (SystemVerilog) " "Found design unit 1: lcd_inst_pkg (SystemVerilog)" {  } { { "modules/fsm/lcd_inst_pkg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/lcd_inst_pkg.sv" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/fsm/filter_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/fsm/filter_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filter_fsm " "Found entity 1: filter_fsm" {  } { { "modules/fsm/filter_fsm.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/filter_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/fsm/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/fsm/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "modules/fsm/debounce.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/fsm/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/mic/top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/mic/top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_mic " "Found entity 1: top_level_mic" {  } { { "modules/microphone/mic/top_level.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/mic/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/mic/set_audio_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/mic/set_audio_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 set_audio_encoder " "Found entity 1: set_audio_encoder" {  } { { "modules/microphone/mic/set_audio_encoder.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/mic/set_audio_encoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/mic/mic_load.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/mic/mic_load.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mic_load " "Found entity 1: mic_load" {  } { { "modules/microphone/mic/mic_load.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/mic/mic_load.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/mic/i2c_pll_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/mic/i2c_pll_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_pll_bb " "Found entity 1: i2c_pll_bb" {  } { { "modules/microphone/mic/i2c_pll_bb.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/mic/i2c_pll_bb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/mic/i2c_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/mic/i2c_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_pll " "Found entity 1: i2c_pll" {  } { { "modules/microphone/mic/i2c_pll.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/mic/i2c_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451192 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reg_addr REG_ADDR i2c_master.sv(9) " "Verilog HDL Declaration information at i2c_master.sv(9): object \"reg_addr\" differs only in case from object \"REG_ADDR\" in the same scope" {  } { { "modules/microphone/mic/i2c_master.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/mic/i2c_master.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728968451197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/mic/i2c_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/mic/i2c_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "modules/microphone/mic/i2c_master.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/mic/i2c_master.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/mic/adc_pll_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/mic/adc_pll_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_pll_bb " "Found entity 1: adc_pll_bb" {  } { { "modules/microphone/mic/adc_pll_bb.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/mic/adc_pll_bb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/mic/adc_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/mic/adc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_pll " "Found entity 1: adc_pll" {  } { { "modules/microphone/mic/adc_pll.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/mic/adc_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/seven_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/seven_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "modules/microphone/seven_seg.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/seven_seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/low_pass_conv.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/low_pass_conv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 low_pass_conv " "Found entity 1: low_pass_conv" {  } { { "modules/microphone/low_pass_conv.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/low_pass_conv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/fft_pitch_detect_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/fft_pitch_detect_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_pitch_detect_tb " "Found entity 1: fft_pitch_detect_tb" {  } { { "modules/microphone/fft_pitch_detect_tb.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/fft_pitch_detect_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/fft_pitch_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/fft_pitch_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_pitch_detect " "Found entity 1: fft_pitch_detect" {  } { { "modules/microphone/fft_pitch_detect.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/fft_pitch_detect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/fft_mag_sq.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/fft_mag_sq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_mag_sq " "Found entity 1: fft_mag_sq" {  } { { "modules/microphone/fft_mag_sq.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/fft_mag_sq.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/fft_input_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/fft_input_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_input_buffer " "Found entity 1: fft_input_buffer" {  } { { "modules/microphone/fft_input_buffer.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/fft_input_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/fft_find_peak.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/fft_find_peak.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_find_peak " "Found entity 1: fft_find_peak" {  } { { "modules/microphone/fft_find_peak.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/fft_find_peak.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/dstream.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/dstream.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dstream " "Found entity 1: dstream" {  } { { "modules/microphone/dstream.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/dstream.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/display.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "modules/microphone/display.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/async_fifo_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/async_fifo_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo_bb " "Found entity 1: async_fifo_bb" {  } { { "modules/microphone/async_fifo_bb.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/async_fifo_bb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "modules/microphone/async_fifo.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/async_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/camera/ov7670/ov7670_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/camera/ov7670/ov7670_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "modules/camera/ov7670/ov7670_registers.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/ov7670/ov7670_registers.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/camera/ov7670/ov7670_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/camera/ov7670/ov7670_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "modules/camera/ov7670/ov7670_controller.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/ov7670/ov7670_controller.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/camera/ov7670/ov7670_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/camera/ov7670/ov7670_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "modules/camera/ov7670/ov7670_capture.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/ov7670/ov7670_capture.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/camera/my_frame_buffer_15to0.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/camera/my_frame_buffer_15to0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_frame_buffer_15to0 " "Found entity 1: my_frame_buffer_15to0" {  } { { "modules/camera/my_frame_buffer_15to0.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/my_frame_buffer_15to0.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/camera/my_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/camera/my_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_altpll " "Found entity 1: my_altpll" {  } { { "modules/camera/my_altpll.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/my_altpll.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451220 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "image_processor.sv(71) " "Verilog HDL information at image_processor.sv(71): always construct contains both blocking and non-blocking assignments" {  } { { "modules/camera/image_processor.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/image_processor.sv" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728968451220 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "image_processor.sv(146) " "Verilog HDL information at image_processor.sv(146): always construct contains both blocking and non-blocking assignments" {  } { { "modules/camera/image_processor.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/image_processor.sv" 146 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1728968451220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/camera/image_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/camera/image_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image_processor " "Found entity 1: image_processor" {  } { { "modules/camera/image_processor.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/image_processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/camera/i2c_sender.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/camera/i2c_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "modules/camera/i2c_sender.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/i2c_sender.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/camera/frame_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/camera/frame_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "modules/camera/frame_buffer.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/frame_buffer.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/camera/scaled_vga/synthesis/vga_scaled.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/vga_scaled.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_scaled " "Found entity 1: vga_scaled" {  } { { "modules/camera/scaled_vga/synthesis/vga_scaled.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/vga_scaled.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/camera/scaled_vga/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "modules/camera/scaled_vga/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/camera/scaled_vga/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "modules/camera/scaled_vga/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/camera/scaled_vga/synthesis/submodules/vga_scaled_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/submodules/vga_scaled_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_scaled_avalon_st_adapter " "Found entity 1: vga_scaled_avalon_st_adapter" {  } { { "modules/camera/scaled_vga/synthesis/submodules/vga_scaled_avalon_st_adapter.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/submodules/vga_scaled_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/camera/scaled_vga/synthesis/submodules/vga_scaled_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/submodules/vga_scaled_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_scaled_avalon_st_adapter_channel_adapter_0 " "Found entity 1: vga_scaled_avalon_st_adapter_channel_adapter_0" {  } { { "modules/camera/scaled_vga/synthesis/submodules/vga_scaled_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/submodules/vga_scaled_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/camera/scaled_vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "modules/camera/scaled_vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/camera/scaled_vga/synthesis/submodules/vga_scaled_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/submodules/vga_scaled_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_scaled_video_vga_controller_0 " "Found entity 1: vga_scaled_video_vga_controller_0" {  } { { "modules/camera/scaled_vga/synthesis/submodules/vga_scaled_video_vga_controller_0.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/submodules/vga_scaled_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/camera/scaled_vga/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "modules/camera/scaled_vga/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/camera/scaled_vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "modules/camera/scaled_vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/camera/scaled_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "modules/camera/scaled_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/camera/scaled_vga/synthesis/submodules/vga_scaled_video_scaler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/camera/scaled_vga/synthesis/submodules/vga_scaled_video_scaler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_scaled_video_scaler_0 " "Found entity 1: vga_scaled_video_scaler_0" {  } { { "modules/camera/scaled_vga/synthesis/submodules/vga_scaled_video_scaler_0.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/camera/scaled_vga/synthesis/submodules/vga_scaled_video_scaler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/r22sdf/twiddleconvert8.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/r22sdf/twiddleconvert8.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwiddleConvert8 " "Found entity 1: TwiddleConvert8" {  } { { "modules/microphone/r22sdf/TwiddleConvert8.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/r22sdf/TwiddleConvert8.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/r22sdf/twiddleconvert4.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/r22sdf/twiddleconvert4.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwiddleConvert4 " "Found entity 1: TwiddleConvert4" {  } { { "modules/microphone/r22sdf/TwiddleConvert4.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/r22sdf/TwiddleConvert4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/r22sdf/twiddle.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/r22sdf/twiddle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Twiddle " "Found entity 1: Twiddle" {  } { { "modules/microphone/r22sdf/Twiddle.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/r22sdf/Twiddle.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/r22sdf/sdfunit2.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/r22sdf/sdfunit2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SdfUnit2 " "Found entity 1: SdfUnit2" {  } { { "modules/microphone/r22sdf/SdfUnit2.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/r22sdf/SdfUnit2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/r22sdf/sdfunit_tc.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/r22sdf/sdfunit_tc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SdfUnit_TC " "Found entity 1: SdfUnit_TC" {  } { { "modules/microphone/r22sdf/SdfUnit_TC.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/r22sdf/SdfUnit_TC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/r22sdf/sdfunit.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/r22sdf/sdfunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SdfUnit " "Found entity 1: SdfUnit" {  } { { "modules/microphone/r22sdf/SdfUnit.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/r22sdf/SdfUnit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/r22sdf/multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/r22sdf/multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiply " "Found entity 1: Multiply" {  } { { "modules/microphone/r22sdf/Multiply.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/r22sdf/Multiply.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/r22sdf/fft.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/r22sdf/fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "modules/microphone/r22sdf/FFT.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/r22sdf/FFT.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/r22sdf/delaybuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/r22sdf/delaybuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DelayBuffer " "Found entity 1: DelayBuffer" {  } { { "modules/microphone/r22sdf/DelayBuffer.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/r22sdf/DelayBuffer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/microphone/r22sdf/butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/microphone/r22sdf/butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 Butterfly " "Found entity 1: Butterfly" {  } { { "modules/microphone/r22sdf/Butterfly.v" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/microphone/r22sdf/Butterfly.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/integration_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/integration_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integration_top_level " "Found entity 1: integration_top_level" {  } { { "modules/integration_top_level.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/integration_top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/convolution_filt/convolution_filt.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/convolution_filt/convolution_filt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_filt " "Found entity 1: convolution_filt" {  } { { "modules/convolution_filt/convolution_filt.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/convolution_filt/convolution_filt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/1d_convolution/oned_convolution_filt_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/1d_convolution/oned_convolution_filt_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_oned_convolution_filt " "Found entity 1: tb_oned_convolution_filt" {  } { { "modules/1d_convolution/oned_convolution_filt_tb.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/1d_convolution/oned_convolution_filt_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/1d_convolution/oned_convolution_filt.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/1d_convolution/oned_convolution_filt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oned_convolution_filt " "Found entity 1: oned_convolution_filt" {  } { { "modules/1d_convolution/oned_convolution_filt.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/1d_convolution/oned_convolution_filt.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/command_translator/command_translator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/command_translator/command_translator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 command_translator_tb " "Found entity 1: command_translator_tb" {  } { { "modules/command_translator/command_translator_tb.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/command_translator/command_translator_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728968451260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451260 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "measure_pulse US_top_level.sv(43) " "Verilog HDL Implicit Net warning at US_top_level.sv(43): created implicit net for \"measure_pulse\"" {  } { { "modules/ultrasonic_sensor/US_top_level.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728968451260 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "command integration_top_level.sv(92) " "Verilog HDL Implicit Net warning at integration_top_level.sv(92): created implicit net for \"command\"" {  } { { "modules/integration_top_level.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/integration_top_level.sv" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728968451260 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "valid integration_top_level.sv(93) " "Verilog HDL Implicit Net warning at integration_top_level.sv(93): created implicit net for \"valid\"" {  } { { "modules/integration_top_level.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/integration_top_level.sv" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728968451260 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ascii_out integration_top_level.sv(94) " "Verilog HDL Implicit Net warning at integration_top_level.sv(94): created implicit net for \"ascii_out\"" {  } { { "modules/integration_top_level.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/integration_top_level.sv" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728968451260 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ready integration_top_level.sv(95) " "Verilog HDL Implicit Net warning at integration_top_level.sv(95): created implicit net for \"ready\"" {  } { { "modules/integration_top_level.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/integration_top_level.sv" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728968451260 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "US_top_level.sv(55) " "Verilog HDL Instantiation warning at US_top_level.sv(55): instance has no name" {  } { { "modules/ultrasonic_sensor/US_top_level.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/ultrasonic_sensor/US_top_level.sv" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1728968451260 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ready uart_tx_tb.sv(66) " "Verilog HDL error at uart_tx_tb.sv(66): object \"ready\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "modules/command_translator/uart_tx_tb.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/command_translator/uart_tx_tb.sv" 66 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1728968451260 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ready uart_tx_tb.sv(71) " "Verilog HDL error at uart_tx_tb.sv(71): object \"ready\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "modules/command_translator/uart_tx_tb.sv" "" { Text "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/modules/command_translator/uart_tx_tb.sv" 71 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1728968451260 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/output_files/VerilogCam.map.smsg " "Generated suppressed messages file C:/Users/joshn/iCloudDrive/Desktop/Uni/MTRX3700/Major-Project/mtrx3700-major-project/VerilogCam_project/output_files/VerilogCam.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451323 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728968451449 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 15 16:00:51 2024 " "Processing ended: Tue Oct 15 16:00:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728968451449 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728968451449 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728968451449 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968451449 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728968452036 ""}
