#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Aug 18 03:10:11 2022
# Process ID: 5108
# Current directory: C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.runs/synth_1
# Command line: vivado.exe -log Nanoprocessor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nanoprocessor.tcl
# Log file: C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.runs/synth_1/Nanoprocessor.vds
# Journal file: C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Nanoprocessor.tcl -notrace
Command: synth_design -top Nanoprocessor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 435.672 ; gain = 95.883
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nanoprocessor' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Nanoprocessor.vhd:45]
INFO: [Synth 8-3491] module 'SevenSeg_LUT_16_7' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/new/LUT_16_7.vhd:34' bound to instance 'SevenSeg_LUT_16_7_0' of component 'SevenSeg_LUT_16_7' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Nanoprocessor.vhd:162]
INFO: [Synth 8-638] synthesizing module 'SevenSeg_LUT_16_7' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'SevenSeg_LUT_16_7' (1#1) [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/new/LUT_16_7.vhd:39]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Nanoprocessor.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (2#1) [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'Reg_Bank' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Reg_Bank.vhd:34' bound to instance 'Reg_Bank_0' of component 'Reg_Bank' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Nanoprocessor.vhd:173]
INFO: [Synth 8-638] synthesizing module 'Reg_Bank' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Reg_Bank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab4/Lab4.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Reg_Bank.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab4/Lab4.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab4/Lab4.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab4/Lab4.srcs/sources_1/new/Decoder_3_to_8.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab4/Lab4.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (3#1) [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab4/Lab4.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab4/Lab4.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab4/Lab4.srcs/sources_1/new/Decoder_3_to_8.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (4#1) [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab4/Lab4.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'R0' of component 'Reg' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Reg_Bank.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (5#1) [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'R1' of component 'Reg' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Reg_Bank.vhd:85]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'R2' of component 'Reg' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Reg_Bank.vhd:94]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'R3' of component 'Reg' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Reg_Bank.vhd:103]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'R4' of component 'Reg' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Reg_Bank.vhd:112]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'R5' of component 'Reg' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Reg_Bank.vhd:121]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'R6' of component 'Reg' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Reg_Bank.vhd:130]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab6/Lab6.srcs/sources_1/new/Reg.vhd:34' bound to instance 'R7' of component 'Reg' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Reg_Bank.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'Reg_Bank' (6#1) [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Reg_Bank.vhd:49]
INFO: [Synth 8-3491] module 'AU' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/AU.vhd:34' bound to instance 'AU_0' of component 'AU' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Nanoprocessor.vhd:188]
INFO: [Synth 8-638] synthesizing module 'AU' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/AU.vhd:52]
INFO: [Synth 8-3491] module 'Mux_8way_4bit' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Mux_8way_4bit.vhd:34' bound to instance 'Mux_8way_4bit_A' of component 'Mux_8way_4bit' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/AU.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Mux_8way_4bit' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Mux_8way_4bit.vhd:48]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_0' of component 'Mux_8_to_1' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Mux_8way_4bit.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab4/Lab4.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Mux_8_to_1.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (7#1) [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_1' of component 'Mux_8_to_1' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Mux_8way_4bit.vhd:71]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_2' of component 'Mux_8_to_1' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Mux_8way_4bit.vhd:86]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Mux_8_to_1.vhd:34' bound to instance 'Mux_8_to_1_3' of component 'Mux_8_to_1' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Mux_8way_4bit.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'Mux_8way_4bit' (8#1) [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Mux_8way_4bit.vhd:48]
INFO: [Synth 8-3491] module 'Mux_8way_4bit' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Mux_8way_4bit.vhd:34' bound to instance 'Mux_8way_4bit_B' of component 'Mux_8way_4bit' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/AU.vhd:96]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:34' bound to instance 'RCA_4_0' of component 'RCA_4' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/AU.vhd:110]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:67]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FA' (9#1) [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:75]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:83]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (10#1) [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'AU' (11#1) [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/AU.vhd:52]
INFO: [Synth 8-3491] module 'Mux_2_to_1_4Bit' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Mux_2_to_1_4Bit.vhd:34' bound to instance 'Mux_2_to_1_4Bit_0' of component 'Mux_2_to_1_4Bit' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Nanoprocessor.vhd:207]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4Bit' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Mux_2_to_1_4Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4Bit' (12#1) [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Mux_2_to_1_4Bit.vhd:41]
INFO: [Synth 8-3491] module 'Program_ROM_LUT_8_12' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Program_ROM_LUT_8_12.vhd:34' bound to instance 'Program_ROM_LUT_8_12_0' of component 'Program_ROM_LUT_8_12' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Nanoprocessor.vhd:214]
INFO: [Synth 8-638] synthesizing module 'Program_ROM_LUT_8_12' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Program_ROM_LUT_8_12.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM_LUT_8_12' (13#1) [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Program_ROM_LUT_8_12.vhd:43]
INFO: [Synth 8-3491] module 'PC_3Bit' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/PC_3Bit.vhd:34' bound to instance 'PC_3Bit_0' of component 'PC_3Bit' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Nanoprocessor.vhd:219]
INFO: [Synth 8-638] synthesizing module 'PC_3Bit' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/PC_3Bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'PC_3Bit' (14#1) [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/PC_3Bit.vhd:42]
INFO: [Synth 8-3491] module 'RCA_3' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/RCA_3.vhd:34' bound to instance 'RCA_3_0' of component 'RCA_3' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Nanoprocessor.vhd:227]
INFO: [Synth 8-638] synthesizing module 'RCA_3' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/RCA_3.vhd:41]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/RCA_3.vhd:60]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/RCA_3.vhd:68]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/RCA_3.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'RCA_3' (15#1) [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/RCA_3.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3Bit' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Mux_2_to_1_3Bit.vhd:34' bound to instance 'Mux_2_to_1_3Bit_0' of component 'Mux_2_to_1_3Bit' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Nanoprocessor.vhd:234]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3Bit' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Mux_2_to_1_3Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3Bit' (16#1) [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Mux_2_to_1_3Bit.vhd:41]
INFO: [Synth 8-3491] module 'Ins_Decoder' declared at 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Ins_Decoder.vhd:34' bound to instance 'Ins_Decoder_0' of component 'Ins_Decoder' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Nanoprocessor.vhd:241]
INFO: [Synth 8-638] synthesizing module 'Ins_Decoder' [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Ins_Decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Ins_Decoder' (17#1) [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Ins_Decoder.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Nanoprocessor' (18#1) [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/sources_1/new/Nanoprocessor.vhd:45]
WARNING: [Synth 8-3917] design Nanoprocessor has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor has port an[0] driven by constant 0
WARNING: [Synth 8-3331] design RCA_3 has unconnected port C_in
WARNING: [Synth 8-3331] design PC_3Bit has unconnected port En
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 491.809 ; gain = 152.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 491.809 ; gain = 152.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 491.809 ; gain = 152.020
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nanoprocessor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nanoprocessor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 824.371 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 824.371 ; gain = 484.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 824.371 ; gain = 484.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 824.371 ; gain = 484.582
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "program_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Jump_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Jump_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 824.371 ; gain = 484.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 7     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 11    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SevenSeg_LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module FA 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module RCA_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module Program_ROM_LUT_8_12 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module PC_3Bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Ins_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clk_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clk_0/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Nanoprocessor has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor has port an[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/R0/Q_reg[0]' (FDRE) to 'Reg_Bank_0/R0/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/R0/Q_reg[1]' (FDRE) to 'Reg_Bank_0/R0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Reg_Bank_0/R0/Q_reg[2]' (FDRE) to 'Reg_Bank_0/R0/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reg_Bank_0/R0/Q_reg[3] )
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/R0/Q_reg[3]) is unused and will be removed from module Nanoprocessor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 824.371 ; gain = 484.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 824.371 ; gain = 484.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 839.031 ; gain = 499.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/R3/Q_reg[3]) is unused and will be removed from module Nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/R3/Q_reg[2]) is unused and will be removed from module Nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/R3/Q_reg[1]) is unused and will be removed from module Nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/R3/Q_reg[0]) is unused and will be removed from module Nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/R4/Q_reg[3]) is unused and will be removed from module Nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/R4/Q_reg[2]) is unused and will be removed from module Nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/R4/Q_reg[1]) is unused and will be removed from module Nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/R4/Q_reg[0]) is unused and will be removed from module Nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/R5/Q_reg[3]) is unused and will be removed from module Nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/R5/Q_reg[2]) is unused and will be removed from module Nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/R5/Q_reg[1]) is unused and will be removed from module Nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/R5/Q_reg[0]) is unused and will be removed from module Nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/R6/Q_reg[3]) is unused and will be removed from module Nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/R6/Q_reg[2]) is unused and will be removed from module Nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/R6/Q_reg[1]) is unused and will be removed from module Nanoprocessor.
WARNING: [Synth 8-3332] Sequential element (Reg_Bank_0/R6/Q_reg[0]) is unused and will be removed from module Nanoprocessor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 847.125 ; gain = 507.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 847.125 ; gain = 507.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 847.125 ; gain = 507.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 847.125 ; gain = 507.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 847.125 ; gain = 507.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 847.125 ; gain = 507.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 847.125 ; gain = 507.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT2   |     2|
|4     |LUT3   |     5|
|5     |LUT4   |    14|
|6     |LUT5   |    20|
|7     |LUT6   |     6|
|8     |FDRE   |    49|
|9     |IBUF   |     2|
|10    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   124|
|2     |  PC_3Bit_0  |PC_3Bit  |    31|
|3     |  Reg_Bank_0 |Reg_Bank |    19|
|4     |    R1       |Reg      |     4|
|5     |    R2       |Reg_0    |     4|
|6     |    R7       |Reg_1    |    11|
|7     |  Slow_Clk_0 |Slow_Clk |    54|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 847.125 ; gain = 507.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 847.125 ; gain = 174.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 847.125 ; gain = 507.336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 847.125 ; gain = 520.055
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cipla 1/Downloads/Group32Nanoprocessor/Lab9Dummy2/Lab9Dummy2.runs/synth_1/Nanoprocessor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Nanoprocessor_utilization_synth.rpt -pb Nanoprocessor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 847.125 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Aug 18 03:10:55 2022...
