Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxSeanL/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 41958a4a936a477e9ec67d1b8105be59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 4 into 'n' is out of bounds [C:/Users/these/OneDrive/Desktop/CSE100/Lab05/Lab05.srcs/sources_1/new/hex7seg.v:36]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-3283] element index 4 into 'n' is out of bounds [C:/Users/these/OneDrive/Desktop/CSE100/Lab05/Lab05.srcs/sources_1/new/hex7seg.v:36]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.StateMachine_default
Compiling module xil_defaultlib.LEDShifter
Compiling module xil_defaultlib.count8UL
Compiling module xil_defaultlib.ringCounter
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.bitAdder
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopMod
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
