0.6
2018.1
Apr  4 2018
19:30:32
E:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.sim/sim_ntt/impl/timing/xsim/parallel_ntt_0_butterfly_tb_time_impl.v,1637221864,verilog,,E:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/user_rtl/parallel_ntt_0_butterfly_tb.v,,DSP48E2_HD227;DSP48E2_HD228;DSP48E2_HD229;DSP48E2_HD230;DSP48E2_HD231;DSP48E2_HD232;DSP48E2_HD233;DSP48E2_HD234;DSP48E2_HD235;DSP48E2_HD236;DSP48E2_HD237;DSP48E2_HD238;DSP48E2_HD239;DSP48E2_HD240;DSP48E2_HD272;DSP48E2_HD273;DSP48E2_HD274;DSP48E2_HD275;DSP48E2_HD276;DSP48E2_HD277;DSP48E2_HD278;DSP48E2_HD279;DSP48E2_HD280;DSP48E2_HD281;DSP48E2_HD282;DSP48E2_HD283;DSP48E2_HD284;DSP48E2_HD285;DSP48E2_HD286;DSP48E2_HD319;DSP48E2_HD320;DSP48E2_HD321;DSP48E2_HD322;DSP48E2_HD323;DSP48E2_HD324;DSP48E2_HD325;DSP48E2_HD326;DSP48E2_HD327;DSP48E2_HD328;DSP48E2_HD329;DSP48E2_HD330;DSP48E2_HD331;DSP48E2_HD332;DSP48E2_HD333;DSP48E2_HD366;DSP48E2_HD367;DSP48E2_HD368;DSP48E2_HD369;DSP48E2_HD370;DSP48E2_HD371;DSP48E2_HD372;DSP48E2_HD373;DSP48E2_HD374;DSP48E2_HD375;DSP48E2_HD376;DSP48E2_HD377;DSP48E2_HD378;DSP48E2_HD379;DSP48E2_HD380;DSP48E2_UNIQ_BASE_;IBUF_HD225;IBUF_HD226;IBUF_HD413;IBUF_HD414;IBUF_HD415;IBUF_HD416;IBUF_HD417;IBUF_HD418;IBUF_HD419;IBUF_HD420;IBUF_HD421;IBUF_HD422;IBUF_HD423;IBUF_HD424;IBUF_HD425;IBUF_HD426;IBUF_HD427;IBUF_HD428;IBUF_HD429;IBUF_HD430;IBUF_HD431;IBUF_HD432;IBUF_HD433;IBUF_HD434;IBUF_HD435;IBUF_HD436;IBUF_HD437;IBUF_HD438;IBUF_HD439;IBUF_HD440;IBUF_HD441;IBUF_HD442;IBUF_HD443;IBUF_HD444;IBUF_HD445;IBUF_HD446;IBUF_HD447;IBUF_HD448;IBUF_UNIQ_BASE_;RAM32X1S_HD241;RAM32X1S_HD242;RAM32X1S_HD243;RAM32X1S_HD244;RAM32X1S_HD245;RAM32X1S_HD246;RAM32X1S_HD247;RAM32X1S_HD248;RAM32X1S_HD249;RAM32X1S_HD250;RAM32X1S_HD251;RAM32X1S_HD252;RAM32X1S_HD253;RAM32X1S_HD254;RAM32X1S_HD255;RAM32X1S_HD256;RAM32X1S_HD257;RAM32X1S_HD258;RAM32X1S_HD259;RAM32X1S_HD260;RAM32X1S_HD261;RAM32X1S_HD262;RAM32X1S_HD263;RAM32X1S_HD264;RAM32X1S_HD265;RAM32X1S_HD266;RAM32X1S_HD267;RAM32X1S_HD268;RAM32X1S_HD269;RAM32X1S_HD270;RAM32X1S_HD271;RAM32X1S_HD287;RAM32X1S_HD288;RAM32X1S_HD289;RAM32X1S_HD290;RAM32X1S_HD291;RAM32X1S_HD292;RAM32X1S_HD293;RAM32X1S_HD294;RAM32X1S_HD295;RAM32X1S_HD296;RAM32X1S_HD297;RAM32X1S_HD298;RAM32X1S_HD299;RAM32X1S_HD300;RAM32X1S_HD301;RAM32X1S_HD302;RAM32X1S_HD303;RAM32X1S_HD304;RAM32X1S_HD305;RAM32X1S_HD306;RAM32X1S_HD307;RAM32X1S_HD308;RAM32X1S_HD309;RAM32X1S_HD310;RAM32X1S_HD311;RAM32X1S_HD312;RAM32X1S_HD313;RAM32X1S_HD314;RAM32X1S_HD315;RAM32X1S_HD316;RAM32X1S_HD317;RAM32X1S_HD318;RAM32X1S_HD334;RAM32X1S_HD335;RAM32X1S_HD336;RAM32X1S_HD337;RAM32X1S_HD338;RAM32X1S_HD339;RAM32X1S_HD340;RAM32X1S_HD341;RAM32X1S_HD342;RAM32X1S_HD343;RAM32X1S_HD344;RAM32X1S_HD345;RAM32X1S_HD346;RAM32X1S_HD347;RAM32X1S_HD348;RAM32X1S_HD349;RAM32X1S_HD350;RAM32X1S_HD351;RAM32X1S_HD352;RAM32X1S_HD353;RAM32X1S_HD354;RAM32X1S_HD355;RAM32X1S_HD356;RAM32X1S_HD357;RAM32X1S_HD358;RAM32X1S_HD359;RAM32X1S_HD360;RAM32X1S_HD361;RAM32X1S_HD362;RAM32X1S_HD363;RAM32X1S_HD364;RAM32X1S_HD365;RAM32X1S_HD381;RAM32X1S_HD382;RAM32X1S_HD383;RAM32X1S_HD384;RAM32X1S_HD385;RAM32X1S_HD386;RAM32X1S_HD387;RAM32X1S_HD388;RAM32X1S_HD389;RAM32X1S_HD390;RAM32X1S_HD391;RAM32X1S_HD392;RAM32X1S_HD393;RAM32X1S_HD394;RAM32X1S_HD395;RAM32X1S_HD396;RAM32X1S_HD397;RAM32X1S_HD398;RAM32X1S_HD399;RAM32X1S_HD400;RAM32X1S_HD401;RAM32X1S_HD402;RAM32X1S_HD403;RAM32X1S_HD404;RAM32X1S_HD405;RAM32X1S_HD406;RAM32X1S_HD407;RAM32X1S_HD408;RAM32X1S_HD409;RAM32X1S_HD410;RAM32X1S_HD411;RAM32X1S_HD412;RAM32X1S_UNIQ_BASE_;glbl;parallel_ntt_0;parallel_ntt_0_Barret_reduce;parallel_ntt_0_Barret_reduce__xdcDup__1;parallel_ntt_0_Barret_reduce__xdcDup__2;parallel_ntt_0_Barret_reduce__xdcDup__3;parallel_ntt_0_NTT_processor;parallel_ntt_0_NTT_processor__parameterized0;parallel_ntt_0_NTT_processor__parameterized1;parallel_ntt_0_NTT_processor__parameterized2;parallel_ntt_0_blk_mem_gen_generic_cstr;parallel_ntt_0_blk_mem_gen_generic_cstr_30;parallel_ntt_0_blk_mem_gen_generic_cstr_58;parallel_ntt_0_blk_mem_gen_generic_cstr_86;parallel_ntt_0_blk_mem_gen_prim_width;parallel_ntt_0_blk_mem_gen_prim_width_31;parallel_ntt_0_blk_mem_gen_prim_width_59;parallel_ntt_0_blk_mem_gen_prim_width_87;parallel_ntt_0_blk_mem_gen_prim_wrapper_init;parallel_ntt_0_blk_mem_gen_prim_wrapper_init_32;parallel_ntt_0_blk_mem_gen_prim_wrapper_init_60;parallel_ntt_0_blk_mem_gen_prim_wrapper_init_88;parallel_ntt_0_blk_mem_gen_top;parallel_ntt_0_blk_mem_gen_top_29;parallel_ntt_0_blk_mem_gen_top_57;parallel_ntt_0_blk_mem_gen_top_85;parallel_ntt_0_blk_mem_gen_v8_4_1;parallel_ntt_0_blk_mem_gen_v8_4_1__1;parallel_ntt_0_blk_mem_gen_v8_4_1__2;parallel_ntt_0_blk_mem_gen_v8_4_1__3;parallel_ntt_0_blk_mem_gen_v8_4_1_synth;parallel_ntt_0_blk_mem_gen_v8_4_1_synth_28;parallel_ntt_0_blk_mem_gen_v8_4_1_synth_56;parallel_ntt_0_blk_mem_gen_v8_4_1_synth_84;parallel_ntt_0_delay_line__parameterized1;parallel_ntt_0_delay_line__parameterized10;parallel_ntt_0_delay_line__parameterized10_23;parallel_ntt_0_delay_line__parameterized10_51;parallel_ntt_0_delay_line__parameterized10_79;parallel_ntt_0_delay_line__parameterized11;parallel_ntt_0_delay_line__parameterized11_26;parallel_ntt_0_delay_line__parameterized11_54;parallel_ntt_0_delay_line__parameterized11_82;parallel_ntt_0_delay_line__parameterized12;parallel_ntt_0_delay_line__parameterized12_27;parallel_ntt_0_delay_line__parameterized12_55;parallel_ntt_0_delay_line__parameterized12_83;parallel_ntt_0_delay_line__parameterized1_13;parallel_ntt_0_delay_line__parameterized1_2;parallel_ntt_0_delay_line__parameterized1_21;parallel_ntt_0_delay_line__parameterized1_24;parallel_ntt_0_delay_line__parameterized1_3;parallel_ntt_0_delay_line__parameterized1_36;parallel_ntt_0_delay_line__parameterized1_41;parallel_ntt_0_delay_line__parameterized1_49;parallel_ntt_0_delay_line__parameterized1_52;parallel_ntt_0_delay_line__parameterized1_64;parallel_ntt_0_delay_line__parameterized1_69;parallel_ntt_0_delay_line__parameterized1_77;parallel_ntt_0_delay_line__parameterized1_8;parallel_ntt_0_delay_line__parameterized1_80;parallel_ntt_0_delay_line__parameterized1_92;parallel_ntt_0_delay_line__parameterized2_37;parallel_ntt_0_delay_line__parameterized2_65;parallel_ntt_0_delay_line__parameterized2_9;parallel_ntt_0_delay_line__parameterized2_93;parallel_ntt_0_delay_line__parameterized4;parallel_ntt_0_delay_line__parameterized4_11;parallel_ntt_0_delay_line__parameterized4_34;parallel_ntt_0_delay_line__parameterized4_39;parallel_ntt_0_delay_line__parameterized4_6;parallel_ntt_0_delay_line__parameterized4_62;parallel_ntt_0_delay_line__parameterized4_67;parallel_ntt_0_delay_line__parameterized4_90;parallel_ntt_0_delay_line__parameterized6;parallel_ntt_0_delay_line__parameterized6_1;parallel_ntt_0_delay_line__parameterized6_12;parallel_ntt_0_delay_line__parameterized6_19;parallel_ntt_0_delay_line__parameterized6_35;parallel_ntt_0_delay_line__parameterized6_40;parallel_ntt_0_delay_line__parameterized6_47;parallel_ntt_0_delay_line__parameterized6_63;parallel_ntt_0_delay_line__parameterized6_68;parallel_ntt_0_delay_line__parameterized6_7;parallel_ntt_0_delay_line__parameterized6_75;parallel_ntt_0_delay_line__parameterized6_91;parallel_ntt_0_delay_line__parameterized8;parallel_ntt_0_delay_line__parameterized8_20;parallel_ntt_0_delay_line__parameterized8_25;parallel_ntt_0_delay_line__parameterized8_4;parallel_ntt_0_delay_line__parameterized8_48;parallel_ntt_0_delay_line__parameterized8_53;parallel_ntt_0_delay_line__parameterized8_76;parallel_ntt_0_delay_line__parameterized8_81;parallel_ntt_0_delay_line__parameterized9;parallel_ntt_0_delay_line__parameterized9_22;parallel_ntt_0_delay_line__parameterized9_50;parallel_ntt_0_delay_line__parameterized9_78;parallel_ntt_0_dsp;parallel_ntt_0_dsp_10;parallel_ntt_0_dsp_33;parallel_ntt_0_dsp_38;parallel_ntt_0_dsp_5;parallel_ntt_0_dsp_61;parallel_ntt_0_dsp_66;parallel_ntt_0_dsp_89;parallel_ntt_0_dsp__parameterized0;parallel_ntt_0_dsp__parameterized0_15;parallel_ntt_0_dsp__parameterized0_43;parallel_ntt_0_dsp__parameterized0_71;parallel_ntt_0_mem_dp;parallel_ntt_0_mem_dp__1;parallel_ntt_0_mem_dp__2;parallel_ntt_0_mem_dp__3;parallel_ntt_0_mem_sp;parallel_ntt_0_mem_sp__parameterized0;parallel_ntt_0_mem_sp__parameterized1;parallel_ntt_0_mem_sp__parameterized2;parallel_ntt_0_mult_gen_32x32;parallel_ntt_0_mult_gen_32x32__10;parallel_ntt_0_mult_gen_32x32__4;parallel_ntt_0_mult_gen_32x32__5;parallel_ntt_0_mult_gen_32x32__6;parallel_ntt_0_mult_gen_32x32__7;parallel_ntt_0_mult_gen_32x32__8;parallel_ntt_0_mult_gen_32x32__9;parallel_ntt_0_mult_gen_64x33;parallel_ntt_0_mult_gen_64x33__4;parallel_ntt_0_mult_gen_64x33__5;parallel_ntt_0_mult_gen_64x33__6;parallel_ntt_0_mult_gen_v12_0_14;parallel_ntt_0_mult_gen_v12_0_14__10;parallel_ntt_0_mult_gen_v12_0_14__4;parallel_ntt_0_mult_gen_v12_0_14__5;parallel_ntt_0_mult_gen_v12_0_14__6;parallel_ntt_0_mult_gen_v12_0_14__7;parallel_ntt_0_mult_gen_v12_0_14__8;parallel_ntt_0_mult_gen_v12_0_14__9;parallel_ntt_0_mult_gen_v12_0_14__parameterized1;parallel_ntt_0_mult_gen_v12_0_14__parameterized1__4;parallel_ntt_0_mult_gen_v12_0_14__parameterized1__5;parallel_ntt_0_mult_gen_v12_0_14__parameterized1__6;parallel_ntt_0_mult_gen_v12_0_14_viv;parallel_ntt_0_mult_gen_v12_0_14_viv__10;parallel_ntt_0_mult_gen_v12_0_14_viv__4;parallel_ntt_0_mult_gen_v12_0_14_viv__5;parallel_ntt_0_mult_gen_v12_0_14_viv__6;parallel_ntt_0_mult_gen_v12_0_14_viv__7;parallel_ntt_0_mult_gen_v12_0_14_viv__8;parallel_ntt_0_mult_gen_v12_0_14_viv__9;parallel_ntt_0_mult_gen_v12_0_14_viv__parameterized1;parallel_ntt_0_mult_gen_v12_0_14_viv__parameterized1__4;parallel_ntt_0_mult_gen_v12_0_14_viv__parameterized1__5;parallel_ntt_0_mult_gen_v12_0_14_viv__parameterized1__6;parallel_ntt_0_parallel_NTT_top;parallel_ntt_0_parallel_ntt_v1_0;parallel_ntt_0_parallel_ntt_v1_0_M_AXIS;parallel_ntt_0_parallel_ntt_v1_0_S_AXIS;parallel_ntt_0_wrapper,,,../../../../../user_rtl,,,,,
E:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/user_rtl/parallel_ntt_0_butterfly_tb.v,1636627024,verilog,,,,parallel_ntt_0_butterfly_tb,,,../../../../../user_rtl,,,,,
