
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -0.36

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -0.05

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.05

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency dpath.b_reg.out[10]$_DFFE_PP_/CK ^
  -0.07 target latency dpath.b_reg.out[1]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: req_val (input port clocked by core_clock)
Endpoint: ctrl.state.out[0]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.09    0.09 ^ input external delay
     1    1.45    0.00    0.00    0.09 ^ req_val (in)
                                         req_val (net)
                  0.00    0.00    0.09 ^ input33/A (BUF_X1)
     2    3.63    0.01    0.02    0.12 ^ input33/Z (BUF_X1)
                                         net33 (net)
                  0.01    0.00    0.12 ^ _521_/B2 (OAI21_X1)
     1    1.54    0.01    0.02    0.13 v _521_/ZN (OAI21_X1)
                                         _000_ (net)
                  0.01    0.00    0.13 v ctrl.state.out[0]$_DFF_P_/D (DFF_X1)
                                  0.13   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.63    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.35    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    11   13.53    0.01    0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.07 ^ ctrl.state.out[0]$_DFF_P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.00    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.13   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[12]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.63    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.35    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
     7   11.38    0.01    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ dpath.b_reg.out[12]$_DFFE_PP_/CK (DFF_X2)
     3   14.28    0.02    0.13    0.20 ^ dpath.b_reg.out[12]$_DFFE_PP_/Q (DFF_X2)
                                         dpath.a_lt_b$in1[12] (net)
                  0.02    0.00    0.20 ^ _494_/A (INV_X4)
     2    7.44    0.01    0.01    0.21 v _494_/ZN (INV_X4)
                                         _044_ (net)
                  0.01    0.00    0.21 v _582_/A2 (NOR2_X4)
     2    9.12    0.02    0.03    0.24 ^ _582_/ZN (NOR2_X4)
                                         _127_ (net)
                  0.02    0.00    0.24 ^ _750_/A (INV_X1)
     1    1.70    0.01    0.01    0.25 v _750_/ZN (INV_X1)
                                         _288_ (net)
                  0.01    0.00    0.25 v _751_/A (OAI21_X1)
     1    2.22    0.02    0.02    0.27 ^ _751_/ZN (OAI21_X1)
                                         _289_ (net)
                  0.02    0.00    0.27 ^ _752_/A (INV_X1)
     2    4.72    0.01    0.02    0.28 v _752_/ZN (INV_X1)
                                         _290_ (net)
                  0.01    0.00    0.28 v _754_/A (AOI21_X2)
     1    3.12    0.02    0.04    0.32 ^ _754_/ZN (AOI21_X2)
                                         _292_ (net)
                  0.02    0.00    0.32 ^ _755_/A1 (NAND2_X2)
     1    3.01    0.01    0.02    0.34 v _755_/ZN (NAND2_X2)
                                         _293_ (net)
                  0.01    0.00    0.34 v _756_/A (INV_X2)
     2    5.28    0.01    0.02    0.35 ^ _756_/ZN (INV_X2)
                                         _294_ (net)
                  0.01    0.00    0.35 ^ _757_/A2 (NAND2_X2)
     1    3.10    0.01    0.01    0.36 v _757_/ZN (NAND2_X2)
                                         _295_ (net)
                  0.01    0.00    0.36 v _758_/A1 (NAND2_X2)
     1    3.57    0.01    0.01    0.38 ^ _758_/ZN (NAND2_X2)
                                         _296_ (net)
                  0.01    0.00    0.38 ^ _760_/A2 (NAND2_X2)
     2    5.19    0.01    0.02    0.39 v _760_/ZN (NAND2_X2)
                                         net41 (net)
                  0.01    0.00    0.39 v output41/A (BUF_X1)
     1    0.21    0.00    0.02    0.42 v output41/Z (BUF_X1)
                                         resp_msg[13] (net)
                  0.00    0.00    0.42 v resp_msg[13] (out)
                                  0.42   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[12]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.63    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.35    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
     7   11.38    0.01    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ dpath.b_reg.out[12]$_DFFE_PP_/CK (DFF_X2)
     3   14.28    0.02    0.13    0.20 ^ dpath.b_reg.out[12]$_DFFE_PP_/Q (DFF_X2)
                                         dpath.a_lt_b$in1[12] (net)
                  0.02    0.00    0.20 ^ _494_/A (INV_X4)
     2    7.44    0.01    0.01    0.21 v _494_/ZN (INV_X4)
                                         _044_ (net)
                  0.01    0.00    0.21 v _582_/A2 (NOR2_X4)
     2    9.12    0.02    0.03    0.24 ^ _582_/ZN (NOR2_X4)
                                         _127_ (net)
                  0.02    0.00    0.24 ^ _750_/A (INV_X1)
     1    1.70    0.01    0.01    0.25 v _750_/ZN (INV_X1)
                                         _288_ (net)
                  0.01    0.00    0.25 v _751_/A (OAI21_X1)
     1    2.22    0.02    0.02    0.27 ^ _751_/ZN (OAI21_X1)
                                         _289_ (net)
                  0.02    0.00    0.27 ^ _752_/A (INV_X1)
     2    4.72    0.01    0.02    0.28 v _752_/ZN (INV_X1)
                                         _290_ (net)
                  0.01    0.00    0.28 v _754_/A (AOI21_X2)
     1    3.12    0.02    0.04    0.32 ^ _754_/ZN (AOI21_X2)
                                         _292_ (net)
                  0.02    0.00    0.32 ^ _755_/A1 (NAND2_X2)
     1    3.01    0.01    0.02    0.34 v _755_/ZN (NAND2_X2)
                                         _293_ (net)
                  0.01    0.00    0.34 v _756_/A (INV_X2)
     2    5.28    0.01    0.02    0.35 ^ _756_/ZN (INV_X2)
                                         _294_ (net)
                  0.01    0.00    0.35 ^ _757_/A2 (NAND2_X2)
     1    3.10    0.01    0.01    0.36 v _757_/ZN (NAND2_X2)
                                         _295_ (net)
                  0.01    0.00    0.36 v _758_/A1 (NAND2_X2)
     1    3.57    0.01    0.01    0.38 ^ _758_/ZN (NAND2_X2)
                                         _296_ (net)
                  0.01    0.00    0.38 ^ _760_/A2 (NAND2_X2)
     2    5.19    0.01    0.02    0.39 v _760_/ZN (NAND2_X2)
                                         net41 (net)
                  0.01    0.00    0.39 v output41/A (BUF_X1)
     1    0.21    0.00    0.02    0.42 v output41/Z (BUF_X1)
                                         resp_msg[13] (net)
                  0.00    0.00    0.42 v resp_msg[13] (out)
                                  0.42   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.151859849691391

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7649

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
16.542081832885742

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
20.904499053955078

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7913

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 13

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[12]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ dpath.a_reg.out[2]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.16 v dpath.a_reg.out[2]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.19 v rebuffer13/Z (BUF_X2)
   0.02    0.21 ^ _535_/ZN (NAND2_X4)
   0.02    0.23 v _538_/ZN (NAND2_X4)
   0.03    0.26 ^ _539_/ZN (NOR2_X4)
   0.02    0.28 v _540_/ZN (NAND2_X4)
   0.02    0.30 ^ _544_/ZN (NAND2_X4)
   0.02    0.31 v _564_/ZN (NAND2_X2)
   0.01    0.33 ^ _573_/ZN (NAND2_X2)
   0.03    0.36 ^ rebuffer52/Z (BUF_X1)
   0.02    0.38 v _616_/ZN (NAND2_X4)
   0.03    0.41 ^ _648_/ZN (NAND3_X2)
   0.02    0.43 v _888_/ZN (NAND2_X4)
   0.03    0.46 v _889_/Z (BUF_X8)
   0.01    0.47 ^ _905_/ZN (NAND2_X1)
   0.02    0.49 v _906_/ZN (OAI21_X1)
   0.00    0.49 v dpath.b_reg.out[12]$_DFFE_PP_/D (DFF_X2)
           0.49   data arrival time

   0.46    0.46   clock core_clock (rise edge)
   0.00    0.46   clock source latency
   0.00    0.46 ^ clk (in)
   0.03    0.49 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.53 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.53 ^ dpath.b_reg.out[12]$_DFFE_PP_/CK (DFF_X2)
   0.00    0.53   clock reconvergence pessimism
  -0.04    0.49   library setup time
           0.49   data required time
---------------------------------------------------------
           0.49   data required time
          -0.49   data arrival time
---------------------------------------------------------
           0.00   slack (VIOLATED)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ctrl.state.out[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ctrl.state.out[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.09    0.16 v ctrl.state.out[1]$_DFF_P_/Q (DFF_X1)
   0.02    0.17 ^ _522_/ZN (NAND2_X1)
   0.01    0.19 v _524_/ZN (OAI21_X1)
   0.00    0.19 v ctrl.state.out[1]$_DFF_P_/D (DFF_X1)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.00    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0690

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0707

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.4171

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.0491

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-11.771757

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.82e-04   8.92e-05   2.84e-06   5.75e-04  19.2%
Combinational          1.01e-03   1.09e-03   1.78e-05   2.12e-03  70.8%
Clock                  1.35e-04   1.63e-04   2.21e-07   2.99e-04  10.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.63e-03   1.34e-03   2.08e-05   2.99e-03 100.0%
                          54.5%      44.8%       0.7%
