
---------- Begin Simulation Statistics ----------
host_inst_rate                                 186680                       # Simulator instruction rate (inst/s)
host_mem_usage                                 310904                       # Number of bytes of host memory used
host_seconds                                   107.14                       # Real time elapsed on the host
host_tick_rate                             1429534944                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000009                       # Number of instructions simulated
sim_seconds                                  0.153154                       # Number of seconds simulated
sim_ticks                                153154224000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4709294                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 113222.551250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 113064.967210                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1769488                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   332852335500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.624256                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2939806                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            359765                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 291712138000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.547861                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580040                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 123786.678269                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 123733.326583                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983016                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   72328432326                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372803                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584299                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40024                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  67344956326                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544275                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 28757.287651                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 74306.515271                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.260266                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            178463                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           16469                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   5132111826                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   1223754000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6276609                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 114974.090677                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 114923.461407                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2752504                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    405180767826                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.561466                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3524105                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             399789                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 359057094326                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.497771                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999733                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000208                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.726867                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.212876                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6276609                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 114974.090677                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 114923.461407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2752504                       # number of overall hits
system.cpu.dcache.overall_miss_latency   405180767826                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.561466                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3524105                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            399789                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 359057094326                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.497771                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124315                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599040                       # number of replacements
system.cpu.dcache.sampled_refs                2600064                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.620429                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3276773                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501005822500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13582779                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 66730.468750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 64238.095238                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13582651                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        8541500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  128                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      8094000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             126                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               106950.007874                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13582779                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 66730.468750                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 64238.095238                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13582651                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         8541500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   128                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      8094000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              126                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.171106                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             87.606244                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13582779                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 66730.468750                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 64238.095238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13582651                       # number of overall hits
system.cpu.icache.overall_miss_latency        8541500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  128                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      8094000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    127                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 87.606244                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13582651                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 107722.510616                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     48467266034                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                449927                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     69242.708750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54227.227327                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency           1386516000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      20024                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      1085846000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 20024                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580167                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       116419.641470                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  100983.921725                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         114374                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           287066737000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.955672                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      2465793                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      7878                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      248209694000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.952618                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 2457913                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    124003.624642                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 108578.580007                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         65009148226                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524252                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    56922537726                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524252                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs   17984.575835                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.418001                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                       389                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs            6996000                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600191                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        116039.617156                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   100606.084820                       # average overall mshr miss latency
system.l2.demand_hits                          114374                       # number of demand (read+write) hits
system.l2.demand_miss_latency            288453253000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.956013                       # miss rate for demand accesses
system.l2.demand_misses                       2485817                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       7878                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       249295540000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.952983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  2477937                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.783743                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.026188                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  12840.843881                       # Average occupied blocks per context
system.l2.occ_blocks::1                    429.066926                       # Average occupied blocks per context
system.l2.overall_accesses                    2600191                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       116039.617156                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  101699.671171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         114374                       # number of overall hits
system.l2.overall_miss_latency           288453253000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.956013                       # miss rate for overall accesses
system.l2.overall_misses                      2485817                       # number of overall misses
system.l2.overall_mshr_hits                      7878                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      297762806034                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.126019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 2927864                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.958624                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        431311                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      1574353                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted           50587                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      2289897                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           449927                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       215030                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        2490300                       # number of replacements
system.l2.sampled_refs                        2501553                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13269.910808                       # Cycle average of tags in use
system.l2.total_refs                          1045652                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   502118665000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           508849                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                217266347                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1464716                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1598277                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       151991                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1643060                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1716091                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          26562                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       591987                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     66308882                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.153607                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.896628                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     63081684     95.13%     95.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1353369      2.04%     97.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       578935      0.87%     98.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       240957      0.36%     98.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       277264      0.42%     98.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        42541      0.06%     98.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       101283      0.15%     99.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        40862      0.06%     99.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       591987      0.89%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     66308882                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185499                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       151982                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185499                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7234378                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000006                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000006                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     8.904205                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               8.904205                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     54584335                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        45655                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25625291                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7424211                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4196013                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1230046                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       104322                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4725917                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4611875                       # DTB hits
system.switch_cpus_1.dtb.data_misses           114042                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3764898                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3653010                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           111888                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        961019                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            958865                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2154                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1716091                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3564829                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7974553                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       112570                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             26309655                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        712520                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.019273                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3564829                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1491278                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.295474                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     67538928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.389548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.592154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       63129216     93.47%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          72479      0.11%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         638887      0.95%     94.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          68314      0.10%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         728297      1.08%     95.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         125722      0.19%     95.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         342572      0.51%     96.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         310298      0.46%     96.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2123143      3.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     67538928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              21503172                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1212887                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              260961                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.149233                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6114406                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           961019                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8279162                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11912840                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.803933                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6655891                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.133789                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12028119                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       152526                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      44472658                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5972292                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2229903                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1703145                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17446961                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5153387                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       972442                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13288028                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        54939                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       199976                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1230046                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       692213                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1204885                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        52413                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         4157                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2965747                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       909337                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         4157                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        20882                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       131644                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.112306                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.112306                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4932251     34.59%     34.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     34.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     34.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1419333      9.95%     44.54% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       151116      1.06%     45.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37527      0.26%     45.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1289205      9.04%     54.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     54.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     54.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5352450     37.53%     92.44% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1078570      7.56%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14260475                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       321990                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.022579                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           17      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          418      0.13%      0.14% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp         1172      0.36%      0.50% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       112970     35.08%     35.58% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     35.58% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     35.58% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       146870     45.61%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        60543     18.80%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     67538928                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.211145                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.630531                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     57856839     85.66%     85.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7080107     10.48%     96.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1536071      2.27%     98.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       406082      0.60%     99.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       484512      0.72%     99.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       108644      0.16%     99.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        59006      0.09%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         6660      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         1007      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     67538928                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.160154                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17186000                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14260475                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7183613                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       490168                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7034261                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3564841                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3564829                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       806477                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       250204                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5972292                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1703145                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               89042100                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     51562885                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339943                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       139157                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8022862                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2753307                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        97354                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35456682                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     23610380                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16124372                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3758590                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1230046                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2964544                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      8784406                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5310278                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                429308                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
