INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/TP1/TP1.sim/sim_1/impl/timing/xsim/ALU_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/TP1/TP1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Vivado/TP1/TP1.srcs/sources_1/new/ALU.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado/TP1/TP1.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
