INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.ip_user_files/ip/imem/sim/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/HILO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/seg7x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7x16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/openmips_min_sopc_board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_board
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/PIL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/LLbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sources_1/new/wishbone_bus_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wishbone_bus_if
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/MIPS_CPU/CPU54.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
