// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _predict_HH_
#define _predict_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "predict_faddfsub_dEe.h"
#include "predict_fmul_32nseOg.h"
#include "predict_fexp_32nsfYi.h"
#include "predict_input_buf_0.h"
#include "predict_supp_vecsbkb.h"
#include "predict_dual_coefcud.h"
#include "predict_CONTROL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32>
struct predict : public sc_module {
    // Port declarations 56
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > in_stream_TDATA;
    sc_in< sc_logic > in_stream_TVALID;
    sc_out< sc_logic > in_stream_TREADY;
    sc_in< sc_lv<4> > in_stream_TKEEP;
    sc_in< sc_lv<4> > in_stream_TSTRB;
    sc_in< sc_lv<4> > in_stream_TUSER;
    sc_in< sc_lv<1> > in_stream_TLAST;
    sc_in< sc_lv<5> > in_stream_TID;
    sc_in< sc_lv<5> > in_stream_TDEST;
    sc_in< sc_lv<32> > supp_vec_stream_TDATA;
    sc_in< sc_logic > supp_vec_stream_TVALID;
    sc_out< sc_logic > supp_vec_stream_TREADY;
    sc_in< sc_lv<4> > supp_vec_stream_TKEEP;
    sc_in< sc_lv<4> > supp_vec_stream_TSTRB;
    sc_in< sc_lv<4> > supp_vec_stream_TUSER;
    sc_in< sc_lv<1> > supp_vec_stream_TLAST;
    sc_in< sc_lv<5> > supp_vec_stream_TID;
    sc_in< sc_lv<5> > supp_vec_stream_TDEST;
    sc_in< sc_lv<32> > dual_coef_stream_TDATA;
    sc_in< sc_logic > dual_coef_stream_TVALID;
    sc_out< sc_logic > dual_coef_stream_TREADY;
    sc_in< sc_lv<4> > dual_coef_stream_TKEEP;
    sc_in< sc_lv<4> > dual_coef_stream_TSTRB;
    sc_in< sc_lv<4> > dual_coef_stream_TUSER;
    sc_in< sc_lv<1> > dual_coef_stream_TLAST;
    sc_in< sc_lv<5> > dual_coef_stream_TID;
    sc_in< sc_lv<5> > dual_coef_stream_TDEST;
    sc_out< sc_lv<32> > out_stream_TDATA;
    sc_out< sc_logic > out_stream_TVALID;
    sc_in< sc_logic > out_stream_TREADY;
    sc_out< sc_lv<4> > out_stream_TKEEP;
    sc_out< sc_lv<4> > out_stream_TSTRB;
    sc_out< sc_lv<4> > out_stream_TUSER;
    sc_out< sc_lv<1> > out_stream_TLAST;
    sc_out< sc_lv<5> > out_stream_TID;
    sc_out< sc_lv<5> > out_stream_TDEST;
    sc_in< sc_logic > s_axi_CONTROL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CONTROL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH/8> > s_axi_CONTROL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CONTROL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CONTROL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CONTROL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    predict(sc_module_name name);
    SC_HAS_PROCESS(predict);

    ~predict();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    predict_CONTROL_BUS_s_axi<C_S_AXI_CONTROL_BUS_ADDR_WIDTH,C_S_AXI_CONTROL_BUS_DATA_WIDTH>* predict_CONTROL_BUS_s_axi_U;
    predict_input_buf_0* input_buf_0_U;
    predict_supp_vecsbkb* supp_vecs_buf_U;
    predict_dual_coefcud* dual_coef_buf_U;
    predict_faddfsub_dEe<1,5,32,32,32>* predict_faddfsub_dEe_U1;
    predict_fmul_32nseOg<1,4,32,32,32>* predict_fmul_32nseOg_U2;
    predict_fexp_32nsfYi<1,9,32,32,32>* predict_fexp_32nsfYi_U3;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<51> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > in_stream_data_V_0_data_out;
    sc_signal< sc_logic > in_stream_data_V_0_vld_in;
    sc_signal< sc_logic > in_stream_data_V_0_vld_out;
    sc_signal< sc_logic > in_stream_data_V_0_ack_in;
    sc_signal< sc_logic > in_stream_data_V_0_ack_out;
    sc_signal< sc_lv<32> > in_stream_data_V_0_payload_A;
    sc_signal< sc_lv<32> > in_stream_data_V_0_payload_B;
    sc_signal< sc_logic > in_stream_data_V_0_sel_rd;
    sc_signal< sc_logic > in_stream_data_V_0_sel_wr;
    sc_signal< sc_logic > in_stream_data_V_0_sel;
    sc_signal< sc_logic > in_stream_data_V_0_load_A;
    sc_signal< sc_logic > in_stream_data_V_0_load_B;
    sc_signal< sc_lv<2> > in_stream_data_V_0_state;
    sc_signal< sc_logic > in_stream_data_V_0_state_cmp_full;
    sc_signal< sc_logic > in_stream_dest_V_0_vld_in;
    sc_signal< sc_logic > in_stream_dest_V_0_ack_out;
    sc_signal< sc_lv<2> > in_stream_dest_V_0_state;
    sc_signal< sc_lv<32> > supp_vec_stream_data_V_0_data_out;
    sc_signal< sc_logic > supp_vec_stream_data_V_0_vld_in;
    sc_signal< sc_logic > supp_vec_stream_data_V_0_vld_out;
    sc_signal< sc_logic > supp_vec_stream_data_V_0_ack_in;
    sc_signal< sc_logic > supp_vec_stream_data_V_0_ack_out;
    sc_signal< sc_lv<32> > supp_vec_stream_data_V_0_payload_A;
    sc_signal< sc_lv<32> > supp_vec_stream_data_V_0_payload_B;
    sc_signal< sc_logic > supp_vec_stream_data_V_0_sel_rd;
    sc_signal< sc_logic > supp_vec_stream_data_V_0_sel_wr;
    sc_signal< sc_logic > supp_vec_stream_data_V_0_sel;
    sc_signal< sc_logic > supp_vec_stream_data_V_0_load_A;
    sc_signal< sc_logic > supp_vec_stream_data_V_0_load_B;
    sc_signal< sc_lv<2> > supp_vec_stream_data_V_0_state;
    sc_signal< sc_logic > supp_vec_stream_data_V_0_state_cmp_full;
    sc_signal< sc_logic > supp_vec_stream_dest_V_0_vld_in;
    sc_signal< sc_logic > supp_vec_stream_dest_V_0_ack_out;
    sc_signal< sc_lv<2> > supp_vec_stream_dest_V_0_state;
    sc_signal< sc_lv<32> > dual_coef_stream_data_V_0_data_out;
    sc_signal< sc_logic > dual_coef_stream_data_V_0_vld_in;
    sc_signal< sc_logic > dual_coef_stream_data_V_0_vld_out;
    sc_signal< sc_logic > dual_coef_stream_data_V_0_ack_in;
    sc_signal< sc_logic > dual_coef_stream_data_V_0_ack_out;
    sc_signal< sc_lv<32> > dual_coef_stream_data_V_0_payload_A;
    sc_signal< sc_lv<32> > dual_coef_stream_data_V_0_payload_B;
    sc_signal< sc_logic > dual_coef_stream_data_V_0_sel_rd;
    sc_signal< sc_logic > dual_coef_stream_data_V_0_sel_wr;
    sc_signal< sc_logic > dual_coef_stream_data_V_0_sel;
    sc_signal< sc_logic > dual_coef_stream_data_V_0_load_A;
    sc_signal< sc_logic > dual_coef_stream_data_V_0_load_B;
    sc_signal< sc_lv<2> > dual_coef_stream_data_V_0_state;
    sc_signal< sc_logic > dual_coef_stream_data_V_0_state_cmp_full;
    sc_signal< sc_logic > dual_coef_stream_dest_V_0_vld_in;
    sc_signal< sc_logic > dual_coef_stream_dest_V_0_ack_out;
    sc_signal< sc_lv<2> > dual_coef_stream_dest_V_0_state;
    sc_signal< sc_lv<32> > out_stream_data_V_1_data_out;
    sc_signal< sc_logic > out_stream_data_V_1_vld_in;
    sc_signal< sc_logic > out_stream_data_V_1_vld_out;
    sc_signal< sc_logic > out_stream_data_V_1_ack_in;
    sc_signal< sc_logic > out_stream_data_V_1_ack_out;
    sc_signal< sc_lv<32> > out_stream_data_V_1_payload_A;
    sc_signal< sc_lv<32> > out_stream_data_V_1_payload_B;
    sc_signal< sc_logic > out_stream_data_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_data_V_1_sel_wr;
    sc_signal< sc_logic > out_stream_data_V_1_sel;
    sc_signal< sc_logic > out_stream_data_V_1_load_A;
    sc_signal< sc_logic > out_stream_data_V_1_load_B;
    sc_signal< sc_lv<2> > out_stream_data_V_1_state;
    sc_signal< sc_logic > out_stream_data_V_1_state_cmp_full;
    sc_signal< sc_lv<4> > out_stream_keep_V_1_data_out;
    sc_signal< sc_logic > out_stream_keep_V_1_vld_in;
    sc_signal< sc_logic > out_stream_keep_V_1_vld_out;
    sc_signal< sc_logic > out_stream_keep_V_1_ack_in;
    sc_signal< sc_logic > out_stream_keep_V_1_ack_out;
    sc_signal< sc_logic > out_stream_keep_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_keep_V_1_sel;
    sc_signal< sc_lv<2> > out_stream_keep_V_1_state;
    sc_signal< sc_lv<4> > out_stream_strb_V_1_data_out;
    sc_signal< sc_logic > out_stream_strb_V_1_vld_in;
    sc_signal< sc_logic > out_stream_strb_V_1_vld_out;
    sc_signal< sc_logic > out_stream_strb_V_1_ack_in;
    sc_signal< sc_logic > out_stream_strb_V_1_ack_out;
    sc_signal< sc_logic > out_stream_strb_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_strb_V_1_sel;
    sc_signal< sc_lv<2> > out_stream_strb_V_1_state;
    sc_signal< sc_lv<4> > out_stream_user_V_1_data_out;
    sc_signal< sc_logic > out_stream_user_V_1_vld_in;
    sc_signal< sc_logic > out_stream_user_V_1_vld_out;
    sc_signal< sc_logic > out_stream_user_V_1_ack_in;
    sc_signal< sc_logic > out_stream_user_V_1_ack_out;
    sc_signal< sc_logic > out_stream_user_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_user_V_1_sel;
    sc_signal< sc_lv<2> > out_stream_user_V_1_state;
    sc_signal< sc_lv<1> > out_stream_last_V_1_data_out;
    sc_signal< sc_logic > out_stream_last_V_1_vld_in;
    sc_signal< sc_logic > out_stream_last_V_1_vld_out;
    sc_signal< sc_logic > out_stream_last_V_1_ack_in;
    sc_signal< sc_logic > out_stream_last_V_1_ack_out;
    sc_signal< sc_lv<1> > out_stream_last_V_1_payload_A;
    sc_signal< sc_lv<1> > out_stream_last_V_1_payload_B;
    sc_signal< sc_logic > out_stream_last_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_last_V_1_sel_wr;
    sc_signal< sc_logic > out_stream_last_V_1_sel;
    sc_signal< sc_logic > out_stream_last_V_1_load_A;
    sc_signal< sc_logic > out_stream_last_V_1_load_B;
    sc_signal< sc_lv<2> > out_stream_last_V_1_state;
    sc_signal< sc_logic > out_stream_last_V_1_state_cmp_full;
    sc_signal< sc_lv<5> > out_stream_id_V_1_data_out;
    sc_signal< sc_logic > out_stream_id_V_1_vld_in;
    sc_signal< sc_logic > out_stream_id_V_1_vld_out;
    sc_signal< sc_logic > out_stream_id_V_1_ack_in;
    sc_signal< sc_logic > out_stream_id_V_1_ack_out;
    sc_signal< sc_logic > out_stream_id_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_id_V_1_sel;
    sc_signal< sc_lv<2> > out_stream_id_V_1_state;
    sc_signal< sc_lv<5> > out_stream_dest_V_1_data_out;
    sc_signal< sc_logic > out_stream_dest_V_1_vld_in;
    sc_signal< sc_logic > out_stream_dest_V_1_vld_out;
    sc_signal< sc_logic > out_stream_dest_V_1_ack_in;
    sc_signal< sc_logic > out_stream_dest_V_1_ack_out;
    sc_signal< sc_logic > out_stream_dest_V_1_sel_rd;
    sc_signal< sc_logic > out_stream_dest_V_1_sel;
    sc_signal< sc_lv<2> > out_stream_dest_V_1_state;
    sc_signal< sc_lv<32> > length_x;
    sc_signal< sc_lv<32> > length_dc;
    sc_signal< sc_logic > in_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > supp_vec_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > dual_coef_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > out_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_lv<1> > exitcond2_fu_734_p2;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_lv<32> > grp_fu_500_p2;
    sc_signal< sc_lv<32> > reg_511;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<32> > length_x_read_reg_751;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > i_1_fu_523_p2;
    sc_signal< sc_lv<32> > i_1_reg_761;
    sc_signal< sc_lv<10> > j_1_fu_535_p2;
    sc_signal< sc_lv<10> > j_1_reg_769;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<14> > tmp_3_fu_555_p1;
    sc_signal< sc_lv<14> > tmp_3_reg_774;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<64> > next_mul_fu_559_p2;
    sc_signal< sc_lv<64> > next_mul_reg_779;
    sc_signal< sc_lv<32> > length_dc_read_reg_784;
    sc_signal< sc_lv<32> > i_2_fu_571_p2;
    sc_signal< sc_lv<32> > i_2_reg_793;
    sc_signal< sc_lv<32> > is_idx2_2_fu_577_p2;
    sc_signal< sc_lv<32> > is_idx2_2_reg_798;
    sc_signal< sc_lv<1> > tmp_1_fu_565_p2;
    sc_signal< sc_lv<10> > j_2_fu_589_p2;
    sc_signal< sc_lv<10> > j_2_reg_806;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<32> > tmp_7_fu_595_p2;
    sc_signal< sc_lv<32> > tmp_7_reg_811;
    sc_signal< sc_lv<1> > exitcond_fu_583_p2;
    sc_signal< sc_lv<14> > tmp_5_fu_605_p2;
    sc_signal< sc_lv<14> > tmp_5_reg_816;
    sc_signal< sc_lv<32> > indvars_iv_next_fu_610_p2;
    sc_signal< sc_lv<32> > is_idx3_2_fu_634_p2;
    sc_signal< sc_lv<32> > is_idx3_2_reg_829;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<32> > i_4_fu_659_p2;
    sc_signal< sc_lv<32> > i_4_reg_843;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<32> > tmp_fu_668_p1;
    sc_signal< sc_lv<32> > tmp_reg_848;
    sc_signal< sc_lv<1> > exitcond4_fu_654_p2;
    sc_signal< sc_lv<14> > tmp_12_fu_672_p1;
    sc_signal< sc_lv<14> > tmp_12_reg_853;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<42> > next_mul2_fu_676_p2;
    sc_signal< sc_lv<42> > next_mul2_reg_858;
    sc_signal< sc_lv<32> > j_4_fu_687_p2;
    sc_signal< sc_lv<32> > j_4_reg_866;
    sc_signal< sc_lv<1> > exitcond5_fu_682_p2;
    sc_signal< sc_lv<32> > dual_coef_buf_q0;
    sc_signal< sc_lv<32> > dual_coef_buf_load_reg_876;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<10> > i_5_fu_709_p2;
    sc_signal< sc_lv<10> > i_5_reg_884;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<1> > tmp_i_fu_703_p2;
    sc_signal< sc_lv<32> > supp_vecs_buf_q0;
    sc_signal< sc_lv<32> > supp_vecs_buf_load_reg_899;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<32> > input_buf_0_q0;
    sc_signal< sc_lv<32> > input_buf_0_load_reg_904;
    sc_signal< sc_lv<32> > grp_fu_494_p2;
    sc_signal< sc_lv<32> > tmp_4_i_reg_909;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<32> > grp_fu_506_p2;
    sc_signal< sc_lv<32> > tmp_2_i_reg_920;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_lv<32> > os_idx_2_fu_739_p2;
    sc_signal< sc_lv<32> > os_idx_2_reg_933;
    sc_signal< bool > ap_block_state50;
    sc_signal< bool > ap_block_state50_io;
    sc_signal< sc_lv<1> > last_assign_fu_745_p2;
    sc_signal< sc_lv<10> > input_buf_0_address0;
    sc_signal< sc_logic > input_buf_0_ce0;
    sc_signal< sc_logic > input_buf_0_we0;
    sc_signal< sc_lv<32> > input_buf_0_d0;
    sc_signal< sc_lv<13> > supp_vecs_buf_address0;
    sc_signal< sc_logic > supp_vecs_buf_ce0;
    sc_signal< sc_logic > supp_vecs_buf_we0;
    sc_signal< sc_lv<32> > supp_vecs_buf_d0;
    sc_signal< sc_lv<4> > dual_coef_buf_address0;
    sc_signal< sc_logic > dual_coef_buf_ce0;
    sc_signal< sc_logic > dual_coef_buf_we0;
    sc_signal< sc_lv<32> > dual_coef_buf_d0;
    sc_signal< sc_lv<32> > i_reg_313;
    sc_signal< sc_lv<1> > exitcond1_fu_529_p2;
    sc_signal< sc_lv<10> > j_reg_324;
    sc_signal< sc_lv<1> > tmp_8_fu_517_p2;
    sc_signal< sc_lv<32> > indvars_iv_reg_336;
    sc_signal< sc_lv<32> > i1_reg_348;
    sc_signal< sc_lv<32> > is_idx2_reg_359;
    sc_signal< sc_lv<64> > phi_mul_reg_371;
    sc_signal< sc_lv<32> > is_idx2_1_reg_382;
    sc_signal< sc_lv<10> > j2_reg_392;
    sc_signal< sc_lv<32> > is_idx3_reg_403;
    sc_signal< sc_lv<32> > i4_reg_415;
    sc_signal< sc_lv<1> > exitcond3_fu_629_p2;
    sc_signal< sc_lv<32> > result_buf_0_reg_426;
    sc_signal< sc_lv<32> > j5_reg_438;
    sc_signal< sc_lv<42> > phi_mul1_reg_449;
    sc_signal< sc_lv<32> > sum_i_reg_460;
    sc_signal< sc_lv<10> > i_i_reg_472;
    sc_signal< sc_lv<32> > os_idx_reg_483;
    sc_signal< sc_lv<64> > tmp_4_fu_550_p1;
    sc_signal< sc_lv<64> > tmp_13_cast_fu_625_p1;
    sc_signal< sc_lv<64> > tmp_9_fu_640_p1;
    sc_signal< sc_lv<64> > tmp_10_fu_698_p1;
    sc_signal< sc_lv<64> > tmp_15_cast_fu_729_p1;
    sc_signal< sc_lv<64> > tmp_3_i_fu_715_p1;
    sc_signal< sc_lv<32> > result_buf_0_1_fu_156;
    sc_signal< sc_lv<32> > grp_fu_494_p0;
    sc_signal< sc_lv<32> > grp_fu_494_p1;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_lv<32> > grp_fu_500_p0;
    sc_signal< sc_lv<32> > grp_fu_500_p1;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<14> > tmp_3_cast_fu_601_p1;
    sc_signal< sc_lv<14> > tmp_3_i_cast_fu_720_p1;
    sc_signal< sc_lv<14> > tmp_13_fu_724_p2;
    sc_signal< sc_lv<2> > grp_fu_494_opcode;
    sc_signal< sc_lv<51> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<51> ap_ST_fsm_state1;
    static const sc_lv<51> ap_ST_fsm_state2;
    static const sc_lv<51> ap_ST_fsm_state3;
    static const sc_lv<51> ap_ST_fsm_state4;
    static const sc_lv<51> ap_ST_fsm_state5;
    static const sc_lv<51> ap_ST_fsm_state6;
    static const sc_lv<51> ap_ST_fsm_state7;
    static const sc_lv<51> ap_ST_fsm_state8;
    static const sc_lv<51> ap_ST_fsm_state9;
    static const sc_lv<51> ap_ST_fsm_state10;
    static const sc_lv<51> ap_ST_fsm_state11;
    static const sc_lv<51> ap_ST_fsm_state12;
    static const sc_lv<51> ap_ST_fsm_state13;
    static const sc_lv<51> ap_ST_fsm_state14;
    static const sc_lv<51> ap_ST_fsm_state15;
    static const sc_lv<51> ap_ST_fsm_state16;
    static const sc_lv<51> ap_ST_fsm_state17;
    static const sc_lv<51> ap_ST_fsm_state18;
    static const sc_lv<51> ap_ST_fsm_state19;
    static const sc_lv<51> ap_ST_fsm_state20;
    static const sc_lv<51> ap_ST_fsm_state21;
    static const sc_lv<51> ap_ST_fsm_state22;
    static const sc_lv<51> ap_ST_fsm_state23;
    static const sc_lv<51> ap_ST_fsm_state24;
    static const sc_lv<51> ap_ST_fsm_state25;
    static const sc_lv<51> ap_ST_fsm_state26;
    static const sc_lv<51> ap_ST_fsm_state27;
    static const sc_lv<51> ap_ST_fsm_state28;
    static const sc_lv<51> ap_ST_fsm_state29;
    static const sc_lv<51> ap_ST_fsm_state30;
    static const sc_lv<51> ap_ST_fsm_state31;
    static const sc_lv<51> ap_ST_fsm_state32;
    static const sc_lv<51> ap_ST_fsm_state33;
    static const sc_lv<51> ap_ST_fsm_state34;
    static const sc_lv<51> ap_ST_fsm_state35;
    static const sc_lv<51> ap_ST_fsm_state36;
    static const sc_lv<51> ap_ST_fsm_state37;
    static const sc_lv<51> ap_ST_fsm_state38;
    static const sc_lv<51> ap_ST_fsm_state39;
    static const sc_lv<51> ap_ST_fsm_state40;
    static const sc_lv<51> ap_ST_fsm_state41;
    static const sc_lv<51> ap_ST_fsm_state42;
    static const sc_lv<51> ap_ST_fsm_state43;
    static const sc_lv<51> ap_ST_fsm_state44;
    static const sc_lv<51> ap_ST_fsm_state45;
    static const sc_lv<51> ap_ST_fsm_state46;
    static const sc_lv<51> ap_ST_fsm_state47;
    static const sc_lv<51> ap_ST_fsm_state48;
    static const sc_lv<51> ap_ST_fsm_state49;
    static const sc_lv<51> ap_ST_fsm_state50;
    static const sc_lv<51> ap_ST_fsm_state51;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_32;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_310;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<42> ap_const_lv42_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_BD4CCCCD;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<10> ap_const_lv10_310;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<64> ap_const_lv64_310;
    static const sc_lv<42> ap_const_lv42_310;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state50();
    void thread_ap_block_state50_io();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_dual_coef_buf_address0();
    void thread_dual_coef_buf_ce0();
    void thread_dual_coef_buf_d0();
    void thread_dual_coef_buf_we0();
    void thread_dual_coef_stream_TDATA_blk_n();
    void thread_dual_coef_stream_TREADY();
    void thread_dual_coef_stream_data_V_0_ack_in();
    void thread_dual_coef_stream_data_V_0_ack_out();
    void thread_dual_coef_stream_data_V_0_data_out();
    void thread_dual_coef_stream_data_V_0_load_A();
    void thread_dual_coef_stream_data_V_0_load_B();
    void thread_dual_coef_stream_data_V_0_sel();
    void thread_dual_coef_stream_data_V_0_state_cmp_full();
    void thread_dual_coef_stream_data_V_0_vld_in();
    void thread_dual_coef_stream_data_V_0_vld_out();
    void thread_dual_coef_stream_dest_V_0_ack_out();
    void thread_dual_coef_stream_dest_V_0_vld_in();
    void thread_exitcond1_fu_529_p2();
    void thread_exitcond2_fu_734_p2();
    void thread_exitcond3_fu_629_p2();
    void thread_exitcond4_fu_654_p2();
    void thread_exitcond5_fu_682_p2();
    void thread_exitcond_fu_583_p2();
    void thread_grp_fu_494_opcode();
    void thread_grp_fu_494_p0();
    void thread_grp_fu_494_p1();
    void thread_grp_fu_500_p0();
    void thread_grp_fu_500_p1();
    void thread_i_1_fu_523_p2();
    void thread_i_2_fu_571_p2();
    void thread_i_4_fu_659_p2();
    void thread_i_5_fu_709_p2();
    void thread_in_stream_TDATA_blk_n();
    void thread_in_stream_TREADY();
    void thread_in_stream_data_V_0_ack_in();
    void thread_in_stream_data_V_0_ack_out();
    void thread_in_stream_data_V_0_data_out();
    void thread_in_stream_data_V_0_load_A();
    void thread_in_stream_data_V_0_load_B();
    void thread_in_stream_data_V_0_sel();
    void thread_in_stream_data_V_0_state_cmp_full();
    void thread_in_stream_data_V_0_vld_in();
    void thread_in_stream_data_V_0_vld_out();
    void thread_in_stream_dest_V_0_ack_out();
    void thread_in_stream_dest_V_0_vld_in();
    void thread_indvars_iv_next_fu_610_p2();
    void thread_input_buf_0_address0();
    void thread_input_buf_0_ce0();
    void thread_input_buf_0_d0();
    void thread_input_buf_0_we0();
    void thread_is_idx2_2_fu_577_p2();
    void thread_is_idx3_2_fu_634_p2();
    void thread_j_1_fu_535_p2();
    void thread_j_2_fu_589_p2();
    void thread_j_4_fu_687_p2();
    void thread_last_assign_fu_745_p2();
    void thread_next_mul2_fu_676_p2();
    void thread_next_mul_fu_559_p2();
    void thread_os_idx_2_fu_739_p2();
    void thread_out_stream_TDATA();
    void thread_out_stream_TDATA_blk_n();
    void thread_out_stream_TDEST();
    void thread_out_stream_TID();
    void thread_out_stream_TKEEP();
    void thread_out_stream_TLAST();
    void thread_out_stream_TSTRB();
    void thread_out_stream_TUSER();
    void thread_out_stream_TVALID();
    void thread_out_stream_data_V_1_ack_in();
    void thread_out_stream_data_V_1_ack_out();
    void thread_out_stream_data_V_1_data_out();
    void thread_out_stream_data_V_1_load_A();
    void thread_out_stream_data_V_1_load_B();
    void thread_out_stream_data_V_1_sel();
    void thread_out_stream_data_V_1_state_cmp_full();
    void thread_out_stream_data_V_1_vld_in();
    void thread_out_stream_data_V_1_vld_out();
    void thread_out_stream_dest_V_1_ack_in();
    void thread_out_stream_dest_V_1_ack_out();
    void thread_out_stream_dest_V_1_data_out();
    void thread_out_stream_dest_V_1_sel();
    void thread_out_stream_dest_V_1_vld_in();
    void thread_out_stream_dest_V_1_vld_out();
    void thread_out_stream_id_V_1_ack_in();
    void thread_out_stream_id_V_1_ack_out();
    void thread_out_stream_id_V_1_data_out();
    void thread_out_stream_id_V_1_sel();
    void thread_out_stream_id_V_1_vld_in();
    void thread_out_stream_id_V_1_vld_out();
    void thread_out_stream_keep_V_1_ack_in();
    void thread_out_stream_keep_V_1_ack_out();
    void thread_out_stream_keep_V_1_data_out();
    void thread_out_stream_keep_V_1_sel();
    void thread_out_stream_keep_V_1_vld_in();
    void thread_out_stream_keep_V_1_vld_out();
    void thread_out_stream_last_V_1_ack_in();
    void thread_out_stream_last_V_1_ack_out();
    void thread_out_stream_last_V_1_data_out();
    void thread_out_stream_last_V_1_load_A();
    void thread_out_stream_last_V_1_load_B();
    void thread_out_stream_last_V_1_sel();
    void thread_out_stream_last_V_1_state_cmp_full();
    void thread_out_stream_last_V_1_vld_in();
    void thread_out_stream_last_V_1_vld_out();
    void thread_out_stream_strb_V_1_ack_in();
    void thread_out_stream_strb_V_1_ack_out();
    void thread_out_stream_strb_V_1_data_out();
    void thread_out_stream_strb_V_1_sel();
    void thread_out_stream_strb_V_1_vld_in();
    void thread_out_stream_strb_V_1_vld_out();
    void thread_out_stream_user_V_1_ack_in();
    void thread_out_stream_user_V_1_ack_out();
    void thread_out_stream_user_V_1_data_out();
    void thread_out_stream_user_V_1_sel();
    void thread_out_stream_user_V_1_vld_in();
    void thread_out_stream_user_V_1_vld_out();
    void thread_supp_vec_stream_TDATA_blk_n();
    void thread_supp_vec_stream_TREADY();
    void thread_supp_vec_stream_data_V_0_ack_in();
    void thread_supp_vec_stream_data_V_0_ack_out();
    void thread_supp_vec_stream_data_V_0_data_out();
    void thread_supp_vec_stream_data_V_0_load_A();
    void thread_supp_vec_stream_data_V_0_load_B();
    void thread_supp_vec_stream_data_V_0_sel();
    void thread_supp_vec_stream_data_V_0_state_cmp_full();
    void thread_supp_vec_stream_data_V_0_vld_in();
    void thread_supp_vec_stream_data_V_0_vld_out();
    void thread_supp_vec_stream_dest_V_0_ack_out();
    void thread_supp_vec_stream_dest_V_0_vld_in();
    void thread_supp_vecs_buf_address0();
    void thread_supp_vecs_buf_ce0();
    void thread_supp_vecs_buf_d0();
    void thread_supp_vecs_buf_we0();
    void thread_tmp_10_fu_698_p1();
    void thread_tmp_12_fu_672_p1();
    void thread_tmp_13_cast_fu_625_p1();
    void thread_tmp_13_fu_724_p2();
    void thread_tmp_15_cast_fu_729_p1();
    void thread_tmp_1_fu_565_p2();
    void thread_tmp_3_cast_fu_601_p1();
    void thread_tmp_3_fu_555_p1();
    void thread_tmp_3_i_cast_fu_720_p1();
    void thread_tmp_3_i_fu_715_p1();
    void thread_tmp_4_fu_550_p1();
    void thread_tmp_5_fu_605_p2();
    void thread_tmp_7_fu_595_p2();
    void thread_tmp_8_fu_517_p2();
    void thread_tmp_9_fu_640_p1();
    void thread_tmp_fu_668_p1();
    void thread_tmp_i_fu_703_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
