

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_s'
================================================================
* Date:           Mon Oct 21 14:06:38 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.183 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3848|     3848|  19.240 us|  19.240 us|  3848|  3848|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |     3846|     3846|         4|          1|          1|  3844|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    148|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     83|    -|
|Register         |        -|    -|     270|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     270|    263|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_1_fu_86_p2                      |         +|   0|  0|  12|          12|           1|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1494_6_fu_178_p2           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1494_7_fu_190_p2           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1494_8_fu_202_p2           |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1494_fu_166_p2             |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln41_fu_92_p2                |      icmp|   0|  0|  12|          12|           9|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |out_data_12_fu_171_p3             |    select|   0|  0|  15|           1|          15|
    |out_data_14_fu_183_p3             |    select|   0|  0|  15|           1|          15|
    |out_data_16_fu_195_p3             |    select|   0|  0|  15|           1|          15|
    |out_data_18_fu_207_p3             |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 148|          99|          81|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |data_blk_n               |   9|          2|    1|          2|
    |i_reg_75                 |   9|          2|   12|         24|
    |real_start               |   9|          2|    1|          2|
    |res_blk_n                |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  83|         18|   19|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_reg_75                 |  12|   0|   12|          0|
    |icmp_ln41_reg_244        |   1|   0|    1|          0|
    |out_data_12_reg_288      |  15|   0|   15|          0|
    |out_data_14_reg_293      |  15|   0|   15|          0|
    |out_data_16_reg_298      |  15|   0|   15|          0|
    |out_data_18_reg_303      |  15|   0|   15|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_36_reg_248           |  16|   0|   16|          0|
    |tmp_37_reg_258           |  16|   0|   16|          0|
    |tmp_38_reg_268           |  16|   0|   16|          0|
    |tmp_39_reg_278           |  16|   0|   16|          0|
    |trunc_ln155_6_reg_263    |  15|   0|   15|          0|
    |trunc_ln155_7_reg_273    |  15|   0|   15|          0|
    |trunc_ln155_8_reg_283    |  15|   0|   15|          0|
    |trunc_ln155_reg_253      |  15|   0|   15|          0|
    |icmp_ln41_reg_244        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 270|  32|  207|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+--------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config5>|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config5>|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config5>|  return value|
|start_full_n  |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config5>|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config5>|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config5>|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config5>|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config5>|  return value|
|start_out     |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config5>|  return value|
|start_write   |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config5>|  return value|
|data_dout     |   in|   64|     ap_fifo|                                                                  data|       pointer|
|data_empty_n  |   in|    1|     ap_fifo|                                                                  data|       pointer|
|data_read     |  out|    1|     ap_fifo|                                                                  data|       pointer|
|res_din       |  out|   64|     ap_fifo|                                                                   res|       pointer|
|res_full_n    |   in|    1|     ap_fifo|                                                                   res|       pointer|
|res_write     |  out|    1|     ap_fifo|                                                                   res|       pointer|
+--------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %res, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%br_ln41 = br void %_ZgtILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 9 'br' 'br_ln41' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i12 0, void, i12 %i_1, void %_ZgtILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split"   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.54ns)   --->   "%i_1 = add i12 %i, i12 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 11 'add' 'i_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.99ns)   --->   "%icmp_ln41 = icmp_eq  i12 %i, i12 3844" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 12 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3844, i64 3844, i64 3844"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %_ZgtILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split, void" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 14 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 15 [1/1] (2.18ns)   --->   "%data_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %data" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 15 'read' 'data_read' <Predicate = (!icmp_ln41)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3844> <FIFO>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i64 %data_read" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 16 'trunc' 'tmp_36' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i64 %data_read" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 17 'trunc' 'trunc_ln155' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %data_read, i32 16, i32 31" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'partselect' 'tmp_37' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln155_6 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %data_read, i32 16, i32 30" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 19 'partselect' 'trunc_ln155_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %data_read, i32 32, i32 47" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'partselect' 'tmp_38' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln155_7 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %data_read, i32 32, i32 46" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 21 'partselect' 'trunc_ln155_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %data_read, i32 48, i32 63" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'partselect' 'tmp_39' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln155_8 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %data_read, i32 48, i32 62" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 23 'partselect' 'trunc_ln155_8' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.18>
ST_4 : Operation 24 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp_sgt  i16 %tmp_36, i16 0"   --->   Operation 24 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln41)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.75ns)   --->   "%out_data_12 = select i1 %icmp_ln1494, i15 %trunc_ln155, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 25 'select' 'out_data_12' <Predicate = (!icmp_ln41)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (2.42ns)   --->   "%icmp_ln1494_6 = icmp_sgt  i16 %tmp_37, i16 0"   --->   Operation 26 'icmp' 'icmp_ln1494_6' <Predicate = (!icmp_ln41)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.75ns)   --->   "%out_data_14 = select i1 %icmp_ln1494_6, i15 %trunc_ln155_6, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 27 'select' 'out_data_14' <Predicate = (!icmp_ln41)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (2.42ns)   --->   "%icmp_ln1494_7 = icmp_sgt  i16 %tmp_38, i16 0"   --->   Operation 28 'icmp' 'icmp_ln1494_7' <Predicate = (!icmp_ln41)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.75ns)   --->   "%out_data_16 = select i1 %icmp_ln1494_7, i15 %trunc_ln155_7, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 29 'select' 'out_data_16' <Predicate = (!icmp_ln41)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (2.42ns)   --->   "%icmp_ln1494_8 = icmp_sgt  i16 %tmp_39, i16 0"   --->   Operation 30 'icmp' 'icmp_ln1494_8' <Predicate = (!icmp_ln41)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.75ns)   --->   "%out_data_18 = select i1 %icmp_ln1494_8, i15 %trunc_ln155_8, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 31 'select' 'out_data_18' <Predicate = (!icmp_ln41)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i15 %out_data_12" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 34 'zext' 'zext_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln45_5 = zext i15 %out_data_14" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 35 'zext' 'zext_ln45_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln45_6 = zext i15 %out_data_16" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 36 'zext' 'zext_ln45_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i15.i16.i16.i16, i15 %out_data_18, i16 %zext_ln45_6, i16 %zext_ln45_5, i16 %zext_ln45" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 37 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i63 %tmp" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 38 'zext' 'zext_ln174' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (2.18ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %res, i64 %zext_ln174" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 39 'write' 'write_ln174' <Predicate = (!icmp_ln41)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3844> <FIFO>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 41 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
br_ln41           (br               ) [ 0111110]
i                 (phi              ) [ 0010000]
i_1               (add              ) [ 0111110]
icmp_ln41         (icmp             ) [ 0011110]
empty             (speclooptripcount) [ 0000000]
br_ln41           (br               ) [ 0000000]
data_read         (read             ) [ 0000000]
tmp_36            (trunc            ) [ 0010100]
trunc_ln155       (trunc            ) [ 0010100]
tmp_37            (partselect       ) [ 0010100]
trunc_ln155_6     (partselect       ) [ 0010100]
tmp_38            (partselect       ) [ 0010100]
trunc_ln155_7     (partselect       ) [ 0010100]
tmp_39            (partselect       ) [ 0010100]
trunc_ln155_8     (partselect       ) [ 0010100]
icmp_ln1494       (icmp             ) [ 0000000]
out_data_12       (select           ) [ 0010010]
icmp_ln1494_6     (icmp             ) [ 0000000]
out_data_14       (select           ) [ 0010010]
icmp_ln1494_7     (icmp             ) [ 0000000]
out_data_16       (select           ) [ 0010010]
icmp_ln1494_8     (icmp             ) [ 0000000]
out_data_18       (select           ) [ 0010010]
specpipeline_ln0  (specpipeline     ) [ 0000000]
specloopname_ln0  (specloopname     ) [ 0000000]
zext_ln45         (zext             ) [ 0000000]
zext_ln45_5       (zext             ) [ 0000000]
zext_ln45_6       (zext             ) [ 0000000]
tmp               (bitconcatenate   ) [ 0000000]
zext_ln174        (zext             ) [ 0000000]
write_ln174       (write            ) [ 0000000]
br_ln0            (br               ) [ 0111110]
ret_ln59          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i15.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="data_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln174_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="0" index="2" bw="63" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="75" class="1005" name="i_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="12" slack="1"/>
<pin id="77" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="i_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="1"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="12" slack="0"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="12" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln41_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="12" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_36_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="trunc_ln155_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln155/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_37_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="0" index="2" bw="6" slack="0"/>
<pin id="110" dir="0" index="3" bw="6" slack="0"/>
<pin id="111" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="trunc_ln155_6_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="15" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="0" index="2" bw="6" slack="0"/>
<pin id="120" dir="0" index="3" bw="6" slack="0"/>
<pin id="121" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln155_6/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_38_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="0" index="2" bw="7" slack="0"/>
<pin id="130" dir="0" index="3" bw="7" slack="0"/>
<pin id="131" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="trunc_ln155_7_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="15" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="7" slack="0"/>
<pin id="140" dir="0" index="3" bw="7" slack="0"/>
<pin id="141" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln155_7/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_39_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="0" index="2" bw="7" slack="0"/>
<pin id="150" dir="0" index="3" bw="7" slack="0"/>
<pin id="151" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln155_8_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="15" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="0" index="2" bw="7" slack="0"/>
<pin id="160" dir="0" index="3" bw="7" slack="0"/>
<pin id="161" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln155_8/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln1494_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="1"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="out_data_12_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="15" slack="1"/>
<pin id="174" dir="0" index="2" bw="15" slack="0"/>
<pin id="175" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_12/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln1494_6_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="1"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_6/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="out_data_14_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="15" slack="1"/>
<pin id="186" dir="0" index="2" bw="15" slack="0"/>
<pin id="187" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_14/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln1494_7_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="1"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_7/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="out_data_16_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="15" slack="1"/>
<pin id="198" dir="0" index="2" bw="15" slack="0"/>
<pin id="199" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_16/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln1494_8_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="1"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_8/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="out_data_18_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="15" slack="1"/>
<pin id="210" dir="0" index="2" bw="15" slack="0"/>
<pin id="211" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_18/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln45_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="15" slack="1"/>
<pin id="216" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln45_5_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="15" slack="1"/>
<pin id="219" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_5/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln45_6_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="15" slack="1"/>
<pin id="222" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_6/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="63" slack="0"/>
<pin id="225" dir="0" index="1" bw="15" slack="1"/>
<pin id="226" dir="0" index="2" bw="15" slack="0"/>
<pin id="227" dir="0" index="3" bw="15" slack="0"/>
<pin id="228" dir="0" index="4" bw="15" slack="0"/>
<pin id="229" dir="1" index="5" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln174_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="63" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/5 "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="12" slack="0"/>
<pin id="241" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="icmp_ln41_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="248" class="1005" name="tmp_36_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="1"/>
<pin id="250" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="253" class="1005" name="trunc_ln155_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="15" slack="1"/>
<pin id="255" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln155 "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_37_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="1"/>
<pin id="260" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="263" class="1005" name="trunc_ln155_6_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="15" slack="1"/>
<pin id="265" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln155_6 "/>
</bind>
</comp>

<comp id="268" class="1005" name="tmp_38_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="1"/>
<pin id="270" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="273" class="1005" name="trunc_ln155_7_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="15" slack="1"/>
<pin id="275" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln155_7 "/>
</bind>
</comp>

<comp id="278" class="1005" name="tmp_39_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="1"/>
<pin id="280" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="283" class="1005" name="trunc_ln155_8_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="15" slack="1"/>
<pin id="285" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln155_8 "/>
</bind>
</comp>

<comp id="288" class="1005" name="out_data_12_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="15" slack="1"/>
<pin id="290" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="out_data_12 "/>
</bind>
</comp>

<comp id="293" class="1005" name="out_data_14_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="15" slack="1"/>
<pin id="295" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="out_data_14 "/>
</bind>
</comp>

<comp id="298" class="1005" name="out_data_16_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="15" slack="1"/>
<pin id="300" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="out_data_16 "/>
</bind>
</comp>

<comp id="303" class="1005" name="out_data_18_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="15" slack="1"/>
<pin id="305" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="out_data_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="60" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="75" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="79" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="79" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="62" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="62" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="62" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="62" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="62" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="62" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="62" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="62" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="170"><net_src comp="46" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="48" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="46" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="48" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="194"><net_src comp="46" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="190" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="48" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="206"><net_src comp="46" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="230"><net_src comp="58" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="220" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="217" pin="1"/><net_sink comp="223" pin=3"/></net>

<net id="233"><net_src comp="214" pin="1"/><net_sink comp="223" pin=4"/></net>

<net id="237"><net_src comp="223" pin="5"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="242"><net_src comp="86" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="247"><net_src comp="92" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="98" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="256"><net_src comp="102" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="261"><net_src comp="106" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="266"><net_src comp="116" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="271"><net_src comp="126" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="276"><net_src comp="136" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="281"><net_src comp="146" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="286"><net_src comp="156" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="291"><net_src comp="171" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="296"><net_src comp="183" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="301"><net_src comp="195" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="306"><net_src comp="207" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="223" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {5 }
 - Input state : 
	Port: relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config5> : data | {3 }
  - Chain level:
	State 1
	State 2
		i_1 : 1
		icmp_ln41 : 1
		br_ln41 : 2
	State 3
	State 4
		out_data_12 : 1
		out_data_14 : 1
		out_data_16 : 1
		out_data_18 : 1
	State 5
		tmp : 1
		zext_ln174 : 2
		write_ln174 : 3
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln41_fu_92     |    0    |    12   |
|          |    icmp_ln1494_fu_166   |    0    |    13   |
|   icmp   |   icmp_ln1494_6_fu_178  |    0    |    13   |
|          |   icmp_ln1494_7_fu_190  |    0    |    13   |
|          |   icmp_ln1494_8_fu_202  |    0    |    13   |
|----------|-------------------------|---------|---------|
|          |    out_data_12_fu_171   |    0    |    15   |
|  select  |    out_data_14_fu_183   |    0    |    15   |
|          |    out_data_16_fu_195   |    0    |    15   |
|          |    out_data_18_fu_207   |    0    |    15   |
|----------|-------------------------|---------|---------|
|    add   |        i_1_fu_86        |    0    |    12   |
|----------|-------------------------|---------|---------|
|   read   |   data_read_read_fu_62  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_68 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |       tmp_36_fu_98      |    0    |    0    |
|          |    trunc_ln155_fu_102   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      tmp_37_fu_106      |    0    |    0    |
|          |   trunc_ln155_6_fu_116  |    0    |    0    |
|partselect|      tmp_38_fu_126      |    0    |    0    |
|          |   trunc_ln155_7_fu_136  |    0    |    0    |
|          |      tmp_39_fu_146      |    0    |    0    |
|          |   trunc_ln155_8_fu_156  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     zext_ln45_fu_214    |    0    |    0    |
|   zext   |    zext_ln45_5_fu_217   |    0    |    0    |
|          |    zext_ln45_6_fu_220   |    0    |    0    |
|          |    zext_ln174_fu_234    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|        tmp_fu_223       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   136   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_1_reg_239     |   12   |
|       i_reg_75      |   12   |
|  icmp_ln41_reg_244  |    1   |
| out_data_12_reg_288 |   15   |
| out_data_14_reg_293 |   15   |
| out_data_16_reg_298 |   15   |
| out_data_18_reg_303 |   15   |
|    tmp_36_reg_248   |   16   |
|    tmp_37_reg_258   |   16   |
|    tmp_38_reg_268   |   16   |
|    tmp_39_reg_278   |   16   |
|trunc_ln155_6_reg_263|   15   |
|trunc_ln155_7_reg_273|   15   |
|trunc_ln155_8_reg_283|   15   |
| trunc_ln155_reg_253 |   15   |
+---------------------+--------+
|        Total        |   209  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   136  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   209  |    -   |
+-----------+--------+--------+
|   Total   |   209  |   136  |
+-----------+--------+--------+
