{"Source Block": ["oh/elink/hdl/esaxi.v@165:175@HdlIdDef", "   reg \t\t      read_active;\n   reg [31:0] \t      read_addr;\n   reg \t\t      write_active;\n   reg \t\t      b_wait;      // waiting to issue write response (unlikely?)\n   \n   reg \t\t      emwr_access_all;\n   reg [3:0] \t      emwr_ctrlmode;\n   reg [1:0] \t      emwr_datamode;\n   reg [31:0] \t      emwr_dstaddr;\n   reg [31:0] \t      emwr_data;\n   reg [31:0] \t      emwr_srcaddr;  //upper 32 bits in case 64 bit writes are supported\n"], "Clone Blocks": [["oh/elink/hdl/esaxi.v@162:172", "   reg \t\t      s_axi_rlast;\n   reg \t\t      s_axi_rvalid;\n   \n   reg \t\t      read_active;\n   reg [31:0] \t      read_addr;\n   reg \t\t      write_active;\n   reg \t\t      b_wait;      // waiting to issue write response (unlikely?)\n   \n   reg \t\t      emwr_access_all;\n   reg [3:0] \t      emwr_ctrlmode;\n   reg [1:0] \t      emwr_datamode;\n"], ["oh/elink/hdl/esaxi.v@163:173", "   reg \t\t      s_axi_rvalid;\n   \n   reg \t\t      read_active;\n   reg [31:0] \t      read_addr;\n   reg \t\t      write_active;\n   reg \t\t      b_wait;      // waiting to issue write response (unlikely?)\n   \n   reg \t\t      emwr_access_all;\n   reg [3:0] \t      emwr_ctrlmode;\n   reg [1:0] \t      emwr_datamode;\n   reg [31:0] \t      emwr_dstaddr;\n"]], "Diff Content": {"Delete": [[170, "   reg \t\t      emwr_access_all;\n"]], "Add": []}}