module rx_data_receive(
	input posedge_clk, 
	input rx_resetn, 
	input ready_control_p_r, 
	input ready_data_p_r, 
	input ready_control, 
	input ready_data, 
	input parity_rec_c, 
	input parity_rec_d, 
	input parity_rec_c_gen, 
	input parity_rec_d_gen, 
	input [2:0] control_p_r, 
	input [2:0] control_l_r, 
	input [8:0] dta_timec_p, 
	output reg [1:0] state_data_process, 
	output reg last_is_control, 
	output reg last_is_data, 
	output reg last_is_timec, 
	output reg rx_error_c, 
	output reg rx_error_d, 
	output reg rx_got_fct, 
	output reg [8:0] rx_data_flag, 
	output reg [7:0] timecode 
);