Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Projects_SisDigAva/P99_Mux_Verilog/Mux_Verilog_vtf_isim_beh.exe -prj D:/Projects_SisDigAva/P99_Mux_Verilog/Mux_Verilog_vtf_beh.prj work.Mux_Verilog_vtf work.glbl 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Projects_SisDigAva/P99_Mux_Verilog/Mux_Verilog.v" into library work
Analyzing Verilog file "D:/Projects_SisDigAva/P99_Mux_Verilog/Mux_Verilog_vtf.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 120756 KB
Fuse CPU Usage: 202 ms
Compiling module Mux_Verilog
Compiling module Mux_Verilog_vtf
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable D:/Projects_SisDigAva/P99_Mux_Verilog/Mux_Verilog_vtf_isim_beh.exe
Fuse Memory Usage: 125348 KB
Fuse CPU Usage: 234 ms
