

Microchip Technology PIC18 Macro Assembler V1.31 build 56723 
                                                                                                           Sat Nov 25 18:59:25 2017


     1                           
     2                           	; Microchip MPLAB XC8 C Compiler V1.31
     3                           	; Copyright (C) 1984-2014 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; --chip=18F452 -G -mdist/default/debug/Pyronum.debug.map -D__DEBUG=1 \
    11                           	; --debugger=icd3 --double=32 --float=24 --emi=wordwrite \
    12                           	; --opt=default,+asm,-asmfile,+speed,-space,-debug --addrqual=ignore -P \
    13                           	; -N255 -Iinclude --warn=0 --asmlist -DXPRJ_default=default \
    14                           	; --summary=default,-psect,-class,+mem,-hex,-file \
    15                           	; --output=default,-inhx032 \
    16                           	; --runtime=default,+clear,+init,+keep,-no_startup,-download,+config,+clib,+plib \
    17                           	; --output=-mcof,+elf:multilocs --stack=compiled:auto:auto:auto \
    18                           	; --errformat=%f:%l: error: (%n) %s \
    19                           	; --warnformat=%f:%l: warning: (%n) %s \
    20                           	; --msgformat=%f:%l: advisory: (%n) %s --rom=default,-7d30-7fff \
    21                           	; --ram=default,-5ef-5ff,-f9c-f9c,-fd4-fd4,-fdb-fdf,-fe3-fe7,-feb-fef,-ffc-ffc,-ffd-fff \
    22                           	; -odist/default/debug/Pyronum.debug.elf build/default/debug/main.p1 \
    23                           	; build/default/debug/hardware.p1 build/default/debug/ecran.p1 \
    24                           	; build/default/debug/eeprom.p1 build/default/debug/config.p1 \
    25                           	; build/default/debug/test.p1 build/default/debug/utils.p1 \
    26                           	; build/default/debug/bouton.p1 build/default/debug/micro.p1 \
    27                           	; build/default/debug/powerup.obj build/default/debug/time.p1 \
    28                           	; build/default/debug/register.p1 build/default/debug/analog.p1 \
    29                           	; build/default/debug/armement.p1 build/default/debug/feu.p1
    30                           	;
    31                           
    32                           
    33                           	processor	18F452
    34                           
    35                           	GLOBAL	_main,start
    36                           	FNROOT	_main
    37                           
    38  0000                     	pic18cxx	equ	1
    39                           
    40                           	psect	config,class=CONFIG,delta=1,noexec
    41                           	psect	idloc,class=IDLOC,delta=1,noexec
    42                           	psect	const,class=CODE,delta=1,reloc=2,noexec
    43                           	psect	smallconst,class=SMALLCONST,delta=1,reloc=2,noexec
    44                           	psect	mediumconst,class=MEDIUMCONST,delta=1,reloc=2,noexec
    45                           	psect	rbss,class=COMRAM,space=1,noexec
    46                           	psect	bss,class=RAM,space=1,noexec
    47                           	psect	rdata,class=COMRAM,space=1,noexec
    48                           	psect	irdata,class=CODE,space=0,reloc=2,noexec
    49                           	psect	bss,class=RAM,space=1,noexec
    50                           	psect	data,class=RAM,space=1,noexec
    51                           	psect	idata,class=CODE,space=0,reloc=2,noexec
    52                           	psect	nvrram,class=COMRAM,space=1,noexec
    53                           	psect	nvbit,class=COMRAM,bit,space=1,noexec
    54                           	psect	temp,ovrld,class=COMRAM,space=1,noexec
    55                           	psect	struct,ovrld,class=COMRAM,space=1,noexec
    56                           	psect	rbit,class=COMRAM,bit,space=1,noexec
    57                           	psect	bigbss,class=BIGRAM,space=1,noexec
    58                           	psect	bigdata,class=BIGRAM,space=1,noexec
    59                           	psect	ibigdata,class=CODE,space=0,reloc=2,noexec
    60                           	psect	farbss,class=FARRAM,space=0,reloc=2,delta=1,noexec
    61                           	psect	nvFARRAM,class=FARRAM,space=0,reloc=2,delta=1,noexec
    62                           	psect	fardata,class=FARRAM,space=0,reloc=2,delta=1,noexec
    63                           	psect	ifardata,class=CODE,space=0,reloc=2,delta=1,noexec
    64                           
    65                           	psect	reset_vec,class=CODE,delta=1,reloc=2
    66                           	psect	powerup,class=CODE,delta=1,reloc=2
    67                           	psect	intcode,class=CODE,delta=1,reloc=2
    68                           	psect	intcode_body,class=CODE,delta=1,reloc=2
    69                           	psect	intcodelo,class=CODE,delta=1,reloc=2
    70                           	psect	intret,class=CODE,delta=1,reloc=2
    71                           	psect	intentry,class=CODE,delta=1,reloc=2
    72                           
    73                           	psect	intsave_regs,class=BIGRAM,space=1
    74                           	psect	init,class=CODE,delta=1,reloc=2
    75                           	psect	text,class=CODE,delta=1,reloc=2
    76                           GLOBAL	intlevel0,intlevel1,intlevel2
    77  0035D6                     intlevel0:
    78  0035D6                     intlevel1:
    79  0035D6                     intlevel2:
    80                           GLOBAL	intlevel3
    81  0035D6                     intlevel3:
    82                           	psect	end_init,class=CODE,delta=1,reloc=2
    83                           	psect	clrtext,class=CODE,delta=1,reloc=2
    84                           
    85                           	psect	eeprom_data,class=EEDATA,delta=1,noexec
    86                           	psect	smallconst
    87                           	GLOBAL	__smallconst
    88  000600                     __smallconst:
    89                           	psect	mediumconst
    90                           	GLOBAL	__mediumconst
    91  000000                     __mediumconst:
    92  0000                     wreg	EQU	0FE8h
    93  0000                     fsr0l	EQU	0FE9h
    94  0000                     fsr0h	EQU	0FEAh
    95  0000                     fsr1l	EQU	0FE1h
    96  0000                     fsr1h	EQU	0FE2h
    97  0000                     fsr2l	EQU	0FD9h
    98  0000                     fsr2h	EQU	0FDAh
    99  0000                     postinc0	EQU	0FEEh
   100  0000                     postdec0	EQU	0FEDh
   101  0000                     postinc1	EQU	0FE6h
   102  0000                     postdec1	EQU	0FE5h
   103  0000                     postinc2	EQU	0FDEh
   104  0000                     postdec2	EQU	0FDDh
   105  0000                     tblptrl	EQU	0FF6h
   106  0000                     tblptrh	EQU	0FF7h
   107  0000                     tblptru	EQU	0FF8h
   108  0000                     tablat		EQU	0FF5h
   109                           
   110                           	PSECT	ramtop,class=RAM,noexec
   111                           	GLOBAL	__S1			; top of RAM usage
   112                           	GLOBAL	__ramtop
   113                           	GLOBAL	__LRAM,__HRAM
   114  000600                     __ramtop:
   115                           
   116                           	psect	reset_vec
   117  000000                     reset_vec:
   118  000000  F000               	nop	; NOP inserted due to debugger requirements
   119                           
   120                           	global powerup
   121                           
   122                           ; Power-up routine detected. Jumping to powerup - assumes powerup will jump back to start
   123  000002  EF79  F000         	goto	powerup
   124                           	GLOBAL __accesstop
   125  0000                     __accesstop EQU 128
   126                           
   127                           
   128                           	psect	init
   129  000112                     start:
   130                           
   131                           ;Initialize the stack pointer (FSR1)
   132                           	global stacklo, stackhi
   133  0000                     	stacklo	equ	016Bh
   134  0000                     	stackhi	equ	05EEh
   135                           
   136                           
   137                           	psect	stack,class=STACK,space=2,noexec
   138                           	global ___sp,___inthi_sp,___intlo_sp
   139  000000                     ___sp:
   140  000000                     ___inthi_sp:
   141  000000                     ___intlo_sp:
   142                           
   143                           	psect	end_init
   144                           	global start_initialization
   145  000112  EF19  F019         	goto start_initialization	;jump to C runtime clear & initialization
   146                           
   147                           ; Config register IDLOC0 @ 0x200000
   148                           ;	unspecified using default value
   149                           
   150                           	psect	idloc,class=IDLOC,delta=1,noexec
   151  200000                     		org 0x0
   152  200000  FF                 		db 0xFF
   153                           
   154                           ; Config register IDLOC1 @ 0x200001
   155                           ;	unspecified using default value
   156                           
   157                           	psect	idloc,class=IDLOC,delta=1,noexec
   158  200001                     		org 0x1
   159  200001  FF                 		db 0xFF
   160                           
   161                           ; Config register IDLOC2 @ 0x200002
   162                           ;	unspecified using default value
   163                           
   164                           	psect	idloc,class=IDLOC,delta=1,noexec
   165  200002                     		org 0x2
   166  200002  FF                 		db 0xFF
   167                           
   168                           ; Config register IDLOC3 @ 0x200003
   169                           ;	unspecified using default value
   170                           
   171                           	psect	idloc,class=IDLOC,delta=1,noexec
   172  200003                     		org 0x3
   173  200003  FF                 		db 0xFF
   174                           
   175                           ; Config register IDLOC4 @ 0x200004
   176                           ;	unspecified using default value
   177                           
   178                           	psect	idloc,class=IDLOC,delta=1,noexec
   179  200004                     		org 0x4
   180  200004  FF                 		db 0xFF
   181                           
   182                           ; Config register IDLOC5 @ 0x200005
   183                           ;	unspecified using default value
   184                           
   185                           	psect	idloc,class=IDLOC,delta=1,noexec
   186  200005                     		org 0x5
   187  200005  FF                 		db 0xFF
   188                           
   189                           ; Config register IDLOC6 @ 0x200006
   190                           ;	unspecified using default value
   191                           
   192                           	psect	idloc,class=IDLOC,delta=1,noexec
   193  200006                     		org 0x6
   194  200006  FF                 		db 0xFF
   195                           
   196                           ; Config register IDLOC7 @ 0x200007
   197                           ;	unspecified using default value
   198                           
   199                           	psect	idloc,class=IDLOC,delta=1,noexec
   200  200007                     		org 0x7
   201  200007  FF                 		db 0xFF
   202                           
   203                           ; Padding undefined space
   204                           	psect	config,class=CONFIG,delta=1,noexec
   205  300000                     		org 0x0
   206  300000  FF                 		db 0xFF
   207                           
   208                           ; Config register CONFIG1H @ 0x300001
   209                           ;	Oscillator System Clock Switch Enable bit
   210                           ;	OSCS = OFF, Oscillator system clock switch option is disabled (main oscillator is source)
   211                           ;	Oscillator Selection bits
   212                           ;	OSC = HSPLL, HS oscillator with PLL enabled/Clock frequency = (4 x FOSC)
   213                           
   214                           	psect	config,class=CONFIG,delta=1,noexec
   215  300001                     		org 0x1
   216  300001  26                 		db 0x26
   217                           
   218                           ; Config register CONFIG2L @ 0x300002
   219                           ;	Brown-out Reset Enable bit
   220                           ;	BOR = ON, Brown-out Reset enabled
   221                           ;	Brown-out Reset Voltage bits
   222                           ;	BORV = 45, VBOR set to 4.5V
   223                           ;	Power-up Timer Enable bit
   224                           ;	PWRT = ON, PWRT enabled
   225                           
   226                           	psect	config,class=CONFIG,delta=1,noexec
   227  300002                     		org 0x2
   228  300002  02                 		db 0x2
   229                           
   230                           ; Config register CONFIG2H @ 0x300003
   231                           ;	Watchdog Timer Postscale Select bits
   232                           ;	WDTPS = 1, 1:1
   233                           ;	Watchdog Timer Enable bit
   234                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   235                           
   236                           	psect	config,class=CONFIG,delta=1,noexec
   237  300003                     		org 0x3
   238  300003  00                 		db 0x0
   239                           
   240                           ; Padding undefined space
   241                           	psect	config,class=CONFIG,delta=1,noexec
   242  300004                     		org 0x4
   243  300004  FF                 		db 0xFF
   244                           
   245                           ; Config register CONFIG3H @ 0x300005
   246                           ;	CCP2 Mux bit
   247                           ;	CCP2MUX = OFF, CCP2 input/output is multiplexed with RB3
   248                           
   249                           	psect	config,class=CONFIG,delta=1,noexec
   250  300005                     		org 0x5
   251  300005  00                 		db 0x0
   252                           
   253                           ; Config register CONFIG4L @ 0x300006
   254                           ;	Background Debugger Enable bit
   255                           ;	DEBUG = ON, Background Debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug.
   256                           ;	Low Voltage ICSP Enable bit
   257                           ;	LVP = OFF, Low Voltage ICSP disabled
   258                           ;	Stack Full/Underflow Reset Enable bit
   259                           ;	STVR = OFF, Stack Full/Underflow will not cause RESET
   260                           
   261                           	psect	config,class=CONFIG,delta=1,noexec
   262  300006                     		org 0x6
   263  300006  00                 		db 0x0
   264                           
   265                           ; Padding undefined space
   266                           	psect	config,class=CONFIG,delta=1,noexec
   267  300007                     		org 0x7
   268  300007  FF                 		db 0xFF
   269                           
   270                           ; Config register CONFIG5L @ 0x300008
   271                           ;	Code Protection bit
   272                           ;	CP0 = OFF, Block 0 (000200-001FFFh) not code protected
   273                           ;	Code Protection bit
   274                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code protected
   275                           ;	Code Protection bit
   276                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code protected
   277                           ;	Code Protection bit
   278                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code protected
   279                           
   280                           	psect	config,class=CONFIG,delta=1,noexec
   281  300008                     		org 0x8
   282  300008  0F                 		db 0xF
   283                           
   284                           ; Config register CONFIG5H @ 0x300009
   285                           ;	Data EEPROM Code Protection bit
   286                           ;	CPD = OFF, Data EEPROM not code protected
   287                           ;	Boot Block Code Protection bit
   288                           ;	CPB = OFF, Boot Block (000000-0001FFh) not code protected
   289                           
   290                           	psect	config,class=CONFIG,delta=1,noexec
   291  300009                     		org 0x9
   292  300009  C0                 		db 0xC0
   293                           
   294                           ; Config register CONFIG6L @ 0x30000A
   295                           ;	Write Protection bit
   296                           ;	WRT0 = OFF, Block 0 (000200-001FFFh) not write protected
   297                           ;	Write Protection bit
   298                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write protected
   299                           ;	Write Protection bit
   300                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write protected
   301                           ;	Write Protection bit
   302                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write protected
   303                           
   304                           	psect	config,class=CONFIG,delta=1,noexec
   305  30000A                     		org 0xA
   306  30000A  0F                 		db 0xF
   307                           
   308                           ; Config register CONFIG6H @ 0x30000B
   309                           ;	Boot Block Write Protection bit
   310                           ;	WRTB = OFF, Boot Block (000000-0001FFh) not write protected
   311                           ;	Configuration Register Write Protection bit
   312                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write protected
   313                           ;	Data EEPROM Write Protection bit
   314                           ;	WRTD = OFF, Data EEPROM not write protected
   315                           
   316                           	psect	config,class=CONFIG,delta=1,noexec
   317  30000B                     		org 0xB
   318  30000B  E0                 		db 0xE0
   319                           
   320                           ; Config register CONFIG7L @ 0x30000C
   321                           ;	Table Read Protection bit
   322                           ;	EBTR0 = OFF, Block 0 (000200-001FFFh) not protected from Table Reads executed in other blocks
   323                           ;	Table Read Protection bit
   324                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from Table Reads executed in other blocks
   325                           ;	Table Read Protection bit
   326                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from Table Reads executed in other blocks
   327                           ;	Table Read Protection bit
   328                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from Table Reads executed in other blocks
   329                           
   330                           	psect	config,class=CONFIG,delta=1,noexec
   331  30000C                     		org 0xC
   332  30000C  0F                 		db 0xF
   333                           
   334                           ; Config register CONFIG7H @ 0x30000D
   335                           ;	Boot Block Table Read Protection bit
   336                           ;	EBTRB = OFF, Boot Block (000000-0001FFh) not protected from Table Reads executed in other blocks
   337                           
   338                           	psect	config,class=CONFIG,delta=1,noexec
   339  30000D                     		org 0xD
   340  30000D  40                 		db 0x40
   341                           
   342                           
   343                           psect comram,class=COMRAM,space=1
   344                           psect abs1,class=ABS1,space=1
   345                           psect bigram,class=BIGRAM,space=1
   346                           psect ram,class=RAM,space=1
   347                           psect bank0,class=BANK0,space=1
   348                           psect bank1,class=BANK1,space=1
   349                           psect bank2,class=BANK2,space=1
   350                           psect bank3,class=BANK3,space=1
   351                           psect bank4,class=BANK4,space=1
   352                           psect bank5,class=BANK5,space=1
   353                           psect sfr,class=SFR,space=1
   354                           
   355                           
   356  0035D6  FFFF               


Microchip Technology PIC18 Macro Assembler V1.31 build 56723 
Symbol Table                                                                                               Sat Nov 25 18:59:25 2017

                                         __S1 016B                                          ___sp 0000  
                                        _main 2E0C                                          start 0112  
                                       __HRAM 0000                                         __LRAM 0001  
                                __mediumconst 0000                                        stackhi 0005EE  
                                      stacklo 00016B                                        powerup 00F2  
                                  __accesstop 000080                                    ___inthi_sp 0000  
                                  ___intlo_sp 0000                                       __ramtop 0600  
                         start_initialization 3232                                   __smallconst 0600  
                                    intlevel0 35D6                                      intlevel1 35D6  
                                    intlevel2 35D6                                      intlevel3 35D6  
                                    reset_vec 0000  
