{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2011 Altera Corporation. All rights reserved. " "Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Info: Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "Info: and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "Info: functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "Info: (including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "Info: associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "Info: to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Info: Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Info: Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "Info: without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "Info: programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Info: Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "Info: applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 20 14:39:56 2015 " "Info: Processing started: Fri Mar 20 14:39:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map top_kirsch --source=top_kirsch_logic.edf --family=CycloneII " "Info: Command: quartus_map top_kirsch --source=top_kirsch_logic.edf --family=CycloneII" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_kirsch_logic.edf 20 20 " "Info: Found 20 design units, including 20 entities, in source file top_kirsch_logic.edf" { { "Info" "ISGN_ENTITY_NAME" "1 add_11_0 " "Info: Found entity 1: add_11_0" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 1067 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 add_11_1 " "Info: Found entity 2: add_11_1" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 2739 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 add_8_0 " "Info: Found entity 3: add_8_0" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 1929 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 add_9_0 " "Info: Found entity 4: add_9_0" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 2130 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 modgen_counter_11_0 " "Info: Found entity 5: modgen_counter_11_0" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 71 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 modgen_counter_12_0 " "Info: Found entity 6: modgen_counter_12_0" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 357 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 modgen_counter_16_0 " "Info: Found entity 7: modgen_counter_16_0" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 666 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 modgen_counter_8_0 " "Info: Found entity 8: modgen_counter_8_0" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 1312 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 modgen_counter_8_1 " "Info: Found entity 9: modgen_counter_8_1" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 1541 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 ram_dq_8_0 " "Info: Found entity 10: ram_dq_8_0" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 3279 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 ram_dq_8_1 " "Info: Found entity 11: ram_dq_8_1" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 3497 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 ram_dq_8_2 " "Info: Found entity 12: ram_dq_8_2" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 3715 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 sub_10_0 " "Info: Found entity 13: sub_10_0" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 2349 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 sub_10_1 " "Info: Found entity 14: sub_10_1" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 2544 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 sub_12_0 " "Info: Found entity 15: sub_12_0" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 2972 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 sub_8_0 " "Info: Found entity 16: sub_8_0" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 1770 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 kirsch " "Info: Found entity 17: kirsch" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 5632 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 top_kirsch " "Info: Found entity 18: top_kirsch" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9788 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 UARTS " "Info: Found entity 19: UARTS" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 3891 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 uw_uart " "Info: Found entity 20: uw_uart" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 4991 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_kirsch " "Info: Elaborating entity \"top_kirsch\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kirsch kirsch:u_kirsch " "Info: Elaborating entity \"kirsch\" for hierarchy \"kirsch:u_kirsch\"" {  } { { "top_kirsch_logic.edf" "u_kirsch" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9816 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_8_0 kirsch:u_kirsch\|add_8_0:add1_add8_22i31 " "Info: Elaborating entity \"add_8_0\" for hierarchy \"kirsch:u_kirsch\|add_8_0:add1_add8_22i31\"" {  } { { "top_kirsch_logic.edf" "add1_add8_22i31" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 5666 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_9_0 kirsch:u_kirsch\|add_9_0:add2_add9_22i32 " "Info: Elaborating entity \"add_9_0\" for hierarchy \"kirsch:u_kirsch\|add_9_0:add2_add9_22i32\"" {  } { { "top_kirsch_logic.edf" "add2_add9_22i32" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 5667 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_11_0 kirsch:u_kirsch\|add_11_0:add3_add11_22i1 " "Info: Elaborating entity \"add_11_0\" for hierarchy \"kirsch:u_kirsch\|add_11_0:add3_add11_22i1\"" {  } { { "top_kirsch_logic.edf" "add3_add11_22i1" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 5662 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_11_1 kirsch:u_kirsch\|add_11_1:add4_add11_22i35 " "Info: Elaborating entity \"add_11_1\" for hierarchy \"kirsch:u_kirsch\|add_11_1:add4_add11_22i35\"" {  } { { "top_kirsch_logic.edf" "add4_add11_22i35" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 5670 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dq_8_0 kirsch:u_kirsch\|ram_dq_8_0:m1_mem " "Info: Elaborating entity \"ram_dq_8_0\" for hierarchy \"kirsch:u_kirsch\|ram_dq_8_0:m1_mem\"" {  } { { "top_kirsch_logic.edf" "m1_mem" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 5672 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kirsch:u_kirsch\|ram_dq_8_0:m1_mem\|altsyncram:ix64056z29481 " "Info: Elaborating entity \"altsyncram\" for hierarchy \"kirsch:u_kirsch\|ram_dq_8_0:m1_mem\|altsyncram:ix64056z29481\"" {  } { { "top_kirsch_logic.edf" "ix64056z29481" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 3305 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "kirsch:u_kirsch\|ram_dq_8_0:m1_mem\|altsyncram:ix64056z29481 " "Info: Elaborated megafunction instantiation \"kirsch:u_kirsch\|ram_dq_8_0:m1_mem\|altsyncram:ix64056z29481\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 3305 16 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kirsch:u_kirsch\|ram_dq_8_0:m1_mem\|altsyncram:ix64056z29481 " "Info: Instantiated megafunction \"kirsch:u_kirsch\|ram_dq_8_0:m1_mem\|altsyncram:ix64056z29481\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Info: Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a NONE " "Info: Parameter \"byteena_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 3305 16 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jpg2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jpg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jpg2 " "Info: Found entity 1: altsyncram_jpg2" {  } { { "db/altsyncram_jpg2.tdf" "" { Text "P:/ECE327/proj/uw_tmp/db/altsyncram_jpg2.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jpg2 kirsch:u_kirsch\|ram_dq_8_0:m1_mem\|altsyncram:ix64056z29481\|altsyncram_jpg2:auto_generated " "Info: Elaborating entity \"altsyncram_jpg2\" for hierarchy \"kirsch:u_kirsch\|ram_dq_8_0:m1_mem\|altsyncram:ix64056z29481\|altsyncram_jpg2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dq_8_1 kirsch:u_kirsch\|ram_dq_8_1:m2_mem " "Info: Elaborating entity \"ram_dq_8_1\" for hierarchy \"kirsch:u_kirsch\|ram_dq_8_1:m2_mem\"" {  } { { "top_kirsch_logic.edf" "m2_mem" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 5674 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dq_8_2 kirsch:u_kirsch\|ram_dq_8_2:m3_mem " "Info: Elaborating entity \"ram_dq_8_2\" for hierarchy \"kirsch:u_kirsch\|ram_dq_8_2:m3_mem\"" {  } { { "top_kirsch_logic.edf" "m3_mem" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 5676 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_8_1 kirsch:u_kirsch\|modgen_counter_8_1:modgen_counter_o_row " "Info: Elaborating entity \"modgen_counter_8_1\" for hierarchy \"kirsch:u_kirsch\|modgen_counter_8_1:modgen_counter_o_row\"" {  } { { "top_kirsch_logic.edf" "modgen_counter_o_row" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 5664 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_8_0 kirsch:u_kirsch\|modgen_counter_8_0:modgen_counter_x " "Info: Elaborating entity \"modgen_counter_8_0\" for hierarchy \"kirsch:u_kirsch\|modgen_counter_8_0:modgen_counter_x\"" {  } { { "top_kirsch_logic.edf" "modgen_counter_x" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 5663 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_8_0 kirsch:u_kirsch\|sub_8_0:sub1_sub8_22i30 " "Info: Elaborating entity \"sub_8_0\" for hierarchy \"kirsch:u_kirsch\|sub_8_0:sub1_sub8_22i30\"" {  } { { "top_kirsch_logic.edf" "sub1_sub8_22i30" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 5665 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_10_0 kirsch:u_kirsch\|sub_10_0:sub2_sub10_22i33 " "Info: Elaborating entity \"sub_10_0\" for hierarchy \"kirsch:u_kirsch\|sub_10_0:sub2_sub10_22i33\"" {  } { { "top_kirsch_logic.edf" "sub2_sub10_22i33" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 5668 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_10_1 kirsch:u_kirsch\|sub_10_1:sub3_sub10_22i34 " "Info: Elaborating entity \"sub_10_1\" for hierarchy \"kirsch:u_kirsch\|sub_10_1:sub3_sub10_22i34\"" {  } { { "top_kirsch_logic.edf" "sub3_sub10_22i34" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 5669 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_12_0 kirsch:u_kirsch\|sub_12_0:sub4_sub13_22i36 " "Info: Elaborating entity \"sub_12_0\" for hierarchy \"kirsch:u_kirsch\|sub_12_0:sub4_sub13_22i36\"" {  } { { "top_kirsch_logic.edf" "sub4_sub13_22i36" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 5671 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uw_uart uw_uart:u_uw_uart " "Info: Elaborating entity \"uw_uart\" for hierarchy \"uw_uart:u_uw_uart\"" {  } { { "top_kirsch_logic.edf" "u_uw_uart" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9815 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTS uw_uart:u_uw_uart\|UARTS:i_uarts " "Info: Elaborating entity \"UARTS\" for hierarchy \"uw_uart:u_uw_uart\|UARTS:i_uarts\"" {  } { { "top_kirsch_logic.edf" "i_uarts" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 5016 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_11_0 uw_uart:u_uw_uart\|UARTS:i_uarts\|modgen_counter_11_0:modgen_counter_RxDiv " "Info: Elaborating entity \"modgen_counter_11_0\" for hierarchy \"uw_uart:u_uw_uart\|UARTS:i_uarts\|modgen_counter_11_0:modgen_counter_RxDiv\"" {  } { { "top_kirsch_logic.edf" "modgen_counter_RxDiv" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 3914 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_12_0 uw_uart:u_uw_uart\|UARTS:i_uarts\|modgen_counter_12_0:modgen_counter_TxDiv " "Info: Elaborating entity \"modgen_counter_12_0\" for hierarchy \"uw_uart:u_uw_uart\|UARTS:i_uarts\|modgen_counter_12_0:modgen_counter_TxDiv\"" {  } { { "top_kirsch_logic.edf" "modgen_counter_TxDiv" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 3915 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_16_0 uw_uart:u_uw_uart\|modgen_counter_16_0:modgen_counter_waitcount " "Info: Elaborating entity \"modgen_counter_16_0\" for hierarchy \"uw_uart:u_uw_uart\|modgen_counter_16_0:modgen_counter_waitcount\"" {  } { { "top_kirsch_logic.edf" "modgen_counter_waitcount" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 5017 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WEDFX_EDA_TOOL_AUTO_SET" "Precision Synthesis " "Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"Precision Synthesis\" as the tool that generated the EDIF Input File." {  } {  } 0 0 "EDA design entry or synthesis tool was not specified.  Detecting EDA tool \"%1!s!\" as the tool that generated the EDIF Input File." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Warning: Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_key\[1\] " "Warning (15610): No output dependent on input pin \"debug_key\[1\]\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9803 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_key\[2\] " "Warning (15610): No output dependent on input pin \"debug_key\[2\]\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9803 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_key\[3\] " "Warning (15610): No output dependent on input pin \"debug_key\[3\]\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9803 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[0\] " "Warning (15610): No output dependent on input pin \"debug_switch\[0\]\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9804 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[1\] " "Warning (15610): No output dependent on input pin \"debug_switch\[1\]\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9804 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[2\] " "Warning (15610): No output dependent on input pin \"debug_switch\[2\]\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9804 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[3\] " "Warning (15610): No output dependent on input pin \"debug_switch\[3\]\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9804 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[4\] " "Warning (15610): No output dependent on input pin \"debug_switch\[4\]\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9804 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[5\] " "Warning (15610): No output dependent on input pin \"debug_switch\[5\]\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9804 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[6\] " "Warning (15610): No output dependent on input pin \"debug_switch\[6\]\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9804 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[7\] " "Warning (15610): No output dependent on input pin \"debug_switch\[7\]\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9804 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[8\] " "Warning (15610): No output dependent on input pin \"debug_switch\[8\]\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9804 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[9\] " "Warning (15610): No output dependent on input pin \"debug_switch\[9\]\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9804 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[10\] " "Warning (15610): No output dependent on input pin \"debug_switch\[10\]\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9804 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[11\] " "Warning (15610): No output dependent on input pin \"debug_switch\[11\]\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9804 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[12\] " "Warning (15610): No output dependent on input pin \"debug_switch\[12\]\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9804 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[13\] " "Warning (15610): No output dependent on input pin \"debug_switch\[13\]\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9804 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[14\] " "Warning (15610): No output dependent on input pin \"debug_switch\[14\]\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9804 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[15\] " "Warning (15610): No output dependent on input pin \"debug_switch\[15\]\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9804 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[16\] " "Warning (15610): No output dependent on input pin \"debug_switch\[16\]\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9804 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "debug_switch\[17\] " "Warning (15610): No output dependent on input pin \"debug_switch\[17\]\"" {  } { { "top_kirsch_logic.edf" "" { Text "P:/ECE327/proj/uw_tmp/top_kirsch_logic.edf" 9804 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "755 " "Info: Implemented 755 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Info: Implemented 91 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "616 " "Info: Implemented 616 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info: Implemented 24 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 20 14:40:03 2015 " "Info: Processing ended: Fri Mar 20 14:40:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
