// Seed: 4199095407
`resetall
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  input id_2;
  inout id_1;
  assign id_5 = 1;
endmodule
`define pp_6 0
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  input id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  output id_1;
  tri0  id_6;
  logic id_7;
  uwire id_8;
  assign id_6 = id_2;
  logic id_9;
  logic id_10 = 1;
  assign id_10 = 1;
  logic id_11;
  assign id_2[1] = id_8[1] - id_9;
  logic id_12;
  type_24(
      1 == id_6[1], 1'd0, id_6[1'b0 : 1'b0], 1 ^ id_4
  );
  wor   id_13;
  logic id_14;
  logic id_15;
  logic id_16 = id_16;
  logic id_17;
  assign id_13[1'b0] = 1;
endmodule
