;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit state_machine : 
  module state_machine : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip f1 : UInt<1>, flip f2 : UInt<1>, flip r1 : UInt<1>, flip r2 : UInt<1>, out : UInt<3>}
    
    reg state : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[lab7t1.scala 17:24]
    io.out <= UInt<1>("h00") @[lab7t1.scala 18:12]
    node _T = eq(state, UInt<1>("h00")) @[lab7t1.scala 19:17]
    when _T : @[lab7t1.scala 19:24]
      node _T_1 = eq(io.f1, UInt<1>("h00")) @[lab7t1.scala 20:20]
      node _T_2 = eq(io.f2, UInt<1>("h00")) @[lab7t1.scala 20:36]
      node _T_3 = and(_T_1, _T_2) @[lab7t1.scala 20:27]
      when _T_3 : @[lab7t1.scala 20:44]
        state <= UInt<1>("h00") @[lab7t1.scala 21:19]
        io.out <= UInt<1>("h00") @[lab7t1.scala 22:20]
        skip @[lab7t1.scala 20:44]
      else : @[lab7t1.scala 23:51]
        node _T_4 = eq(io.f1, UInt<1>("h01")) @[lab7t1.scala 23:26]
        node _T_5 = eq(io.f2, UInt<1>("h00")) @[lab7t1.scala 23:43]
        node _T_6 = and(_T_4, _T_5) @[lab7t1.scala 23:34]
        when _T_6 : @[lab7t1.scala 23:51]
          state <= UInt<1>("h01") @[lab7t1.scala 24:23]
          io.out <= UInt<1>("h00") @[lab7t1.scala 25:24]
          skip @[lab7t1.scala 23:51]
        else : @[lab7t1.scala 26:51]
          node _T_7 = eq(io.f1, UInt<1>("h00")) @[lab7t1.scala 26:26]
          node _T_8 = eq(io.f2, UInt<1>("h01")) @[lab7t1.scala 26:43]
          node _T_9 = and(_T_7, _T_8) @[lab7t1.scala 26:34]
          when _T_9 : @[lab7t1.scala 26:51]
            state <= UInt<3>("h05") @[lab7t1.scala 27:23]
            io.out <= UInt<1>("h00") @[lab7t1.scala 28:24]
            skip @[lab7t1.scala 26:51]
          else : @[lab7t1.scala 29:51]
            node _T_10 = eq(io.f1, UInt<1>("h01")) @[lab7t1.scala 29:26]
            node _T_11 = eq(io.f2, UInt<1>("h01")) @[lab7t1.scala 29:43]
            node _T_12 = and(_T_10, _T_11) @[lab7t1.scala 29:34]
            when _T_12 : @[lab7t1.scala 29:51]
              state <= UInt<1>("h01") @[lab7t1.scala 30:23]
              io.out <= UInt<1>("h00") @[lab7t1.scala 31:24]
              skip @[lab7t1.scala 29:51]
            else : @[lab7t1.scala 32:20]
              state <= UInt<1>("h01") @[lab7t1.scala 33:23]
              skip @[lab7t1.scala 32:20]
      skip @[lab7t1.scala 19:24]
    else : @[lab7t1.scala 35:31]
      node _T_13 = eq(state, UInt<1>("h01")) @[lab7t1.scala 35:24]
      when _T_13 : @[lab7t1.scala 35:31]
        node _T_14 = eq(io.f1, UInt<1>("h00")) @[lab7t1.scala 36:20]
        node _T_15 = eq(io.r1, UInt<1>("h00")) @[lab7t1.scala 36:36]
        node _T_16 = and(_T_14, _T_15) @[lab7t1.scala 36:27]
        when _T_16 : @[lab7t1.scala 36:43]
          state <= UInt<1>("h00") @[lab7t1.scala 37:27]
          io.out <= UInt<1>("h00") @[lab7t1.scala 38:28]
          skip @[lab7t1.scala 36:43]
        else : @[lab7t1.scala 39:34]
          node _T_17 = eq(io.f1, UInt<1>("h01")) @[lab7t1.scala 39:26]
          when _T_17 : @[lab7t1.scala 39:34]
            state <= UInt<2>("h02") @[lab7t1.scala 40:27]
            io.out <= UInt<1>("h00") @[lab7t1.scala 41:28]
            skip @[lab7t1.scala 39:34]
          else : @[lab7t1.scala 42:51]
            node _T_18 = eq(io.f1, UInt<1>("h00")) @[lab7t1.scala 42:26]
            node _T_19 = eq(io.r1, UInt<1>("h01")) @[lab7t1.scala 42:43]
            node _T_20 = and(_T_18, _T_19) @[lab7t1.scala 42:34]
            when _T_20 : @[lab7t1.scala 42:51]
              state <= UInt<1>("h00") @[lab7t1.scala 43:27]
              io.out <= UInt<1>("h00") @[lab7t1.scala 44:28]
              skip @[lab7t1.scala 42:51]
            else : @[lab7t1.scala 45:20]
              state <= UInt<2>("h02") @[lab7t1.scala 46:27]
              skip @[lab7t1.scala 45:20]
        skip @[lab7t1.scala 35:31]
      else : @[lab7t1.scala 48:31]
        node _T_21 = eq(state, UInt<2>("h02")) @[lab7t1.scala 48:24]
        when _T_21 : @[lab7t1.scala 48:31]
          node _T_22 = eq(io.f1, UInt<1>("h00")) @[lab7t1.scala 49:20]
          node _T_23 = eq(io.r1, UInt<1>("h00")) @[lab7t1.scala 49:36]
          node _T_24 = and(_T_22, _T_23) @[lab7t1.scala 49:27]
          when _T_24 : @[lab7t1.scala 49:43]
            state <= UInt<2>("h02") @[lab7t1.scala 50:23]
            io.out <= UInt<2>("h03") @[lab7t1.scala 51:24]
            skip @[lab7t1.scala 49:43]
          else : @[lab7t1.scala 52:34]
            node _T_25 = eq(io.f1, UInt<1>("h01")) @[lab7t1.scala 52:26]
            when _T_25 : @[lab7t1.scala 52:34]
              state <= UInt<2>("h03") @[lab7t1.scala 53:27]
              io.out <= UInt<2>("h03") @[lab7t1.scala 54:28]
              skip @[lab7t1.scala 52:34]
            else : @[lab7t1.scala 55:51]
              node _T_26 = eq(io.f1, UInt<1>("h00")) @[lab7t1.scala 55:26]
              node _T_27 = eq(io.r1, UInt<1>("h01")) @[lab7t1.scala 55:43]
              node _T_28 = and(_T_26, _T_27) @[lab7t1.scala 55:34]
              when _T_28 : @[lab7t1.scala 55:51]
                state <= UInt<1>("h01") @[lab7t1.scala 56:27]
                io.out <= UInt<2>("h03") @[lab7t1.scala 57:28]
                skip @[lab7t1.scala 55:51]
              else : @[lab7t1.scala 58:20]
                state <= UInt<2>("h03") @[lab7t1.scala 59:27]
                skip @[lab7t1.scala 58:20]
          skip @[lab7t1.scala 48:31]
        else : @[lab7t1.scala 61:31]
          node _T_29 = eq(state, UInt<2>("h03")) @[lab7t1.scala 61:24]
          when _T_29 : @[lab7t1.scala 61:31]
            node _T_30 = eq(state, UInt<2>("h03")) @[lab7t1.scala 62:21]
            when _T_30 : @[lab7t1.scala 62:28]
              state <= UInt<1>("h00") @[lab7t1.scala 63:23]
              io.out <= UInt<1>("h00") @[lab7t1.scala 64:24]
              skip @[lab7t1.scala 62:28]
            else : @[lab7t1.scala 65:20]
              state <= UInt<3>("h04") @[lab7t1.scala 66:23]
              skip @[lab7t1.scala 65:20]
            skip @[lab7t1.scala 61:31]
          else : @[lab7t1.scala 69:31]
            node _T_31 = eq(state, UInt<3>("h04")) @[lab7t1.scala 69:24]
            when _T_31 : @[lab7t1.scala 69:31]
              node _T_32 = eq(io.f2, UInt<1>("h01")) @[lab7t1.scala 70:20]
              when _T_32 : @[lab7t1.scala 70:27]
                state <= UInt<2>("h03") @[lab7t1.scala 71:23]
                io.out <= UInt<3>("h07") @[lab7t1.scala 72:24]
                skip @[lab7t1.scala 70:27]
              else : @[lab7t1.scala 73:51]
                node _T_33 = eq(io.f2, UInt<1>("h00")) @[lab7t1.scala 73:26]
                node _T_34 = eq(io.r2, UInt<1>("h00")) @[lab7t1.scala 73:43]
                node _T_35 = and(_T_33, _T_34) @[lab7t1.scala 73:34]
                when _T_35 : @[lab7t1.scala 73:51]
                  state <= UInt<3>("h04") @[lab7t1.scala 74:23]
                  io.out <= UInt<3>("h07") @[lab7t1.scala 75:24]
                  skip @[lab7t1.scala 73:51]
                else : @[lab7t1.scala 76:51]
                  node _T_36 = eq(io.f2, UInt<1>("h00")) @[lab7t1.scala 76:26]
                  node _T_37 = eq(io.r2, UInt<1>("h01")) @[lab7t1.scala 76:43]
                  node _T_38 = and(_T_36, _T_37) @[lab7t1.scala 76:34]
                  when _T_38 : @[lab7t1.scala 76:51]
                    state <= UInt<3>("h05") @[lab7t1.scala 77:23]
                    io.out <= UInt<3>("h07") @[lab7t1.scala 78:24]
                    skip @[lab7t1.scala 76:51]
                  else : @[lab7t1.scala 79:20]
                    state <= UInt<3>("h05") @[lab7t1.scala 80:23]
                    skip @[lab7t1.scala 79:20]
              skip @[lab7t1.scala 69:31]
            else : @[lab7t1.scala 82:31]
              node _T_39 = eq(state, UInt<3>("h05")) @[lab7t1.scala 82:24]
              when _T_39 : @[lab7t1.scala 82:31]
                node _T_40 = eq(io.f2, UInt<1>("h01")) @[lab7t1.scala 83:20]
                when _T_40 : @[lab7t1.scala 83:28]
                  state <= UInt<3>("h04") @[lab7t1.scala 84:23]
                  io.out <= UInt<1>("h00") @[lab7t1.scala 85:24]
                  skip @[lab7t1.scala 83:28]
                else : @[lab7t1.scala 86:51]
                  node _T_41 = eq(io.f2, UInt<1>("h00")) @[lab7t1.scala 86:26]
                  node _T_42 = eq(io.r2, UInt<1>("h00")) @[lab7t1.scala 86:43]
                  node _T_43 = and(_T_41, _T_42) @[lab7t1.scala 86:34]
                  when _T_43 : @[lab7t1.scala 86:51]
                    state <= UInt<3>("h05") @[lab7t1.scala 87:23]
                    io.out <= UInt<1>("h00") @[lab7t1.scala 88:24]
                    skip @[lab7t1.scala 86:51]
                  else : @[lab7t1.scala 89:51]
                    node _T_44 = eq(io.f2, UInt<1>("h00")) @[lab7t1.scala 89:26]
                    node _T_45 = eq(io.r2, UInt<1>("h01")) @[lab7t1.scala 89:43]
                    node _T_46 = and(_T_44, _T_45) @[lab7t1.scala 89:34]
                    when _T_46 : @[lab7t1.scala 89:51]
                      state <= UInt<1>("h00") @[lab7t1.scala 90:23]
                      io.out <= UInt<1>("h00") @[lab7t1.scala 91:24]
                      skip @[lab7t1.scala 89:51]
                    else : @[lab7t1.scala 92:20]
                      io.out <= UInt<1>("h01") @[lab7t1.scala 93:24]
                      skip @[lab7t1.scala 92:20]
                skip @[lab7t1.scala 82:31]
              else : @[lab7t1.scala 95:16]
                state <= UInt<1>("h01") @[lab7t1.scala 96:15]
                skip @[lab7t1.scala 95:16]
    
