d84bf9d6308e ("clk: ingenic: Make PLL clock enable_bit and stable_bit optional")
b60b0b55926b ("clk: ingenic: Support overriding PLLs M/N/OD calc algorithm")
037f1ffd0f0a ("clk: ingenic: Remove pll_info.no_bypass_bit")
315a8423b203 ("clk: ingenic: Read bypass register only when there is one")
3860dc599b7d ("clk: ingenic: Don't use CLK_SET_RATE_GATE for PLL")
21534fe39c49 ("clk: ingenic: Use readl_poll_timeout instead of custom loop")
29c37341b54f ("clk: ingenic: Use to_clk_info() macro for all clocks")
