module Register_file(
	input					clk,
	input 				read_enable,
	input					write_enable,
	input 	[3:0]		reg1,
	input		[3:0]		reg2,
	input		[15:0] 	in_data,
	output	[15:0]	out_data
);
endmodule 