{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@326:336@HdlIdDef", "wire [ID_WIDTH-1:0] dest_address_id;\nwire [ID_WIDTH-1:0] dest_response_id;\nwire [ID_WIDTH-1:0] src_request_id;\nwire [ID_WIDTH-1:0] src_data_id;\nwire [ID_WIDTH-1:0] src_address_id;\nwire [ID_WIDTH-1:0] src_response_id;\nwire [11:0] dbg_status;\nwire [31:0] dbg_ids0;\nwire [31:0] dbg_ids1;\n\nassign m_dest_axi_araddr = 'd0;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac.v@323:333", "// ID signals from the DMAC, just for debugging\nwire [ID_WIDTH-1:0] dest_request_id;\nwire [ID_WIDTH-1:0] dest_data_id;\nwire [ID_WIDTH-1:0] dest_address_id;\nwire [ID_WIDTH-1:0] dest_response_id;\nwire [ID_WIDTH-1:0] src_request_id;\nwire [ID_WIDTH-1:0] src_data_id;\nwire [ID_WIDTH-1:0] src_address_id;\nwire [ID_WIDTH-1:0] src_response_id;\nwire [11:0] dbg_status;\nwire [31:0] dbg_ids0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@324:334", "wire [ID_WIDTH-1:0] dest_request_id;\nwire [ID_WIDTH-1:0] dest_data_id;\nwire [ID_WIDTH-1:0] dest_address_id;\nwire [ID_WIDTH-1:0] dest_response_id;\nwire [ID_WIDTH-1:0] src_request_id;\nwire [ID_WIDTH-1:0] src_data_id;\nwire [ID_WIDTH-1:0] src_address_id;\nwire [ID_WIDTH-1:0] src_response_id;\nwire [11:0] dbg_status;\nwire [31:0] dbg_ids0;\nwire [31:0] dbg_ids1;\n"], ["hdl/library/axi_dmac/axi_dmac.v@328:338", "wire [ID_WIDTH-1:0] src_request_id;\nwire [ID_WIDTH-1:0] src_data_id;\nwire [ID_WIDTH-1:0] src_address_id;\nwire [ID_WIDTH-1:0] src_response_id;\nwire [11:0] dbg_status;\nwire [31:0] dbg_ids0;\nwire [31:0] dbg_ids1;\n\nassign m_dest_axi_araddr = 'd0;\nassign m_dest_axi_arlen = 'd0;\nassign m_dest_axi_arsize = 'd0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@325:335", "wire [ID_WIDTH-1:0] dest_data_id;\nwire [ID_WIDTH-1:0] dest_address_id;\nwire [ID_WIDTH-1:0] dest_response_id;\nwire [ID_WIDTH-1:0] src_request_id;\nwire [ID_WIDTH-1:0] src_data_id;\nwire [ID_WIDTH-1:0] src_address_id;\nwire [ID_WIDTH-1:0] src_response_id;\nwire [11:0] dbg_status;\nwire [31:0] dbg_ids0;\nwire [31:0] dbg_ids1;\n\n"], ["hdl/library/axi_dmac/axi_dmac.v@322:332", "\n// ID signals from the DMAC, just for debugging\nwire [ID_WIDTH-1:0] dest_request_id;\nwire [ID_WIDTH-1:0] dest_data_id;\nwire [ID_WIDTH-1:0] dest_address_id;\nwire [ID_WIDTH-1:0] dest_response_id;\nwire [ID_WIDTH-1:0] src_request_id;\nwire [ID_WIDTH-1:0] src_data_id;\nwire [ID_WIDTH-1:0] src_address_id;\nwire [ID_WIDTH-1:0] src_response_id;\nwire [11:0] dbg_status;\n"], ["hdl/library/axi_dmac/axi_dmac.v@321:331", "  REAL_MAX_BYTES_PER_BURST > 2 ? 2 : 1;\n\n// ID signals from the DMAC, just for debugging\nwire [ID_WIDTH-1:0] dest_request_id;\nwire [ID_WIDTH-1:0] dest_data_id;\nwire [ID_WIDTH-1:0] dest_address_id;\nwire [ID_WIDTH-1:0] dest_response_id;\nwire [ID_WIDTH-1:0] src_request_id;\nwire [ID_WIDTH-1:0] src_data_id;\nwire [ID_WIDTH-1:0] src_address_id;\nwire [ID_WIDTH-1:0] src_response_id;\n"], ["hdl/library/axi_dmac/axi_dmac.v@327:337", "wire [ID_WIDTH-1:0] dest_response_id;\nwire [ID_WIDTH-1:0] src_request_id;\nwire [ID_WIDTH-1:0] src_data_id;\nwire [ID_WIDTH-1:0] src_address_id;\nwire [ID_WIDTH-1:0] src_response_id;\nwire [11:0] dbg_status;\nwire [31:0] dbg_ids0;\nwire [31:0] dbg_ids1;\n\nassign m_dest_axi_araddr = 'd0;\nassign m_dest_axi_arlen = 'd0;\n"]], "Diff Content": {"Delete": [[331, "wire [ID_WIDTH-1:0] src_response_id;\n"]], "Add": []}}