Info (10281): Verilog HDL Declaration information at shitLogic.sv(12): object "initial_y" differs only in case from object "INITIAL_Y" in the same scope File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shit/shitLogic.sv Line: 12
Warning (10268): Verilog HDL information at square_object.sv(38): always construct contains both blocking and non-blocking assignments File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/square_object.sv Line: 38
