// Generated by CIRCT 42e53322a
module mux4(	// /tmp/tmp.xzCmemTENh/22504_VossII_src_bin_fl_bugs_mux4.cleaned.mlir:2:3
  input        din_0,	// /tmp/tmp.xzCmemTENh/22504_VossII_src_bin_fl_bugs_mux4.cleaned.mlir:2:22
               din_1,	// /tmp/tmp.xzCmemTENh/22504_VossII_src_bin_fl_bugs_mux4.cleaned.mlir:2:38
               din_2,	// /tmp/tmp.xzCmemTENh/22504_VossII_src_bin_fl_bugs_mux4.cleaned.mlir:2:54
               din_3,	// /tmp/tmp.xzCmemTENh/22504_VossII_src_bin_fl_bugs_mux4.cleaned.mlir:2:70
  input  [1:0] sel,	// /tmp/tmp.xzCmemTENh/22504_VossII_src_bin_fl_bugs_mux4.cleaned.mlir:2:86
  output       mux_out	// /tmp/tmp.xzCmemTENh/22504_VossII_src_bin_fl_bugs_mux4.cleaned.mlir:2:101
);

  assign mux_out = sel[1] ? (sel[0] ? din_2 : din_3) : sel[0] ? din_1 : din_0;	// /tmp/tmp.xzCmemTENh/22504_VossII_src_bin_fl_bugs_mux4.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :8:5
endmodule

