{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1579171764051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579171764051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 13:49:23 2020 " "Processing started: Thu Jan 16 13:49:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579171764051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1579171764051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c project03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c project03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1579171764051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1579171764306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextendimm_16bit_to_32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroextendimm_16bit_to_32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroExtendImm_16bit_to_32bit_testbench " "Found entity 1: ZeroExtendImm_16bit_to_32bit_testbench" {  } { { "ZeroExtendImm_16bit_to_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/ZeroExtendImm_16bit_to_32bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextendimm_16bit_to_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroextendimm_16bit_to_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroExtendImm_16bit_to_32bit " "Found entity 1: ZeroExtendImm_16bit_to_32bit" {  } { { "ZeroExtendImm_16bit_to_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/ZeroExtendImm_16bit_to_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextendimm_16bit_to_32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file signextendimm_16bit_to_32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtendImm_16bit_to_32bit_testbench " "Found entity 1: SignExtendImm_16bit_to_32bit_testbench" {  } { { "SignExtendImm_16bit_to_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/SignExtendImm_16bit_to_32bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextendimm_16bit_to_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file signextendimm_16bit_to_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtendImm_16bit_to_32bit " "Found entity 1: SignExtendImm_16bit_to_32bit" {  } { { "SignExtendImm_16bit_to_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/SignExtendImm_16bit_to_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764349 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY ZeroExtendImm_16bit_to_32bit_testbench.v 2 Registers_Unit_32bit_testbench.v(2) " "Verilog HDL macro warning at Registers_Unit_32bit_testbench.v(2): overriding existing definition for macro \"DELAY\", which was defined in \"ZeroExtendImm_16bit_to_32bit_testbench.v\", line 2" {  } { { "Registers_Unit_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Registers_Unit_32bit_testbench.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1579171764351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_unit_32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file registers_unit_32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers_Unit_32bit_testbench " "Found entity 1: Registers_Unit_32bit_testbench" {  } { { "Registers_Unit_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Registers_Unit_32bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_unit_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file registers_unit_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers_Unit_32bit " "Found entity 1: Registers_Unit_32bit" {  } { { "Registers_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Registers_Unit_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764354 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY ZeroExtendImm_16bit_to_32bit_testbench.v 2 mux32bit_4_1_testbench.v(2) " "Verilog HDL macro warning at mux32bit_4_1_testbench.v(2): overriding existing definition for macro \"DELAY\", which was defined in \"ZeroExtendImm_16bit_to_32bit_testbench.v\", line 2" {  } { { "mux32bit_4_1_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/mux32bit_4_1_testbench.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1579171764356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32bit_4_1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32bit_4_1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32bit_4_1_testbench " "Found entity 1: mux32bit_4_1_testbench" {  } { { "mux32bit_4_1_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/mux32bit_4_1_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32bit_4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32bit_4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32bit_4_1 " "Found entity 1: mux32bit_4_1" {  } { { "mux32bit_4_1.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/mux32bit_4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32bit_2_1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32bit_2_1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32bit_2_1_testbench " "Found entity 1: mux32bit_2_1_testbench" {  } { { "mux32bit_2_1_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/mux32bit_2_1_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32bit_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32bit_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32bit_2_1 " "Found entity 1: mux32bit_2_1" {  } { { "mux32bit_2_1.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/mux32bit_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1_testbench " "Found entity 1: mux4_1_testbench" {  } { { "mux4_1_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/mux4_1_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_testbench " "Found entity 1: mux2_1_testbench" {  } { { "mux2_1_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/mux2_1_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764371 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY ZeroExtendImm_16bit_to_32bit_testbench.v 2 MIPS_32bit_testbench.v(3) " "Verilog HDL macro warning at MIPS_32bit_testbench.v(3): overriding existing definition for macro \"DELAY\", which was defined in \"ZeroExtendImm_16bit_to_32bit_testbench.v\", line 2" {  } { { "MIPS_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/MIPS_32bit_testbench.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1579171764373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_32bit_testbench " "Found entity 1: MIPS_32bit_testbench" {  } { { "MIPS_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/MIPS_32bit_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_32bit " "Found entity 1: MIPS_32bit" {  } { { "MIPS_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/MIPS_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764375 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY ZeroExtendImm_16bit_to_32bit_testbench.v 2 Immediate_16to32_testbench.v(2) " "Verilog HDL macro warning at Immediate_16to32_testbench.v(2): overriding existing definition for macro \"DELAY\", which was defined in \"ZeroExtendImm_16bit_to_32bit_testbench.v\", line 2" {  } { { "Immediate_16to32_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Immediate_16to32_testbench.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1579171764377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_16to32_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_16to32_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Immediate_16to32_testbench " "Found entity 1: Immediate_16to32_testbench" {  } { { "Immediate_16to32_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Immediate_16to32_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_16to32.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_16to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Immediate_16to32 " "Found entity 1: Immediate_16to32" {  } { { "Immediate_16to32.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Immediate_16to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764379 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY ZeroExtendImm_16bit_to_32bit_testbench.v 2 Data_Memory_Unit_32bit_testbench.v(2) " "Verilog HDL macro warning at Data_Memory_Unit_32bit_testbench.v(2): overriding existing definition for macro \"DELAY\", which was defined in \"ZeroExtendImm_16bit_to_32bit_testbench.v\", line 2" {  } { { "Data_Memory_Unit_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit_testbench.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1579171764381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_unit_32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_unit_32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory_Unit_32bit_testbench " "Found entity 1: Data_Memory_Unit_32bit_testbench" {  } { { "Data_Memory_Unit_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_unit_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_unit_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory_Unit_32bit " "Found entity 1: Data_Memory_Unit_32bit" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764383 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY ZeroExtendImm_16bit_to_32bit_testbench.v 2 Control_Unit_testbench.v(2) " "Verilog HDL macro warning at Control_Unit_testbench.v(2): overriding existing definition for macro \"DELAY\", which was defined in \"ZeroExtendImm_16bit_to_32bit_testbench.v\", line 2" {  } { { "Control_Unit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Control_Unit_testbench.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1579171764386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_testbench " "Found entity 1: Control_Unit_testbench" {  } { { "Control_Unit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Control_Unit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32bit_testbench " "Found entity 1: ALU32bit_testbench" {  } { { "ALU32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/ALU32bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32bit " "Found entity 1: ALU32bit" {  } { { "ALU32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/ALU32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu1bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU1bit_testbench " "Found entity 1: ALU1bit_testbench" {  } { { "ALU1bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/ALU1bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU1bit " "Found entity 1: ALU1bit" {  } { { "ALU1bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/ALU1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_xor_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file _xor_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 _xor_testbench " "Found entity 1: _xor_testbench" {  } { { "_xor_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/_xor_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file _xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _xor " "Found entity 1: _xor" {  } { { "_xor.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8to32_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file _8to32_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8to32_testbench " "Found entity 1: _8to32_testbench" {  } { { "_8to32_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/_8to32_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8to32.v 1 1 " "Found 1 design units, including 1 entities, in source file _8to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8to32 " "Found entity 1: _8to32" {  } { { "_8to32.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/_8to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory_unit_32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory_unit_32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory_Unit_32bit_testbench " "Found entity 1: Instruction_Memory_Unit_32bit_testbench" {  } { { "Instruction_Memory_Unit_32bit_testbench.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Instruction_Memory_Unit_32bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory_unit_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory_unit_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory_Unit_32bit " "Found entity 1: Instruction_Memory_Unit_32bit" {  } { { "Instruction_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Instruction_Memory_Unit_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579171764409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579171764409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_32bit " "Elaborating entity \"MIPS_32bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1579171764458 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "MIPS_32bit.v(73) " "Verilog HDL warning at MIPS_32bit.v(73): ignoring unsupported system task" {  } { { "MIPS_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/MIPS_32bit.v" 73 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1579171764460 "|MIPS_32bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory_Unit_32bit Instruction_Memory_Unit_32bit:get_Instruction " "Elaborating entity \"Instruction_Memory_Unit_32bit\" for hierarchy \"Instruction_Memory_Unit_32bit:get_Instruction\"" {  } { { "MIPS_32bit.v" "get_Instruction" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/MIPS_32bit.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579171764461 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.data_a 0 Instruction_Memory_Unit_32bit.v(6) " "Net \"Instruction_Memory.data_a\" at Instruction_Memory_Unit_32bit.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Instruction_Memory_Unit_32bit.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1579171764461 "|MIPS_32bit|Instruction_Memory_Unit_32bit:get_Instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.waddr_a 0 Instruction_Memory_Unit_32bit.v(6) " "Net \"Instruction_Memory.waddr_a\" at Instruction_Memory_Unit_32bit.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Instruction_Memory_Unit_32bit.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1579171764461 "|MIPS_32bit|Instruction_Memory_Unit_32bit:get_Instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.we_a 0 Instruction_Memory_Unit_32bit.v(6) " "Net \"Instruction_Memory.we_a\" at Instruction_Memory_Unit_32bit.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Instruction_Memory_Unit_32bit.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1579171764461 "|MIPS_32bit|Instruction_Memory_Unit_32bit:get_Instruction"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:send_control_signals " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:send_control_signals\"" {  } { { "MIPS_32bit.v" "send_control_signals" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/MIPS_32bit.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579171764462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers_Unit_32bit Registers_Unit_32bit:read_or_write_to_registers " "Elaborating entity \"Registers_Unit_32bit\" for hierarchy \"Registers_Unit_32bit:read_or_write_to_registers\"" {  } { { "MIPS_32bit.v" "read_or_write_to_registers" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/MIPS_32bit.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579171764464 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Registers_Unit_32bit.v(28) " "Verilog HDL warning at Registers_Unit_32bit.v(28): ignoring unsupported system task" {  } { { "Registers_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Registers_Unit_32bit.v" 28 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1579171764470 "|MIPS_32bit|Registers_Unit_32bit:read_or_write_to_registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroExtendImm_16bit_to_32bit ZeroExtendImm_16bit_to_32bit:Zeroextend_16bit_immediate_to_32bit " "Elaborating entity \"ZeroExtendImm_16bit_to_32bit\" for hierarchy \"ZeroExtendImm_16bit_to_32bit:Zeroextend_16bit_immediate_to_32bit\"" {  } { { "MIPS_32bit.v" "Zeroextend_16bit_immediate_to_32bit" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/MIPS_32bit.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579171764488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtendImm_16bit_to_32bit SignExtendImm_16bit_to_32bit:Signextend_16bit_immediate_to_32bit " "Elaborating entity \"SignExtendImm_16bit_to_32bit\" for hierarchy \"SignExtendImm_16bit_to_32bit:Signextend_16bit_immediate_to_32bit\"" {  } { { "MIPS_32bit.v" "Signextend_16bit_immediate_to_32bit" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/MIPS_32bit.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579171764490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Immediate_16to32 Immediate_16to32:extend_16bit_immediate_to_32bit " "Elaborating entity \"Immediate_16to32\" for hierarchy \"Immediate_16to32:extend_16bit_immediate_to_32bit\"" {  } { { "MIPS_32bit.v" "extend_16bit_immediate_to_32bit" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/MIPS_32bit.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579171764491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32bit_2_1 mux32bit_2_1:selection_of_Alu_input " "Elaborating entity \"mux32bit_2_1\" for hierarchy \"mux32bit_2_1:selection_of_Alu_input\"" {  } { { "MIPS_32bit.v" "selection_of_Alu_input" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/MIPS_32bit.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579171764492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux32bit_2_1:selection_of_Alu_input\|mux2_1:output_0 " "Elaborating entity \"mux2_1\" for hierarchy \"mux32bit_2_1:selection_of_Alu_input\|mux2_1:output_0\"" {  } { { "mux32bit_2_1.v" "output_0" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/mux32bit_2_1.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579171764493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU32bit ALU32bit:add_operation " "Elaborating entity \"ALU32bit\" for hierarchy \"ALU32bit:add_operation\"" {  } { { "MIPS_32bit.v" "add_operation" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/MIPS_32bit.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579171764509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1bit ALU32bit:add_operation\|ALU1bit:for_bit_0 " "Elaborating entity \"ALU1bit\" for hierarchy \"ALU32bit:add_operation\|ALU1bit:for_bit_0\"" {  } { { "ALU32bit.v" "for_bit_0" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/ALU32bit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579171764511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor ALU32bit:add_operation\|ALU1bit:for_bit_0\|_xor:decide_add_or_subtract " "Elaborating entity \"_xor\" for hierarchy \"ALU32bit:add_operation\|ALU1bit:for_bit_0\|_xor:decide_add_or_subtract\"" {  } { { "ALU1bit.v" "decide_add_or_subtract" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/ALU1bit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579171764512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 ALU32bit:add_operation\|ALU1bit:for_bit_0\|mux4_1:select " "Elaborating entity \"mux4_1\" for hierarchy \"ALU32bit:add_operation\|ALU1bit:for_bit_0\|mux4_1:select\"" {  } { { "ALU1bit.v" "select" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/ALU1bit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579171764513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory_Unit_32bit Data_Memory_Unit_32bit:read_or_write_to_DataMemory " "Elaborating entity \"Data_Memory_Unit_32bit\" for hierarchy \"Data_Memory_Unit_32bit:read_or_write_to_DataMemory\"" {  } { { "MIPS_32bit.v" "read_or_write_to_DataMemory" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/MIPS_32bit.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579171764570 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Data_Memory_Unit_32bit.v(36) " "Verilog HDL warning at Data_Memory_Unit_32bit.v(36): ignoring unsupported system task" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 36 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1579171764571 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Read_data Data_Memory_Unit_32bit.v(21) " "Verilog HDL Always Construct warning at Data_Memory_Unit_32bit.v(21): inferring latch(es) for variable \"Read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1579171764571 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[0\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[0\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764571 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[1\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[1\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764571 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[2\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[2\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764571 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[3\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[3\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764571 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[4\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[4\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764571 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[5\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[5\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764571 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[6\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[6\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764571 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[7\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[7\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764571 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[8\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[8\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764571 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[9\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[9\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764571 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[10\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[10\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764571 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[11\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[11\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764571 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[12\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[12\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764572 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[13\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[13\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764572 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[14\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[14\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764572 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[15\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[15\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764572 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[16\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[16\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764572 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[17\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[17\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764572 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[18\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[18\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764572 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[19\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[19\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764572 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[20\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[20\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764572 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[21\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[21\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764572 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[22\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[22\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764572 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[23\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[23\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764572 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[24\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[24\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764572 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[25\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[25\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764572 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[26\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[26\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764572 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[27\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[27\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764572 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[28\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[28\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764572 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[29\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[29\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764572 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[30\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[30\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764572 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_data\[31\] Data_Memory_Unit_32bit.v(21) " "Inferred latch for \"Read_data\[31\]\" at Data_Memory_Unit_32bit.v(21)" {  } { { "Data_Memory_Unit_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/Data_Memory_Unit_32bit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1579171764572 "|MIPS_32bit|Data_Memory_Unit_32bit:read_or_write_to_DataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8to32 _8to32:extend_Read_data_memory_8to32 " "Elaborating entity \"_8to32\" for hierarchy \"_8to32:extend_Read_data_memory_8to32\"" {  } { { "MIPS_32bit.v" "extend_Read_data_memory_8to32" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/MIPS_32bit.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579171764574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32bit_4_1 mux32bit_4_1:selection_of_whichData_writeToRegisters " "Elaborating entity \"mux32bit_4_1\" for hierarchy \"mux32bit_4_1:selection_of_whichData_writeToRegisters\"" {  } { { "MIPS_32bit.v" "selection_of_whichData_writeToRegisters" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/MIPS_32bit.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579171764575 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1579171765148 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579171765148 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "MIPS_32bit.v" "" { Text "C:/altera/13.1/workspace/org/hw3_new/1801042004_murat_yildiz/MIPS_32bit.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579171765188 "|MIPS_32bit|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1579171765188 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1579171765188 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1579171765188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1579171765188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579171765235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 13:49:25 2020 " "Processing ended: Thu Jan 16 13:49:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579171765235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579171765235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579171765235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579171765235 ""}
