

================================================================
== Synthesis Summary Report of 'top_module'
================================================================
+ General Information: 
    * Date:           Fri Apr 19 20:11:03 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        Project
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvf1517-3-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+
    |    Modules    | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |            |            |     |
    |    & Loops    | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF     |     LUT    | URAM|
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+
    |+ top_module   |     -|  0.16|        1|  10.000|         -|        2|     -|        no|     -|   -|  1132 (~0%)|   4670 (2%)|    -|
    | + hart        |     -|  2.29|        0|   0.000|         -|        0|     -|        no|     -|   -|           -|   2314 (1%)|    -|
    |  + OP_AL_32I  |     -|  3.71|        0|   0.000|         -|        0|     -|        no|     -|   -|           -|  1692 (~0%)|    -|
    +---------------+------+------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 64       |
| inst1     | ap_none | in        | 32       |
| inst2     | ap_none | in        | 32       |
| pc        | ap_none | in        | 32       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| pc       | in        | ap_int<32> |
| inst1    | in        | ap_int<32> |
| inst2    | in        | ap_int<32> |
| return   | out       |            |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| pc       | pc           | port    |
| inst1    | inst1        | port    |
| inst2    | inst2        | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+------------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-------------------------+-----+--------+------------+-----+--------+---------+
| + top_module            | 0   |        |            |     |        |         |
|   add_ln34_fu_10098_p2  |     |        | add_ln34   | add | fabric | 0       |
|   add_ln27_fu_10115_p2  |     |        | add_ln27   | add | fabric | 0       |
|  + hart                 | 0   |        |            |     |        |         |
|    grp_fu_246_p2        |     |        | add_ln33   | add | fabric | 0       |
|    add_ln34_fu_418_p2   |     |        | add_ln34   | add | fabric | 0       |
|    grp_fu_246_p2        |     |        | add_ln31   | add | fabric | 0       |
|    add_ln30_fu_435_p2   |     |        | add_ln30   | add | fabric | 0       |
|   + OP_AL_32I           | 0   |        |            |     |        |         |
|     rd_val_fu_419_p2    |     |        | rd_val     | add | fabric | 0       |
|     grp_fu_291_p2       |     |        | sub_ln38_1 | sub | fabric | 0       |
|     grp_fu_291_p2       |     |        | sub_ln38   | sub | fabric | 0       |
|     rd_val_12_fu_478_p2 |     |        | rd_val_12  | sub | fabric | 0       |
|     grp_fu_291_p2       |     |        | sub_ln27   | sub | fabric | 0       |
|     grp_fu_291_p2       |     |        | sub_ln23   | sub | fabric | 0       |
|     rd_val_7_fu_535_p2  |     |        | rd_val_7   | add | fabric | 0       |
+-------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------+------------------------------------+
| Type            | Options                         | Location                           |
+-----------------+---------------------------------+------------------------------------+
| array_partition | dim=1 type=complete variable=rf | top_module.cpp:8 in top_module, rf |
| inline          | off                             | top_module.cpp:15 in top_module    |
| inline          | off                             | top_module.cpp:17 in top_module    |
+-----------------+---------------------------------+------------------------------------+


