
Cadence Innovus(TM) Implementation System.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
Options:	
Date:		Tue Apr 20 00:29:27 2021
Host:		ensc-esil-01 (x86_64 w/Linux 3.10.0-1127.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-4770S CPU @ 3.10GHz 8192KB)
OS:		CentOS Linux release 7.8.2003 (Core)

License:
		invs	Innovus Implementation System	18.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.

Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ../syn_045/lib/aesbuffer.lef ../vhdl/SRAM_Lib/SRAM.lef}
<CMD> set init_mmmc_file ensc450.view
<CMD> set init_pwr_net VDD
<CMD> set init_top_cell ensc450
<CMD> set init_verilog inputs/ensc450.ref.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set soft_stack_size_limit 31
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_default_delay_arc 1
<CMD> init_design
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
#% Begin Load MMMC data ... (date=04/20 00:30:11, mem=412.7M)
#% End Load MMMC data ... (date=04/20 00:30:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=412.9M, current mem=412.9M)
nangate45nm_caps

Loading LEF file /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

Loading LEF file ../syn_045/lib/aesbuffer.lef ...

Loading LEF file ../vhdl/SRAM_Lib/SRAM.lef ...

viaInitial starts at Tue Apr 20 00:30:11 2021
viaInitial ends at Tue Apr 20 00:30:11 2021
Loading view definition file from ensc450.view
Reading nangate45nm_ls timing library '/ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading nangate45nm_ls timing library '/local-scratch/localhome/escmc27/ensc450/Project/ensc450_system/vhdl/AES_Lib/aesbuffer_slow.lib' ...
Read 1 cells in library 'aesbuffer' 
Reading nangate45nm_ls timing library '/local-scratch/localhome/escmc27/ensc450/Project/ensc450_system/vhdl/SRAM_Lib/SRAM.lib' ...
**WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /local-scratch/localhome/escmc27/ensc450/Project/ensc450_system/vhdl/SRAM_Lib/SRAM.lib, Line 37)
Read 1 cells in library 'SRAM' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=19.2M, fe_cpu=0.21min, fe_real=0.75min, fe_mem=592.4M) ***
#% Begin Load netlist data ... (date=04/20 00:30:12, mem=430.2M)
*** Begin netlist parsing (mem=592.4M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'SRAM' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'SRAM' is defined in LEF but not in the timing library.
Created 136 new cells from 3 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'inputs/ensc450.ref.v'

*** Memory Usage v#1 (Current mem = 594.430M, initial mem = 251.465M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=594.4M) ***
#% End Load netlist data ... (date=04/20 00:30:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=436.5M, current mem=436.5M)
Set top cell to ensc450.
Hooked 136 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell ensc450 ...
*** Netlist is unique.
** info: there are 151 modules.
** info: there are 3079 stdCell insts.
** info: there are 2 macros.

*** Memory Usage v#1 (Current mem = 633.855M, initial mem = 251.465M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: ensc450_av
    RC-Corner Name        : nangate45nm_caps
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'inputs/ensc450.sdc' ...
Current (total cpu=0:00:12.8, real=0:00:45.0, peak res=573.7M, current mem=573.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File inputs/ensc450.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File inputs/ensc450.sdc, Line 44).

INFO (CTE): Reading of timing constraints file inputs/ensc450.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=612.6M, current mem=612.6M)
Current (total cpu=0:00:12.9, real=0:00:45.0, peak res=612.6M, current mem=612.6M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
WARNING   TECHLIB-1177         1  'index_%d' defined in '%s' group should ...
*** Message Summary: 25 warning(s), 2 error(s)

<CMD> set defOutLefVia 1
<CMD> set lefDefOutVersion 5.5
<CMD> floorPlan -d 350 350 10 10 10 10
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 10.070000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 9.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 10.070000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 9.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> setPlaceMode -fp true
<CMD> place_design
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=842.754 CPU=0:00:00.1 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 39 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.4) ***
Deleted 0 physical inst  (cell - / prefix -).
**WARN: (IMPSP-157):	Macro 'my_Mem' is not placed within core boundary.
Type 'man IMPSP-157' for more detail.
**WARN: (IMPSP-157):	Macro 'my_aes' is not placed within core boundary.
Type 'man IMPSP-157' for more detail.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#1 (mem=862.8M)" ...
No user-set net weight.
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
Scan chains were not defined.
#std cell=3040 (0 fixed + 3040 movable) #block=2 (2 floating + 0 preplaced)
#ioInst=0 #net=3516 #term=11439 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=102
stdCell: 3040 single + 0 double + 0 multi
Total standard cell length = 3.8133 (mm), area = 0.0053 (mm^2)
Estimated cell power/ground rail width = 0.175 um
Average module density = 0.447.
Density for the design = 0.447.
       = (stdcell_area 20070 sites (5339 um^2) + block_area 162185 sites (43141 um^2)) / alloc_area 407960 sites (108517 um^2).
Pin Density = 0.02804.
            = total # of pins 11439 / total area 407960.
=== lastAutoLevel = 9 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 8.709e+04 (3.34e+04 5.37e+04)
              Est.  stn bbox = 9.174e+04 (3.48e+04 5.69e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 864.2M
Iteration  2: Total net bbox = 8.709e+04 (3.34e+04 5.37e+04)
              Est.  stn bbox = 9.174e+04 (3.48e+04 5.69e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 864.2M
Iteration  3: Total net bbox = 7.440e+04 (3.12e+04 4.32e+04)
              Est.  stn bbox = 7.877e+04 (3.27e+04 4.60e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 882.2M
Iteration  4: Total net bbox = 3.416e+04 (1.35e+04 2.06e+04)
              Est.  stn bbox = 3.754e+04 (1.49e+04 2.27e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 882.2M
Iteration  5: Total net bbox = 3.760e+04 (1.67e+04 2.09e+04)
              Est.  stn bbox = 4.178e+04 (1.86e+04 2.32e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 882.2M
Iteration  6: Total net bbox = 4.413e+04 (1.95e+04 2.46e+04)
              Est.  stn bbox = 5.099e+04 (2.24e+04 2.85e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 874.2M
Iteration  7: Total net bbox = 8.452e+04 (4.03e+04 4.42e+04)
              Est.  stn bbox = 9.225e+04 (4.35e+04 4.87e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 874.2M
Iteration  8: Total net bbox = 8.452e+04 (4.03e+04 4.42e+04)
              Est.  stn bbox = 9.225e+04 (4.35e+04 4.87e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 874.2M
Iteration  9: Total net bbox = 8.686e+04 (4.17e+04 4.52e+04)
              Est.  stn bbox = 9.633e+04 (4.63e+04 5.01e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 874.2M
Iteration 10: Total net bbox = 8.686e+04 (4.17e+04 4.52e+04)
              Est.  stn bbox = 9.633e+04 (4.63e+04 5.01e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 874.2M
Iteration 11: Total net bbox = 8.809e+04 (4.32e+04 4.49e+04)
              Est.  stn bbox = 9.760e+04 (4.78e+04 4.98e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 874.2M
Iteration 12: Total net bbox = 8.809e+04 (4.32e+04 4.49e+04)
              Est.  stn bbox = 9.760e+04 (4.78e+04 4.98e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 874.2M
Iteration 13: Total net bbox = 7.316e+04 (3.86e+04 3.46e+04)
              Est.  stn bbox = 8.232e+04 (4.35e+04 3.88e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 874.2M
*** cost = 7.316e+04 (3.86e+04 3.46e+04) (cpu for global=0:00:01.9) real=0:00:03.0***
net ignore based on current view = 0
Solver runtime cpu: 0:00:01.5 real: 0:00:01.5
Core Placement runtime cpu: 0:00:01.9 real: 0:00:03.0
*** End of Placement (cpu=0:00:02.1, real=0:00:03.0, mem=874.2M) ***
Some Macros are marked as preplaced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 3, real = 0: 0: 4, mem = 865.2M **
INFO: Finished place_design in floorplan mode - no legalization done.


*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-157            2  Macro '%s' is not placed within core bou...
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> selectInst my_aes
<CMD> setObjFPlanBox Instance my_aes 27.276 150.565 195.426 318.285
<CMD> deselectAll
<CMD> selectInst my_Mem
<CMD> uiSetTool move
<CMD> setObjFPlanBox Instance my_Mem 212.7675 14.708 334.7675 136.708
<CMD> addHaloToBlock {0.08 0.08 0.08 0.08} -fromInstBox -allMacro
<CMD> setPlaceMode -fp true
<CMD> place_design
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=875.0M)" ...
No user-set net weight.
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
Scan chains were not defined.
#std cell=3040 (0 fixed + 3040 movable) #block=2 (0 floating + 2 preplaced)
#ioInst=0 #net=3516 #term=11439 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=102
stdCell: 3040 single + 0 double + 0 multi
Total standard cell length = 3.8133 (mm), area = 0.0053 (mm^2)
Average module density = 0.083.
Density for the design = 0.083.
       = stdcell_area 20070 sites (5339 um^2) / alloc_area 240591 sites (63997 um^2).
Pin Density = 0.02804.
            = total # of pins 11439 / total area 407960.
=== lastAutoLevel = 9 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 2.309e+04 (1.22e+04 1.08e+04)
              Est.  stn bbox = 2.493e+04 (1.37e+04 1.13e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 869.2M
Iteration  2: Total net bbox = 2.309e+04 (1.22e+04 1.08e+04)
              Est.  stn bbox = 2.493e+04 (1.37e+04 1.13e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 869.2M
Iteration  3: Total net bbox = 1.894e+04 (1.22e+04 6.70e+03)
              Est.  stn bbox = 2.141e+04 (1.44e+04 6.99e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 869.2M
Iteration  4: Total net bbox = 1.872e+04 (1.23e+04 6.45e+03)
              Est.  stn bbox = 2.113e+04 (1.45e+04 6.68e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 869.2M
Iteration  5: Total net bbox = 3.125e+04 (1.64e+04 1.49e+04)
              Est.  stn bbox = 3.544e+04 (1.93e+04 1.62e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 869.2M
Iteration  6: Total net bbox = 3.818e+04 (2.10e+04 1.72e+04)
              Est.  stn bbox = 4.610e+04 (2.62e+04 1.99e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 869.2M
Iteration  7: Total net bbox = 7.093e+04 (3.99e+04 3.10e+04)
              Est.  stn bbox = 7.966e+04 (4.55e+04 3.41e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 869.2M
Iteration  8: Total net bbox = 7.093e+04 (3.99e+04 3.10e+04)
              Est.  stn bbox = 7.966e+04 (4.55e+04 3.41e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 869.2M
Iteration  9: Total net bbox = 7.191e+04 (3.99e+04 3.20e+04)
              Est.  stn bbox = 8.155e+04 (4.58e+04 3.58e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 869.2M
Iteration 10: Total net bbox = 7.191e+04 (3.99e+04 3.20e+04)
              Est.  stn bbox = 8.155e+04 (4.58e+04 3.58e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 869.2M
Iteration 11: Total net bbox = 7.251e+04 (4.01e+04 3.24e+04)
              Est.  stn bbox = 8.217e+04 (4.58e+04 3.63e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 870.2M
Iteration 12: Total net bbox = 7.251e+04 (4.01e+04 3.24e+04)
              Est.  stn bbox = 8.217e+04 (4.58e+04 3.63e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 870.2M
Iteration 13: Total net bbox = 7.358e+04 (4.06e+04 3.30e+04)
              Est.  stn bbox = 8.328e+04 (4.64e+04 3.69e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 871.2M
Iteration 14: Total net bbox = 7.358e+04 (4.06e+04 3.30e+04)
              Est.  stn bbox = 8.328e+04 (4.64e+04 3.69e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 871.2M
*** cost = 7.358e+04 (4.06e+04 3.30e+04) (cpu for global=0:00:02.0) real=0:00:02.0***
Solver runtime cpu: 0:00:01.7 real: 0:00:01.6
Core Placement runtime cpu: 0:00:01.9 real: 0:00:02.0
*** End of Placement (cpu=0:00:02.0, real=0:00:02.0, mem=871.2M) ***
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 867.2M **
INFO: Finished place_design in floorplan mode - no legalization done.


*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> editPin -fixedPin 1 -snap TRACK -side Top -unit TRACK -layer 2 -spreadType center -spacing 5.0 -pin {resetn clk {EXT_ADDRBUS[0]} {EXT_ADDRBUS[1]} {EXT_ADDRBUS[2]} {EXT_ADDRBUS[3]} {EXT_ADDRBUS[4]} {EXT_ADDRBUS[5]} {EXT_ADDRBUS[6]} {EXT_ADDRBUS[7]} {EXT_ADDRBUS[8]} {EXT_ADDRBUS[9]} {EXT_ADDRBUS[10]} {EXT_ADDRBUS[11]} {EXT_ADDRBUS[12]} {EXT_ADDRBUS[13]} {EXT_ADDRBUS[14]} {EXT_ADDRBUS[15]} {EXT_ADDRBUS[16]} {EXT_ADDRBUS[17]} {EXT_ADDRBUS[18]} {EXT_ADDRBUS[19]} {EXT_ADDRBUS[20]} {EXT_ADDRBUS[21]} {EXT_ADDRBUS[22]} {EXT_ADDRBUS[23]} {EXT_ADDRBUS[24]} {EXT_ADDRBUS[25]} {EXT_ADDRBUS[26]} {EXT_ADDRBUS[27]} {EXT_ADDRBUS[28]} {EXT_ADDRBUS[29]} {EXT_ADDRBUS[30]} {EXT_ADDRBUS[31]} EXT_MR EXT_MW {EXT_WDATABUS[0]} {EXT_WDATABUS[1]} {EXT_WDATABUS[2]} {EXT_WDATABUS[3]} {EXT_WDATABUS[4]} {EXT_WDATABUS[5]} {EXT_WDATABUS[6]} {EXT_WDATABUS[7]} {EXT_WDATABUS[8]} {EXT_WDATABUS[9]} {EXT_WDATABUS[10]} {EXT_WDATABUS[11]} {EXT_WDATABUS[12]} {EXT_WDATABUS[13]} {EXT_WDATABUS[14]} {EXT_WDATABUS[15]} {EXT_WDATABUS[16]} {EXT_WDATABUS[17]} {EXT_WDATABUS[18]} {EXT_WDATABUS[19]} {EXT_WDATABUS[20]} {EXT_WDATABUS[21]} {EXT_WDATABUS[22]} {EXT_WDATABUS[23]} {EXT_WDATABUS[24]} {EXT_WDATABUS[25]} {EXT_WDATABUS[26]} {EXT_WDATABUS[27]} {EXT_WDATABUS[28]} {EXT_WDATABUS[29]} {EXT_WDATABUS[30]} {EXT_WDATABUS[31]} EXT_BUSY}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [69] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 876.2M).
<CMD> editPin -fixedPin 1 -snap TRACK -side Right -use TIELOW -unit TRACK -layer 2 -spreadType center -spacing 10.0 -pin {EXT_NREADY {EXT_RDATABUS[0]} {EXT_RDATABUS[1]} {EXT_RDATABUS[2]} {EXT_RDATABUS[3]} {EXT_RDATABUS[4]} {EXT_RDATABUS[5]} {EXT_RDATABUS[6]} {EXT_RDATABUS[7]} {EXT_RDATABUS[8]} {EXT_RDATABUS[9]} {EXT_RDATABUS[10]} {EXT_RDATABUS[11]} {EXT_RDATABUS[12]} {EXT_RDATABUS[13]} {EXT_RDATABUS[14]} {EXT_RDATABUS[15]} {EXT_RDATABUS[16]} {EXT_RDATABUS[17]} {EXT_RDATABUS[18]} {EXT_RDATABUS[19]} {EXT_RDATABUS[20]} {EXT_RDATABUS[21]} {EXT_RDATABUS[22]} {EXT_RDATABUS[23]} {EXT_RDATABUS[24]} {EXT_RDATABUS[25]} {EXT_RDATABUS[26]} {EXT_RDATABUS[27]} {EXT_RDATABUS[28]} {EXT_RDATABUS[29]} {EXT_RDATABUS[30]} {EXT_RDATABUS[31]}}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [33] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 876.2M).
<CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 7 bottom 7 left 6 right 6}
#% Begin addRing (date=04/20 00:30:18, mem=656.9M)

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal6 |        4       |       NA       |
|  via6  |        8       |        0       |
| metal7 |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=04/20 00:30:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=658.4M, current mem=658.4M)
<CMD> addStripe -nets {VSS VDD} -layer 6 -direction vertical -width 0.8 -spacing 5.0 -set_to_set_distance 20
#% Begin addStripe (date=04/20 00:30:18, mem=658.4M)

**WARN: (IMPPP-133):	The block boundary of instance 'I_1' was increased to (292.785 137.505) (293.360 138.910) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'I_0' was increased to (293.610 137.495) (294.185 138.900) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[OP][0]' was increased to (171.360 146.675) (174.595 148.075) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[MASTER][1]' was increased to (178.165 142.860) (181.400 144.265) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[SLAVE][2]' was increased to (175.130 149.000) (178.365 150.405) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[MASTER][0]' was increased to (174.080 142.360) (177.315 143.760) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[SLAVE][1]' was increased to (164.615 148.365) (167.850 149.770) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[SLAVE][0]' was increased to (164.695 147.895) (167.930 149.295) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[OP][1]' was increased to (169.615 149.070) (172.850 150.475) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U3' was increased to (193.350 148.210) (194.305 149.615) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U4' was increased to (192.245 144.495) (193.200 145.900) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U5' was increased to (192.090 144.895) (193.045 146.300) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U6' was increased to (193.380 148.025) (194.335 149.430) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U7' was increased to (190.315 146.085) (191.270 147.490) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U8' was increased to (193.370 147.980) (194.325 149.385) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U9' was increased to (190.410 145.600) (191.360 147.005) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U10' was increased to (193.340 148.160) (194.295 149.565) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U17' was increased to (145.310 145.510) (146.265 146.910) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U18' was increased to (140.270 144.940) (141.225 146.345) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U21' was increased to (119.610 149.720) (121.325 151.125) because pins or obstructions were outside the original block boundary.
**WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 52 wires.
ViaGen created 68 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal6 |       52       |       NA       |
|  via6  |       68       |        0       |
+--------+----------------+----------------+
#% End addStripe (date=04/20 00:30:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=659.9M, current mem=659.9M)
<CMD> addStripe -nets {VSS VDD} -layer 7 -direction horizontal -width 0.8 -spacing 5.0 -set_to_set_distance 20
#% Begin addStripe (date=04/20 00:30:18, mem=659.9M)

**WARN: (IMPPP-133):	The block boundary of instance 'I_1' was increased to (292.785 137.505) (293.360 138.910) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'I_0' was increased to (293.610 137.495) (294.185 138.900) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[OP][0]' was increased to (171.360 146.675) (174.595 148.075) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[MASTER][1]' was increased to (178.165 142.860) (181.400 144.265) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[SLAVE][2]' was increased to (175.130 149.000) (178.365 150.405) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[MASTER][0]' was increased to (174.080 142.360) (177.315 143.760) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[SLAVE][1]' was increased to (164.615 148.365) (167.850 149.770) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[SLAVE][0]' was increased to (164.695 147.895) (167.930 149.295) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/c2_op_reg[OP][1]' was increased to (169.615 149.070) (172.850 150.475) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U3' was increased to (193.350 148.210) (194.305 149.615) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U4' was increased to (192.245 144.495) (193.200 145.900) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U5' was increased to (192.090 144.895) (193.045 146.300) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U6' was increased to (193.380 148.025) (194.335 149.430) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U7' was increased to (190.315 146.085) (191.270 147.490) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U8' was increased to (193.370 147.980) (194.325 149.385) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U9' was increased to (190.410 145.600) (191.360 147.005) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U10' was increased to (193.340 148.160) (194.295 149.565) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U17' was increased to (145.310 145.510) (146.265 146.910) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U18' was increased to (140.270 144.940) (141.225 146.345) because pins or obstructions were outside the original block boundary.
**WARN: (IMPPP-133):	The block boundary of instance 'My_bus/U21' was increased to (119.610 149.720) (121.325 151.125) because pins or obstructions were outside the original block boundary.
**WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
Stripe generation is complete.
vias are now being generated.
addStripe created 52 wires.
ViaGen created 484 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via6  |       484      |        0       |
| metal7 |       52       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=04/20 00:30:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=660.0M, current mem=660.0M)
<CMD> globalNetConnect VDD -type pgpin -pin VDD -all
<CMD> globalNetConnect VSS -type pgpin -pin VSS -all
<CMD> globalNetConnect -disconnect -pin VDD -type pgpin -singleInstance my_Mem
<CMD> globalNetConnect VDD -pin VDD -type pgpin -singleInstance my_Mem
<CMD> globalNetConnect -disconnect -pin VSS -type pgpin -singleInstance my_Mem
<CMD> globalNetConnect VSS -pin VSS -type pgpin -singleInstance my_Mem
<CMD> sroute -connect { blockPin corePin floatingStripe } -routingEffort allowShortJogs -nets {VDD VSS}
#% Begin sroute (date=04/20 00:30:19, mem=660.0M)
*** Begin SPECIAL ROUTE on Tue Apr 20 00:30:19 2021 ***
SPECIAL ROUTE ran on directory: /local-scratch/localhome/escmc27/ensc450/Project/ensc450_system/BE_045
SPECIAL ROUTE ran on machine: ensc-esil-01 (Linux 3.10.0-1127.el7.x86_64 x86_64 3.78Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteFollowPadPin set to false
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteRoutingEffort set to 3
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1615.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 136 macros, 40 used
Read in 3042 components
  3040 core components: 0 unplaced, 3040 placed, 0 fixed
  2 block/ring components: 0 unplaced, 0 placed, 2 fixed
Read in 102 physical pins
  102 physical pins: 0 unplaced, 0 placed, 102 fixed
Read in 3 blockages
Read in 102 nets
Read in 2 special nets, 2 routed
Read in 6184 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-511):	instance I_1 is not placed in the correct row, followpin rail may not be generated correctly for it.
**WARN: (IMPSR-511):	instance I_0 is not placed in the correct row, followpin rail may not be generated correctly for it.
**WARN: (IMPSR-511):	instance My_bus/c2_op_reg\[OP\]\[0\] is not placed in the correct row, followpin rail may not be generated correctly for it.
**WARN: (IMPSR-511):	instance My_bus/c2_op_reg\[MASTER\]\[1\] is not placed in the correct row, followpin rail may not be generated correctly for it.
**WARN: (IMPSR-511):	instance My_bus/c2_op_reg\[SLAVE\]\[2\] is not placed in the correct row, followpin rail may not be generated correctly for it.
**WARN: (IMPSR-511):	instance My_bus/c2_op_reg\[MASTER\]\[0\] is not placed in the correct row, followpin rail may not be generated correctly for it.
**WARN: (IMPSR-511):	instance My_bus/c2_op_reg\[SLAVE\]\[1\] is not placed in the correct row, followpin rail may not be generated correctly for it.
**WARN: (IMPSR-511):	instance My_bus/c2_op_reg\[SLAVE\]\[0\] is not placed in the correct row, followpin rail may not be generated correctly for it.
**WARN: (IMPSR-511):	instance My_bus/c2_op_reg\[OP\]\[1\] is not placed in the correct row, followpin rail may not be generated correctly for it.
**WARN: (IMPSR-511):	instance My_bus/U3 is not placed in the correct row, followpin rail may not be generated correctly for it.
**WARN: (IMPSR-511):	instance My_bus/U4 is not placed in the correct row, followpin rail may not be generated correctly for it.
**WARN: (IMPSR-511):	instance My_bus/U5 is not placed in the correct row, followpin rail may not be generated correctly for it.
**WARN: (IMPSR-511):	instance My_bus/U6 is not placed in the correct row, followpin rail may not be generated correctly for it.
**WARN: (IMPSR-511):	instance My_bus/U7 is not placed in the correct row, followpin rail may not be generated correctly for it.
**WARN: (IMPSR-511):	instance My_bus/U8 is not placed in the correct row, followpin rail may not be generated correctly for it.
**WARN: (IMPSR-511):	instance My_bus/U9 is not placed in the correct row, followpin rail may not be generated correctly for it.
**WARN: (IMPSR-511):	instance My_bus/U10 is not placed in the correct row, followpin rail may not be generated correctly for it.
**WARN: (IMPSR-511):	instance My_bus/U17 is not placed in the correct row, followpin rail may not be generated correctly for it.
**WARN: (IMPSR-511):	instance My_bus/U18 is not placed in the correct row, followpin rail may not be generated correctly for it.
**WARN: (IMPSR-511):	instance My_bus/U21 is not placed in the correct row, followpin rail may not be generated correctly for it.
**WARN: (EMS-27):	Message (IMPSR-511) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via7 at (332.39, 149.74) (332.39, 150.14).
  Number of Block ports routed: 8
  Number of Stripe ports routed: 68  open: 4
  Number of Core ports routed: 650  open: 236
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 443
End power routing: cpu: 0:00:03, real: 0:00:03, peak: 1671.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 102 io pins ...
 Updating DB with 21 via definition ...

sroute post-processing starts at Tue Apr 20 00:30:22 2021
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Tue Apr 20 00:30:22 2021

sroute post-processing starts at Tue Apr 20 00:30:22 2021
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Tue Apr 20 00:30:22 2021
sroute created 1382 wires.
ViaGen created 17827 vias, deleted 7 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       936      |       NA       |
|  via1  |      3430      |        0       |
| metal2 |       37       |       NA       |
|  via2  |      3409      |        0       |
| metal3 |       19       |       NA       |
|  via3  |      3413      |        0       |
| metal4 |        5       |       NA       |
|  via4  |      3409      |        0       |
| metal5 |       204      |       NA       |
|  via5  |      3438      |        0       |
| metal6 |       46       |       NA       |
|  via6  |       345      |        0       |
| metal7 |       59       |       NA       |
|  via7  |       344      |        1       |
| metal8 |       50       |       NA       |
|  via8  |       23       |        3       |
| metal9 |       19       |       NA       |
|  via9  |       16       |        3       |
| metal10|        7       |       NA       |
+--------+----------------+----------------+
#% End sroute (date=04/20 00:30:22, total cpu=0:00:03.5, real=0:00:03.0, peak res=719.5M, current mem=719.5M)
<CMD> defOut -floorplan -noStdCells results/ensc450_floor.def
Writing DEF file 'results/ensc450_floor.def', current time is Tue Apr 20 00:30:22 2021 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'results/ensc450_floor.def' is written, current time is Tue Apr 20 00:30:22 2021 ...
<CMD> saveDesign ./DBS/03-floorplan.enc -relativePath -compress
#% Begin save design ... (date=04/20 00:30:22, mem=719.6M)
% Begin Save ccopt configuration ... (date=04/20 00:30:22, mem=719.6M)
% End Save ccopt configuration ... (date=04/20 00:30:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=720.2M, current mem=720.2M)
% Begin Save netlist data ... (date=04/20 00:30:22, mem=720.2M)
Writing Binary DB to ./DBS/03-floorplan.enc.dat.tmp/ensc450.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/20 00:30:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=720.3M, current mem=720.3M)
Saving congestion map file ./DBS/03-floorplan.enc.dat.tmp/ensc450.route.congmap.gz ...
% Begin Save AAE data ... (date=04/20 00:30:22, mem=720.3M)
Saving AAE Data ...
% End Save AAE data ... (date=04/20 00:30:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=720.4M, current mem=720.4M)
% Begin Save clock tree data ... (date=04/20 00:30:22, mem=720.7M)
% End Save clock tree data ... (date=04/20 00:30:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=720.8M, current mem=720.8M)
Saving preference file ./DBS/03-floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/20 00:30:22, mem=720.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/20 00:30:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=721.0M, current mem=721.0M)
Saving Drc markers ...
... 240 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=04/20 00:30:22, mem=721.1M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/20 00:30:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=721.1M, current mem=721.1M)
% Begin Save routing data ... (date=04/20 00:30:22, mem=721.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=933.2M) ***
% End Save routing data ... (date=04/20 00:30:22, total cpu=0:00:00.0, real=0:00:01.0, peak res=721.2M, current mem=721.2M)
Saving property file ./DBS/03-floorplan.enc.dat.tmp/ensc450.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=933.2M) ***
% Begin Save power constraints data ... (date=04/20 00:30:23, mem=721.4M)
% End Save power constraints data ... (date=04/20 00:30:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=721.5M, current mem=721.5M)
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 03-floorplan.enc.dat.tmp
#% End save design ... (date=04/20 00:30:23, total cpu=0:00:00.3, real=0:00:01.0, peak res=728.5M, current mem=669.0M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> summaryReport -outfile results/summary/03-floorplan.rpt
Report saved in file results/summary/03-floorplan.rpt.
<CMD> report_message -start_cmd
<CMD> getRouteMode -maxRouteLayer -quiet
<CMD> getRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode true
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode false
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=939.8M)" ...
<CMD> setDelayCalMode -engine feDc
No user-set net weight.
Options: clkGateAware ignoreScan pinGuide congEffort=low gpeffort=fp 
Scan chains were not defined.
#std cell=3040 (0 fixed + 3040 movable) #block=2 (0 floating + 2 preplaced)
#ioInst=0 #net=3516 #term=11439 #term/net=3.25, #fixedIo=0, #floatIo=0, #fixedPin=102, #floatPin=0
stdCell: 3040 single + 0 double + 0 multi
Total standard cell length = 3.8133 (mm), area = 0.0053 (mm^2)
Average module density = 0.083.
Density for the design = 0.083.
       = stdcell_area 20070 sites (5339 um^2) / alloc_area 240591 sites (63997 um^2).
Pin Density = 0.02804.
            = total # of pins 11439 / total area 407960.
=== lastAutoLevel = 9 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 5.630e+04 (2.42e+04 3.21e+04)
              Est.  stn bbox = 5.993e+04 (2.58e+04 3.41e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 934.0M
Iteration  2: Total net bbox = 5.630e+04 (2.42e+04 3.21e+04)
              Est.  stn bbox = 5.993e+04 (2.58e+04 3.41e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 934.0M
Iteration  3: Total net bbox = 5.309e+04 (2.28e+04 3.02e+04)
              Est.  stn bbox = 5.834e+04 (2.54e+04 3.29e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 934.0M
Iteration  4: Total net bbox = 4.963e+04 (2.14e+04 2.82e+04)
              Est.  stn bbox = 5.450e+04 (2.39e+04 3.06e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 934.0M
Iteration  5: Total net bbox = 5.317e+04 (2.48e+04 2.84e+04)
              Est.  stn bbox = 5.839e+04 (2.75e+04 3.09e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 934.0M
Iteration  6: Total net bbox = 5.969e+04 (2.73e+04 3.24e+04)
              Est.  stn bbox = 6.866e+04 (3.18e+04 3.69e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 934.0M
Iteration  7: Total net bbox = 6.039e+04 (2.79e+04 3.24e+04)
              Est.  stn bbox = 6.937e+04 (3.24e+04 3.69e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 934.0M
Iteration  8: Total net bbox = 6.039e+04 (2.79e+04 3.24e+04)
              Est.  stn bbox = 6.937e+04 (3.24e+04 3.69e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 934.0M
Iteration  9: Total net bbox = 6.246e+04 (2.94e+04 3.31e+04)
              Est.  stn bbox = 7.223e+04 (3.42e+04 3.81e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 934.0M
Iteration 10: Total net bbox = 6.246e+04 (2.94e+04 3.31e+04)
              Est.  stn bbox = 7.223e+04 (3.42e+04 3.81e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 934.0M
Iteration 11: Total net bbox = 6.352e+04 (2.97e+04 3.38e+04)
              Est.  stn bbox = 7.320e+04 (3.44e+04 3.88e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 934.0M
Iteration 12: Total net bbox = 6.352e+04 (2.97e+04 3.38e+04)
              Est.  stn bbox = 7.320e+04 (3.44e+04 3.88e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 934.0M
Iteration 13: Total net bbox = 6.458e+04 (3.03e+04 3.43e+04)
              Est.  stn bbox = 7.428e+04 (3.50e+04 3.93e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 934.0M
Iteration 14: Total net bbox = 6.458e+04 (3.03e+04 3.43e+04)
              Est.  stn bbox = 7.428e+04 (3.50e+04 3.93e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 934.0M
*** cost = 6.458e+04 (3.03e+04 3.43e+04) (cpu for global=0:00:02.0) real=0:00:02.0***
Solver runtime cpu: 0:00:01.6 real: 0:00:01.6
Core Placement runtime cpu: 0:00:02.0 real: 0:00:02.0
*** End of Placement (cpu=0:00:02.2, real=0:00:02.0, mem=934.0M) ***
<CMD> setDelayCalMode -engine aae
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -nrgrAware -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -enableCongRepairV3 -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -congEffort
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getDesignMode -quiet -congEffort
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> getPlaceMode -exp_slack_driven -quiet
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 2, mem = 930.0M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
INFO: Finished place_design in floorplan mode - no legalization done.

<CMD> remove_rf_constraint
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> checkPlace
Begin checking placement ... (start mem=930.0M, init mem=930.0M)
Not Placed on Placement Grid:	3035
Overlapping with other instance:	2624
Pin Access Violation:	1
Orientation Violation:	221
Placement Blockage Violation:	5
*info: Placed = 3042           (Fixed = 2)
*info: Unplaced = 0           
Placement Density:8.22%(5339/64926)
Placement Density (including fixed std cells):8.22%(5339/64926)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=930.0M)
<CMD> saveNetlist results/verilog/ensc450.place.v
Writing Netlist "results/verilog/ensc450.place.v" ...
<CMD> saveDesign ./DBS/04-place.enc -relativePath -compress
#% Begin save design ... (date=04/20 00:30:25, mem=673.1M)
% Begin Save ccopt configuration ... (date=04/20 00:30:25, mem=673.1M)
% End Save ccopt configuration ... (date=04/20 00:30:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=673.2M, current mem=673.2M)
% Begin Save netlist data ... (date=04/20 00:30:25, mem=673.2M)
Writing Binary DB to ./DBS/04-place.enc.dat.tmp/ensc450.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/20 00:30:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=673.5M, current mem=673.5M)
Saving congestion map file ./DBS/04-place.enc.dat.tmp/ensc450.route.congmap.gz ...
% Begin Save AAE data ... (date=04/20 00:30:25, mem=673.5M)
Saving AAE Data ...
% End Save AAE data ... (date=04/20 00:30:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=673.5M, current mem=673.5M)
% Begin Save clock tree data ... (date=04/20 00:30:25, mem=673.5M)
% End Save clock tree data ... (date=04/20 00:30:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=673.5M, current mem=673.5M)
Saving preference file ./DBS/04-place.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/20 00:30:25, mem=673.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/20 00:30:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=673.6M, current mem=673.6M)
Saving Drc markers ...
... 6126 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=04/20 00:30:26, mem=673.6M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/20 00:30:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=673.6M, current mem=673.6M)
% Begin Save routing data ... (date=04/20 00:30:26, mem=673.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=938.1M) ***
% End Save routing data ... (date=04/20 00:30:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=674.6M, current mem=674.6M)
Saving property file ./DBS/04-place.enc.dat.tmp/ensc450.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=938.1M) ***
% Begin Save power constraints data ... (date=04/20 00:30:26, mem=674.6M)
% End Save power constraints data ... (date=04/20 00:30:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=674.6M, current mem=674.6M)
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 04-place.enc.dat.tmp
#% End save design ... (date=04/20 00:30:26, total cpu=0:00:00.3, real=0:00:01.0, peak res=674.6M, current mem=673.5M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=937.1M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide


Phase 1a-1d Overflow: 0.99% H + 1.92% V (0:00:00.1 940.9M)

Phase 1e-1f Overflow: 0.00% H + 0.03% V (0:00:00.0 940.9M)

Phase 1l Overflow: 0.04% H + 0.19% V (0:00:00.1 948.9M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	3	 0.01%
 -4:	0	 0.00%	2	 0.01%
 -3:	1	 0.00%	7	 0.02%
 -2:	3	 0.01%	13	 0.04%
 -1:	7	 0.02%	23	 0.07%
--------------------------------------
  0:	93	 0.27%	45	 0.13%
  1:	69	 0.20%	67	 0.19%
  2:	46	 0.13%	332	 0.96%
  3:	43	 0.12%	751	 2.17%
  4:	144	 0.42%	555	 1.61%
  5:	34142	98.82%	32737	94.79%


Total length: 7.800e+04um, number of vias: 22314
M1(H) length: 1.614e+03um, number of vias: 11179
M2(V) length: 2.094e+04um, number of vias: 8668
M3(H) length: 3.048e+04um, number of vias: 1540
M4(V) length: 1.080e+04um, number of vias: 466
M5(H) length: 3.961e+03um, number of vias: 313
M6(V) length: 8.351e+03um, number of vias: 67
M7(H) length: 3.256e+02um, number of vias: 53
M8(V) length: 9.638e+02um, number of vias: 19
M9(H) length: 2.411e+02um, number of vias: 9
M10(V) length: 3.232e+02um

Peak Memory Usage was 948.9M 
*** Finished trialRoute (cpu=0:00:00.3 mem=948.9M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> setDesignMode -process 45
Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 45nm process node.
<CMD> extractRC
Extraction called for design 'ensc450' of instances=3042 and nets=3782 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 948.855M)
<CMD> setAnalysisMode -checktype setup -skew true -clockPropagation sdcControl
<CMD> setAnalysisMode -analysistype single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/04-place-timeDesign.setup
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=960.008)
Total number of fetched objects 3762
End delay calculation. (MEM=1043.37 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1031.83 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:26.0 mem=1031.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 ensc450_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.322  |  1.322  |  5.413  |  1.586  | 12.102  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc450_av          |  1.322  |  1.322  |  5.413  |  1.586  | 12.102  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     53 (53)      |   -0.065   |     53 (53)      |
|   max_tran     |     53 (675)     |   -0.937   |     53 (675)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.230%
------------------------------------------------------------
Reported timing to dir results/timing/04-place-timeDesign.setup
Total CPU time: 1.21 sec
Total Real time: 2.0 sec
Total Memory Usage: 990.132812 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/04-place.setup.rpt
<CMD> summaryReport -outfile results/summary/04-place.rpt
Report saved in file results/summary/04-place.rpt.
<CMD> initECO ipo1.txt
**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=986.0M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
Options:  -highEffort -noPinGuide


Phase 1a-1d Overflow: 0.99% H + 1.92% V (0:00:00.1 990.8M)

Phase 1e-1h Overflow: 0.00% H + 0.01% V (0:00:00.0 990.8M)

Phase 1l Overflow: 0.03% H + 0.19% V (0:00:00.1 998.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	4	 0.01%
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	7	 0.02%
 -2:	3	 0.01%	13	 0.04%
 -1:	7	 0.02%	23	 0.07%
--------------------------------------
  0:	91	 0.26%	49	 0.14%
  1:	76	 0.22%	58	 0.17%
  2:	42	 0.12%	331	 0.96%
  3:	45	 0.13%	732	 2.12%
  4:	144	 0.42%	580	 1.68%
  5:	34140	98.82%	32737	94.79%


Total length: 7.808e+04um, number of vias: 22365
M1(H) length: 1.602e+03um, number of vias: 11179
M2(V) length: 2.100e+04um, number of vias: 8678
M3(H) length: 3.060e+04um, number of vias: 1551
M4(V) length: 1.066e+04um, number of vias: 473
M5(H) length: 3.842e+03um, number of vias: 325
M6(V) length: 8.469e+03um, number of vias: 71
M7(H) length: 3.324e+02um, number of vias: 55
M8(V) length: 9.574e+02um, number of vias: 21
M9(H) length: 2.293e+02um, number of vias: 12
M10(V) length: 3.920e+02um

Peak Memory Usage was 998.8M 
*** Finished trialRoute (cpu=0:00:00.3 mem=998.8M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> extractRC
Extraction called for design 'ensc450' of instances=3042 and nets=3782 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 984.621M)
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
**ERROR: (IMPSP-9537):	'setPlaceMode -place_design_floorplan_mode true' is not supported in place_opt_design. Please use place_design instead.<CMD> endECO
<CMD> saveNetlist results/verilog/ensc450.postplaceopt.v
Writing Netlist "results/verilog/ensc450.postplaceopt.v" ...
<CMD> saveDesign ./DBS/05-postPlaceOpt.enc -relativePath -compress
#% Begin save design ... (date=04/20 00:30:28, mem=719.9M)
% Begin Save ccopt configuration ... (date=04/20 00:30:28, mem=719.9M)
% End Save ccopt configuration ... (date=04/20 00:30:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=719.9M, current mem=719.9M)
% Begin Save netlist data ... (date=04/20 00:30:28, mem=719.9M)
Writing Binary DB to ./DBS/05-postPlaceOpt.enc.dat.tmp/ensc450.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/20 00:30:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=720.1M, current mem=720.1M)
Saving congestion map file ./DBS/05-postPlaceOpt.enc.dat.tmp/ensc450.route.congmap.gz ...
% Begin Save AAE data ... (date=04/20 00:30:29, mem=720.1M)
Saving AAE Data ...
% End Save AAE data ... (date=04/20 00:30:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=720.1M, current mem=720.1M)
% Begin Save clock tree data ... (date=04/20 00:30:29, mem=721.2M)
% End Save clock tree data ... (date=04/20 00:30:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=721.2M, current mem=721.2M)
Saving preference file ./DBS/05-postPlaceOpt.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/20 00:30:29, mem=721.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/20 00:30:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=721.2M, current mem=721.2M)
Saving Drc markers ...
... 6126 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=04/20 00:30:29, mem=721.2M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/20 00:30:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=721.2M, current mem=721.2M)
% Begin Save routing data ... (date=04/20 00:30:29, mem=721.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=984.6M) ***
% End Save routing data ... (date=04/20 00:30:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=721.2M, current mem=721.2M)
Saving property file ./DBS/05-postPlaceOpt.enc.dat.tmp/ensc450.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=984.6M) ***
% Begin Save power constraints data ... (date=04/20 00:30:29, mem=721.2M)
% End Save power constraints data ... (date=04/20 00:30:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=721.2M, current mem=721.2M)
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 05-postPlaceOpt.enc.dat.tmp
#% End save design ... (date=04/20 00:30:29, total cpu=0:00:00.3, real=0:00:01.0, peak res=721.2M, current mem=699.0M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setAnalysisMode -analysistype single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/05-postPlaceOpt-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=974.852)
Total number of fetched objects 3762
End delay calculation. (MEM=1038.68 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1038.68 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:28.1 mem=1038.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 ensc450_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.302  |  1.302  |  5.410  |  1.567  | 12.102  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc450_av          |  1.302  |  1.302  |  5.410  |  1.567  | 12.102  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     53 (53)      |   -0.065   |     53 (53)      |
|   max_tran     |     53 (675)     |   -0.937   |     53 (675)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.230%
------------------------------------------------------------
Reported timing to dir ./results/timing/05-postPlaceOpt-timeDesign.setup
Total CPU time: 1.13 sec
Total Real time: 2.0 sec
Total Memory Usage: 993.503906 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/05-postPlaceOpt.rpt
<CMD> summaryReport -outfile results/summary/05_postPlaceOpt.rpt
Report saved in file results/summary/05_postPlaceOpt.rpt.
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Checking spec file integrity...

Reading clock tree spec file 'inputs/ensc450.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View ensc450_av :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.02023(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0238705(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.022806(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.02023(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.015855(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.014056(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.033688(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0467(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.0692(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.0816(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View ensc450_av :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.02023(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0238705(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.022806(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.02023(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.015855(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.014056(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.033688(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0467(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.0692(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.0816(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 ensc450_av
Default Analysis Views is ensc450_av


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# MaxDepth         10
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1003.5M) ***
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
**WARN: (IMPCK-8086):	The command changeClockStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (0) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1003.5M) ***
<CMD> clockDesign -specFile inputs/ensc450.cts -outDir results/timing -prefix 06-cts
**ERROR: (IMPSE-25):	You are using a Limited Access feature that requires special setup before you can use it. Please contact Cadence support for more information on how to access this feature.
**WARN: (IMPCK-8086):	The command reportClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
**Info: In 11.1, the new grid-based RC model is used for extraction of parasitic extraction during Pre-Route and Clk-Route-Only analysis mode of CTS. If you save a design in EDI 10.1 and restore it in EDI 11.1, you will expect to see different timing results for Pre-Route and Clk-Route-Only mode. To revert to the old behavior EDI in 11.1, do 'setCTSMode -rcCorrelationAutoMode false' before clock tree synthesis or reporting.
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  my_Mem/clk  my_aes/clk  My_bus/c2_op_reg[OP][0]/CK  My_bus/c2_op_reg[MASTER][1]/CK  My_bus/c2_op_reg[SLAVE][2]/CK  My_bus/c2_op_reg[MASTER][0]/CK  My_bus/c2_op_reg[SLAVE][1]/CK  My_bus/c2_op_reg[SLAVE][0]/CK  My_bus/c2_op_reg[OP][1]/CK  My_DMA/count_reg_reg[0]/CK  My_DMA/count_reg_reg[31]/CK  My_DMA/DMA_State_reg[0]/CK  My_DMA/DMA_State_reg[1]/CK  My_DMA/data_reg_reg[31]/CK  My_DMA/data_reg_reg[30]/CK  My_DMA/data_reg_reg[29]/CK  My_DMA/data_reg_reg[28]/CK  My_DMA/data_reg_reg[27]/CK  My_DMA/data_reg_reg[26]/CK  My_DMA/data_reg_reg[25]/CK  My_DMA/data_reg_reg[24]/CK  My_DMA/data_reg_reg[23]/CK  My_DMA/data_reg_reg[22]/CK  My_DMA/data_reg_reg[21]/CK  My_DMA/data_reg_reg[20]/CK  My_DMA/data_reg_reg[19]/CK  My_DMA/data_reg_reg[18]/CK  My_DMA/data_reg_reg[17]/CK  My_DMA/data_reg_reg[16]/CK  My_DMA/data_reg_reg[15]/CK  My_DMA/data_reg_reg[14]/CK  My_DMA/data_reg_reg[13]/CK  My_DMA/data_reg_reg[12]/CK  My_DMA/data_reg_reg[11]/CK  My_DMA/data_reg_reg[10]/CK  My_DMA/data_reg_reg[9]/CK  My_DMA/data_reg_reg[8]/CK  My_DMA/data_reg_reg[7]/CK  My_DMA/data_reg_reg[6]/CK  My_DMA/data_reg_reg[5]/CK  My_DMA/data_reg_reg[4]/CK  My_DMA/data_reg_reg[3]/CK  My_DMA/data_reg_reg[2]/CK  My_DMA/data_reg_reg[1]/CK  My_DMA/data_reg_reg[0]/CK  My_DMA/count_reg_reg[1]/CK  My_DMA/count_reg_reg[2]/CK  My_DMA/count_reg_reg[3]/CK  My_DMA/count_reg_reg[4]/CK  My_DMA/count_reg_reg[5]/CK  My_DMA/count_reg_reg[6]/CK  My_DMA/count_reg_reg[7]/CK  My_DMA/count_reg_reg[8]/CK  My_DMA/count_reg_reg[9]/CK  My_DMA/count_reg_reg[10]/CK  My_DMA/count_reg_reg[11]/CK  My_DMA/count_reg_reg[12]/CK  My_DMA/count_reg_reg[13]/CK  My_DMA/count_reg_reg[14]/CK  My_DMA/count_reg_reg[15]/CK  My_DMA/count_reg_reg[16]/CK  My_DMA/count_reg_reg[17]/CK  My_DMA/count_reg_reg[18]/CK  My_DMA/count_reg_reg[19]/CK  My_DMA/count_reg_reg[20]/CK  My_DMA/count_reg_reg[21]/CK  My_DMA/count_reg_reg[22]/CK  My_DMA/count_reg_reg[23]/CK  My_DMA/count_reg_reg[24]/CK  My_DMA/count_reg_reg[25]/CK  My_DMA/count_reg_reg[26]/CK  My_DMA/count_reg_reg[27]/CK  My_DMA/count_reg_reg[28]/CK  My_DMA/count_reg_reg[29]/CK  My_DMA/count_reg_reg[30]/CK  My_DMA/rstart_reg_reg[31]/CK  My_DMA/rstart_reg_reg[30]/CK  My_DMA/rstart_reg_reg[29]/CK  My_DMA/rstart_reg_reg[28]/CK  My_DMA/rstart_reg_reg[27]/CK  My_DMA/rstart_reg_reg[26]/CK  My_DMA/rstart_reg_reg[25]/CK  My_DMA/rstart_reg_reg[24]/CK  My_DMA/rstart_reg_reg[23]/CK  My_DMA/rstart_reg_reg[22]/CK  My_DMA/rstart_reg_reg[21]/CK  My_DMA/rstart_reg_reg[20]/CK  My_DMA/rstart_reg_reg[19]/CK  My_DMA/rstart_reg_reg[18]/CK  My_DMA/rstart_reg_reg[17]/CK  My_DMA/rstart_reg_reg[16]/CK  My_DMA/rstart_reg_reg[15]/CK  My_DMA/rstart_reg_reg[14]/CK  My_DMA/rstart_reg_reg[13]/CK  My_DMA/rstart_reg_reg[12]/CK  My_DMA/rstart_reg_reg[11]/CK  My_DMA/rstart_reg_reg[10]/CK  My_DMA/rstart_reg_reg[9]/CK  My_DMA/rstart_reg_reg[8]/CK  My_DMA/rstart_reg_reg[7]/CK  My_DMA/rstart_reg_reg[6]/CK  My_DMA/rstart_reg_reg[5]/CK  My_DMA/rstart_reg_reg[4]/CK  My_DMA/rstart_reg_reg[3]/CK  My_DMA/rstart_reg_reg[2]/CK  My_DMA/rstart_reg_reg[1]/CK  My_DMA/rstart_reg_reg[0]/CK  My_DMA/rstep_reg_reg[31]/CK  My_DMA/rstep_reg_reg[30]/CK  My_DMA/rstep_reg_reg[29]/CK  My_DMA/rstep_reg_reg[28]/CK  My_DMA/rstep_reg_reg[27]/CK  My_DMA/rstep_reg_reg[26]/CK  My_DMA/rstep_reg_reg[25]/CK  My_DMA/rstep_reg_reg[24]/CK  My_DMA/rstep_reg_reg[23]/CK  My_DMA/rstep_reg_reg[22]/CK  My_DMA/rstep_reg_reg[21]/CK  My_DMA/rstep_reg_reg[20]/CK  My_DMA/rstep_reg_reg[19]/CK  My_DMA/rstep_reg_reg[18]/CK  My_DMA/rstep_reg_reg[17]/CK  My_DMA/rstep_reg_reg[16]/CK  My_DMA/rstep_reg_reg[15]/CK  My_DMA/rstep_reg_reg[14]/CK  My_DMA/rstep_reg_reg[13]/CK  My_DMA/rstep_reg_reg[12]/CK  My_DMA/rstep_reg_reg[11]/CK  My_DMA/rstep_reg_reg[10]/CK  My_DMA/rstep_reg_reg[9]/CK  My_DMA/rstep_reg_reg[8]/CK  My_DMA/rstep_reg_reg[7]/CK  My_DMA/rstep_reg_reg[6]/CK  My_DMA/rstep_reg_reg[5]/CK  My_DMA/rstep_reg_reg[4]/CK  My_DMA/rstep_reg_reg[3]/CK  My_DMA/rstep_reg_reg[2]/CK  My_DMA/rstep_reg_reg[1]/CK  My_DMA/rstep_reg_reg[0]/CK  My_DMA/wstart_reg_reg[31]/CK  My_DMA/wstart_reg_reg[30]/CK  My_DMA/wstart_reg_reg[29]/CK  My_DMA/wstart_reg_reg[28]/CK  My_DMA/wstart_reg_reg[27]/CK  My_DMA/wstart_reg_reg[26]/CK  My_DMA/wstart_reg_reg[25]/CK  My_DMA/wstart_reg_reg[24]/CK  My_DMA/wstart_reg_reg[23]/CK  My_DMA/wstart_reg_reg[22]/CK  My_DMA/wstart_reg_reg[21]/CK  My_DMA/wstart_reg_reg[20]/CK  My_DMA/wstart_reg_reg[19]/CK  My_DMA/wstart_reg_reg[18]/CK  My_DMA/wstart_reg_reg[17]/CK  My_DMA/wstart_reg_reg[16]/CK  My_DMA/wstart_reg_reg[15]/CK  My_DMA/wstart_reg_reg[14]/CK  My_DMA/wstart_reg_reg[13]/CK  My_DMA/wstart_reg_reg[12]/CK  My_DMA/wstart_reg_reg[11]/CK  My_DMA/wstart_reg_reg[10]/CK  My_DMA/wstart_reg_reg[9]/CK  My_DMA/wstart_reg_reg[8]/CK  My_DMA/wstart_reg_reg[7]/CK  My_DMA/wstart_reg_reg[6]/CK  My_DMA/wstart_reg_reg[5]/CK  My_DMA/wstart_reg_reg[4]/CK  My_DMA/wstart_reg_reg[3]/CK  My_DMA/wstart_reg_reg[2]/CK  My_DMA/wstart_reg_reg[1]/CK  My_DMA/wstart_reg_reg[0]/CK  My_DMA/wstep_reg_reg[31]/CK  My_DMA/wstep_reg_reg[30]/CK  My_DMA/wstep_reg_reg[29]/CK  My_DMA/wstep_reg_reg[28]/CK  My_DMA/wstep_reg_reg[27]/CK  My_DMA/wstep_reg_reg[26]/CK  My_DMA/wstep_reg_reg[25]/CK  My_DMA/wstep_reg_reg[24]/CK  My_DMA/wstep_reg_reg[23]/CK  My_DMA/wstep_reg_reg[22]/CK  My_DMA/wstep_reg_reg[21]/CK  My_DMA/wstep_reg_reg[20]/CK  My_DMA/wstep_reg_reg[19]/CK  My_DMA/wstep_reg_reg[18]/CK  My_DMA/wstep_reg_reg[17]/CK  My_DMA/wstep_reg_reg[16]/CK  My_DMA/wstep_reg_reg[15]/CK  My_DMA/wstep_reg_reg[14]/CK  My_DMA/wstep_reg_reg[13]/CK  My_DMA/wstep_reg_reg[12]/CK  My_DMA/wstep_reg_reg[11]/CK  My_DMA/wstep_reg_reg[10]/CK  My_DMA/wstep_reg_reg[9]/CK  My_DMA/wstep_reg_reg[8]/CK  My_DMA/wstep_reg_reg[7]/CK  My_DMA/wstep_reg_reg[6]/CK  My_DMA/wstep_reg_reg[5]/CK  My_DMA/wstep_reg_reg[4]/CK  My_DMA/wstep_reg_reg[3]/CK  My_DMA/wstep_reg_reg[2]/CK  My_DMA/wstep_reg_reg[1]/CK  My_DMA/wstep_reg_reg[0]/CK  My_DMA/waddr_reg_reg[0]/CK  My_DMA/waddr_reg_reg[1]/CK  My_DMA/waddr_reg_reg[2]/CK  My_DMA/waddr_reg_reg[3]/CK  My_DMA/waddr_reg_reg[4]/CK  My_DMA/waddr_reg_reg[5]/CK  My_DMA/waddr_reg_reg[6]/CK  My_DMA/waddr_reg_reg[7]/CK  My_DMA/waddr_reg_reg[8]/CK  My_DMA/waddr_reg_reg[9]/CK  My_DMA/waddr_reg_reg[10]/CK  My_DMA/waddr_reg_reg[11]/CK  My_DMA/waddr_reg_reg[12]/CK  My_DMA/waddr_reg_reg[13]/CK  My_DMA/waddr_reg_reg[14]/CK  My_DMA/waddr_reg_reg[15]/CK  My_DMA/waddr_reg_reg[16]/CK  My_DMA/waddr_reg_reg[17]/CK  My_DMA/waddr_reg_reg[18]/CK  My_DMA/waddr_reg_reg[19]/CK  My_DMA/waddr_reg_reg[20]/CK  My_DMA/waddr_reg_reg[21]/CK  My_DMA/waddr_reg_reg[22]/CK  My_DMA/waddr_reg_reg[23]/CK  My_DMA/waddr_reg_reg[24]/CK  My_DMA/waddr_reg_reg[25]/CK  My_DMA/waddr_reg_reg[26]/CK  My_DMA/waddr_reg_reg[27]/CK  My_DMA/waddr_reg_reg[28]/CK  My_DMA/waddr_reg_reg[29]/CK  My_DMA/waddr_reg_reg[30]/CK  My_DMA/waddr_reg_reg[31]/CK  My_DMA/raddr_reg_reg[0]/CK  My_DMA/raddr_reg_reg[1]/CK  My_DMA/raddr_reg_reg[2]/CK  My_DMA/raddr_reg_reg[3]/CK  My_DMA/raddr_reg_reg[4]/CK  My_DMA/raddr_reg_reg[5]/CK  My_DMA/raddr_reg_reg[6]/CK  My_DMA/raddr_reg_reg[7]/CK  My_DMA/raddr_reg_reg[8]/CK  My_DMA/raddr_reg_reg[9]/CK  My_DMA/raddr_reg_reg[10]/CK  My_DMA/raddr_reg_reg[11]/CK  My_DMA/raddr_reg_reg[12]/CK  My_DMA/raddr_reg_reg[13]/CK  My_DMA/raddr_reg_reg[14]/CK  My_DMA/raddr_reg_reg[15]/CK  My_DMA/raddr_reg_reg[16]/CK  My_DMA/raddr_reg_reg[17]/CK  My_DMA/raddr_reg_reg[18]/CK  My_DMA/raddr_reg_reg[19]/CK  My_DMA/raddr_reg_reg[20]/CK  My_DMA/raddr_reg_reg[21]/CK  My_DMA/raddr_reg_reg[22]/CK  My_DMA/raddr_reg_reg[23]/CK  My_DMA/raddr_reg_reg[24]/CK  My_DMA/raddr_reg_reg[25]/CK  My_DMA/raddr_reg_reg[26]/CK  My_DMA/raddr_reg_reg[27]/CK  My_DMA/raddr_reg_reg[28]/CK  My_DMA/raddr_reg_reg[29]/CK  My_DMA/raddr_reg_reg[30]/CK  My_DMA/raddr_reg_reg[31]/CK  My_DMA/ck_S1_ADDRBUS_reg[3]/CK  My_DMA/ck_S1_ADDRBUS_reg[2]/CK  My_DMA/ck_S1_ADDRBUS_reg[1]/CK  My_DMA/ck_S1_ADDRBUS_reg[0]/CK  my_Counter/cstate_reg[0][1]/CK  my_Counter/cstate_reg[0][0]/CK  my_Counter/count_reg[0][0]/CK  my_Counter/count_reg[0][1]/CK  my_Counter/count_reg[0][31]/CK  my_Counter/count_reg[0][2]/CK  my_Counter/count_reg[0][3]/CK  my_Counter/count_reg[0][4]/CK  my_Counter/count_reg[0][5]/CK  my_Counter/count_reg[0][6]/CK  my_Counter/count_reg[0][7]/CK  my_Counter/count_reg[0][8]/CK  my_Counter/count_reg[0][9]/CK  my_Counter/count_reg[0][10]/CK  my_Counter/count_reg[0][11]/CK  my_Counter/count_reg[0][12]/CK  my_Counter/count_reg[0][13]/CK  my_Counter/count_reg[0][14]/CK  my_Counter/count_reg[0][15]/CK  my_Counter/count_reg[0][16]/CK  my_Counter/count_reg[0][17]/CK  my_Counter/count_reg[0][18]/CK  my_Counter/count_reg[0][19]/CK  my_Counter/count_reg[0][20]/CK  my_Counter/count_reg[0][21]/CK  my_Counter/count_reg[0][22]/CK  my_Counter/count_reg[0][23]/CK  my_Counter/count_reg[0][24]/CK  my_Counter/count_reg[0][25]/CK  my_Counter/count_reg[0][26]/CK  my_Counter/count_reg[0][27]/CK  my_Counter/count_reg[0][28]/CK  my_Counter/count_reg[0][29]/CK  my_Counter/count_reg[0][30]/CK  my_Counter/cstate_reg[1][1]/CK  my_Counter/cstate_reg[1][0]/CK  my_Counter/count_reg[1][0]/CK  my_Counter/count_reg[1][1]/CK  my_Counter/count_reg[1][31]/CK  my_Counter/count_reg[1][2]/CK  my_Counter/count_reg[1][3]/CK  my_Counter/count_reg[1][4]/CK  my_Counter/count_reg[1][5]/CK  my_Counter/count_reg[1][6]/CK  my_Counter/count_reg[1][7]/CK  my_Counter/count_reg[1][8]/CK  my_Counter/count_reg[1][9]/CK  my_Counter/count_reg[1][10]/CK  my_Counter/count_reg[1][11]/CK  my_Counter/count_reg[1][12]/CK  my_Counter/count_reg[1][13]/CK  my_Counter/count_reg[1][14]/CK  my_Counter/count_reg[1][15]/CK  my_Counter/count_reg[1][16]/CK  my_Counter/count_reg[1][17]/CK  my_Counter/count_reg[1][18]/CK  my_Counter/count_reg[1][19]/CK  my_Counter/count_reg[1][20]/CK  my_Counter/count_reg[1][21]/CK  my_Counter/count_reg[1][22]/CK  my_Counter/count_reg[1][23]/CK  my_Counter/count_reg[1][24]/CK  my_Counter/count_reg[1][25]/CK  my_Counter/count_reg[1][26]/CK  my_Counter/count_reg[1][27]/CK  my_Counter/count_reg[1][28]/CK  my_Counter/count_reg[1][29]/CK  my_Counter/count_reg[1][30]/CK  my_Counter/cstate_reg[2][1]/CK  my_Counter/cstate_reg[2][0]/CK  my_Counter/count_reg[2][0]/CK  my_Counter/count_reg[2][1]/CK  my_Counter/count_reg[2][31]/CK  my_Counter/count_reg[2][2]/CK  my_Counter/count_reg[2][3]/CK  my_Counter/count_reg[2][4]/CK  my_Counter/count_reg[2][5]/CK  my_Counter/count_reg[2][6]/CK  my_Counter/count_reg[2][7]/CK  my_Counter/count_reg[2][8]/CK  my_Counter/count_reg[2][9]/CK  my_Counter/count_reg[2][10]/CK  my_Counter/count_reg[2][11]/CK  my_Counter/count_reg[2][12]/CK  my_Counter/count_reg[2][13]/CK  my_Counter/count_reg[2][14]/CK  my_Counter/count_reg[2][15]/CK  my_Counter/count_reg[2][16]/CK  my_Counter/count_reg[2][17]/CK  my_Counter/count_reg[2][18]/CK  my_Counter/count_reg[2][19]/CK  my_Counter/count_reg[2][20]/CK  my_Counter/count_reg[2][21]/CK  my_Counter/count_reg[2][22]/CK  my_Counter/count_reg[2][23]/CK  my_Counter/count_reg[2][24]/CK  my_Counter/count_reg[2][25]/CK  my_Counter/count_reg[2][26]/CK  my_Counter/count_reg[2][27]/CK  my_Counter/count_reg[2][28]/CK  my_Counter/count_reg[2][29]/CK  my_Counter/count_reg[2][30]/CK  my_Counter/cstate_reg[3][1]/CK  my_Counter/cstate_reg[3][0]/CK  my_Counter/count_reg[3][0]/CK  my_Counter/count_reg[3][1]/CK  my_Counter/count_reg[3][31]/CK  my_Counter/count_reg[3][2]/CK  my_Counter/count_reg[3][3]/CK  my_Counter/count_reg[3][4]/CK  my_Counter/count_reg[3][5]/CK  my_Counter/count_reg[3][6]/CK  my_Counter/count_reg[3][7]/CK  my_Counter/count_reg[3][8]/CK  my_Counter/count_reg[3][9]/CK  my_Counter/count_reg[3][10]/CK  my_Counter/count_reg[3][11]/CK  my_Counter/count_reg[3][12]/CK  my_Counter/count_reg[3][13]/CK  my_Counter/count_reg[3][14]/CK  my_Counter/count_reg[3][15]/CK  my_Counter/count_reg[3][16]/CK  my_Counter/count_reg[3][17]/CK  my_Counter/count_reg[3][18]/CK  my_Counter/count_reg[3][19]/CK  my_Counter/count_reg[3][20]/CK  my_Counter/count_reg[3][21]/CK  my_Counter/count_reg[3][22]/CK  my_Counter/count_reg[3][23]/CK  my_Counter/count_reg[3][24]/CK  my_Counter/count_reg[3][25]/CK  my_Counter/count_reg[3][26]/CK  my_Counter/count_reg[3][27]/CK  my_Counter/count_reg[3][28]/CK  my_Counter/count_reg[3][29]/CK  my_Counter/count_reg[3][30]/CK  my_Counter/read_addr_reg[1]/CK  my_Counter/read_addr_reg[0]/CK )
Level 1 (Total=409	Sink=409)
Total Sinks		: 409

# Analysis View: ensc450_av
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 409
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): my_aes/clk 2618.6(ps)
Min trig. edge delay at sink(R): My_DMA/waddr_reg_reg[21]/CK 38.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 38.5~2618.6(ps)        200~3000(ps)        
Fall Phase Delay               : 38.5~2618.6(ps)        200~3000(ps)        
Trig. Edge Skew                : 2580.1(ps)             400(ps)             
Rise Skew                      : 2580.1(ps)             
Fall Skew                      : 2580.1(ps)             
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 4564.6(ps)             200(ps)             
Max. Fall Sink Tran.           : 4564.6(ps)             200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 321.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 321.1(ps)              0(ps)               

view ensc450_av : skew = 2580.1ps (required = 400ps)


Generating Clock Analysis Report results/ensc450.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.3)


*** End reportClockTree (cpu=0:00:00.3, real=0:00:00.0, mem=1011.5M) ***
**WARN: (IMPCK-8086):	The command saveClockNets is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
<CMD> saveNetlist results/verilog/ensc450.cts.v
Writing Netlist "results/verilog/ensc450.cts.v" ...
<CMD> saveDesign DBS/06-cts.enc -relativePath -compress
#% Begin save design ... (date=04/20 00:30:31, mem=745.1M)
% Begin Save ccopt configuration ... (date=04/20 00:30:31, mem=745.1M)
% End Save ccopt configuration ... (date=04/20 00:30:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.1M, current mem=745.1M)
% Begin Save clock tree specification data ... (date=04/20 00:30:31, mem=745.1M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/20 00:30:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.1M, current mem=745.1M)
% Begin Save netlist data ... (date=04/20 00:30:31, mem=745.1M)
Writing Binary DB to DBS/06-cts.enc.dat.tmp/ensc450.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/20 00:30:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.4M, current mem=745.4M)
Saving congestion map file DBS/06-cts.enc.dat.tmp/ensc450.route.congmap.gz ...
% Begin Save AAE data ... (date=04/20 00:30:31, mem=745.4M)
Saving AAE Data ...
% End Save AAE data ... (date=04/20 00:30:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.4M, current mem=745.4M)
% Begin Save clock tree data ... (date=04/20 00:30:31, mem=745.4M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file 'DBS/06-cts.enc.dat.tmp/ensc450.ctstch' ...
% End Save clock tree data ... (date=04/20 00:30:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.4M, current mem=745.4M)
Saving preference file DBS/06-cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/20 00:30:31, mem=745.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/20 00:30:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.4M, current mem=745.4M)
Saving Drc markers ...
... 6126 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=04/20 00:30:31, mem=745.4M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/20 00:30:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.4M, current mem=745.4M)
% Begin Save routing data ... (date=04/20 00:30:31, mem=745.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1011.5M) ***
% End Save routing data ... (date=04/20 00:30:32, total cpu=0:00:00.0, real=0:00:01.0, peak res=746.3M, current mem=746.3M)
Saving property file DBS/06-cts.enc.dat.tmp/ensc450.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1011.5M) ***
% Begin Save power constraints data ... (date=04/20 00:30:32, mem=746.3M)
% End Save power constraints data ... (date=04/20 00:30:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=746.3M, current mem=746.3M)
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 06-cts.enc.dat.tmp
#% End save design ... (date=04/20 00:30:32, total cpu=0:00:00.4, real=0:00:01.0, peak res=753.3M, current mem=745.4M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1003.5M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
Options:  -highEffort -noPinGuide


Phase 1a-1d Overflow: 0.99% H + 1.92% V (0:00:00.0 1009.3M)

Phase 1e-1h Overflow: 0.00% H + 0.01% V (0:00:00.0 1009.3M)

Phase 1l Overflow: 0.03% H + 0.19% V (0:00:00.1 1017.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	4	 0.01%
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	7	 0.02%
 -2:	3	 0.01%	13	 0.04%
 -1:	7	 0.02%	23	 0.07%
--------------------------------------
  0:	91	 0.26%	49	 0.14%
  1:	76	 0.22%	58	 0.17%
  2:	42	 0.12%	331	 0.96%
  3:	45	 0.13%	732	 2.12%
  4:	144	 0.42%	580	 1.68%
  5:	34140	98.82%	32737	94.79%


Total length: 7.808e+04um, number of vias: 22365
M1(H) length: 1.602e+03um, number of vias: 11179
M2(V) length: 2.100e+04um, number of vias: 8678
M3(H) length: 3.060e+04um, number of vias: 1551
M4(V) length: 1.066e+04um, number of vias: 473
M5(H) length: 3.842e+03um, number of vias: 325
M6(V) length: 8.469e+03um, number of vias: 71
M7(H) length: 3.324e+02um, number of vias: 55
M8(V) length: 9.574e+02um, number of vias: 21
M9(H) length: 2.293e+02um, number of vias: 12
M10(V) length: 3.920e+02um

Peak Memory Usage was 1017.3M 
*** Finished trialRoute (cpu=0:00:00.3 mem=1017.3M) ***

<CMD> extractRC
Extraction called for design 'ensc450' of instances=3042 and nets=3782 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1003.141M)
<CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir ./results/timing/06-cts-timeDesign.hold
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=986.379)
Total number of fetched objects 3762
End delay calculation. (MEM=1050.21 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1050.21 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:30.4 mem=1050.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 ensc450_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.213  |  0.000  |  0.213  |  0.754  |  0.729  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc450_av          |  0.213  |  0.000  |  0.213  |  0.754  |  0.729  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 8.230%
------------------------------------------------------------
Reported timing to dir ./results/timing/06-cts-timeDesign.hold
Total CPU time: 0.82 sec
Total Real time: 1.0 sec
Total Memory Usage: 1004.507812 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_hold.rpt
<CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/06-cts-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=989.129)
Total number of fetched objects 3762
End delay calculation. (MEM=1052.96 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1052.96 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:31.3 mem=1053.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 ensc450_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  1.302  |  1.302  |  5.410  |  1.567  | 12.102  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc450_av          |  1.302  |  1.302  |  5.410  |  1.567  | 12.102  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     53 (53)      |   -0.065   |     53 (53)      |
|   max_tran     |     53 (675)     |   -0.937   |     53 (675)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.230%
------------------------------------------------------------
Reported timing to dir ./results/timing/06-cts-timeDesign.setup
Total CPU time: 1.07 sec
Total Real time: 2.0 sec
Total Memory Usage: 1007.257812 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_setup.rpt
<CMD> summaryReport -outfile results/summary/06-cts.rpt
Start to collect the design information.
Build netlist information for Cell ensc450.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/06-cts.rpt.
<CMD> initECO temp/ipo2_setup.txt
**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1005.3M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
Options:  -highEffort -noPinGuide


Phase 1a-1d Overflow: 0.99% H + 1.92% V (0:00:00.0 1013.0M)

Phase 1e-1h Overflow: 0.00% H + 0.01% V (0:00:00.0 1013.0M)

Phase 1l Overflow: 0.03% H + 0.19% V (0:00:00.1 1021.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	4	 0.01%
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	7	 0.02%
 -2:	3	 0.01%	13	 0.04%
 -1:	7	 0.02%	23	 0.07%
--------------------------------------
  0:	91	 0.26%	49	 0.14%
  1:	76	 0.22%	58	 0.17%
  2:	42	 0.12%	331	 0.96%
  3:	45	 0.13%	732	 2.12%
  4:	144	 0.42%	580	 1.68%
  5:	34140	98.82%	32737	94.79%


Total length: 7.808e+04um, number of vias: 22365
M1(H) length: 1.602e+03um, number of vias: 11179
M2(V) length: 2.100e+04um, number of vias: 8678
M3(H) length: 3.060e+04um, number of vias: 1551
M4(V) length: 1.066e+04um, number of vias: 473
M5(H) length: 3.842e+03um, number of vias: 325
M6(V) length: 8.469e+03um, number of vias: 71
M7(H) length: 3.324e+02um, number of vias: 55
M8(V) length: 9.574e+02um, number of vias: 21
M9(H) length: 2.293e+02um, number of vias: 12
M10(V) length: 3.920e+02um

Peak Memory Usage was 1021.0M 
*** Finished trialRoute (cpu=0:00:00.3 mem=1021.0M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> extractRC
Extraction called for design 'ensc450' of instances=3042 and nets=3782 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1006.871M)
<CMD> optDesign -postCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 741.6M, totSessionCpu=0:00:33 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1000.9M)

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells

Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1162.93)
Total number of fetched objects 3762
End delay calculation. (MEM=1131.65 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1131.65 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:34.0 mem=1131.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 ensc450_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.231  |  1.494  |  1.231  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   519   |   518   |   519   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     53 (53)      |   -0.065   |     53 (53)      |
|   max_tran     |     53 (675)     |   -0.972   |     53 (675)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.230%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 842.1M, totSessionCpu=0:00:34 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1096.5M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1096.5M) ***
*** Starting optimizing excluded clock nets MEM= 1096.5M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1096.5M) ***
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   101|   800|    -1.07|    93|    93|    -0.08|     0|     0|     0|     0|     1.23|     0.00|       0|       0|       0|   8.23|          |         |
|     8|    89|    -0.65|     7|     7|    -0.04|     0|     0|     0|     0|     2.45|     0.00|     102|       0|       2|   8.40| 0:00:01.0|  1231.1M|
|     1|     4|    -0.01|     1|     1|    -0.00|     0|     0|     0|     0|     2.68|     0.00|       1|       0|       7|   8.43| 0:00:01.0|  1231.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.68|     0.00|       0|       0|       1|   8.44| 0:00:00.0|  1231.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 4 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:02.0 mem=1231.1M) ***

*** Starting refinePlace (0:00:36.8 mem=1247.1M) ***
Total net bbox length = 6.654e+04 (3.168e+04 3.486e+04) (ext = 1.342e+04)
Move report: Detail placement moves 1912 insts, mean move: 0.68 um, max move: 2.54 um
	Max move on inst (my_Counter/add_83_G3/U1_1_15): (285.76, 141.54) --> (284.62, 142.94)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1247.1MB
Summary Report:
Instances move: 1912 (out of 3143 movable)
Instances flipped: 610
Mean displacement: 0.68 um
Max displacement: 2.54 um (Instance: my_Counter/add_83_G3/U1_1_15) (285.76, 141.54) -> (284.62, 142.94)
	Length: 10 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: HA_X1
Total net bbox length = 6.767e+04 (3.216e+04 3.551e+04) (ext = 1.342e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1247.1MB
*** Finished refinePlace (0:00:36.8 mem=1247.1M) ***
*** maximum move = 2.54 um ***
*** Finished re-routing un-routed nets (1247.1M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1247.1M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.04min real=0.05min mem=1115.1M)                             
------------------------------------------------------------

Setup views included:
 ensc450_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.677  |  2.822  |  2.677  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   519   |   518   |   519   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.436%
Routing Overflow: 0.03% H and 0.19% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 861.3M, totSessionCpu=0:00:37 **

Active setup views:
 ensc450_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.066  TNS Slack 0.000 Density 8.44
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     8.44%|        -|   0.066|   0.000|   0:00:00.0| 1150.2M|
|     8.43%|        3|   0.066|   0.000|   0:00:01.0| 1189.3M|
|     8.43%|        3|   0.066|   0.000|   0:00:00.0| 1189.3M|
|     8.41%|       11|   0.066|   0.000|   0:00:00.0| 1189.3M|
|     8.41%|        1|   0.066|   0.000|   0:00:00.0| 1189.3M|
|     7.84%|      723|   0.066|   0.000|   0:00:01.0| 1189.3M|
|     7.84%|        0|   0.066|   0.000|   0:00:00.0| 1189.3M|
|     7.84%|        1|   0.066|   0.000|   0:00:00.0| 1189.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.066  TNS Slack 0.000 Density 7.84
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** Starting refinePlace (0:00:39.2 mem=1189.3M) ***
Total net bbox length = 6.759e+04 (3.216e+04 3.543e+04) (ext = 1.363e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1189.3MB
Summary Report:
Instances move: 0 (out of 3128 movable)
Instances flipped: 2
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.759e+04 (3.216e+04 3.543e+04) (ext = 1.363e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1189.3MB
*** Finished refinePlace (0:00:39.2 mem=1189.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1189.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1189.3M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1116.10M, totSessionCpu=0:00:39).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 33239 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=230 numPGBlocks=33239 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=3604  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3604 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3604 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.25% H + 0.23% V. EstWL: 7.476420e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       100( 0.25%)        14( 0.03%)         1( 0.00%)         1( 0.00%)   ( 0.29%) 
[NR-eGR]  metal3  (3)       137( 0.34%)        24( 0.06%)         2( 0.00%)         0( 0.00%)   ( 0.40%) 
[NR-eGR]  metal4  (4)        76( 0.19%)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.20%) 
[NR-eGR]  metal5  (5)        10( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal6  (6)        16( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal7  (7)         2( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              342( 0.09%)        42( 0.01%)         3( 0.00%)         1( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.13% H + 0.07% V
[NR-eGR] Overflow after earlyGlobalRoute 0.17% H + 0.11% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 2.755000e-01um, number of vias: 11334
[NR-eGR] metal2  (2V) length: 1.554305e+04um, number of vias: 14649
[NR-eGR] metal3  (3H) length: 2.930509e+04um, number of vias: 5842
[NR-eGR] metal4  (4V) length: 1.470267e+04um, number of vias: 788
[NR-eGR] metal5  (5H) length: 6.622616e+03um, number of vias: 613
[NR-eGR] metal6  (6V) length: 9.511771e+03um, number of vias: 70
[NR-eGR] metal7  (7H) length: 8.075100e+02um, number of vias: 43
[NR-eGR] metal8  (8V) length: 1.336649e+03um, number of vias: 4
[NR-eGR] metal9  (9H) length: 7.560000e+01um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 7.790524e+04um, number of vias: 33343
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.153555e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1101.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.20 seconds
Extraction called for design 'ensc450' of instances=3130 and nets=3872 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1101.707M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.89 |          1.78 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.89, normalized total congestion hotspot area = 1.78 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   151.47   140.14   162.67   151.34 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   190.67   274.54   201.87   285.74 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1099.71)
Total number of fetched objects 3850
End delay calculation. (MEM=1163.54 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1163.54 CPU=0:00:00.6 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4|    16|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     2.46|     0.00|       0|       0|       0|   7.84|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.46|     0.00|       4|       0|       0|   7.84| 0:00:00.0|  1182.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.46|     0.00|       0|       0|       0|   7.84| 0:00:00.0|  1182.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1182.6M) ***

*** Starting refinePlace (0:00:41.2 mem=1198.6M) ***
Total net bbox length = 6.760e+04 (3.217e+04 3.543e+04) (ext = 1.355e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1198.6MB
Summary Report:
Instances move: 0 (out of 3132 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.760e+04 (3.217e+04 3.543e+04) (ext = 1.355e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1198.6MB
*** Finished refinePlace (0:00:41.2 mem=1198.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1198.6M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1198.6M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.222%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 ensc450_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'ensc450' of instances=3134 and nets=3876 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1099.707M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 33239 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=230 numPGBlocks=33239 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=3608  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3608 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3608 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.23% H + 0.24% V. EstWL: 7.477260e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        92( 0.23%)        16( 0.04%)         1( 0.00%)         1( 0.00%)   ( 0.27%) 
[NR-eGR]  metal3  (3)       117( 0.29%)        11( 0.03%)        14( 0.03%)         0( 0.00%)   ( 0.35%) 
[NR-eGR]  metal4  (4)        89( 0.22%)         7( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.24%) 
[NR-eGR]  metal5  (5)        12( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal6  (6)         5( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7  (7)         2( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              318( 0.08%)        34( 0.01%)        15( 0.00%)         1( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.12% H + 0.09% V
[NR-eGR] Overflow after earlyGlobalRoute 0.16% H + 0.12% V
[NR-eGR] End Peak syMemory usage = 1102.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.12 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.89 |          1.78 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.89, normalized total congestion hotspot area = 1.78 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   151.47   140.14   162.67   151.34 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   190.67   274.54   201.87   285.74 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1100.21)
Total number of fetched objects 3854
End delay calculation. (MEM=1164.04 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1164.04 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:42.3 mem=1164.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 869.3M, totSessionCpu=0:00:42 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 ensc450_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.464  |  2.623  |  2.464  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   519   |   518   |   519   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.842%
Routing Overflow: 0.16% H and 0.12% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 869.4M, totSessionCpu=0:00:43 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> endECO
<CMD> initECO temp/ipo2_hold.txt
<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'ensc450' of instances=3134 and nets=3876 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_10973_ensc-esil-01_escmc27_ko4ohj/ensc450_10973_u6XHoK.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1029.4M)
Extracted 10.0037% (CPU Time= 0:00:00.2  MEM= 1140.9M)
Extracted 20.0049% (CPU Time= 0:00:00.2  MEM= 1140.9M)
Extracted 30.0037% (CPU Time= 0:00:00.2  MEM= 1140.9M)
Extracted 40.0049% (CPU Time= 0:00:00.3  MEM= 1164.9M)
Extracted 50.0037% (CPU Time= 0:00:00.3  MEM= 1164.9M)
Extracted 60.0049% (CPU Time= 0:00:00.3  MEM= 1164.9M)
Extracted 70.0037% (CPU Time= 0:00:00.3  MEM= 1164.9M)
Extracted 80.0049% (CPU Time= 0:00:00.3  MEM= 1164.9M)
Extracted 90.0037% (CPU Time= 0:00:00.4  MEM= 1164.9M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1164.9M)
Number of Extracted Resistors     : 74122
Number of Extracted Ground Cap.   : 77256
Number of Extracted Coupling Cap. : 214730
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1124.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1124.922M)
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 763.1M, totSessionCpu=0:00:44 **
setExtractRCMode -engine preRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1023.3M)
Extraction called for design 'ensc450' of instances=3134 and nets=3876 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1017.262M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:44.2 mem=1017.3M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 3854
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M)

Active hold views:
 ensc450_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.7/0:00:01.0 (0.7), mem = 0.0M

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1021.27)
Total number of fetched objects 3854
End delay calculation. (MEM=1085.09 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1085.09 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:45.2 mem=1085.1M)
Done building cte setup timing graph (fixHold) cpu=0:00:01.0 real=0:00:02.0 totSessionCpu=0:00:45.2 mem=1085.1M ***
Restoring Auto Hold Views:  ensc450_av
Restoring Hold Target Slack: 0

*Info: minBufDelay = 66.7 ps, libStdDelay = 32.9 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: ensc450_av

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 ensc450_av
Hold  views included:
 ensc450_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.464  |  2.623  |  2.464  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   519   |   518   |   519   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.213  |  0.213  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   452   |   452   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.842%
Routing Overflow: 0.16% H and 0.12% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 782.9M, totSessionCpu=0:00:46 **
*info: Run optDesign holdfix with 1 thread.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch


Active setup views:
 ensc450_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1115.1 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 33239 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=230 numPGBlocks=33239 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=3608  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 3608 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 3608 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.23% H + 0.24% V. EstWL: 7.477260e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        92( 0.23%)        16( 0.04%)         1( 0.00%)         1( 0.00%)   ( 0.27%) 
[NR-eGR]  metal3  (3)       117( 0.29%)        11( 0.03%)        14( 0.03%)         0( 0.00%)   ( 0.35%) 
[NR-eGR]  metal4  (4)        89( 0.22%)         7( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.24%) 
[NR-eGR]  metal5  (5)        12( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal6  (6)         5( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7  (7)         2( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              318( 0.08%)        34( 0.01%)        15( 0.00%)         1( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.12% H + 0.09% V
[NR-eGR] Overflow after earlyGlobalRoute 0.16% H + 0.12% V
[NR-eGR] End Peak syMemory usage = 1120.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.10 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.89 |          1.78 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.89, normalized total congestion hotspot area = 1.78 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   151.47   140.14   162.67   151.34 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   190.67   274.54   201.87   285.74 |        0.89   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 877.6M, totSessionCpu=0:00:46 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 3854
End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:00.7/0:00:00.0 (0.0), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 ensc450_av 
Hold  views included:
 ensc450_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.464  |  2.623  |  2.464  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   519   |   518   |   519   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.213  |  0.213  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   452   |   452   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.842%
Routing Overflow: 0.16% H and 0.12% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 877.8M, totSessionCpu=0:00:46 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> endECO
<CMD> saveNetlist results/verilog/ensc450.postcts.v
Writing Netlist "results/verilog/ensc450.postcts.v" ...
<CMD> saveDesign ./DBS/07-postCtsOpt.enc -relativePath -compress
#% Begin save design ... (date=04/20 00:30:52, mem=877.8M)
% Begin Save ccopt configuration ... (date=04/20 00:30:52, mem=877.8M)
% End Save ccopt configuration ... (date=04/20 00:30:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=877.8M, current mem=877.8M)
% Begin Save clock tree specification data ... (date=04/20 00:30:52, mem=877.8M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/20 00:30:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=878.6M, current mem=878.6M)
% Begin Save netlist data ... (date=04/20 00:30:52, mem=878.6M)
Writing Binary DB to ./DBS/07-postCtsOpt.enc.dat.tmp/ensc450.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/20 00:30:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=878.6M, current mem=878.6M)
Saving congestion map file ./DBS/07-postCtsOpt.enc.dat.tmp/ensc450.route.congmap.gz ...
% Begin Save AAE data ... (date=04/20 00:30:52, mem=879.0M)
Saving AAE Data ...
% End Save AAE data ... (date=04/20 00:30:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=879.0M, current mem=879.0M)
% Begin Save clock tree data ... (date=04/20 00:30:52, mem=879.0M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file './DBS/07-postCtsOpt.enc.dat.tmp/ensc450.ctstch' ...
% End Save clock tree data ... (date=04/20 00:30:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=879.0M, current mem=879.0M)
Saving preference file ./DBS/07-postCtsOpt.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/20 00:30:52, mem=879.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/20 00:30:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=879.0M, current mem=879.0M)
Saving Drc markers ...
... 240 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=04/20 00:30:52, mem=879.0M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/20 00:30:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=879.0M, current mem=879.0M)
% Begin Save routing data ... (date=04/20 00:30:52, mem=879.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1120.8M) ***
% End Save routing data ... (date=04/20 00:30:53, total cpu=0:00:00.0, real=0:00:01.0, peak res=879.0M, current mem=879.0M)
Saving property file ./DBS/07-postCtsOpt.enc.dat.tmp/ensc450.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1120.8M) ***
% Begin Save power constraints data ... (date=04/20 00:30:53, mem=879.0M)
% End Save power constraints data ... (date=04/20 00:30:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=879.0M, current mem=879.0M)
Saving rc congestion map ./DBS/07-postCtsOpt.enc.dat.tmp/ensc450.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 07-postCtsOpt.enc.dat.tmp
#% End save design ... (date=04/20 00:30:53, total cpu=0:00:00.4, real=0:00:01.0, peak res=879.0M, current mem=788.9M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'ensc450' of instances=3134 and nets=3876 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_10973_ensc-esil-01_escmc27_ko4ohj/ensc450_10973_u6XHoK.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1046.9M)
Extracted 10.0037% (CPU Time= 0:00:00.2  MEM= 1158.4M)
Extracted 20.0049% (CPU Time= 0:00:00.2  MEM= 1158.4M)
Extracted 30.0037% (CPU Time= 0:00:00.2  MEM= 1158.4M)
Extracted 40.0049% (CPU Time= 0:00:00.3  MEM= 1182.4M)
Extracted 50.0037% (CPU Time= 0:00:00.3  MEM= 1182.4M)
Extracted 60.0049% (CPU Time= 0:00:00.3  MEM= 1182.4M)
Extracted 70.0037% (CPU Time= 0:00:00.3  MEM= 1182.4M)
Extracted 80.0049% (CPU Time= 0:00:00.3  MEM= 1182.4M)
Extracted 90.0037% (CPU Time= 0:00:00.4  MEM= 1182.4M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1182.4M)
Number of Extracted Resistors     : 74122
Number of Extracted Ground Cap.   : 77256
Number of Extracted Coupling Cap. : 214730
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1142.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1142.398M)
<CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/07-postCTSOpt-timeDesign.hold
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1030.25)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 3854
End delay calculation. (MEM=1094.07 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1094.07 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:48.4 mem=1094.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 ensc450_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.214  |  0.000  |  0.214  |  0.660  |  0.725  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc450_av          |  0.214  |  0.000  |  0.214  |  0.660  |  0.725  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 7.842%
------------------------------------------------------------
Reported timing to dir results/timing/07-postCTSOpt-timeDesign.hold
Total CPU time: 0.91 sec
Total Real time: 1.0 sec
Total Memory Usage: 1048.371094 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/07-postCtsOpt_hold.rpt
<CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/07-postCTSOpt-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1034)
Total number of fetched objects 3854
End delay calculation. (MEM=1097.83 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1097.83 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:49.3 mem=1097.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 ensc450_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.381  |  2.381  |  5.353  |  2.541  | 12.019  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc450_av          |  2.381  |  2.381  |  5.353  |  2.541  | 12.019  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.842%
------------------------------------------------------------
Reported timing to dir ./results/timing/07-postCTSOpt-timeDesign.setup
Total CPU time: 0.99 sec
Total Real time: 1.0 sec
Total Memory Usage: 1050.128906 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/07-postCtsOpt_setup.rpt
<CMD> summaryReport -outfile results/summary/07-postCTSOpt.rpt
Start to collect the design information.
Build netlist information for Cell ensc450.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/07-postCTSOpt.rpt.
<CMD> setAttribute -net clk -weight 100
<CMD> setAttribute -net clk -avoid_detour true
<CMD> setAttribute -net clk -bottom_preferred_routing_layer 2
<CMD> setAttribute -net clk -top_preferred_routing_layer 4
<CMD> setNanoRouteMode -quiet -drouteFixAntenna false
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode false
<CMD> setNanoRouteMode -quiet -routeAntennaCellName default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop false
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 10
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeUseBlockageForAutoGgrid true
<CMD> globalDetailRoute
#% Begin globalDetailRoute (date=04/20 00:30:56, mem=794.2M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteFixAntenna false
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeInsertAntennaDiode false
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 10
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Apr 20 00:30:56 2021
#
#Generating timing data, please wait...
#3681 total nets, 0 already routed, 0 will ignore in trialRoute
#Dump tif for version 2.1
Total number of fetched objects 3854
End delay calculation. (MEM=1105.41 CPU=0:00:00.4 REAL=0:00:00.0)
#Current view: ensc450_av 
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 751.71 (MB), peak = 906.79 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#Start reading timing information from file .timing_file_10973.tif.gz ...
#Read in timing information for 102 ports, 3134 instances from timing file .timing_file_10973.tif.gz.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Start routing data preparation on Tue Apr 20 00:30:58 2021
#
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.80000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.80000.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.000] has 170 nets.
#Voltage range [0.950 - 0.950] has 1 net.
#Voltage range [0.000 - 0.950] has 3705 nets.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 768.00 (MB), peak = 906.79 (MB)
#Merging special wires...
#
#Finished routing data preparation on Tue Apr 20 00:30:58 2021
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.52 (MB)
#Total memory = 768.49 (MB)
#Peak memory = 906.79 (MB)
#
#
#Start global routing on Tue Apr 20 00:30:58 2021
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Apr 20 00:30:58 2021
#
#Start routing resource analysis on Tue Apr 20 00:30:58 2021
#
#Routing resource analysis is done on Tue Apr 20 00:30:58 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1622         878       27889    39.19%
#  metal2         V        1190         652       27889    35.22%
#  metal3         H        1622         878       27889    35.01%
#  metal4         V         804         444       27889    35.23%
#  metal5         H         948         300       27889    23.01%
#  metal6         V         769         479       27889    24.98%
#  metal7         H         246         170       27889    32.40%
#  metal8         V         312         103       27889    23.85%
#  metal9         H         129          40       27889    23.11%
#  metal10        V         129          39       27889    23.69%
#  --------------------------------------------------------------
#  Total                   7773      31.58%      278890    29.57%
#
#
#
#
#Global routing data preparation is done on Tue Apr 20 00:30:58 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 772.79 (MB), peak = 906.79 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 773.43 (MB), peak = 906.79 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 781.68 (MB), peak = 906.79 (MB)
#
#start global routing iteration 2...
#Initial_route: 0.48742
#Reroute: 0.99472
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 792.55 (MB), peak = 906.79 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 793.57 (MB), peak = 906.79 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 268 (skipped).
#Total number of routable nets = 3608.
#Total number of nets in the design = 3876.
#
#3608 routable nets have only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1            3607  
#------------------------------------------
#        Total            1            3607  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1            3607  
#------------------------------------------
#        Total            1            3607  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2       22(0.12%)      5(0.03%)      1(0.01%)   (0.15%)
#  metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     22(0.01%)      5(0.00%)      1(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total wire length = 75878 um.
#Total half perimeter of net bounding box = 70281 um.
#Total wire length on LAYER metal1 = 2848 um.
#Total wire length on LAYER metal2 = 19040 um.
#Total wire length on LAYER metal3 = 29988 um.
#Total wire length on LAYER metal4 = 11136 um.
#Total wire length on LAYER metal5 = 3853 um.
#Total wire length on LAYER metal6 = 7782 um.
#Total wire length on LAYER metal7 = 105 um.
#Total wire length on LAYER metal8 = 968 um.
#Total wire length on LAYER metal9 = 19 um.
#Total wire length on LAYER metal10 = 139 um.
#Total number of vias = 21566
#Up-Via Summary (total 21566):
#           
#-----------------------
# metal1          11216
# metal2           8271
# metal3           1316
# metal4            392
# metal5            261
# metal6             48
# metal7             42
# metal8             12
# metal9              8
#-----------------------
#                 21566 
#
#Max overcon = 5 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 25.82 (MB)
#Total memory = 794.42 (MB)
#Peak memory = 906.79 (MB)
#
#Finished global routing on Tue Apr 20 00:31:01 2021
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 779.40 (MB), peak = 906.79 (MB)
#Start Track Assignment.
#Done with 6047 horizontal wires in 2 hboxes and 5904 vertical wires in 2 hboxes.
#Done with 1389 horizontal wires in 2 hboxes and 1363 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1      2852.05 	  0.04%  	  0.00% 	  0.04%
# metal2     18807.73 	  1.48%  	  0.00% 	  1.42%
# metal3     29751.54 	  0.04%  	  0.00% 	  0.00%
# metal4     11196.35 	  0.02%  	  0.00% 	  0.00%
# metal5      3877.69 	  0.03%  	  0.00% 	  0.00%
# metal6      7779.10 	  0.00%  	  0.00% 	  0.00%
# metal7       110.26 	  0.00%  	  0.00% 	  0.00%
# metal8       979.08 	  0.04%  	  0.00% 	  0.00%
# metal9        25.68 	  0.00%  	  0.00% 	  0.00%
# metal10      140.90 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       75520.37  	  0.39% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 78317 um.
#Total half perimeter of net bounding box = 70281 um.
#Total wire length on LAYER metal1 = 4569 um.
#Total wire length on LAYER metal2 = 18905 um.
#Total wire length on LAYER metal3 = 30697 um.
#Total wire length on LAYER metal4 = 11213 um.
#Total wire length on LAYER metal5 = 3886 um.
#Total wire length on LAYER metal6 = 7802 um.
#Total wire length on LAYER metal7 = 104 um.
#Total wire length on LAYER metal8 = 979 um.
#Total wire length on LAYER metal9 = 22 um.
#Total wire length on LAYER metal10 = 139 um.
#Total number of vias = 21566
#Up-Via Summary (total 21566):
#           
#-----------------------
# metal1          11216
# metal2           8271
# metal3           1316
# metal4            392
# metal5            261
# metal6             48
# metal7             42
# metal8             12
# metal9              8
#-----------------------
#                 21566 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 785.00 (MB), peak = 906.79 (MB)
#
#number of short segments in preferred routing layers
#	metal2    metal3    Total 
#	194       147       341       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 26.11 (MB)
#Total memory = 785.07 (MB)
#Peak memory = 906.79 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	metal1        1        1
#	Totals        1        1
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 819.82 (MB), peak = 906.79 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 819.95 (MB), peak = 906.79 (MB)
#Complete Detail Routing.
#Total wire length = 78365 um.
#Total half perimeter of net bounding box = 70281 um.
#Total wire length on LAYER metal1 = 5200 um.
#Total wire length on LAYER metal2 = 19279 um.
#Total wire length on LAYER metal3 = 28001 um.
#Total wire length on LAYER metal4 = 11958 um.
#Total wire length on LAYER metal5 = 4482 um.
#Total wire length on LAYER metal6 = 8067 um.
#Total wire length on LAYER metal7 = 134 um.
#Total wire length on LAYER metal8 = 1069 um.
#Total wire length on LAYER metal9 = 22 um.
#Total wire length on LAYER metal10 = 154 um.
#Total number of vias = 26876
#Up-Via Summary (total 26876):
#           
#-----------------------
# metal1          12492
# metal2          11057
# metal3           2310
# metal4            603
# metal5            303
# metal6             49
# metal7             44
# metal8             10
# metal9              8
#-----------------------
#                 26876 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = -1.07 (MB)
#Total memory = 784.00 (MB)
#Peak memory = 906.79 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = -1.07 (MB)
#Total memory = 784.00 (MB)
#Peak memory = 906.79 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = -6.68 (MB)
#Total memory = 787.56 (MB)
#Peak memory = 906.79 (MB)
#Number of warnings = 37
#Total number of warnings = 37
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Apr 20 00:31:10 2021
#
#% End globalDetailRoute (date=04/20 00:31:10, total cpu=0:00:13.3, real=0:00:14.0, peak res=804.0M, current mem=787.4M)
<CMD> saveNetlist results/verilog/ensc450.route.v
Writing Netlist "results/verilog/ensc450.route.v" ...
<CMD> saveDesign ./DBS/08-route.enc -relativePath -compress
#% Begin save design ... (date=04/20 00:31:10, mem=787.4M)
% Begin Save ccopt configuration ... (date=04/20 00:31:10, mem=787.4M)
% End Save ccopt configuration ... (date=04/20 00:31:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=787.5M, current mem=787.5M)
% Begin Save clock tree specification data ... (date=04/20 00:31:10, mem=787.5M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/20 00:31:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=788.4M, current mem=788.4M)
% Begin Save netlist data ... (date=04/20 00:31:10, mem=788.4M)
Writing Binary DB to ./DBS/08-route.enc.dat.tmp/ensc450.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/20 00:31:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=788.7M, current mem=788.7M)
Saving congestion map file ./DBS/08-route.enc.dat.tmp/ensc450.route.congmap.gz ...
% Begin Save AAE data ... (date=04/20 00:31:10, mem=789.2M)
Saving AAE Data ...
% End Save AAE data ... (date=04/20 00:31:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=789.2M, current mem=789.2M)
% Begin Save clock tree data ... (date=04/20 00:31:10, mem=789.2M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file './DBS/08-route.enc.dat.tmp/ensc450.ctstch' ...
% End Save clock tree data ... (date=04/20 00:31:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=789.2M, current mem=789.2M)
Saving preference file ./DBS/08-route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/20 00:31:10, mem=789.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/20 00:31:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=789.2M, current mem=789.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/20 00:31:10, mem=789.2M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/20 00:31:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=789.3M, current mem=789.3M)
% Begin Save routing data ... (date=04/20 00:31:10, mem=789.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1044.1M) ***
% End Save routing data ... (date=04/20 00:31:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=790.2M, current mem=790.2M)
Saving property file ./DBS/08-route.enc.dat.tmp/ensc450.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1044.1M) ***
#Saving pin access data to file ./DBS/08-route.enc.dat.tmp/ensc450.apa ...
#
% Begin Save power constraints data ... (date=04/20 00:31:10, mem=790.4M)
% End Save power constraints data ... (date=04/20 00:31:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=790.4M, current mem=790.4M)
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 08-route.enc.dat.tmp
#% End save design ... (date=04/20 00:31:10, total cpu=0:00:00.4, real=0:00:00.0, peak res=790.4M, current mem=787.3M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

<CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
<CMD> setExtractRCMode -engine postRoute -effortLevel low
<CMD> extractRC
Extraction called for design 'ensc450' of instances=3134 and nets=3876 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_10973_ensc-esil-01_escmc27_ko4ohj/ensc450_10973_u6XHoK.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1038.3M)
Extracted 10.0052% (CPU Time= 0:00:00.2  MEM= 1173.9M)
Extracted 20.0067% (CPU Time= 0:00:00.3  MEM= 1173.9M)
Extracted 30.0045% (CPU Time= 0:00:00.3  MEM= 1173.9M)
Extracted 40.006% (CPU Time= 0:00:00.3  MEM= 1173.9M)
Extracted 50.0075% (CPU Time= 0:00:00.3  MEM= 1173.9M)
Extracted 60.0052% (CPU Time= 0:00:00.3  MEM= 1173.9M)
Extracted 70.0067% (CPU Time= 0:00:00.3  MEM= 1173.9M)
Extracted 80.0045% (CPU Time= 0:00:00.4  MEM= 1173.9M)
Extracted 90.006% (CPU Time= 0:00:00.4  MEM= 1173.9M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 1173.9M)
Number of Extracted Resistors     : 53582
Number of Extracted Ground Cap.   : 57098
Number of Extracted Coupling Cap. : 216954
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1133.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1133.848M)
<CMD> setAnalysisMode -checkType hold -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/08-route-timeDesign.hold
#################################################################################
# Design Stage: PostRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1051.64)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 3854
End delay calculation. (MEM=1115.46 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1115.46 CPU=0:00:00.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:05 mem=1115.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 ensc450_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.214  |  0.000  |  0.214  |  0.652  |  0.727  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc450_av          |  0.214  |  0.000  |  0.214  |  0.652  |  0.727  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 7.842%
------------------------------------------------------------
Reported timing to dir results/timing/08-route-timeDesign.hold
Total CPU time: 0.95 sec
Total Real time: 1.0 sec
Total Memory Usage: 1073.757812 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/08-route.hold.rpt
<CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/08-route-timeDesign.setup
#################################################################################
# Design Stage: PostRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1057.12)
Total number of fetched objects 3854
End delay calculation. (MEM=1120.95 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1120.95 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:06 mem=1120.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 ensc450_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.589  |  2.589  |  5.447  |  2.754  | 12.147  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc450_av          |  2.589  |  2.589  |  5.447  |  2.754  | 12.147  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.842%
------------------------------------------------------------
Reported timing to dir results/timing/08-route-timeDesign.setup
Total CPU time: 0.93 sec
Total Real time: 2.0 sec
Total Memory Usage: 1075.25 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/08-route.setup.rpt
<CMD> summaryReport -outfile results/summary/08-route.rpt
Start to collect the design information.
Build netlist information for Cell ensc450.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.

**WARN: (IMPDB-1270):	Some nets (1) did not have valid net lengths.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/08-route.rpt.
<CMD> addFiller -cell {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1} -prefix FILL
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 6099 filler insts (cell FILLCELL_X32 / prefix FILL).
*INFO:   Added 770 filler insts (cell FILLCELL_X16 / prefix FILL).
*INFO:   Added 1186 filler insts (cell FILLCELL_X8 / prefix FILL).
*INFO:   Added 1002 filler insts (cell FILLCELL_X4 / prefix FILL).
*INFO:   Added 3974 filler insts (cell FILLCELL_X1 / prefix FILL).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILL).
*INFO: Total 13031 filler insts added - prefix FILL (CPU: 0:00:00.3).
For 13031 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> fillNotch -reportfile results/fillnotch.rpt
VG: elapsed time: 1.00

  fillNotch ...... Starting .....
  fillNotch ...... Creating Sub-Areas
  fillNotch ...... End of Creating sub-areas
  The total number of 0 gaps are filled.
  The total number of 0 notches are filled.
  The total number of 0 holes are filled.
  The total number of 0 acute angles are filled.
  **********End: fillNotch **********
 (CPU: 0:00:00.6  MEM: 133.4M)


Info: fillNotch is completed.
<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Apr 20 00:31:15 2021

Design Name: ensc450
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (349.9800, 350.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net VDD: dangling Wire.
Net VSS: has special routes with opens, has regular routing with opens.

Begin Summary 
    1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    1 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    5 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    7 total info(s) created.
End Summary

End Time: Tue Apr 20 00:31:15 2021
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 7 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.3  MEM: 0.000M)

<CMD> verifyGeometry -reportfile results/geometry.rpt -noSameNet -noMinSpacing
 *** Starting Verify Geometry (MEM: 1208.6) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 1
  Overlap     : 0
End Summary

  Verification Complete : 1 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.9  MEM: 17.0M)

<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'ensc450' of instances=16165 and nets=3876 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_10973_ensc-esil-01_escmc27_ko4ohj/ensc450_10973_u6XHoK.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1088.9M)
Extracted 10.0052% (CPU Time= 0:00:00.2  MEM= 1224.4M)
Extracted 20.0067% (CPU Time= 0:00:00.3  MEM= 1224.4M)
Extracted 30.0045% (CPU Time= 0:00:00.3  MEM= 1224.4M)
Extracted 40.006% (CPU Time= 0:00:00.3  MEM= 1224.4M)
Extracted 50.0075% (CPU Time= 0:00:00.3  MEM= 1224.4M)
Extracted 60.0052% (CPU Time= 0:00:00.3  MEM= 1224.4M)
Extracted 70.0067% (CPU Time= 0:00:00.3  MEM= 1224.4M)
Extracted 80.0045% (CPU Time= 0:00:00.4  MEM= 1224.4M)
Extracted 90.006% (CPU Time= 0:00:00.4  MEM= 1224.4M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1224.4M)
Number of Extracted Resistors     : 53582
Number of Extracted Ground Cap.   : 57098
Number of Extracted Coupling Cap. : 216954
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1184.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1184.371M)
<CMD> setAnalysisMode -checkType hold -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/09-finishing-timeDesign.hold
#################################################################################
# Design Stage: PostRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1068.46)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 3854
End delay calculation. (MEM=1132.28 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1132.28 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:10 mem=1132.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 ensc450_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.214  |  0.000  |  0.214  |  0.652  |  0.727  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc450_av          |  0.214  |  0.000  |  0.214  |  0.652  |  0.727  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   452   |    0    |   407   |   45    |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 7.842%
       (100.086% with Fillers)
------------------------------------------------------------
Reported timing to dir results/timing/09-finishing-timeDesign.hold
Total CPU time: 0.96 sec
Total Real time: 1.0 sec
Total Memory Usage: 1086.578125 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/09-finishing.hold.rpt
<CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/09-finishing-timeDesign.setup
#################################################################################
# Design Stage: PostRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1070.45)
Total number of fetched objects 3854
End delay calculation. (MEM=1134.28 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1134.28 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:11 mem=1134.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 ensc450_av 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |flopOrLatch2macro                                 |
|         2          |macro2flopOrLatch                                 |
|         3          |macro2macro                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|1:flo..ro|2:mac..ch|3:mac..ro|
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  2.589  |  2.589  |  5.447  |  2.754  | 12.147  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+
|ensc450_av          |  2.589  |  2.589  |  5.447  |  2.754  | 12.147  |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|                    |    0    |    0    |    0    |    0    |    0    |   N/A   |
|                    |   519   |   519   |   407   |   111   |   32    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.842%
       (100.086% with Fillers)
------------------------------------------------------------
Reported timing to dir results/timing/09-finishing-timeDesign.setup
Total CPU time: 0.97 sec
Total Real time: 1.0 sec
Total Memory Usage: 1086.578125 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/09-finishing.setup.rpt
<CMD> defOut -placement -routing -floorplan results/ensc450.def
Writing DEF file 'results/ensc450.def', current time is Tue Apr 20 00:31:20 2021 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'results/ensc450.def' is written, current time is Tue Apr 20 00:31:20 2021 ...
**WARN: (IMPSYC-189):	lefOut command is replaced by write_lef_abstract command.
It still works in this release but will be removed in future release. Please update
your script to use the new command.
<CMD> saveNetlist -phys -excludeLeafCell results/verilog/ensc450.phys.v
Writing Netlist "results/verilog/ensc450.phys.v" ...
Warning (Quiet mode): There are 2 nets not connected to  global special net.
**WARN: (IMPVL-503):	Logical pg nets are not connected to global pg nets.
Warning (Quiet mode): There are 32 terms not connected to  global special net.
**WARN: (IMPVL-504):	Tie-hi/low terms are not connected to global pg nets.
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
<CMD> saveNetlist -excludeLeafCell results/verilog/ensc450.final.v
Writing Netlist "results/verilog/ensc450.final.v" ...
<CMD> setExtractRCMode -engine postRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'ensc450' of instances=16165 and nets=3876 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design ensc450.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_10973_ensc-esil-01_escmc27_ko4ohj/ensc450_10973_u6XHoK.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1082.6M)
Extracted 10.0052% (CPU Time= 0:00:00.2  MEM= 1218.1M)
Extracted 20.0067% (CPU Time= 0:00:00.2  MEM= 1218.1M)
Extracted 30.0045% (CPU Time= 0:00:00.3  MEM= 1218.1M)
Extracted 40.006% (CPU Time= 0:00:00.3  MEM= 1218.1M)
Extracted 50.0075% (CPU Time= 0:00:00.3  MEM= 1218.1M)
Extracted 60.0052% (CPU Time= 0:00:00.3  MEM= 1218.1M)
Extracted 70.0067% (CPU Time= 0:00:00.3  MEM= 1218.1M)
Extracted 80.0045% (CPU Time= 0:00:00.4  MEM= 1218.1M)
Extracted 90.006% (CPU Time= 0:00:00.4  MEM= 1218.1M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1218.1M)
Number of Extracted Resistors     : 53582
Number of Extracted Ground Cap.   : 57098
Number of Extracted Coupling Cap. : 216954
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1178.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1178.098M)
<CMD> rcOut -spef results/ensc450.spef
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1164.0M)
<CMD> saveDesign DBS/ensc450.final.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=04/20 00:31:21, mem=888.7M)
% Begin Save ccopt configuration ... (date=04/20 00:31:21, mem=888.7M)
% End Save ccopt configuration ... (date=04/20 00:31:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=888.8M, current mem=888.8M)
% Begin Save clock tree specification data ... (date=04/20 00:31:21, mem=888.8M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/20 00:31:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=889.7M, current mem=889.7M)
% Begin Save netlist data ... (date=04/20 00:31:21, mem=889.7M)
Writing Binary DB to DBS/ensc450.final.enc.dat.tmp/ensc450.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/20 00:31:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=889.9M, current mem=889.9M)
Saving congestion map file DBS/ensc450.final.enc.dat.tmp/ensc450.route.congmap.gz ...
% Begin Save AAE data ... (date=04/20 00:31:21, mem=890.1M)
Saving AAE Data ...
% End Save AAE data ... (date=04/20 00:31:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=890.1M, current mem=890.1M)
% Begin Save clock tree data ... (date=04/20 00:31:21, mem=890.2M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file 'DBS/ensc450.final.enc.dat.tmp/ensc450.ctstch' ...
% End Save clock tree data ... (date=04/20 00:31:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=890.2M, current mem=890.2M)
Saving preference file DBS/ensc450.final.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/20 00:31:21, mem=890.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/20 00:31:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=890.2M, current mem=890.0M)
Saving Drc markers ...
... 8 markers are saved ...
... 1 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=04/20 00:31:21, mem=890.0M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/20 00:31:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=890.2M, current mem=890.2M)
% Begin Save routing data ... (date=04/20 00:31:21, mem=890.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1164.0M) ***
% End Save routing data ... (date=04/20 00:31:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=891.1M, current mem=891.1M)
Saving property file DBS/ensc450.final.enc.dat.tmp/ensc450.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1164.0M) ***
#Saving pin access data to file DBS/ensc450.final.enc.dat.tmp/ensc450.apa ...
#
% Begin Save power constraints data ... (date=04/20 00:31:22, mem=891.1M)
% End Save power constraints data ... (date=04/20 00:31:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=891.1M, current mem=891.1M)
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design ensc450.final.enc.dat.tmp
#% End save design ... (date=04/20 00:31:22, total cpu=0:00:00.5, real=0:00:01.0, peak res=891.1M, current mem=794.7M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

<CMD> summaryReport -outfile results/summary/09-finishing.rpt
Start to collect the design information.
Build netlist information for Cell ensc450.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.

**WARN: (IMPDB-1270):	Some nets (1) did not have valid net lengths.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/09-finishing.rpt.
<CMD> set_analysis_view -setup {ensc450_av} -hold {ensc450_av}
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: ensc450_av
    RC-Corner Name        : nangate45nm_caps
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Reading timing constraints file 'inputs/ensc450.sdc' ...
Current (total cpu=0:01:13, real=0:01:55, peak res=986.1M, current mem=773.6M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File inputs/ensc450.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File inputs/ensc450.sdc, Line 44).

INFO (CTE): Reading of timing constraints file inputs/ensc450.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=783.9M, current mem=783.9M)
Current (total cpu=0:01:13, real=0:01:55, peak res=986.1M, current mem=783.9M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
<CMD> do_extract_model results/${TOP}_slow.lib -view ensc450_av
AAE DB initialization (MEM=1058.14 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: ensc450
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1063.16)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 3854
End delay calculation. (MEM=1132.45 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1120.91 CPU=0:00:00.7 REAL=0:00:01.0)
TAMODEL Cpu User Time =    4.6 sec
TAMODEL Memory Usage  =    0.0 MB
<CMD> fit

--------------------------------------------------------------------------------
Exiting Innovus on Tue Apr 20 00:33:03 2021
  Total CPU time:     0:01:36
  Total real time:    0:03:38
  Peak memory (main): 832.98MB


*** Memory Usage v#1 (Current mem = 1136.852M, initial mem = 251.465M) ***
*** Message Summary: 9118 warning(s), 28 error(s)

--- Ending "Innovus" (totcpu=0:01:26, real=0:03:36, mem=1136.9M) ---
