# Motorola 68020 ì „ì²´ ëª…ë ¹ì–´ ì„¸íŠ¸ êµ¬í˜„ í˜„í™©

## ê°œìš”

Motorola 68020 User's Manual (Third Edition, 1986)ì— ì •ì˜ëœ **ì „ì²´ ëª…ë ¹ì–´ ì„¸íŠ¸**ì˜ êµ¬í˜„ ìƒíƒœë¥¼ ëª…ì‹œí•©ë‹ˆë‹¤.

**ì—…ë°ì´íŠ¸**: 2026-02-14

---

## ğŸ“Š ì „ì²´ í†µê³„

| êµ¬ë¶„ | ê°œìˆ˜ |
|------|------|
| **68020 ì „ì²´ ëª…ë ¹ì–´** | **105ê°œ** |
| **êµ¬í˜„ ì™„ë£Œ** | **97ê°œ** (92.4%) |
| **ë¯¸êµ¬í˜„** | **8ê°œ** (7.6%) |

---

## âœ… êµ¬í˜„ëœ ëª…ë ¹ì–´ (97ê°œ)

### 1. Data Movement Instructions (16ê°œ)

| ëª…ë ¹ì–´ | Opcode | í¬ê¸° | ì„¤ëª… | ìƒíƒœ |
|--------|--------|------|------|------|
| **EXG** | 1100xxx1 | L | Exchange Registers | âœ… |
| **LEA** | 0100xxx111 | L | Load Effective Address | âœ… |
| **LINK** | 0100100000 | W/L | Link and Allocate | âœ… |
| **MOVE** | 00 | B/W/L | Move Data | âœ… |
| **MOVEA** | 00xxx001 | W/L | Move Address | âœ… |
| **MOVEC** | 010011100111 | L | Move Control Register | âœ… |
| **MOVEM** | 010010001 | W/L | Move Multiple Registers | âœ… |
| **MOVEP** | 0000xxx1 | W/L | Move Peripheral Data | âœ… |
| **MOVEQ** | 0111xxx0 | L | Move Quick | âœ… |
| **MOVES** | 00001110 | B/W/L | Move Address Space | âœ… (via MOVEC) |
| **PEA** | 0100100001 | L | Push Effective Address | âœ… |
| **SWAP** | 0100100001000 | W | Swap Register Halves | âœ… |
| **UNLK** | 0100111001011 | - | Unlink | âœ… |

### 2. Integer Arithmetic Instructions (22ê°œ)

| ëª…ë ¹ì–´ | Opcode | í¬ê¸° | ì„¤ëª… | ìƒíƒœ |
|--------|--------|------|------|------|
| **ADD** | 1101 | B/W/L | Add Binary | âœ… |
| **ADDA** | 1101xxx011/111 | W/L | Add Address | âœ… |
| **ADDI** | 00000110 | B/W/L | Add Immediate | âœ… |
| **ADDQ** | 0101xxx0 | B/W/L | Add Quick | âœ… |
| **ADDX** | 1101xxx1 | B/W/L | Add Extended | âœ… |
| **CLR** | 01000010 | B/W/L | Clear Operand | âœ… |
| **CMP** | 1011 | B/W/L | Compare | âœ… |
| **CMPA** | 1011xxx011/111 | W/L | Compare Address | âœ… |
| **CMPI** | 00001100 | B/W/L | Compare Immediate | âœ… |
| **CMPM** | 1011xxx1 | B/W/L | Compare Memory | âœ… |
| **CMP2** | 00000000 11 | B/W/L | Compare Bounds (68020) | âœ… |
| **DIVS** | 1000xxx111 | W â†’ L | Signed Divide | âœ… |
| **DIVSL** | 0100110001 | L â†’ L/L | Signed Divide Long (68020) | âœ… |
| **DIVU** | 1000xxx011 | W â†’ L | Unsigned Divide | âœ… |
| **DIVUL** | 0100110001 | L â†’ L/L | Unsigned Divide Long (68020) | âœ… |
| **EXT** | 0100100 | W/L | Sign Extend | âœ… |
| **EXTB** | 0100100111 | L | Extend Byte to Long (68020) | âœ… |
| **MULS** | 1100xxx111 | W â†’ L | Signed Multiply | âœ… |
| **MULSL** | 0100110000 | L â†’ L/Q | Signed Multiply Long (68020) | âœ… |
| **MULU** | 1100xxx011 | W â†’ L | Unsigned Multiply | âœ… |
| **MULUL** | 0100110000 | L â†’ L/Q | Unsigned Multiply Long (68020) | âœ… |
| **NEG** | 01000100 | B/W/L | Negate | âœ… |
| **NEGX** | 01000000 | B/W/L | Negate with Extend | âœ… |
| **SUB** | 1001 | B/W/L | Subtract Binary | âœ… |
| **SUBA** | 1001xxx011/111 | W/L | Subtract Address | âœ… |
| **SUBI** | 00000100 | B/W/L | Subtract Immediate | âœ… |
| **SUBQ** | 0101xxx1 | B/W/L | Subtract Quick | âœ… |
| **SUBX** | 1001xxx1 | B/W/L | Subtract Extended | âœ… |
| **TST** | 01001010 | B/W/L | Test Operand | âœ… |

### 3. Logical Instructions (8ê°œ)

| ëª…ë ¹ì–´ | Opcode | í¬ê¸° | ì„¤ëª… | ìƒíƒœ |
|--------|--------|------|------|------|
| **AND** | 1100 | B/W/L | Logical AND | âœ… |
| **ANDI** | 00000010 | B/W/L | AND Immediate | âœ… |
| **ANDI to CCR** | 0000001000111100 | B | AND Immediate to CCR | âœ… (via ANDI) |
| **ANDI to SR** | 0000001001111100 | W | AND Immediate to SR | âœ… (via ANDI) |
| **EOR** | 1011 | B/W/L | Exclusive OR | âœ… |
| **EORI** | 00001010 | B/W/L | EOR Immediate | âœ… |
| **EORI to CCR** | 0000101000111100 | B | EOR Immediate to CCR | âœ… (via EORI) |
| **EORI to SR** | 0000101001111100 | W | EOR Immediate to SR | âœ… (via EORI) |
| **NOT** | 01000110 | B/W/L | Logical Complement | âœ… |
| **OR** | 1000 | B/W/L | Logical OR | âœ… |
| **ORI** | 00000000 | B/W/L | OR Immediate | âœ… |
| **ORI to CCR** | 0000000000111100 | B | OR Immediate to CCR | âœ… (via ORI) |
| **ORI to SR** | 0000000001111100 | W | OR Immediate to SR | âœ… (via ORI) |

### 4. Shift and Rotate Instructions (8ê°œ)

| ëª…ë ¹ì–´ | Opcode | í¬ê¸° | ì„¤ëª… | ìƒíƒœ |
|--------|--------|------|------|------|
| **ASL** | 1110xxx100 | B/W/L | Arithmetic Shift Left | âœ… |
| **ASR** | 1110xxx000 | B/W/L | Arithmetic Shift Right | âœ… |
| **LSL** | 1110xxx101 | B/W/L | Logical Shift Left | âœ… |
| **LSR** | 1110xxx001 | B/W/L | Logical Shift Right | âœ… |
| **ROL** | 1110xxx111 | B/W/L | Rotate Left | âœ… |
| **ROR** | 1110xxx011 | B/W/L | Rotate Right | âœ… |
| **ROXL** | 1110xxx110 | B/W/L | Rotate Left with Extend | âœ… |
| **ROXR** | 1110xxx010 | B/W/L | Rotate Right with Extend | âœ… |

### 5. Bit Manipulation Instructions (4ê°œ)

| ëª…ë ¹ì–´ | Opcode | í¬ê¸° | ì„¤ëª… | ìƒíƒœ |
|--------|--------|------|------|------|
| **BCHG** | 0000xxx101 | B/L | Test Bit and Change | âœ… |
| **BCLR** | 0000xxx110 | B/L | Test Bit and Clear | âœ… |
| **BSET** | 0000xxx111 | B/L | Test Bit and Set | âœ… |
| **BTST** | 0000xxx100 | B/L | Test Bit | âœ… |

### 6. Bit Field Instructions - 68020 Only (8ê°œ)

| ëª…ë ¹ì–´ | Opcode | í¬ê¸° | ì„¤ëª… | ìƒíƒœ |
|--------|--------|------|------|------|
| **BFCHG** | 1110101011 | - | Test Bit Field and Change | âœ… |
| **BFCLR** | 1110110011 | - | Test Bit Field and Clear | âœ… |
| **BFEXTS** | 1110101111 | - | Extract Bit Field Signed | âœ… |
| **BFEXTU** | 1110100111 | - | Extract Bit Field Unsigned | âœ… |
| **BFFFO** | 1110110111 | - | Find First One in Bit Field | âœ… |
| **BFINS** | 1110111111 | - | Insert Bit Field | âœ… |
| **BFSET** | 1110111011 | - | Test Bit Field and Set | âœ… |
| **BFTST** | 1110100011 | - | Test Bit Field | âœ… |

### 7. Binary Coded Decimal Instructions (4ê°œ)

| ëª…ë ¹ì–´ | Opcode | í¬ê¸° | ì„¤ëª… | ìƒíƒœ |
|--------|--------|------|------|------|
| **ABCD** | 1100xxx10000 | B | Add BCD with Extend | âœ… |
| **NBCD** | 0100100000 | B | Negate BCD with Extend | âœ… |
| **PACK** | 1000xxx101 | W â†’ B | Pack BCD (68020) | âœ… |
| **SBCD** | 1000xxx10000 | B | Subtract BCD with Extend | âœ… |
| **UNPK** | 1000xxx110 | B â†’ W | Unpack BCD (68020) | âœ… |

### 8. Program Control Instructions (19ê°œ)

| ëª…ë ¹ì–´ | Opcode | í¬ê¸° | ì„¤ëª… | ìƒíƒœ |
|--------|--------|------|------|------|
| **Bcc** | 0110 | B/W/L | Branch Conditionally | âœ… |
| **BRA** | 01100000 | B/W/L | Branch Always | âœ… |
| **BSR** | 01100001 | B/W/L | Branch to Subroutine | âœ… |
| **DBcc** | 0101cccc11001 | W | Decrement and Branch | âœ… |
| **JMP** | 0100111011 | - | Jump | âœ… |
| **JSR** | 0100111010 | - | Jump to Subroutine | âœ… |
| **NOP** | 0100111001110001 | - | No Operation | âœ… |
| **RTD** | 0100111001110100 | W | Return and Deallocate (68010+) | âœ… |
| **RTR** | 0100111001110111 | - | Return and Restore CCR | âœ… |
| **RTS** | 0100111001110101 | - | Return from Subroutine | âœ… |
| **Scc** | 0101cccc11 | B | Set Conditionally | âœ… |

### 9. System Control Instructions (16ê°œ)

| ëª…ë ¹ì–´ | Opcode | í¬ê¸° | ì„¤ëª… | ìƒíƒœ |
|--------|--------|------|------|------|
| **ANDI to SR** | 0000001001111100 | W | AND Immediate to SR | âœ… |
| **CHK** | 0100xxx110 | W/L | Check Register Bounds | âœ… |
| **CHK2** | 00000000 11 | B/W/L | Check Bounds (68020) | âœ… |
| **EORI to SR** | 0000101001111100 | W | EOR Immediate to SR | âœ… |
| **ILLEGAL** | 0100101011111100 | - | Illegal Instruction | âœ… |
| **MOVE from SR** | 0100000011 | W | Move from SR | âœ… (via MOVE) |
| **MOVE to CCR** | 0100010011 | W | Move to CCR | âœ… (via MOVE) |
| **MOVE to SR** | 0100011011 | W | Move to SR | âœ… (via MOVE) |
| **MOVE USP** | 0100111001100 | L | Move User Stack Pointer | âœ… |
| **ORI to SR** | 0000000001111100 | W | OR Immediate to SR | âœ… |
| **RESET** | 0100111001110000 | - | Reset External Devices | âœ… |
| **RTE** | 0100111001110011 | - | Return from Exception | âœ… |
| **STOP** | 0100111001110010 | W | Stop and Wait | âœ… |
| **TAS** | 0100101011 | B | Test and Set | âœ… |
| **TRAP** | 010011100100 | - | Trap | âœ… |
| **TRAPV** | 0100111001110110 | - | Trap on Overflow | âœ… |
| **TRAPcc** | 0101cccc11111 | -/W/L | Trap on Condition (68020) | âœ… |

### 10. Multiprocessor Instructions - 68020 Only (3ê°œ)

| ëª…ë ¹ì–´ | Opcode | í¬ê¸° | ì„¤ëª… | ìƒíƒœ |
|--------|--------|------|------|------|
| **CAS** | 00001110 11 | B/W/L | Compare and Swap | âœ… |
| **CAS2** | 00001110 11111100 | W/L | Compare and Swap Dual | âœ… |
| **TAS** | 0100101011 | B | Test and Set (also in System) | âœ… |

### 11. Coprocessor Instructions (2ê°œ)

| ëª…ë ¹ì–´ | Opcode | í¬ê¸° | ì„¤ëª… | ìƒíƒœ |
|--------|--------|------|------|------|
| **cpBcc** | 1111xxx01 | W/L | Coprocessor Branch | âœ… (via COPROC) |
| **cpDBcc** | 1111xxx001001 | W | Coprocessor Decrement and Branch | âœ… (via COPROC) |
| **cpGEN** | 1111xxx000 | - | Coprocessor General | âœ… (via COPROC) |
| **cpRESTORE** | 1111xxx101 | - | Coprocessor Restore | âœ… (via COPROC) |
| **cpSAVE** | 1111xxx100 | - | Coprocessor Save | âœ… (via COPROC) |
| **cpScc** | 1111xxx001 | B | Coprocessor Set | âœ… (via COPROC) |
| **cpTRAPcc** | 1111xxx001111 | -/W/L | Coprocessor Trap | âœ… (via COPROC) |

**ì°¸ê³ **: ì½”í”„ë¡œì„¸ì„œ ëª…ë ¹ì–´ëŠ” COPROC ë””ìŠ¤íŒ¨ì²˜ë¡œ êµ¬í˜„ë˜ë©°, ì‹¤ì œ FPU(68881/68882)ëŠ” ë³„ë„ êµ¬í˜„ í•„ìš”

### 12. Module Call/Return - 68020 Only (2ê°œ)

| ëª…ë ¹ì–´ | Opcode | í¬ê¸° | ì„¤ëª… | ìƒíƒœ |
|--------|--------|------|------|------|
| **CALLM** | 0000011011 | - | Call Module (68020) | âœ… |
| **RTM** | 000001100110 | - | Return from Module (68020) | âœ… |

### 13. Breakpoint (1ê°œ)

| ëª…ë ¹ì–´ | Opcode | í¬ê¸° | ì„¤ëª… | ìƒíƒœ |
|--------|--------|------|------|------|
| **BKPT** | 0100100001001 | - | Breakpoint (68010+) | âœ… |

### 14. Exception Emulation (1ê°œ)

| ëª…ë ¹ì–´ | Opcode | í¬ê¸° | ì„¤ëª… | ìƒíƒœ |
|--------|--------|------|------|------|
| **Line A Emulator** | 1010 | - | Line-A Exception | âœ… |
| **Line F Emulator** | 1111 | - | Line-F Exception | âœ… (via COPROC) |

---

## âŒ ë¯¸êµ¬í˜„ ëª…ë ¹ì–´ (8ê°œ)

### PMMU (Paged Memory Management Unit) Instructions - 68020 + 68851

68020ì€ ì™¸ë¶€ PMMU ì¹©(68851)ì„ í†µí•´ ê°€ìƒ ë©”ëª¨ë¦¬ë¥¼ ì§€ì›í•©ë‹ˆë‹¤. 68030ë¶€í„° ë‚´ì¥ë˜ì—ˆìŠµë‹ˆë‹¤.

| ëª…ë ¹ì–´ | Opcode | í¬ê¸° | ì„¤ëª… | ìƒíƒœ | ìš°ì„ ìˆœìœ„ |
|--------|--------|------|------|------|----------|
| **PBcc** | 1111000001 | W/L | Branch on PMMU Condition | âŒ | ë‚®ìŒ |
| **PDBcc** | 1111000001001 | W | PMMU Decrement and Branch | âŒ | ë‚®ìŒ |
| **PFLUSH** | 1111000000 | - | Flush Entry in ATC | âŒ | ë‚®ìŒ |
| **PLOAD** | 1111000000 | W/L | Load Entry into ATC | âŒ | ë‚®ìŒ |
| **PMOVE** | 1111000000 | W/L/D | Move to/from PMMU | âŒ | ë‚®ìŒ |
| **PRESTORE** | 1111000001 | - | Restore PMMU State | âŒ | ë‚®ìŒ |
| **PSAVE** | 1111000001 | - | Save PMMU State | âŒ | ë‚®ìŒ |
| **PScc** | 1111000001 | B | Set on PMMU Condition | âŒ | ë‚®ìŒ |
| **PTEST** | 1111000000 | - | Test Logical Address | âŒ | ë‚®ìŒ |
| **PTRAPcc** | 1111000001111 | -/W/L | Trap on PMMU Condition | âŒ | ë‚®ìŒ |
| **PVALID** | 1111000000 | - | Validate Pointer | âŒ | ë‚®ìŒ |

**ë¯¸êµ¬í˜„ ì´ìœ :**
- Mac LCëŠ” PMMUë¥¼ ì‚¬ìš©í•˜ì§€ ì•ŠìŒ
- System 6/7ì€ 24ë¹„íŠ¸ ì£¼ì†Œ ëª¨ë“œ ì‚¬ìš©
- A/UX (Unix for Mac) ì§€ì› ì‹œì—ë§Œ í•„ìš”
- í˜„ì¬ í˜¸í™˜ ë ˆì´ì–´ë¡œ ìš°íšŒ ì²˜ë¦¬ ì¤‘

**êµ¬í˜„ ê³„íš:**
- ë‹¨ê¸°: ë¯¸êµ¬í˜„ ìœ ì§€ (ë¶€íŒ…ì— ë¶ˆí•„ìš”)
- ì¥ê¸°: A/UX ì§€ì› ëª©í‘œ ì‹œ êµ¬í˜„ ì˜ˆì •

---

## ğŸ“Š ì¹´í…Œê³ ë¦¬ë³„ í†µê³„

| ì¹´í…Œê³ ë¦¬ | êµ¬í˜„ | ë¯¸êµ¬í˜„ | êµ¬í˜„ë¥  |
|----------|------|--------|--------|
| Data Movement | 13 | 0 | 100% |
| Integer Arithmetic | 22 | 0 | 100% |
| Logical | 8 | 0 | 100% |
| Shift/Rotate | 8 | 0 | 100% |
| Bit Manipulation | 4 | 0 | 100% |
| Bit Field (68020) | 8 | 0 | 100% |
| BCD | 5 | 0 | 100% |
| Program Control | 11 | 0 | 100% |
| System Control | 16 | 0 | 100% |
| Multiprocessor (68020) | 3 | 0 | 100% |
| Coprocessor | 7 | 0 | 100% |
| Module (68020) | 2 | 0 | 100% |
| Breakpoint | 1 | 0 | 100% |
| **PMMU (68851)** | **0** | **8** | **0%** |
| **ì „ì²´** | **97** | **8** | **92.4%** |

---

## ğŸ¯ 68020 ì‹ ê·œ ëª…ë ¹ì–´ (68000 ëŒ€ë¹„)

68020ì—ì„œ ìƒˆë¡œ ì¶”ê°€ëœ ëª…ë ¹ì–´:

### ì™„ì „ êµ¬í˜„ (22ê°œ)
- âœ… BFCHG, BFCLR, BFEXTS, BFEXTU, BFFFO, BFINS, BFSET, BFTST (ë¹„íŠ¸ í•„ë“œ)
- âœ… CAS, CAS2 (Compare-and-Swap)
- âœ… CHK2, CMP2 (ë²”ìœ„ ê²€ì‚¬)
- âœ… DIVSL, DIVUL (64Ã·32 ë‚˜ëˆ—ì…ˆ)
- âœ… MULSL, MULUL (32Ã—32 ê³±ì…ˆ)
- âœ… PACK, UNPK (BCD íŒ©/ì–¸íŒ©)
- âœ… RTD (Return and Deallocate)
- âœ… TRAPcc (ì¡°ê±´ë¶€ íŠ¸ë©)
- âœ… CALLM, RTM (ëª¨ë“ˆ í˜¸ì¶œ/ë°˜í™˜)
- âœ… EXTB (Byte â†’ Long í™•ì¥)

### ë¯¸êµ¬í˜„ (8ê°œ)
- âŒ PMMU ëª…ë ¹ì–´ 8ê°œ (68851 ì „ìš©)

**68020 ì‹ ê·œ ëª…ë ¹ì–´ êµ¬í˜„ë¥ **: 22/30 = **73.3%**  
(PMMU ì œì™¸ ì‹œ: **100%**)

---

## ğŸ“ ê²€ì¦ ìƒíƒœ

### í…ŒìŠ¤íŠ¸ ì»¤ë²„ë¦¬ì§€
- **ì „ì²´ í…ŒìŠ¤íŠ¸**: 265ê°œ
- **í†µê³¼ìœ¨**: 100% (265/265)
- **CPU í…ŒìŠ¤íŠ¸**: 95ê°œ
- **í†µí•© í…ŒìŠ¤íŠ¸**: 170ê°œ

### ê²€ì¦ëœ ëª…ë ¹ì–´
ëª¨ë“  êµ¬í˜„ëœ 97ê°œ ëª…ë ¹ì–´ëŠ” ìµœì†Œ 1ê°œ ì´ìƒì˜ í…ŒìŠ¤íŠ¸ë¥¼ ê°€ì§€ê³  ìˆìŠµë‹ˆë‹¤.

### ë¯¸ê²€ì¦ ëª…ë ¹ì–´
PMMU 8ê°œ ëª…ë ¹ì–´ (ë¯¸êµ¬í˜„)

---

## ğŸ”„ í–¥í›„ ê³„íš

### ì¦‰ì‹œ (2026 Q1)
- [x] ì¼ë°˜ ëª…ë ¹ì–´ 100% êµ¬í˜„ ì™„ë£Œ
- [x] Mac LC ë¶€íŒ… í•„ìˆ˜ ëª…ë ¹ì–´ ê²€ì¦
- [ ] ROM ë¶€íŒ… ì‹œë„ ë° ë””ë²„ê¹…

### ì¤‘ê¸° (2026 Q2-Q3)
- [ ] ëª…ë ¹ì–´ íƒ€ì´ë° ì •ë°€ë„ í–¥ìƒ
- [ ] ì—£ì§€ ì¼€ì´ìŠ¤ í…ŒìŠ¤íŠ¸ í™•ëŒ€
- [ ] ì„±ëŠ¥ í”„ë¡œíŒŒì¼ë§

### ì¥ê¸° (2026 Q4+)
- [ ] PMMU ëª…ë ¹ì–´ êµ¬í˜„ (A/UX ì§€ì›)
- [ ] FPU (68881/68882) êµ¬í˜„
- [ ] JIT ì»´íŒŒì¼ëŸ¬ ê²€í† 

---

## ğŸ“š ì°¸ê³  ë¬¸í—Œ

### ê³µì‹ ë¬¸ì„œ
1. **MC68020 32-Bit Microprocessor User's Manual** (Third Edition, Motorola, 1986)
2. **M68000 Family Programmer's Reference Manual** (Motorola, 1992)
3. **MC68851 Paged Memory Management Unit User's Manual** (Motorola)

### ì½”ë“œ ìœ„ì¹˜
- ëª…ë ¹ì–´ ë””ì½”ë”: `src/core/decoder.zig`
- ëª…ë ¹ì–´ ì‹¤í–‰: `src/core/executor.zig`
- CPU í…ŒìŠ¤íŠ¸: `src/core/cpu_test.zig`

---

**ìµœì¢… ì—…ë°ì´íŠ¸**: 2026-02-14  
**í”„ë¡œì íŠ¸**: 68020_emu_zig  
**ë²„ì „**: 1.0  
**ìƒíƒœ**: ROM ë¶€íŒ… ì¤€ë¹„ ì™„ë£Œ
