# counter-design
A C++ program used to generate Verilog HDL code that descibe a counter circuit using a specific type of Flip Flop(D,T or JK) (you can choose one of them)
Input: how many numbers that you want to count (from 3 to 16) , an integer sequence you want to count (example: 2 3 4 8 7 11)
Output: Verilog HDL code in "result.txt" file
