#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Tue May 28 10:25:28 2024
# Process ID: 16968
# Log file: D:/myapp/FPGA/pro/1_ebf_xc6slx16_pro_tutorial_code_20220302/51_ov7725_tft/51_ov7725_tft_640x480/ise_prj/planAhead_run_2/planAhead.log
# Journal file: D:/myapp/FPGA/pro/1_ebf_xc6slx16_pro_tutorial_code_20220302/51_ov7725_tft/51_ov7725_tft_640x480/ise_prj/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/myapp/FPGA/ISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/myapp/FPGA/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/myapp/FPGA/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source D:/myapp/FPGA/pro/1_ebf_xc6slx16_pro_tutorial_code_20220302/51_ov7725_tft/51_ov7725_tft_640x480/ise_prj/pa.fromNetlist.tcl
# create_project -name ov7725_tft -dir "D:/myapp/FPGA/pro/1_ebf_xc6slx16_pro_tutorial_code_20220302/51_ov7725_tft/51_ov7725_tft_640x480/ise_prj/planAhead_run_2" -part xc6slx16csg324-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/myapp/FPGA/pro/1_ebf_xc6slx16_pro_tutorial_code_20220302/51_ov7725_tft/51_ov7725_tft_640x480/ise_prj/ov7725_tft_640x480.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/myapp/FPGA/pro/1_ebf_xc6slx16_pro_tutorial_code_20220302/51_ov7725_tft/51_ov7725_tft_640x480/ise_prj} {../rtl/ddr3/axi_ddr_fifo} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "D:/myapp/FPGA/pro/1_ebf_xc6slx16_pro_tutorial_code_20220302/51_ov7725_tft/51_ov7725_tft_640x480/rtl/ov7725_tft.ucf" [current_fileset -constrset]
Adding file 'D:/myapp/FPGA/pro/1_ebf_xc6slx16_pro_tutorial_code_20220302/51_ov7725_tft/51_ov7725_tft_640x480/rtl/ov7725_tft.ucf' to fileset 'constrs_1'
# add_files [list {D:/myapp/FPGA/pro/1_ebf_xc6slx16_pro_tutorial_code_20220302/51_ov7725_tft/51_ov7725_tft_640x480/rtl/ov7725_tft.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-2
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ov7725_tft_640x480.ngc ...
WARNING:NetListWriters:298 - No output is written to ov7725_tft_640x480.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   ddr_rw_inst/axi_ctrl_inst/Mcompar_wr_e_addr[30]_wr_burst_addr_reg[31]_LessTha
   n_21_o_lut[3 : 0] on block ov7725_tft_640x480 is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb
   /USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1[66 : 0]
   on block ov7725_tft_640x480 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb
   /axi_register_slice_d3/ar_pipe/storage_data1[56 : 28] on block
   ov7725_tft_640x480 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb
   /READ_BUNDLE.axi_mcb_r_channel_0/trans_out[9 : 0] on block ov7725_tft_640x480
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb
   /USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/S_PAYLOAD_DATA[70]_stor
   age_data2[70]_mux_3_OUT[66 : 0] on block ov7725_tft_640x480 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/P0_UI_AXI.p0_axi_mcb
   /USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2[66 : 0]
   on block ov7725_tft_640x480 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst
   /gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n210
   3[8 : 1] on block ov7725_tft_640x480 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst
   /gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRP
   CTRLR_MEMCELL_ADDR[7 : 0] on block ov7725_tft_640x480 is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst
   /gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp
   _controller/memcell_addr_reg[7 : 0] on block ov7725_tft_640x480 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ddr_rw_inst/u_axi_ddr/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst
   /gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp
   _mcb_controller/memcell_addr_reg[7 : 0] on block ov7725_tft_640x480 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ddr_rw_inst/axi_master_write_inst/Mmux_wr_state[2]_reg_w_len[7]_wide_mux_29_O
   UT_rs_cy[5 : 0] on block ov7725_tft_640x480 is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ov7725_tft_640x480.edif ...
ngc2edif: Total memory usage is 86384 kilobytes

Parsing EDIF File [./planAhead_run_2/ov7725_tft.data/cache/ov7725_tft_640x480_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/ov7725_tft.data/cache/ov7725_tft_640x480_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design wr_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to wr_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file wr_fifo.edif ...
ngc2edif: Total memory usage is 82356 kilobytes

Reading core file 'D:/myapp/FPGA/pro/1_ebf_xc6slx16_pro_tutorial_code_20220302/51_ov7725_tft/51_ov7725_tft_640x480/rtl/ddr3/axi_ddr_fifo/wr_fifo.ngc' for (cell view 'wr_fifo', library 'ov7725_tft_640x480_lib', file 'ov7725_tft_640x480.ngc')
Parsing EDIF File [./planAhead_run_2/ov7725_tft.data/cache/wr_fifo_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/ov7725_tft.data/cache/wr_fifo_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rd_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to rd_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rd_fifo.edif ...
ngc2edif: Total memory usage is 81972 kilobytes

Reading core file 'D:/myapp/FPGA/pro/1_ebf_xc6slx16_pro_tutorial_code_20220302/51_ov7725_tft/51_ov7725_tft_640x480/rtl/ddr3/axi_ddr_fifo/rd_fifo.ngc' for (cell view 'rd_fifo', library 'ov7725_tft_640x480_lib', file 'ov7725_tft_640x480.ngc')
Parsing EDIF File [./planAhead_run_2/ov7725_tft.data/cache/rd_fifo_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/ov7725_tft.data/cache/rd_fifo_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/myapp/FPGA/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from D:/myapp/FPGA/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from D:/myapp/FPGA/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/myapp/FPGA/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from D:/myapp/FPGA/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/myapp/FPGA/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/myapp/FPGA/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[4] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[3] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[2] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[1] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[0] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
Parsing UCF File [D:/myapp/FPGA/pro/1_ebf_xc6slx16_pro_tutorial_code_20220302/51_ov7725_tft/51_ov7725_tft_640x480/rtl/ov7725_tft.ucf]
Finished Parsing UCF File [D:/myapp/FPGA/pro/1_ebf_xc6slx16_pro_tutorial_code_20220302/51_ov7725_tft/51_ov7725_tft_640x480/rtl/ov7725_tft.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  IOBUF => IOBUF (OBUFT, IBUF): 19 instances
  IOBUFDS => IOBUFDS (IBUFDS, OBUFTDS): 2 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 22 instances

Phase 0 | Netlist Checksum: 55b8bffd
link_design: Time (s): elapsed = 00:00:19 . Memory (MB): peak = 833.305 ; gain = 133.949
startgroup
set_property package_pin U13 [get_ports {ov7725_data[7]}]
endgroup
startgroup
set_property package_pin V12 [get_ports {ov7725_data[0]}]
endgroup
startgroup
set_property package_pin T12 [get_ports {ov7725_data[1]}]
endgroup
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/myapp/FPGA/pro/1_ebf_xc6slx16_pro_tutorial_code_20220302/51_ov7725_tft/51_ov7725_tft_640x480/ise_prj\planAhead_pid16968.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue May 28 10:38:08 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
