module ex_mem (
    input wire clk,
    input wire reset,
    input wire enable,

    // Controle
    input wire reg_write_in,
    input wire mem_to_reg_in,
    input wire mem_read_in,
    input wire mem_write_in,

    // Entrada
    input wire [31:0] alu_result_in,
    input wire [31:0] rs2_data_in,      // para sw
    input wire [4:0] rd_in,

    // SaÃ­das
    output reg reg_write_out,
    output reg mem_to_reg_out,
    output reg mem_read_out,
    output reg mem_write_out,

    output reg [31:0] alu_result_out,
    output reg [31:0] rs2_data_out,
    output reg [4:0] rd_out
);

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            reg_write_out    <= 0;
            mem_to_reg_out   <= 0;
            mem_read_out     <= 0;
            mem_write_out    <= 0;
            alu_result_out   <= 0;
            rs2_data_out     <= 0;
            rd_out           <= 0;
        end
        else if (enable) begin
            reg_write_out    <= reg_write_in;
            mem_to_reg_out   <= mem_to_reg_in;
            mem_read_out     <= mem_read_in;
            mem_write_out    <= mem_write_in;
            alu_result_out   <= alu_result_in;
            rs2_data_out     <= rs2_data_in;
            rd_out           <= rd_in;
        end
        // else: stall
    end

endmodule