Reading timing models for corner min_ss_100C_1v60…
Reading cell library for the 'min_ss_100C_1v60' corner at '/home/nakanomiku/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading top-level netlist at '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/51-openroad-fillinsertion/clk_int_div.nl.v'…
Linking design 'clk_int_div' from netlist…
Warning: /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/51-openroad-fillinsertion/clk_int_div.nl.v line 534, module sky130_fd_sc_hd__tapvpwrvgnd_1 not found. Creating black box for TAP_TAPCELL_ROW_0_36.
Warning: /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/51-openroad-fillinsertion/clk_int_div.nl.v line 602, module sky130_ef_sc_hd__decap_12 not found. Creating black box for FILLER_0_3.
Warning: /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/51-openroad-fillinsertion/clk_int_div.nl.v line 604, module sky130_fd_sc_hd__fill_1 not found. Creating black box for FILLER_0_27.
Warning: /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/51-openroad-fillinsertion/clk_int_div.nl.v line 620, module sky130_fd_sc_hd__fill_2 not found. Creating black box for FILLER_2_68.
Reading design constraints file at '/nix/store/mr1ix0gwjfwmikfqyrq536nwhj83f0zp-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
Warning: base.sdc line 15, port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
Warning: base.sdc line 32, port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
Warning: base.sdc line 69, transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
Warning: base.sdc line 79, virtual clock clk can not be propagated.
Reading top-level design parasitics for the 'min_ss_100C_1v60' corner at '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/53-openroad-rcx/min/clk_int_div.min.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: div_valid_i (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     1    0.002922    0.018925    0.009598    1.009598 v div_valid_i (in)
                                                         div_valid_i (net)
                      0.018925    0.000000    1.009598 v input6/A (sky130_fd_sc_hd__buf_1)
     4    0.010025    0.127194    0.198918    1.208516 v input6/X (sky130_fd_sc_hd__buf_1)
                                                         net6 (net)
                      0.127194    0.000022    1.208538 v _101_/C_N (sky130_fd_sc_hd__or3b_1)
     1    0.009519    0.151852    0.389860    1.598398 ^ _101_/X (sky130_fd_sc_hd__or3b_1)
                                                         _058_ (net)
                      0.151852    0.000091    1.598489 ^ _115_/A2 (sky130_fd_sc_hd__o21bai_4)
     1    0.005563    0.060579    0.131196    1.729685 v _115_/Y (sky130_fd_sc_hd__o21bai_4)
                                                         net15 (net)
                      0.060579    0.000074    1.729759 v output15/A (sky130_fd_sc_hd__buf_6)
     1    0.034466    0.076172    0.243043    1.972801 v output15/X (sky130_fd_sc_hd__buf_6)
                                                         div_ready_o (net)
                      0.076172    0.000272    1.973074 v div_ready_o (out)
                                              1.973074   data arrival time

                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.973074   data arrival time
---------------------------------------------------------------------------------------------
                                              2.723074   slack (MET)


Startpoint: test_mode_en_i (input port clocked by clk)
Endpoint: clk_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     1    0.002777    0.018372    0.009147    1.009147 v test_mode_en_i (in)
                                                         test_mode_en_i (net)
                      0.018373    0.000000    1.009147 v input9/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.004505    0.067471    0.152889    1.162036 v input9/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net9 (net)
                      0.067471    0.000042    1.162078 v _117_/B (sky130_fd_sc_hd__nor2_1)
     1    0.003965    0.164736    0.164615    1.326694 ^ _117_/Y (sky130_fd_sc_hd__nor2_1)
                                                         _070_ (net)
                      0.164736    0.000024    1.326717 ^ _120_/S (sky130_fd_sc_hd__mux2_1)
     3    0.009670    0.161938    0.353056    1.679773 ^ _120_/X (sky130_fd_sc_hd__mux2_1)
                                                         _002_ (net)
                      0.161938    0.000048    1.679821 ^ _122_/B (sky130_fd_sc_hd__and2_1)
     1    0.001824    0.068417    0.248229    1.928050 ^ _122_/X (sky130_fd_sc_hd__and2_1)
                                                         net10 (net)
                      0.068417    0.000007    1.928057 ^ output10/A (sky130_fd_sc_hd__buf_2)
     1    0.034569    0.274319    0.344568    2.272625 ^ output10/X (sky130_fd_sc_hd__buf_2)
                                                         clk_o (net)
                      0.274319    0.000394    2.273019 ^ clk_o (out)
                                              2.273019   data arrival time

                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.273019   data arrival time
---------------------------------------------------------------------------------------------
                                              3.023019   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: div_i[1] (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 ^ input external delay
     1    0.002716    0.031704    0.015330    1.015330 ^ div_i[1] (in)
                                                         div_i[1] (net)
                      0.031704    0.000000    1.015330 ^ input3/A (sky130_fd_sc_hd__buf_1)
     3    0.010610    0.212021    0.234974    1.250304 ^ input3/X (sky130_fd_sc_hd__buf_1)
                                                         net3 (net)
                      0.212021    0.000094    1.250398 ^ _097_/A (sky130_fd_sc_hd__nor3_1)
     2    0.004678    0.085997    0.167058    1.417456 v _097_/Y (sky130_fd_sc_hd__nor3_1)
                                                         _054_ (net)
                      0.085997    0.000040    1.417496 v _098_/B (sky130_fd_sc_hd__or2_1)
     3    0.009296    0.153922    0.534788    1.952285 v _098_/X (sky130_fd_sc_hd__or2_1)
                                                         _055_ (net)
                      0.153922    0.000041    1.952326 v _099_/B (sky130_fd_sc_hd__xor2_1)
     1    0.002420    0.099462    0.291261    2.243587 v _099_/X (sky130_fd_sc_hd__xor2_1)
                                                         _056_ (net)
                      0.099462    0.000012    2.243599 v _100_/D (sky130_fd_sc_hd__or4_4)
     3    0.018928    0.201287    0.935812    3.179411 v _100_/X (sky130_fd_sc_hd__or4_4)
                                                         _057_ (net)
                      0.201461    0.000504    3.179915 v _115_/A1 (sky130_fd_sc_hd__o21bai_4)
     1    0.005942    0.157773    0.277139    3.457054 ^ _115_/Y (sky130_fd_sc_hd__o21bai_4)
                                                         net15 (net)
                      0.157773    0.000079    3.457133 ^ output15/A (sky130_fd_sc_hd__buf_6)
     1    0.034466    0.123507    0.263281    3.720414 ^ output15/X (sky130_fd_sc_hd__buf_6)
                                                         div_ready_o (net)
                      0.123507    0.000272    3.720686 ^ div_ready_o (out)
                                              3.720686   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -3.720686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.029314   slack (MET)


Startpoint: clk_i (input port clocked by clk)
Endpoint: clk_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     1    0.002601    0.017708    0.008590    1.008590 v clk_i (in)
                                                         clk_i (net)
                      0.017708    0.000000    1.008590 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.006427    0.087299    0.168476    1.177066 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.087299    0.000033    1.177099 v fanout18/A (sky130_fd_sc_hd__buf_2)
    10    0.032916    0.160609    0.348168    1.525267 v fanout18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.160617    0.001287    1.526554 v _120_/A0 (sky130_fd_sc_hd__mux2_1)
     3    0.009118    0.174117    0.745732    2.272287 v _120_/X (sky130_fd_sc_hd__mux2_1)
                                                         _002_ (net)
                      0.174117    0.000046    2.272332 v _122_/B (sky130_fd_sc_hd__and2_1)
     1    0.001696    0.060612    0.352261    2.624593 v _122_/X (sky130_fd_sc_hd__and2_1)
                                                         net10 (net)
                      0.060612    0.000006    2.624600 v output10/A (sky130_fd_sc_hd__buf_2)
     1    0.034569    0.167067    0.341420    2.966020 v output10/X (sky130_fd_sc_hd__buf_2)
                                                         clk_o (net)
                      0.167067    0.000394    2.966413 v clk_o (out)
                                              2.966413   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.966413   data arrival time
---------------------------------------------------------------------------------------------
                                              0.783587   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: div_i[1] (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 ^ input external delay
     1    0.002716    0.031704    0.015330    1.015330 ^ div_i[1] (in)
                                                         div_i[1] (net)
                      0.031704    0.000000    1.015330 ^ input3/A (sky130_fd_sc_hd__buf_1)
     3    0.010610    0.212021    0.234974    1.250304 ^ input3/X (sky130_fd_sc_hd__buf_1)
                                                         net3 (net)
                      0.212021    0.000094    1.250398 ^ _097_/A (sky130_fd_sc_hd__nor3_1)
     2    0.004678    0.085997    0.167058    1.417456 v _097_/Y (sky130_fd_sc_hd__nor3_1)
                                                         _054_ (net)
                      0.085997    0.000040    1.417496 v _098_/B (sky130_fd_sc_hd__or2_1)
     3    0.009296    0.153922    0.534788    1.952285 v _098_/X (sky130_fd_sc_hd__or2_1)
                                                         _055_ (net)
                      0.153922    0.000041    1.952326 v _099_/B (sky130_fd_sc_hd__xor2_1)
     1    0.002420    0.099462    0.291261    2.243587 v _099_/X (sky130_fd_sc_hd__xor2_1)
                                                         _056_ (net)
                      0.099462    0.000012    2.243599 v _100_/D (sky130_fd_sc_hd__or4_4)
     3    0.018928    0.201287    0.935812    3.179411 v _100_/X (sky130_fd_sc_hd__or4_4)
                                                         _057_ (net)
                      0.201461    0.000504    3.179915 v _115_/A1 (sky130_fd_sc_hd__o21bai_4)
     1    0.005942    0.157773    0.277139    3.457054 ^ _115_/Y (sky130_fd_sc_hd__o21bai_4)
                                                         net15 (net)
                      0.157773    0.000079    3.457133 ^ output15/A (sky130_fd_sc_hd__buf_6)
     1    0.034466    0.123507    0.263281    3.720414 ^ output15/X (sky130_fd_sc_hd__buf_6)
                                                         div_ready_o (net)
                      0.123507    0.000272    3.720686 ^ div_ready_o (out)
                                              3.720686   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -3.720686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.029314   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:min_ss_100C_1v60 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:min_ss_100C_1v60 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:min_ss_100C_1v60 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 17 unclocked register/latch pins.
  _158_/CLK
  _159_/CLK
  _160_/CLK
  _161_/CLK
  _162_/CLK
  _163_/CLK
  _164_/CLK
  _165_/CLK
  _166_/CLK
  _167_/CLK
  _168_/CLK
  _169_/CLK
  _170_/CLK
  _171_/CLK
  _172_/CLK
  _173_/CLK
  _174_/GATE
Warning: There are 21 unconstrained endpoints.
  cycl_count_o[0]
  cycl_count_o[1]
  cycl_count_o[2]
  cycl_count_o[3]
  _158_/D
  _159_/D
  _160_/D
  _161_/D
  _162_/D
  _163_/D
  _164_/D
  _165_/D
  _166_/D
  _167_/D
  _168_/D
  _169_/D
  _170_/D
  _171_/D
  _172_/D
  _173_/D
  _174_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           5.757815e-05 8.119883e-05 3.272233e-07 1.391042e-04  46.1%
Combinational        9.308485e-05 6.900930e-05 4.415037e-07 1.625357e-04  53.9%
Clock                0.000000e+00 0.000000e+00 2.784591e-10 2.784591e-10   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.506630e-04 1.502081e-04 7.690051e-07 3.016401e-04 100.0%
                            49.9%        49.8%         0.3%
%OL_METRIC_F power__internal__total 0.00015066297783050686
%OL_METRIC_F power__switching__total 0.00015020811406429857
%OL_METRIC_F power__leakage__total 7.690051120334829e-7
%OL_METRIC_F power__total 0.0003016401024069637

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:min_ss_100C_1v60 0.0
======================= min_ss_100C_1v60 Corner ===================================

Clock clk
No launch/capture paths found.

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:min_ss_100C_1v60 0.0
======================= min_ss_100C_1v60 Corner ===================================

Clock clk
No launch/capture paths found.

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:min_ss_100C_1v60 2.723073843488969
min_ss_100C_1v60: 2.723073843488969
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:min_ss_100C_1v60 0.02931366343743488
min_ss_100C_1v60: 0.02931366343743488
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:min_ss_100C_1v60 0.0
min_ss_100C_1v60: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:min_ss_100C_1v60 0.0
min_ss_100C_1v60: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:min_ss_100C_1v60 0
min_ss_100C_1v60: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:min_ss_100C_1v60 0.0
min_ss_100C_1v60: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:min_ss_100C_1v60 0
%OL_METRIC_F timing__hold_r2r__ws__corner:min_ss_100C_1v60 inf
%OL_METRIC_I timing__hold_r2r_vio__count__corner:min_ss_100C_1v60 0
%OL_METRIC_I timing__setup_vio__count__corner:min_ss_100C_1v60 0
%OL_METRIC_F timing__setup_r2r__ws__corner:min_ss_100C_1v60 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:min_ss_100C_1v60 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
1.564916         network latency _163_/CLK
        2.367288 network latency _174_/GATE
---------------
1.564916 2.367288 latency
        0.802372 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.525326         network latency _169_/CLK
        2.272316 network latency _160_/CLK
---------------
1.525326 2.272316 latency
        0.746991 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 0.00 fmax = inf
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the min_ss_100C_1v60 corner to /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-10-31_18-04-53/54-openroad-stapostpnr/min_ss_100C_1v60/clk_int_div__min_ss_100C_1v60.lib…
