{"Source Block": ["oh/src/common/hdl/oh_fifo_cdc.v@26:36@HdlStmAssign", "   \n   wire \t   wr_en;\n   wire \t   rd_en;\n   \n   // FIFO control logic\n   assign wr_en    = access_in;\n   assign rd_en    = ~empty & ~wait_in;\n   assign wait_out = prog_full;        //wait_out should stall access_in signal\n\n   //Holds access high while waiting\n   always @ (posedge clk_out or negedge nreset)\n"], "Clone Blocks": [["oh/src/common/hdl/oh_fifo_cdc.v@23:33", "   output \t   full, // fifo is full\n   output \t   empty // fifo is empty\n    );\n   \n   wire \t   wr_en;\n   wire \t   rd_en;\n   \n   // FIFO control logic\n   assign wr_en    = access_in;\n   assign rd_en    = ~empty & ~wait_in;\n   assign wait_out = prog_full;        //wait_out should stall access_in signal\n"], ["oh/src/common/hdl/oh_fifo_cdc.v@27:37", "   wire \t   wr_en;\n   wire \t   rd_en;\n   \n   // FIFO control logic\n   assign wr_en    = access_in;\n   assign rd_en    = ~empty & ~wait_in;\n   assign wait_out = prog_full;        //wait_out should stall access_in signal\n\n   //Holds access high while waiting\n   always @ (posedge clk_out or negedge nreset)\n     if(!nreset)\n"], ["oh/src/common/hdl/oh_fifo_cdc.v@28:38", "   wire \t   rd_en;\n   \n   // FIFO control logic\n   assign wr_en    = access_in;\n   assign rd_en    = ~empty & ~wait_in;\n   assign wait_out = prog_full;        //wait_out should stall access_in signal\n\n   //Holds access high while waiting\n   always @ (posedge clk_out or negedge nreset)\n     if(!nreset)\n       access_out <= 1'b0;   \n"]], "Diff Content": {"Delete": [[31, "   assign wr_en    = access_in;\n"]], "Add": []}}