#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan 15 22:45:48 2024
# Process ID: 22684
# Current directory: C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15596 C:\Users\USER\Desktop\IC compete\111_IC_Contest_Preround\Verilog\Laser_Vivado_2\Laser.xpr
# Log file: C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/vivado.log
# Journal file: C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
"xelab -wto 1814de89809c4738ae9c4e36e7fbe50a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1814de89809c4738ae9c4e36e7fbe50a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/USER/Desktop/IC -notrace
couldn't read file "C:/Users/USER/Desktop/IC": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 22:47:09 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch {testfixture.tcl} -view {{C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/testfixture_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/testfixture_behav.wcfg}
source testfixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 828.824 ; gain = 6.043
run 500 us
run 500 us
== PATTERN img1.pattern
-- Max cycle pre pattern reached, force output result C1( 0, 0),C2(10,12)
---- cover =  18, optimum =  30
           800413000 , please pull down signal DONE
           800421000 , please pull down signal DONE
run 500 ms
== PATTERN img2.pattern
-- Max cycle pre pattern reached, force output result C1( 0, 0),C2( 7,10)
---- cover =  16, optimum =  28
          1600797000 , please pull down signal DONE
          1600805000 , please pull down signal DONE
== PATTERN img3.pattern
-- Max cycle pre pattern reached, force output result C1( 0, 0),C2( 7, 7)
---- cover =  21, optimum =  29
          2401181000 , please pull down signal DONE
          2401189000 , please pull down signal DONE
== PATTERN img4.pattern
-- Max cycle pre pattern reached, force output result C1( 0, 0),C2( 8, 7)
---- cover =  20, optimum =  30
          3201565000 , please pull down signal DONE
          3201573000 , please pull down signal DONE
== PATTERN img5.pattern
-- Max cycle pre pattern reached, force output result C1( 0, 0),C2( 5,12)
---- cover =  17, optimum =  23
          4001949000 , please pull down signal DONE
          4001957000 , please pull down signal DONE
== PATTERN img6.pattern
-- Max cycle pre pattern reached, force output result C1( 0, 0),C2( 9, 6)
---- cover =  24, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     600288  **
**   Cover total = 116/170   **
*******************************
$finish called at time : 4802300 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.srcs/sim_1/new/tb.sv" Line 227
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
"xelab -wto 1814de89809c4738ae9c4e36e7fbe50a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1814de89809c4738ae9c4e36e7fbe50a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 857.879 ; gain = 0.000
run 500 ms
== PATTERN img1.pattern
-- Max cycle pre pattern reached, force output result C1(11,12),C2( 4,10)
---- cover =  30, optimum =  30
           800413000 , please pull down signal DONE
           800421000 , please pull down signal DONE
== PATTERN img2.pattern
-- Max cycle pre pattern reached, force output result C1( 5,11),C2(11, 6)
---- cover =  28, optimum =  28
          1600797000 , please pull down signal DONE
          1600805000 , please pull down signal DONE
== PATTERN img3.pattern
-- Max cycle pre pattern reached, force output result C1( 5,10),C2(10, 5)
---- cover =  29, optimum =  29
          2401181000 , please pull down signal DONE
          2401189000 , please pull down signal DONE
== PATTERN img4.pattern
-- Max cycle pre pattern reached, force output result C1( 4, 9),C2(10, 5)
---- cover =  30, optimum =  30
          3201565000 , please pull down signal DONE
          3201573000 , please pull down signal DONE
== PATTERN img5.pattern
-- Max cycle pre pattern reached, force output result C1( 8,12),C2( 2,10)
---- cover =  23, optimum =  23
          4001949000 , please pull down signal DONE
          4001957000 , please pull down signal DONE
== PATTERN img6.pattern
-- Max cycle pre pattern reached, force output result C1( 9, 9),C2(13, 2)
---- cover =  30, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     600288  **
**   Cover total = 170/170   **
*******************************
$finish called at time : 4802300 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.srcs/sim_1/new/tb.sv" Line 227
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
"xelab -wto 1814de89809c4738ae9c4e36e7fbe50a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1814de89809c4738ae9c4e36e7fbe50a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 857.879 ; gain = 0.000
run 500 ms
== PATTERN img1.pattern
---- Used Cycle:      65855
---- Get Return: C1(11,12),C2( 4,10)
---- cover =  30, optimum =  30
           527221000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      65855
---- Get Return: C1( 5,11),C2(11, 6)
---- cover =  28, optimum =  28
          1054405000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      92197
---- Get Return: C1( 5,10),C2(10, 5)
---- cover =  29, optimum =  29
          1792325000 , please pull down signal DONE
== PATTERN img4.pattern
-- Max cycle pre pattern reached, force output result C1( 4, 9),C2(10, 5)
---- cover =  30, optimum =  30
          2592701000 , please pull down signal DONE
          2592709000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      92197
---- Get Return: C1( 8,12),C2( 2,10)
---- cover =  23, optimum =  23
          3330629000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      92197
---- Get Return: C1( 9, 9),C2(13, 2)
---- cover =  30, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     508568  **
**   Cover total = 170/170   **
*******************************
$finish called at time : 4068540 ns : File "C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.srcs/sim_1/new/tb.sv" Line 254
save_wave_config {C:/Users/USER/Desktop/IC compete/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/testfixture_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 15 23:09:02 2024...
