
*** Running vivado
    with args -log display_generator_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_generator_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source display_generator_top.tcl -notrace
Command: synth_design -top display_generator_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 699.879 ; gain = 177.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'display_generator_top' [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/display_generator_top.vhd:37]
INFO: [Synth 8-638] synthesizing module 'hv_syncs' [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/hv_syncs.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'hv_syncs' (1#1) [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/hv_syncs.vhd:29]
INFO: [Synth 8-638] synthesizing module 'box_unit' [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/box_unit.vhd:34]
INFO: [Synth 8-638] synthesizing module 'box_controller' [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/box_controller.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'box_controller' (2#1) [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/box_controller.vhd:28]
INFO: [Synth 8-638] synthesizing module 'col_gen' [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/col_gen.vhd:28]
WARNING: [Synth 8-614] signal 'box_r' is read in the process but is not in the sensitivity list [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/col_gen.vhd:32]
WARNING: [Synth 8-614] signal 'box_g' is read in the process but is not in the sensitivity list [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/col_gen.vhd:32]
WARNING: [Synth 8-614] signal 'box_b' is read in the process but is not in the sensitivity list [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/col_gen.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'col_gen' (3#1) [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/col_gen.vhd:28]
INFO: [Synth 8-638] synthesizing module 'col_regs' [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/col_regs.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'col_regs' (4#1) [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/col_regs.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'box_unit' (5#1) [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/box_unit.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'display_generator_top' (6#1) [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/display_generator_top.vhd:37]
WARNING: [Synth 8-3917] design display_generator_top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port dp driven by constant 1
WARNING: [Synth 8-3331] design box_unit has unconnected port sw[7]
WARNING: [Synth 8-3331] design box_unit has unconnected port sw[6]
WARNING: [Synth 8-3331] design box_unit has unconnected port sw[5]
WARNING: [Synth 8-3331] design box_unit has unconnected port sw[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 763.426 ; gain = 241.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 763.426 ; gain = 241.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 763.426 ; gain = 241.488
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/display_generator_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/display_generator_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 884.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 884.254 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 884.254 ; gain = 362.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 884.254 ; gain = 362.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 884.254 ; gain = 362.316
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'x_reg' [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/box_controller.vhd:44]
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/box_controller.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'u_reg' [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/box_controller.vhd:48]
WARNING: [Synth 8-327] inferring latch for variable 'v_reg' [C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/box_controller.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 884.254 ; gain = 362.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 9     
	   2 Input     11 Bit        Muxes := 10    
	   3 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hv_syncs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module box_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 9     
	   2 Input     11 Bit        Muxes := 10    
	   3 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module col_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module col_regs 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design display_generator_top has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port an[0] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design display_generator_top has port dp driven by constant 1
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[0]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[4]' (LD) to 'box_gen_unit/box_controller_unit/v_reg[8]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[9]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[10]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[11]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[12]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[13]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[14]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[15]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[16]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[17]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[18]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[19]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[20]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[21]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[22]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[23]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[24]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[25]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[26]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[27]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[28]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[29]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[30]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/v_reg[31]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[0]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[6]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[5]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[8]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[6]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[10]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[10]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[11]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[11]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[12]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[12]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[13]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[13]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[14]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[14]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[15]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[15]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[16]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[16]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[17]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[17]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[18]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[18]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[19]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[19]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[20]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[20]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[21]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[21]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[22]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[22]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[23]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[23]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[24]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[24]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[25]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[25]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[26]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[26]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[27]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[27]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[28]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[28]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[29]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[29]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[30]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[30]' (LD) to 'box_gen_unit/box_controller_unit/u_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\box_gen_unit/box_controller_unit/u_reg[31] )
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[0]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[4]' (LDC) to 'box_gen_unit/box_controller_unit/y_reg[8]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[9]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[10]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[11]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[12]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[13]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[14]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[15]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[16]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[17]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[18]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[19]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[20]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[21]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[22]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[23]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[24]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[25]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[26]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[27]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[28]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[29]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[30]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[31]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[0]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[0]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[10]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[3]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[6]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[4]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[7]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[10]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[11]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[11]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[12]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[12]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[13]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[13]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[14]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[14]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[15]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[15]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[16]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[16]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[17]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[17]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[18]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[18]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[19]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[19]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[20]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[20]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[21]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[21]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[22]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[22]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[23]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[23]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[24]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[24]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[25]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[25]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[26]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[26]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[27]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[27]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[28]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[28]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[29]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[29]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[30]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/x_reg[30]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\box_gen_unit/box_controller_unit/x_reg[31] )
WARNING: [Synth 8-3332] Sequential element (box_gen_unit/box_controller_unit/u_reg[31]) is unused and will be removed from module display_generator_top.
WARNING: [Synth 8-3332] Sequential element (box_gen_unit/box_controller_unit/x_reg[31]) is unused and will be removed from module display_generator_top.
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/u_reg[1]' (LD) to 'box_gen_unit/box_controller_unit/v_reg[3]'
INFO: [Synth 8-3886] merging instance 'box_gen_unit/box_controller_unit/y_reg[2]' (LDC) to 'box_gen_unit/box_controller_unit/x_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 884.254 ; gain = 362.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 884.254 ; gain = 362.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 884.254 ; gain = 362.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 884.254 ; gain = 362.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 892.477 ; gain = 370.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 892.477 ; gain = 370.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 892.477 ; gain = 370.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 892.477 ; gain = 370.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 892.477 ; gain = 370.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 892.477 ; gain = 370.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    29|
|3     |LUT1   |    15|
|4     |LUT2   |    11|
|5     |LUT3   |    27|
|6     |LUT4   |    74|
|7     |LUT5   |    17|
|8     |LUT6   |    24|
|9     |FDCE   |    24|
|10    |FDRE   |    12|
|11    |LD     |    13|
|12    |LDC    |     9|
|13    |IBUF   |    14|
|14    |OBUF   |    26|
+------+-------+------+

Report Instance Areas: 
+------+------------------------+---------------+------+
|      |Instance                |Module         |Cells |
+------+------------------------+---------------+------+
|1     |top                     |               |   296|
|2     |  box_gen_unit          |box_unit       |   131|
|3     |    box_controller_unit |box_controller |    88|
|4     |    col_gen_unit        |col_gen        |    31|
|5     |    col_regs_unit       |col_regs       |    12|
|6     |  vga_sync_unit         |hv_syncs       |   124|
+------+------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 892.477 ; gain = 370.539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 892.477 ; gain = 249.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 892.477 ; gain = 370.539
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 904.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  LD => LDCE: 13 instances
  LDC => LDCE: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
127 Infos, 77 Warnings, 40 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 904.734 ; gain = 613.863
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 904.734 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ssnediker07/Desktop/CS373Final/final_project_chennai/display_gen/display_generator_top.runs/synth_1/display_generator_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_generator_top_utilization_synth.rpt -pb display_generator_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 18 04:46:53 2020...
