An algorithm for integrated pin assignment and buffer planning