/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.09
Build    : 0.8.34
Hash     : ef60ebd
Date     : Sep 29 2023
Type     : Engineering
Log Time   : Tue Oct  3 07:45:43 2023 GMT

Top-level Name:
	ahb2ram

Clocks: 1
	HCLK 

I/Os: 15
	32 HADDR Input SDR HCLK
	3 HBURST Input SDR Unknown
	1 HCLK Input Clock HCLK
	4 HPROT Input SDR Unknown
	32 HRDATA Output SDR HCLK
	1 HREADY Input SDR HCLK
	1 HRESETn Input SDR HCLK
	1 HSEL Input SDR HCLK
	3 HSIZE Input SDR Unknown
	2 HTRANS Input SDR HCLK
	32 HWDATA Input SDR HCLK
	1 HWRITE Input SDR HCLK
	32 mem_margin_ctl Input SDR Unknown
	1 HREADYOUT Output SDR Unknown
	1 HRESP Output SDR Unknown

LUTs: 74
	HCLK Typical : 42
	HCLK Very_High : 32

FFs: 165
	HCLK : 165

INFO: PWR: Created /nfs_project/gemini/DV/usmanqadir/jira_repo/Jira_Testcase/EDA-2116/ahb2ram/ahb2ram/run_1/synth_1_1/impl_1_1/power_analysis/power.csv

