/// Auto-generated register definitions for SDMMC1
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f7::sdmmc1 {

// ============================================================================
// SDMMC1 - Secure digital input/output interface
// Base Address: 0x40012C00
// ============================================================================

/// SDMMC1 Register Structure
struct SDMMC1_Registers {

    /// power control register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t POWER;

    /// SDI clock control register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CLKCR;

    /// argument register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ARG;

    /// command register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMD;

    /// command response register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RESPCMD;

    /// response 1..4 register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RESP1;

    /// response 1..4 register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RESP2;

    /// response 1..4 register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RESP3;

    /// response 1..4 register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RESP4;

    /// data timer register
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DTIMER;

    /// data length register
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DLEN;

    /// data control register
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DCTRL;

    /// data counter register
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DCOUNT;

    /// status register
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t STA;

    /// interrupt clear register
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ICR;

    /// mask register
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MASK;
    uint8_t RESERVED_0040[8]; ///< Reserved

    /// FIFO counter register
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t FIFOCNT;
    uint8_t RESERVED_004C[52]; ///< Reserved

    /// data FIFO register
    /// Offset: 0x0080
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FIFO;
};

static_assert(sizeof(SDMMC1_Registers) >= 132, "SDMMC1_Registers size mismatch");

/// SDMMC1 peripheral instance
inline SDMMC1_Registers* SDMMC1() {
    return reinterpret_cast<SDMMC1_Registers*>(0x40012C00);
}

}  // namespace alloy::hal::st::stm32f7::sdmmc1
