// Seed: 38965520
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  logic id_7 = 1'b0, id_8;
  wand [-1 : 1] id_9;
  assign id_9 = -1 - 1;
  assign module_1.id_4 = 0;
  wire id_10 = id_2;
endmodule
module module_1 #(
    parameter id_12 = 32'd54
) (
    input wire id_0,
    input tri id_1,
    output wand id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    output wire id_6,
    input wire id_7,
    input wire id_8,
    input tri1 id_9
    , id_16,
    input supply0 id_10,
    output tri id_11,
    output tri0 _id_12,
    input tri0 id_13,
    input uwire id_14
);
  logic [1 : id_12] id_17;
  ;
  module_0 modCall_1 (
      id_17,
      id_16,
      id_16,
      id_17
  );
endmodule
