
RTOS_TESTE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af58  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000248  0800b0f8  0800b0f8  0000c0f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b340  0800b340  0000d150  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b340  0800b340  0000c340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b348  0800b348  0000d150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b348  0800b348  0000c348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b34c  0800b34c  0000c34c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000150  20000000  0800b350  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005de4  20000150  0800b4a0  0000d150  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005f34  0800b4a0  0000df34  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d150  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e901  00000000  00000000  0000d180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004cc0  00000000  00000000  0002ba81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001918  00000000  00000000  00030748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000134c  00000000  00000000  00032060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001badd  00000000  00000000  000333ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f500  00000000  00000000  0004ee89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009bb09  00000000  00000000  0006e389  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00109e92  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006cc0  00000000  00000000  00109ed8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  00110b98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000150 	.word	0x20000150
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b0e0 	.word	0x0800b0e0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000154 	.word	0x20000154
 80001dc:	0800b0e0 	.word	0x0800b0e0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005bc:	b480      	push	{r7}
 80005be:	b085      	sub	sp, #20
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	60f8      	str	r0, [r7, #12]
 80005c4:	60b9      	str	r1, [r7, #8]
 80005c6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	4a07      	ldr	r2, [pc, #28]	@ (80005e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ce:	68bb      	ldr	r3, [r7, #8]
 80005d0:	4a06      	ldr	r2, [pc, #24]	@ (80005ec <vApplicationGetIdleTaskMemory+0x30>)
 80005d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	2280      	movs	r2, #128	@ 0x80
 80005d8:	601a      	str	r2, [r3, #0]
}
 80005da:	bf00      	nop
 80005dc:	3714      	adds	r7, #20
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	2000017c 	.word	0x2000017c
 80005ec:	2000021c 	.word	0x2000021c

080005f0 <MX_FREERTOS_Init>:
/* USER CODE END GET_IDLE_TASK_MEMORY */

/**
  * @brief  FreeRTOS initialization
  */
void MX_FREERTOS_Init(void) {
 80005f0:	b5b0      	push	{r4, r5, r7, lr}
 80005f2:	b09a      	sub	sp, #104	@ 0x68
 80005f4:	af00      	add	r7, sp, #0

  /* Create the queue(s) */
  // Fila para comunicar eventos entre Botão e Controlador
  osMessageQDef(myQueue_SysCmds, 8, uint16_t);
 80005f6:	4b25      	ldr	r3, [pc, #148]	@ (800068c <MX_FREERTOS_Init+0x9c>)
 80005f8:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 80005fc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005fe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueue_SysCmdsHandle = osMessageCreate(osMessageQ(myQueue_SysCmds), NULL);
 8000602:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000606:	2100      	movs	r1, #0
 8000608:	4618      	mov	r0, r3
 800060a:	f007 f8ff 	bl	800780c <osMessageCreate>
 800060e:	4603      	mov	r3, r0
 8000610:	4a1f      	ldr	r2, [pc, #124]	@ (8000690 <MX_FREERTOS_Init+0xa0>)
 8000612:	6013      	str	r3, [r2, #0]

  /* Create the thread(s) */
  // Task Default (USB e Keep Alive)
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000614:	4b1f      	ldr	r3, [pc, #124]	@ (8000694 <MX_FREERTOS_Init+0xa4>)
 8000616:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 800061a:	461d      	mov	r5, r3
 800061c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800061e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000620:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000624:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000628:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800062c:	2100      	movs	r1, #0
 800062e:	4618      	mov	r0, r3
 8000630:	f007 f88c 	bl	800774c <osThreadCreate>
 8000634:	4603      	mov	r3, r0
 8000636:	4a18      	ldr	r2, [pc, #96]	@ (8000698 <MX_FREERTOS_Init+0xa8>)
 8000638:	6013      	str	r3, [r2, #0]

  // Task 1: Leitura Inteligente do Botão (Prioridade Alta para não perder cliques)
  osThreadDef(myTask_Button, StartTask_Button, osPriorityAboveNormal, 0, 128);
 800063a:	4b18      	ldr	r3, [pc, #96]	@ (800069c <MX_FREERTOS_Init+0xac>)
 800063c:	f107 0420 	add.w	r4, r7, #32
 8000640:	461d      	mov	r5, r3
 8000642:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000644:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000646:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800064a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_ButtonHandle = osThreadCreate(osThread(myTask_Button), NULL);
 800064e:	f107 0320 	add.w	r3, r7, #32
 8000652:	2100      	movs	r1, #0
 8000654:	4618      	mov	r0, r3
 8000656:	f007 f879 	bl	800774c <osThreadCreate>
 800065a:	4603      	mov	r3, r0
 800065c:	4a10      	ldr	r2, [pc, #64]	@ (80006a0 <MX_FREERTOS_Init+0xb0>)
 800065e:	6013      	str	r3, [r2, #0]

  // Task 2: Controlador de Hardware (Prioridade Normal)
  osThreadDef(myTask_Controller, StartTask_Controller, osPriorityNormal, 0, 128);
 8000660:	4b10      	ldr	r3, [pc, #64]	@ (80006a4 <MX_FREERTOS_Init+0xb4>)
 8000662:	1d3c      	adds	r4, r7, #4
 8000664:	461d      	mov	r5, r3
 8000666:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000668:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800066a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800066e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_ControllerHandle = osThreadCreate(osThread(myTask_Controller), NULL);
 8000672:	1d3b      	adds	r3, r7, #4
 8000674:	2100      	movs	r1, #0
 8000676:	4618      	mov	r0, r3
 8000678:	f007 f868 	bl	800774c <osThreadCreate>
 800067c:	4603      	mov	r3, r0
 800067e:	4a0a      	ldr	r2, [pc, #40]	@ (80006a8 <MX_FREERTOS_Init+0xb8>)
 8000680:	6013      	str	r3, [r2, #0]
}
 8000682:	bf00      	nop
 8000684:	3768      	adds	r7, #104	@ 0x68
 8000686:	46bd      	mov	sp, r7
 8000688:	bdb0      	pop	{r4, r5, r7, pc}
 800068a:	bf00      	nop
 800068c:	0800b0f8 	.word	0x0800b0f8
 8000690:	20000178 	.word	0x20000178
 8000694:	0800b114 	.word	0x0800b114
 8000698:	2000016c 	.word	0x2000016c
 800069c:	0800b140 	.word	0x0800b140
 80006a0:	20000170 	.word	0x20000170
 80006a4:	0800b170 	.word	0x0800b170
 80006a8:	20000174 	.word	0x20000174

080006ac <StartDefaultTask>:

/* USER CODE BEGIN Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  MX_USB_DEVICE_Init(); // Inicializa USB CDC
 80006b4:	f009 fb08 	bl	8009cc8 <MX_USB_DEVICE_Init>
  myPrintf(PERIPHERAL_USART, "--- SISTEMA RTOS INICIADO ---\r\n");
 80006b8:	4904      	ldr	r1, [pc, #16]	@ (80006cc <StartDefaultTask+0x20>)
 80006ba:	2000      	movs	r0, #0
 80006bc:	f000 f962 	bl	8000984 <myPrintf>

  for(;;) {
	  osDelay(1000); // Sleep longo (Heartbeat)
 80006c0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80006c4:	f007 f88e 	bl	80077e4 <osDelay>
 80006c8:	e7fa      	b.n	80006c0 <StartDefaultTask+0x14>
 80006ca:	bf00      	nop
 80006cc:	0800b18c 	.word	0x0800b18c

080006d0 <StartTask_Button>:
*        Lógica:
*        - Cliques curtos: Define o Modo (A, B ou Stop).
*        - Clique longo: Envia comando para alterar velocidade.
*/
void StartTask_Button(void const * argument)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b084      	sub	sp, #16
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
    uint32_t pressTime = 0;
 80006d8:	2300      	movs	r3, #0
 80006da:	60fb      	str	r3, [r7, #12]
    uint8_t clickCount = 0;
 80006dc:	2300      	movs	r3, #0
 80006de:	72fb      	strb	r3, [r7, #11]
    uint8_t waitingForRelease = 0;
 80006e0:	2300      	movs	r3, #0
 80006e2:	72bb      	strb	r3, [r7, #10]
    uint8_t longPressHandled = 0; // Evita repetir o comando de long press
 80006e4:	2300      	movs	r3, #0
 80006e6:	727b      	strb	r3, [r7, #9]

    for (;;)
    {
        // 1. Deteção de Pressão (Active Low)
        if (HAL_GPIO_ReadPin(BUTTON_PORT, BUTTON_PIN) == GPIO_PIN_RESET)
 80006e8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006ec:	4843      	ldr	r0, [pc, #268]	@ (80007fc <StartTask_Button+0x12c>)
 80006ee:	f000 ff0d 	bl	800150c <HAL_GPIO_ReadPin>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d132      	bne.n	800075e <StartTask_Button+0x8e>
        {
            // Se acabou de carregar (borda de descida)
            if (!waitingForRelease) {
 80006f8:	7abb      	ldrb	r3, [r7, #10]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d111      	bne.n	8000722 <StartTask_Button+0x52>
                osDelay(50); // Debounce
 80006fe:	2032      	movs	r0, #50	@ 0x32
 8000700:	f007 f870 	bl	80077e4 <osDelay>
                if (HAL_GPIO_ReadPin(BUTTON_PORT, BUTTON_PIN) == GPIO_PIN_RESET) {
 8000704:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000708:	483c      	ldr	r0, [pc, #240]	@ (80007fc <StartTask_Button+0x12c>)
 800070a:	f000 feff 	bl	800150c <HAL_GPIO_ReadPin>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d106      	bne.n	8000722 <StartTask_Button+0x52>
                    pressTime = osKernelSysTick();
 8000714:	f007 f80a 	bl	800772c <osKernelSysTick>
 8000718:	60f8      	str	r0, [r7, #12]
                    waitingForRelease = 1;
 800071a:	2301      	movs	r3, #1
 800071c:	72bb      	strb	r3, [r7, #10]
                    longPressHandled = 0;
 800071e:	2300      	movs	r3, #0
 8000720:	727b      	strb	r3, [r7, #9]
                }
            }

            // 2. Verifica Long Press (> 1s) ENQUANTO segura o botão
            if (waitingForRelease && !longPressHandled)
 8000722:	7abb      	ldrb	r3, [r7, #10]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d028      	beq.n	800077a <StartTask_Button+0xaa>
 8000728:	7a7b      	ldrb	r3, [r7, #9]
 800072a:	2b00      	cmp	r3, #0
 800072c:	d125      	bne.n	800077a <StartTask_Button+0xaa>
            {
                if ((osKernelSysTick() - pressTime) > 1000)
 800072e:	f006 fffd 	bl	800772c <osKernelSysTick>
 8000732:	4602      	mov	r2, r0
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	1ad3      	subs	r3, r2, r3
 8000738:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800073c:	d91d      	bls.n	800077a <StartTask_Button+0xaa>
                {
                    myPrintf(PERIPHERAL_USART, "BTN: Long Press -> Mudar Velocidade\r\n");
 800073e:	4930      	ldr	r1, [pc, #192]	@ (8000800 <StartTask_Button+0x130>)
 8000740:	2000      	movs	r0, #0
 8000742:	f000 f91f 	bl	8000984 <myPrintf>
                    osMessagePut(myQueue_SysCmdsHandle, CMD_CHANGE_SPEED, 0);
 8000746:	4b2f      	ldr	r3, [pc, #188]	@ (8000804 <StartTask_Button+0x134>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	2200      	movs	r2, #0
 800074c:	2103      	movs	r1, #3
 800074e:	4618      	mov	r0, r3
 8000750:	f007 f884 	bl	800785c <osMessagePut>

                    longPressHandled = 1; // Marca como tratado
 8000754:	2301      	movs	r3, #1
 8000756:	727b      	strb	r3, [r7, #9]
                    clickCount = 0;       // Anula contagem de cliques
 8000758:	2300      	movs	r3, #0
 800075a:	72fb      	strb	r3, [r7, #11]
 800075c:	e00d      	b.n	800077a <StartTask_Button+0xaa>
                }
            }
        }
        else // Botão Solto
        {
            if (waitingForRelease)
 800075e:	7abb      	ldrb	r3, [r7, #10]
 8000760:	2b00      	cmp	r3, #0
 8000762:	d00a      	beq.n	800077a <StartTask_Button+0xaa>
            {
                waitingForRelease = 0;
 8000764:	2300      	movs	r3, #0
 8000766:	72bb      	strb	r3, [r7, #10]

                // Só conta clique se NÃO foi um long press
                if (!longPressHandled) {
 8000768:	7a7b      	ldrb	r3, [r7, #9]
 800076a:	2b00      	cmp	r3, #0
 800076c:	d105      	bne.n	800077a <StartTask_Button+0xaa>
                    clickCount++;
 800076e:	7afb      	ldrb	r3, [r7, #11]
 8000770:	3301      	adds	r3, #1
 8000772:	72fb      	strb	r3, [r7, #11]
                    pressTime = osKernelSysTick(); // Reinicia timer para timeout de multiplos cliques
 8000774:	f006 ffda 	bl	800772c <osKernelSysTick>
 8000778:	60f8      	str	r0, [r7, #12]
                }
            }
        }

        // 3. Processa Cliques Curtos (após timeout de 400ms sem novos cliques)
        if (clickCount > 0 && !waitingForRelease)
 800077a:	7afb      	ldrb	r3, [r7, #11]
 800077c:	2b00      	cmp	r3, #0
 800077e:	d038      	beq.n	80007f2 <StartTask_Button+0x122>
 8000780:	7abb      	ldrb	r3, [r7, #10]
 8000782:	2b00      	cmp	r3, #0
 8000784:	d135      	bne.n	80007f2 <StartTask_Button+0x122>
        {
            if ((osKernelSysTick() - pressTime) > 400)
 8000786:	f006 ffd1 	bl	800772c <osKernelSysTick>
 800078a:	4602      	mov	r2, r0
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	1ad3      	subs	r3, r2, r3
 8000790:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8000794:	d92d      	bls.n	80007f2 <StartTask_Button+0x122>
            {
                if (clickCount == 1) {
 8000796:	7afb      	ldrb	r3, [r7, #11]
 8000798:	2b01      	cmp	r3, #1
 800079a:	d10b      	bne.n	80007b4 <StartTask_Button+0xe4>
                    myPrintf(PERIPHERAL_USART, "BTN: 1 Clique -> Modo A\r\n");
 800079c:	491a      	ldr	r1, [pc, #104]	@ (8000808 <StartTask_Button+0x138>)
 800079e:	2000      	movs	r0, #0
 80007a0:	f000 f8f0 	bl	8000984 <myPrintf>
                    osMessagePut(myQueue_SysCmdsHandle, CMD_START_MODE_A, 0);
 80007a4:	4b17      	ldr	r3, [pc, #92]	@ (8000804 <StartTask_Button+0x134>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	2200      	movs	r2, #0
 80007aa:	2101      	movs	r1, #1
 80007ac:	4618      	mov	r0, r3
 80007ae:	f007 f855 	bl	800785c <osMessagePut>
 80007b2:	e01c      	b.n	80007ee <StartTask_Button+0x11e>
                }
                else if (clickCount == 2) {
 80007b4:	7afb      	ldrb	r3, [r7, #11]
 80007b6:	2b02      	cmp	r3, #2
 80007b8:	d10b      	bne.n	80007d2 <StartTask_Button+0x102>
                    myPrintf(PERIPHERAL_USART, "BTN: 2 Cliques -> Modo B\r\n");
 80007ba:	4914      	ldr	r1, [pc, #80]	@ (800080c <StartTask_Button+0x13c>)
 80007bc:	2000      	movs	r0, #0
 80007be:	f000 f8e1 	bl	8000984 <myPrintf>
                    osMessagePut(myQueue_SysCmdsHandle, CMD_START_MODE_B, 0);
 80007c2:	4b10      	ldr	r3, [pc, #64]	@ (8000804 <StartTask_Button+0x134>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	2200      	movs	r2, #0
 80007c8:	2102      	movs	r1, #2
 80007ca:	4618      	mov	r0, r3
 80007cc:	f007 f846 	bl	800785c <osMessagePut>
 80007d0:	e00d      	b.n	80007ee <StartTask_Button+0x11e>
                }
                else if (clickCount >= 3) {
 80007d2:	7afb      	ldrb	r3, [r7, #11]
 80007d4:	2b02      	cmp	r3, #2
 80007d6:	d90a      	bls.n	80007ee <StartTask_Button+0x11e>
                    myPrintf(PERIPHERAL_USART, "BTN: 3+ Cliques -> STOP\r\n");
 80007d8:	490d      	ldr	r1, [pc, #52]	@ (8000810 <StartTask_Button+0x140>)
 80007da:	2000      	movs	r0, #0
 80007dc:	f000 f8d2 	bl	8000984 <myPrintf>
                    osMessagePut(myQueue_SysCmdsHandle, CMD_STOP, 0);
 80007e0:	4b08      	ldr	r3, [pc, #32]	@ (8000804 <StartTask_Button+0x134>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	2200      	movs	r2, #0
 80007e6:	2100      	movs	r1, #0
 80007e8:	4618      	mov	r0, r3
 80007ea:	f007 f837 	bl	800785c <osMessagePut>
                }
                clickCount = 0; // Reseta contador
 80007ee:	2300      	movs	r3, #0
 80007f0:	72fb      	strb	r3, [r7, #11]
            }
        }

        osDelay(10); // Yield para libertar CPU
 80007f2:	200a      	movs	r0, #10
 80007f4:	f006 fff6 	bl	80077e4 <osDelay>
        if (HAL_GPIO_ReadPin(BUTTON_PORT, BUTTON_PIN) == GPIO_PIN_RESET)
 80007f8:	e776      	b.n	80006e8 <StartTask_Button+0x18>
 80007fa:	bf00      	nop
 80007fc:	40020800 	.word	0x40020800
 8000800:	0800b1ac 	.word	0x0800b1ac
 8000804:	20000178 	.word	0x20000178
 8000808:	0800b1d4 	.word	0x0800b1d4
 800080c:	0800b1f0 	.word	0x0800b1f0
 8000810:	0800b20c 	.word	0x0800b20c

08000814 <StartTask_Controller>:
/**
* @brief CONSUMIDOR: Recebe comandos e gerencia os LEDs.
*        Gere a frequência do Modo A localmente.
*/
void StartTask_Controller(void const * argument)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b08a      	sub	sp, #40	@ 0x28
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
    osEvent evt;
    OutputState_t currentState = STATE_IDLE;
 800081c:	2300      	movs	r3, #0
 800081e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint32_t waitTime = osWaitForever; // Inicialmente dorme para sempre
 8000822:	f04f 33ff 	mov.w	r3, #4294967295
 8000826:	623b      	str	r3, [r7, #32]

    // Variáveis de Estado Interno
    uint32_t modeB_EntryTime = 0;
 8000828:	2300      	movs	r3, #0
 800082a:	61fb      	str	r3, [r7, #28]
    uint32_t currentFreq_ModeA = 500; // Começa com 500ms
 800082c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000830:	61bb      	str	r3, [r7, #24]

    for (;;)
    {
        // Espera Mensagem OU Timeout (para piscar LED)
        evt = osMessageGet(myQueue_SysCmdsHandle, waitTime);
 8000832:	4b4d      	ldr	r3, [pc, #308]	@ (8000968 <StartTask_Controller+0x154>)
 8000834:	6819      	ldr	r1, [r3, #0]
 8000836:	f107 0308 	add.w	r3, r7, #8
 800083a:	6a3a      	ldr	r2, [r7, #32]
 800083c:	4618      	mov	r0, r3
 800083e:	f007 f84d 	bl	80078dc <osMessageGet>

        // --- CASO 1: Recebeu Comando da Fila ---
        if (evt.status == osEventMessage)
 8000842:	68bb      	ldr	r3, [r7, #8]
 8000844:	2b10      	cmp	r3, #16
 8000846:	d14d      	bne.n	80008e4 <StartTask_Controller+0xd0>
        {
            uint16_t cmd = evt.value.v;
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	82fb      	strh	r3, [r7, #22]

            switch (cmd) {
 800084c:	8afb      	ldrh	r3, [r7, #22]
 800084e:	2b03      	cmp	r3, #3
 8000850:	d8ef      	bhi.n	8000832 <StartTask_Controller+0x1e>
 8000852:	a201      	add	r2, pc, #4	@ (adr r2, 8000858 <StartTask_Controller+0x44>)
 8000854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000858:	08000869 	.word	0x08000869
 800085c:	08000889 	.word	0x08000889
 8000860:	0800089f 	.word	0x0800089f
 8000864:	080008b9 	.word	0x080008b9
                case CMD_STOP:
                    currentState = STATE_IDLE;
 8000868:	2300      	movs	r3, #0
 800086a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                    waitTime = osWaitForever; // Dorme até novo comando
 800086e:	f04f 33ff 	mov.w	r3, #4294967295
 8000872:	623b      	str	r3, [r7, #32]
                    HAL_GPIO_WritePin(LED_BUZZER_PORT, LED_BUZZER_PIN, GPIO_PIN_RESET);
 8000874:	2200      	movs	r2, #0
 8000876:	2120      	movs	r1, #32
 8000878:	483c      	ldr	r0, [pc, #240]	@ (800096c <StartTask_Controller+0x158>)
 800087a:	f000 fe5f 	bl	800153c <HAL_GPIO_WritePin>
                    myPrintf(PERIPHERAL_USART, "CTRL: Parado\r\n");
 800087e:	493c      	ldr	r1, [pc, #240]	@ (8000970 <StartTask_Controller+0x15c>)
 8000880:	2000      	movs	r0, #0
 8000882:	f000 f87f 	bl	8000984 <myPrintf>
                    break;
 8000886:	e06d      	b.n	8000964 <StartTask_Controller+0x150>

                case CMD_START_MODE_A:
                    currentState = STATE_MODE_A;
 8000888:	2301      	movs	r3, #1
 800088a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                    waitTime = currentFreq_ModeA; // Usa freq atual
 800088e:	69bb      	ldr	r3, [r7, #24]
 8000890:	623b      	str	r3, [r7, #32]
                    myPrintf(PERIPHERAL_USART, "CTRL: Modo A (Freq: %lu ms)\r\n", currentFreq_ModeA);
 8000892:	69ba      	ldr	r2, [r7, #24]
 8000894:	4937      	ldr	r1, [pc, #220]	@ (8000974 <StartTask_Controller+0x160>)
 8000896:	2000      	movs	r0, #0
 8000898:	f000 f874 	bl	8000984 <myPrintf>
                    break;
 800089c:	e062      	b.n	8000964 <StartTask_Controller+0x150>

                case CMD_START_MODE_B:
                    currentState = STATE_MODE_B;
 800089e:	2302      	movs	r3, #2
 80008a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                    waitTime = TIMEOUT_MODE_B;
 80008a4:	2396      	movs	r3, #150	@ 0x96
 80008a6:	623b      	str	r3, [r7, #32]
                    modeB_EntryTime = osKernelSysTick();
 80008a8:	f006 ff40 	bl	800772c <osKernelSysTick>
 80008ac:	61f8      	str	r0, [r7, #28]
                    myPrintf(PERIPHERAL_USART, "CTRL: Modo B (3s)\r\n");
 80008ae:	4932      	ldr	r1, [pc, #200]	@ (8000978 <StartTask_Controller+0x164>)
 80008b0:	2000      	movs	r0, #0
 80008b2:	f000 f867 	bl	8000984 <myPrintf>
                    break;
 80008b6:	e055      	b.n	8000964 <StartTask_Controller+0x150>

                case CMD_CHANGE_SPEED:
                    // Decrementa 100ms. Se < 100, volta a 500.
                    if (currentFreq_ModeA > 100) {
 80008b8:	69bb      	ldr	r3, [r7, #24]
 80008ba:	2b64      	cmp	r3, #100	@ 0x64
 80008bc:	d903      	bls.n	80008c6 <StartTask_Controller+0xb2>
                        currentFreq_ModeA -= 100;
 80008be:	69bb      	ldr	r3, [r7, #24]
 80008c0:	3b64      	subs	r3, #100	@ 0x64
 80008c2:	61bb      	str	r3, [r7, #24]
 80008c4:	e002      	b.n	80008cc <StartTask_Controller+0xb8>
                    } else {
                        currentFreq_ModeA = 500;
 80008c6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80008ca:	61bb      	str	r3, [r7, #24]
                    }
                    myPrintf(PERIPHERAL_USART, "CONFIG: Nova Freq A = %lu ms\r\n", currentFreq_ModeA);
 80008cc:	69ba      	ldr	r2, [r7, #24]
 80008ce:	492b      	ldr	r1, [pc, #172]	@ (800097c <StartTask_Controller+0x168>)
 80008d0:	2000      	movs	r0, #0
 80008d2:	f000 f857 	bl	8000984 <myPrintf>

                    // Se Modo A estiver ativo, atualiza o timer imediatamente
                    if (currentState == STATE_MODE_A) {
 80008d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80008da:	2b01      	cmp	r3, #1
 80008dc:	d140      	bne.n	8000960 <StartTask_Controller+0x14c>
                        waitTime = currentFreq_ModeA;
 80008de:	69bb      	ldr	r3, [r7, #24]
 80008e0:	623b      	str	r3, [r7, #32]
                    }
                    break;
 80008e2:	e03d      	b.n	8000960 <StartTask_Controller+0x14c>
            }
        }
        // --- CASO 2: Timeout (Hora de piscar) ---
        else if (evt.status == osEventTimeout)
 80008e4:	68bb      	ldr	r3, [r7, #8]
 80008e6:	2b40      	cmp	r3, #64	@ 0x40
 80008e8:	d1a3      	bne.n	8000832 <StartTask_Controller+0x1e>
        {
            switch (currentState) {
 80008ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80008ee:	2b02      	cmp	r3, #2
 80008f0:	d016      	beq.n	8000920 <StartTask_Controller+0x10c>
 80008f2:	2b02      	cmp	r3, #2
 80008f4:	dc9d      	bgt.n	8000832 <StartTask_Controller+0x1e>
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d002      	beq.n	8000900 <StartTask_Controller+0xec>
 80008fa:	2b01      	cmp	r3, #1
 80008fc:	d009      	beq.n	8000912 <StartTask_Controller+0xfe>
 80008fe:	e031      	b.n	8000964 <StartTask_Controller+0x150>
                case STATE_IDLE:
                    HAL_GPIO_WritePin(LED_BUZZER_PORT, LED_BUZZER_PIN, GPIO_PIN_RESET);
 8000900:	2200      	movs	r2, #0
 8000902:	2120      	movs	r1, #32
 8000904:	4819      	ldr	r0, [pc, #100]	@ (800096c <StartTask_Controller+0x158>)
 8000906:	f000 fe19 	bl	800153c <HAL_GPIO_WritePin>
                    waitTime = osWaitForever; // Segurança
 800090a:	f04f 33ff 	mov.w	r3, #4294967295
 800090e:	623b      	str	r3, [r7, #32]
                    break;
 8000910:	e028      	b.n	8000964 <StartTask_Controller+0x150>

                case STATE_MODE_A:
                    HAL_GPIO_TogglePin(LED_BUZZER_PORT, LED_BUZZER_PIN);
 8000912:	2120      	movs	r1, #32
 8000914:	4815      	ldr	r0, [pc, #84]	@ (800096c <StartTask_Controller+0x158>)
 8000916:	f000 fe2a 	bl	800156e <HAL_GPIO_TogglePin>
                    // Garante que usa a frequencia atualizada
                    waitTime = currentFreq_ModeA;
 800091a:	69bb      	ldr	r3, [r7, #24]
 800091c:	623b      	str	r3, [r7, #32]
                    break;
 800091e:	e021      	b.n	8000964 <StartTask_Controller+0x150>

                case STATE_MODE_B:
                    // Verifica se acabou os 3 segundos
                    if ((osKernelSysTick() - modeB_EntryTime) >= DURATION_MODE_B) {
 8000920:	f006 ff04 	bl	800772c <osKernelSysTick>
 8000924:	4602      	mov	r2, r0
 8000926:	69fb      	ldr	r3, [r7, #28]
 8000928:	1ad3      	subs	r3, r2, r3
 800092a:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 800092e:	4293      	cmp	r3, r2
 8000930:	d90f      	bls.n	8000952 <StartTask_Controller+0x13e>
                        currentState = STATE_IDLE;
 8000932:	2300      	movs	r3, #0
 8000934:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                        waitTime = osWaitForever;
 8000938:	f04f 33ff 	mov.w	r3, #4294967295
 800093c:	623b      	str	r3, [r7, #32]
                        HAL_GPIO_WritePin(LED_BUZZER_PORT, LED_BUZZER_PIN, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	2120      	movs	r1, #32
 8000942:	480a      	ldr	r0, [pc, #40]	@ (800096c <StartTask_Controller+0x158>)
 8000944:	f000 fdfa 	bl	800153c <HAL_GPIO_WritePin>
                        myPrintf(PERIPHERAL_USART, "CTRL: Fim Auto Modo B\r\n");
 8000948:	490d      	ldr	r1, [pc, #52]	@ (8000980 <StartTask_Controller+0x16c>)
 800094a:	2000      	movs	r0, #0
 800094c:	f000 f81a 	bl	8000984 <myPrintf>
                    } else {
                        HAL_GPIO_TogglePin(LED_BUZZER_PORT, LED_BUZZER_PIN);
                        // Mantem frequencia rapida fixa
                        waitTime = TIMEOUT_MODE_B;
                    }
                    break;
 8000950:	e008      	b.n	8000964 <StartTask_Controller+0x150>
                        HAL_GPIO_TogglePin(LED_BUZZER_PORT, LED_BUZZER_PIN);
 8000952:	2120      	movs	r1, #32
 8000954:	4805      	ldr	r0, [pc, #20]	@ (800096c <StartTask_Controller+0x158>)
 8000956:	f000 fe0a 	bl	800156e <HAL_GPIO_TogglePin>
                        waitTime = TIMEOUT_MODE_B;
 800095a:	2396      	movs	r3, #150	@ 0x96
 800095c:	623b      	str	r3, [r7, #32]
                    break;
 800095e:	e001      	b.n	8000964 <StartTask_Controller+0x150>
                    break;
 8000960:	bf00      	nop
 8000962:	e766      	b.n	8000832 <StartTask_Controller+0x1e>
        evt = osMessageGet(myQueue_SysCmdsHandle, waitTime);
 8000964:	e765      	b.n	8000832 <StartTask_Controller+0x1e>
 8000966:	bf00      	nop
 8000968:	20000178 	.word	0x20000178
 800096c:	40020000 	.word	0x40020000
 8000970:	0800b228 	.word	0x0800b228
 8000974:	0800b238 	.word	0x0800b238
 8000978:	0800b258 	.word	0x0800b258
 800097c:	0800b26c 	.word	0x0800b26c
 8000980:	0800b28c 	.word	0x0800b28c

08000984 <myPrintf>:
}
/* USER CODE END Header_StartTask_Controller */

/* USER CODE BEGIN Application */
void myPrintf(uint16_t peripheral, char *format, ...)
{
 8000984:	b40e      	push	{r1, r2, r3}
 8000986:	b580      	push	{r7, lr}
 8000988:	b095      	sub	sp, #84	@ 0x54
 800098a:	af00      	add	r7, sp, #0
 800098c:	4603      	mov	r3, r0
 800098e:	80fb      	strh	r3, [r7, #6]
 	char buffer[64];
 	va_list args;
 	va_start(args, format);
 8000990:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000994:	60fb      	str	r3, [r7, #12]
 	vsprintf(buffer, format, args);
 8000996:	f107 0310 	add.w	r3, r7, #16
 800099a:	68fa      	ldr	r2, [r7, #12]
 800099c:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800099e:	4618      	mov	r0, r3
 80009a0:	f009 feb8 	bl	800a714 <vsiprintf>
 	va_end(args);

 	switch(peripheral)
 80009a4:	88fb      	ldrh	r3, [r7, #6]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d002      	beq.n	80009b0 <myPrintf+0x2c>
 80009aa:	2b01      	cmp	r3, #1
 80009ac:	d00e      	beq.n	80009cc <myPrintf+0x48>
 		break;
 	case PERIPHERAL_USB:
 		CDC_Transmit_FS ((uint8_t *)buffer, strlen(buffer));
 		break;
 	}
}
 80009ae:	e01b      	b.n	80009e8 <myPrintf+0x64>
 	    HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 80009b0:	f107 0310 	add.w	r3, r7, #16
 80009b4:	4618      	mov	r0, r3
 80009b6:	f7ff fc13 	bl	80001e0 <strlen>
 80009ba:	4603      	mov	r3, r0
 80009bc:	b29a      	uxth	r2, r3
 80009be:	f107 0110 	add.w	r1, r7, #16
 80009c2:	2364      	movs	r3, #100	@ 0x64
 80009c4:	480c      	ldr	r0, [pc, #48]	@ (80009f8 <myPrintf+0x74>)
 80009c6:	f002 ff87 	bl	80038d8 <HAL_UART_Transmit>
 		break;
 80009ca:	e00d      	b.n	80009e8 <myPrintf+0x64>
 		CDC_Transmit_FS ((uint8_t *)buffer, strlen(buffer));
 80009cc:	f107 0310 	add.w	r3, r7, #16
 80009d0:	4618      	mov	r0, r3
 80009d2:	f7ff fc05 	bl	80001e0 <strlen>
 80009d6:	4603      	mov	r3, r0
 80009d8:	b29a      	uxth	r2, r3
 80009da:	f107 0310 	add.w	r3, r7, #16
 80009de:	4611      	mov	r1, r2
 80009e0:	4618      	mov	r0, r3
 80009e2:	f009 fa2f 	bl	8009e44 <CDC_Transmit_FS>
 		break;
 80009e6:	bf00      	nop
}
 80009e8:	bf00      	nop
 80009ea:	3754      	adds	r7, #84	@ 0x54
 80009ec:	46bd      	mov	sp, r7
 80009ee:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80009f2:	b003      	add	sp, #12
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop
 80009f8:	20000468 	.word	0x20000468

080009fc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b08a      	sub	sp, #40	@ 0x28
 8000a00:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a02:	f107 0314 	add.w	r3, r7, #20
 8000a06:	2200      	movs	r2, #0
 8000a08:	601a      	str	r2, [r3, #0]
 8000a0a:	605a      	str	r2, [r3, #4]
 8000a0c:	609a      	str	r2, [r3, #8]
 8000a0e:	60da      	str	r2, [r3, #12]
 8000a10:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a12:	2300      	movs	r3, #0
 8000a14:	613b      	str	r3, [r7, #16]
 8000a16:	4b31      	ldr	r3, [pc, #196]	@ (8000adc <MX_GPIO_Init+0xe0>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1a:	4a30      	ldr	r2, [pc, #192]	@ (8000adc <MX_GPIO_Init+0xe0>)
 8000a1c:	f043 0304 	orr.w	r3, r3, #4
 8000a20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a22:	4b2e      	ldr	r3, [pc, #184]	@ (8000adc <MX_GPIO_Init+0xe0>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a26:	f003 0304 	and.w	r3, r3, #4
 8000a2a:	613b      	str	r3, [r7, #16]
 8000a2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a2e:	2300      	movs	r3, #0
 8000a30:	60fb      	str	r3, [r7, #12]
 8000a32:	4b2a      	ldr	r3, [pc, #168]	@ (8000adc <MX_GPIO_Init+0xe0>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a36:	4a29      	ldr	r2, [pc, #164]	@ (8000adc <MX_GPIO_Init+0xe0>)
 8000a38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a3e:	4b27      	ldr	r3, [pc, #156]	@ (8000adc <MX_GPIO_Init+0xe0>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a46:	60fb      	str	r3, [r7, #12]
 8000a48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	60bb      	str	r3, [r7, #8]
 8000a4e:	4b23      	ldr	r3, [pc, #140]	@ (8000adc <MX_GPIO_Init+0xe0>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a52:	4a22      	ldr	r2, [pc, #136]	@ (8000adc <MX_GPIO_Init+0xe0>)
 8000a54:	f043 0301 	orr.w	r3, r3, #1
 8000a58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a5a:	4b20      	ldr	r3, [pc, #128]	@ (8000adc <MX_GPIO_Init+0xe0>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5e:	f003 0301 	and.w	r3, r3, #1
 8000a62:	60bb      	str	r3, [r7, #8]
 8000a64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a66:	2300      	movs	r3, #0
 8000a68:	607b      	str	r3, [r7, #4]
 8000a6a:	4b1c      	ldr	r3, [pc, #112]	@ (8000adc <MX_GPIO_Init+0xe0>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6e:	4a1b      	ldr	r2, [pc, #108]	@ (8000adc <MX_GPIO_Init+0xe0>)
 8000a70:	f043 0302 	orr.w	r3, r3, #2
 8000a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a76:	4b19      	ldr	r3, [pc, #100]	@ (8000adc <MX_GPIO_Init+0xe0>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7a:	f003 0302 	and.w	r3, r3, #2
 8000a7e:	607b      	str	r3, [r7, #4]
 8000a80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000a82:	2200      	movs	r2, #0
 8000a84:	2120      	movs	r1, #32
 8000a86:	4816      	ldr	r0, [pc, #88]	@ (8000ae0 <MX_GPIO_Init+0xe4>)
 8000a88:	f000 fd58 	bl	800153c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a92:	4814      	ldr	r0, [pc, #80]	@ (8000ae4 <MX_GPIO_Init+0xe8>)
 8000a94:	f000 fd52 	bl	800153c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000a98:	2320      	movs	r3, #32
 8000a9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a9c:	2301      	movs	r3, #1
 8000a9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa8:	f107 0314 	add.w	r3, r7, #20
 8000aac:	4619      	mov	r1, r3
 8000aae:	480c      	ldr	r0, [pc, #48]	@ (8000ae0 <MX_GPIO_Init+0xe4>)
 8000ab0:	f000 fba8 	bl	8001204 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000ab4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ab8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aba:	2301      	movs	r3, #1
 8000abc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ac6:	f107 0314 	add.w	r3, r7, #20
 8000aca:	4619      	mov	r1, r3
 8000acc:	4805      	ldr	r0, [pc, #20]	@ (8000ae4 <MX_GPIO_Init+0xe8>)
 8000ace:	f000 fb99 	bl	8001204 <HAL_GPIO_Init>

}
 8000ad2:	bf00      	nop
 8000ad4:	3728      	adds	r7, #40	@ 0x28
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	40023800 	.word	0x40023800
 8000ae0:	40020000 	.word	0x40020000
 8000ae4:	40020400 	.word	0x40020400

08000ae8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aec:	f000 fa42 	bl	8000f74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000af0:	f000 f80a 	bl	8000b08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000af4:	f7ff ff82 	bl	80009fc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000af8:	f000 f9a0 	bl	8000e3c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000afc:	f7ff fd78 	bl	80005f0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000b00:	f006 fe0d 	bl	800771e <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b04:	bf00      	nop
 8000b06:	e7fd      	b.n	8000b04 <main+0x1c>

08000b08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b094      	sub	sp, #80	@ 0x50
 8000b0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b0e:	f107 0320 	add.w	r3, r7, #32
 8000b12:	2230      	movs	r2, #48	@ 0x30
 8000b14:	2100      	movs	r1, #0
 8000b16:	4618      	mov	r0, r3
 8000b18:	f009 fe06 	bl	800a728 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b1c:	f107 030c 	add.w	r3, r7, #12
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
 8000b24:	605a      	str	r2, [r3, #4]
 8000b26:	609a      	str	r2, [r3, #8]
 8000b28:	60da      	str	r2, [r3, #12]
 8000b2a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	60bb      	str	r3, [r7, #8]
 8000b30:	4b29      	ldr	r3, [pc, #164]	@ (8000bd8 <SystemClock_Config+0xd0>)
 8000b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b34:	4a28      	ldr	r2, [pc, #160]	@ (8000bd8 <SystemClock_Config+0xd0>)
 8000b36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b3c:	4b26      	ldr	r3, [pc, #152]	@ (8000bd8 <SystemClock_Config+0xd0>)
 8000b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b44:	60bb      	str	r3, [r7, #8]
 8000b46:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b48:	2300      	movs	r3, #0
 8000b4a:	607b      	str	r3, [r7, #4]
 8000b4c:	4b23      	ldr	r3, [pc, #140]	@ (8000bdc <SystemClock_Config+0xd4>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a22      	ldr	r2, [pc, #136]	@ (8000bdc <SystemClock_Config+0xd4>)
 8000b52:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000b56:	6013      	str	r3, [r2, #0]
 8000b58:	4b20      	ldr	r3, [pc, #128]	@ (8000bdc <SystemClock_Config+0xd4>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b60:	607b      	str	r3, [r7, #4]
 8000b62:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000b64:	2303      	movs	r3, #3
 8000b66:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b68:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b6c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b72:	2310      	movs	r3, #16
 8000b74:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b76:	2302      	movs	r3, #2
 8000b78:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b7a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8000b80:	230f      	movs	r3, #15
 8000b82:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8000b84:	2390      	movs	r3, #144	@ 0x90
 8000b86:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b88:	2302      	movs	r3, #2
 8000b8a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000b8c:	2305      	movs	r3, #5
 8000b8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b90:	f107 0320 	add.w	r3, r7, #32
 8000b94:	4618      	mov	r0, r3
 8000b96:	f001 ff57 	bl	8002a48 <HAL_RCC_OscConfig>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000ba0:	f000 f830 	bl	8000c04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ba4:	230f      	movs	r3, #15
 8000ba6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bac:	2300      	movs	r3, #0
 8000bae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000bb8:	f107 030c 	add.w	r3, r7, #12
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f002 f9ba 	bl	8002f38 <HAL_RCC_ClockConfig>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000bca:	f000 f81b 	bl	8000c04 <Error_Handler>
  }
}
 8000bce:	bf00      	nop
 8000bd0:	3750      	adds	r7, #80	@ 0x50
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	40023800 	.word	0x40023800
 8000bdc:	40007000 	.word	0x40007000

08000be0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a04      	ldr	r2, [pc, #16]	@ (8000c00 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d101      	bne.n	8000bf6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000bf2:	f000 f9e1 	bl	8000fb8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000bf6:	bf00      	nop
 8000bf8:	3708      	adds	r7, #8
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	40010000 	.word	0x40010000

08000c04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c08:	b672      	cpsid	i
}
 8000c0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <Error_Handler+0x8>

08000c10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c16:	2300      	movs	r3, #0
 8000c18:	607b      	str	r3, [r7, #4]
 8000c1a:	4b12      	ldr	r3, [pc, #72]	@ (8000c64 <HAL_MspInit+0x54>)
 8000c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c1e:	4a11      	ldr	r2, [pc, #68]	@ (8000c64 <HAL_MspInit+0x54>)
 8000c20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c24:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c26:	4b0f      	ldr	r3, [pc, #60]	@ (8000c64 <HAL_MspInit+0x54>)
 8000c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c2e:	607b      	str	r3, [r7, #4]
 8000c30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c32:	2300      	movs	r3, #0
 8000c34:	603b      	str	r3, [r7, #0]
 8000c36:	4b0b      	ldr	r3, [pc, #44]	@ (8000c64 <HAL_MspInit+0x54>)
 8000c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c64 <HAL_MspInit+0x54>)
 8000c3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c40:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c42:	4b08      	ldr	r3, [pc, #32]	@ (8000c64 <HAL_MspInit+0x54>)
 8000c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c4a:	603b      	str	r3, [r7, #0]
 8000c4c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c4e:	2200      	movs	r2, #0
 8000c50:	210f      	movs	r1, #15
 8000c52:	f06f 0001 	mvn.w	r0, #1
 8000c56:	f000 faab 	bl	80011b0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c5a:	bf00      	nop
 8000c5c:	3708      	adds	r7, #8
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	40023800 	.word	0x40023800

08000c68 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b08c      	sub	sp, #48	@ 0x30
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000c70:	2300      	movs	r3, #0
 8000c72:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000c74:	2300      	movs	r3, #0
 8000c76:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000c78:	2300      	movs	r3, #0
 8000c7a:	60bb      	str	r3, [r7, #8]
 8000c7c:	4b2e      	ldr	r3, [pc, #184]	@ (8000d38 <HAL_InitTick+0xd0>)
 8000c7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c80:	4a2d      	ldr	r2, [pc, #180]	@ (8000d38 <HAL_InitTick+0xd0>)
 8000c82:	f043 0301 	orr.w	r3, r3, #1
 8000c86:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c88:	4b2b      	ldr	r3, [pc, #172]	@ (8000d38 <HAL_InitTick+0xd0>)
 8000c8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c8c:	f003 0301 	and.w	r3, r3, #1
 8000c90:	60bb      	str	r3, [r7, #8]
 8000c92:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c94:	f107 020c 	add.w	r2, r7, #12
 8000c98:	f107 0310 	add.w	r3, r7, #16
 8000c9c:	4611      	mov	r1, r2
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f002 fb2a 	bl	80032f8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000ca4:	f002 fb14 	bl	80032d0 <HAL_RCC_GetPCLK2Freq>
 8000ca8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000caa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cac:	4a23      	ldr	r2, [pc, #140]	@ (8000d3c <HAL_InitTick+0xd4>)
 8000cae:	fba2 2303 	umull	r2, r3, r2, r3
 8000cb2:	0c9b      	lsrs	r3, r3, #18
 8000cb4:	3b01      	subs	r3, #1
 8000cb6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000cb8:	4b21      	ldr	r3, [pc, #132]	@ (8000d40 <HAL_InitTick+0xd8>)
 8000cba:	4a22      	ldr	r2, [pc, #136]	@ (8000d44 <HAL_InitTick+0xdc>)
 8000cbc:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000cbe:	4b20      	ldr	r3, [pc, #128]	@ (8000d40 <HAL_InitTick+0xd8>)
 8000cc0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000cc4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000cc6:	4a1e      	ldr	r2, [pc, #120]	@ (8000d40 <HAL_InitTick+0xd8>)
 8000cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cca:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000ccc:	4b1c      	ldr	r3, [pc, #112]	@ (8000d40 <HAL_InitTick+0xd8>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cd2:	4b1b      	ldr	r3, [pc, #108]	@ (8000d40 <HAL_InitTick+0xd8>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cd8:	4b19      	ldr	r3, [pc, #100]	@ (8000d40 <HAL_InitTick+0xd8>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000cde:	4818      	ldr	r0, [pc, #96]	@ (8000d40 <HAL_InitTick+0xd8>)
 8000ce0:	f002 fb3c 	bl	800335c <HAL_TIM_Base_Init>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000cea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d11b      	bne.n	8000d2a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000cf2:	4813      	ldr	r0, [pc, #76]	@ (8000d40 <HAL_InitTick+0xd8>)
 8000cf4:	f002 fb8c 	bl	8003410 <HAL_TIM_Base_Start_IT>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000cfe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d111      	bne.n	8000d2a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000d06:	2019      	movs	r0, #25
 8000d08:	f000 fa6e 	bl	80011e8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	2b0f      	cmp	r3, #15
 8000d10:	d808      	bhi.n	8000d24 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000d12:	2200      	movs	r2, #0
 8000d14:	6879      	ldr	r1, [r7, #4]
 8000d16:	2019      	movs	r0, #25
 8000d18:	f000 fa4a 	bl	80011b0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d1c:	4a0a      	ldr	r2, [pc, #40]	@ (8000d48 <HAL_InitTick+0xe0>)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	6013      	str	r3, [r2, #0]
 8000d22:	e002      	b.n	8000d2a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000d24:	2301      	movs	r3, #1
 8000d26:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000d2a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3730      	adds	r7, #48	@ 0x30
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	40023800 	.word	0x40023800
 8000d3c:	431bde83 	.word	0x431bde83
 8000d40:	2000041c 	.word	0x2000041c
 8000d44:	40010000 	.word	0x40010000
 8000d48:	20000004 	.word	0x20000004

08000d4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d50:	bf00      	nop
 8000d52:	e7fd      	b.n	8000d50 <NMI_Handler+0x4>

08000d54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d58:	bf00      	nop
 8000d5a:	e7fd      	b.n	8000d58 <HardFault_Handler+0x4>

08000d5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d60:	bf00      	nop
 8000d62:	e7fd      	b.n	8000d60 <MemManage_Handler+0x4>

08000d64 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d68:	bf00      	nop
 8000d6a:	e7fd      	b.n	8000d68 <BusFault_Handler+0x4>

08000d6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d70:	bf00      	nop
 8000d72:	e7fd      	b.n	8000d70 <UsageFault_Handler+0x4>

08000d74 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d78:	bf00      	nop
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
	...

08000d84 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000d88:	4802      	ldr	r0, [pc, #8]	@ (8000d94 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000d8a:	f002 fba3 	bl	80034d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000d8e:	bf00      	nop
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	2000041c 	.word	0x2000041c

08000d98 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000d9c:	4802      	ldr	r0, [pc, #8]	@ (8000da8 <OTG_FS_IRQHandler+0x10>)
 8000d9e:	f000 fd44 	bl	800182a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000da2:	bf00      	nop
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	200056e8 	.word	0x200056e8

08000dac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b086      	sub	sp, #24
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000db4:	4a14      	ldr	r2, [pc, #80]	@ (8000e08 <_sbrk+0x5c>)
 8000db6:	4b15      	ldr	r3, [pc, #84]	@ (8000e0c <_sbrk+0x60>)
 8000db8:	1ad3      	subs	r3, r2, r3
 8000dba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dc0:	4b13      	ldr	r3, [pc, #76]	@ (8000e10 <_sbrk+0x64>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d102      	bne.n	8000dce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dc8:	4b11      	ldr	r3, [pc, #68]	@ (8000e10 <_sbrk+0x64>)
 8000dca:	4a12      	ldr	r2, [pc, #72]	@ (8000e14 <_sbrk+0x68>)
 8000dcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dce:	4b10      	ldr	r3, [pc, #64]	@ (8000e10 <_sbrk+0x64>)
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	693a      	ldr	r2, [r7, #16]
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	d207      	bcs.n	8000dec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ddc:	f009 fd0a 	bl	800a7f4 <__errno>
 8000de0:	4603      	mov	r3, r0
 8000de2:	220c      	movs	r2, #12
 8000de4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000de6:	f04f 33ff 	mov.w	r3, #4294967295
 8000dea:	e009      	b.n	8000e00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dec:	4b08      	ldr	r3, [pc, #32]	@ (8000e10 <_sbrk+0x64>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000df2:	4b07      	ldr	r3, [pc, #28]	@ (8000e10 <_sbrk+0x64>)
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	4413      	add	r3, r2
 8000dfa:	4a05      	ldr	r2, [pc, #20]	@ (8000e10 <_sbrk+0x64>)
 8000dfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dfe:	68fb      	ldr	r3, [r7, #12]
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	3718      	adds	r7, #24
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	20020000 	.word	0x20020000
 8000e0c:	00000400 	.word	0x00000400
 8000e10:	20000464 	.word	0x20000464
 8000e14:	20005f38 	.word	0x20005f38

08000e18 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e1c:	4b06      	ldr	r3, [pc, #24]	@ (8000e38 <SystemInit+0x20>)
 8000e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e22:	4a05      	ldr	r2, [pc, #20]	@ (8000e38 <SystemInit+0x20>)
 8000e24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e2c:	bf00      	nop
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	e000ed00 	.word	0xe000ed00

08000e3c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e40:	4b11      	ldr	r3, [pc, #68]	@ (8000e88 <MX_USART2_UART_Init+0x4c>)
 8000e42:	4a12      	ldr	r2, [pc, #72]	@ (8000e8c <MX_USART2_UART_Init+0x50>)
 8000e44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e46:	4b10      	ldr	r3, [pc, #64]	@ (8000e88 <MX_USART2_UART_Init+0x4c>)
 8000e48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e88 <MX_USART2_UART_Init+0x4c>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e54:	4b0c      	ldr	r3, [pc, #48]	@ (8000e88 <MX_USART2_UART_Init+0x4c>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e88 <MX_USART2_UART_Init+0x4c>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e60:	4b09      	ldr	r3, [pc, #36]	@ (8000e88 <MX_USART2_UART_Init+0x4c>)
 8000e62:	220c      	movs	r2, #12
 8000e64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e66:	4b08      	ldr	r3, [pc, #32]	@ (8000e88 <MX_USART2_UART_Init+0x4c>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e6c:	4b06      	ldr	r3, [pc, #24]	@ (8000e88 <MX_USART2_UART_Init+0x4c>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e72:	4805      	ldr	r0, [pc, #20]	@ (8000e88 <MX_USART2_UART_Init+0x4c>)
 8000e74:	f002 fce0 	bl	8003838 <HAL_UART_Init>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000e7e:	f7ff fec1 	bl	8000c04 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	20000468 	.word	0x20000468
 8000e8c:	40004400 	.word	0x40004400

08000e90 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b08a      	sub	sp, #40	@ 0x28
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e98:	f107 0314 	add.w	r3, r7, #20
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
 8000ea0:	605a      	str	r2, [r3, #4]
 8000ea2:	609a      	str	r2, [r3, #8]
 8000ea4:	60da      	str	r2, [r3, #12]
 8000ea6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a19      	ldr	r2, [pc, #100]	@ (8000f14 <HAL_UART_MspInit+0x84>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d12b      	bne.n	8000f0a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	613b      	str	r3, [r7, #16]
 8000eb6:	4b18      	ldr	r3, [pc, #96]	@ (8000f18 <HAL_UART_MspInit+0x88>)
 8000eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eba:	4a17      	ldr	r2, [pc, #92]	@ (8000f18 <HAL_UART_MspInit+0x88>)
 8000ebc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ec0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ec2:	4b15      	ldr	r3, [pc, #84]	@ (8000f18 <HAL_UART_MspInit+0x88>)
 8000ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000eca:	613b      	str	r3, [r7, #16]
 8000ecc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ece:	2300      	movs	r3, #0
 8000ed0:	60fb      	str	r3, [r7, #12]
 8000ed2:	4b11      	ldr	r3, [pc, #68]	@ (8000f18 <HAL_UART_MspInit+0x88>)
 8000ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed6:	4a10      	ldr	r2, [pc, #64]	@ (8000f18 <HAL_UART_MspInit+0x88>)
 8000ed8:	f043 0301 	orr.w	r3, r3, #1
 8000edc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ede:	4b0e      	ldr	r3, [pc, #56]	@ (8000f18 <HAL_UART_MspInit+0x88>)
 8000ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee2:	f003 0301 	and.w	r3, r3, #1
 8000ee6:	60fb      	str	r3, [r7, #12]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000eea:	230c      	movs	r3, #12
 8000eec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eee:	2302      	movs	r3, #2
 8000ef0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ef6:	2303      	movs	r3, #3
 8000ef8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000efa:	2307      	movs	r3, #7
 8000efc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000efe:	f107 0314 	add.w	r3, r7, #20
 8000f02:	4619      	mov	r1, r3
 8000f04:	4805      	ldr	r0, [pc, #20]	@ (8000f1c <HAL_UART_MspInit+0x8c>)
 8000f06:	f000 f97d 	bl	8001204 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000f0a:	bf00      	nop
 8000f0c:	3728      	adds	r7, #40	@ 0x28
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	40004400 	.word	0x40004400
 8000f18:	40023800 	.word	0x40023800
 8000f1c:	40020000 	.word	0x40020000

08000f20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f20:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f58 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000f24:	f7ff ff78 	bl	8000e18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f28:	480c      	ldr	r0, [pc, #48]	@ (8000f5c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f2a:	490d      	ldr	r1, [pc, #52]	@ (8000f60 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f2c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f64 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f30:	e002      	b.n	8000f38 <LoopCopyDataInit>

08000f32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f36:	3304      	adds	r3, #4

08000f38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f3c:	d3f9      	bcc.n	8000f32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f68 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f40:	4c0a      	ldr	r4, [pc, #40]	@ (8000f6c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f44:	e001      	b.n	8000f4a <LoopFillZerobss>

08000f46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f48:	3204      	adds	r2, #4

08000f4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f4c:	d3fb      	bcc.n	8000f46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f4e:	f009 fc57 	bl	800a800 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f52:	f7ff fdc9 	bl	8000ae8 <main>
  bx  lr    
 8000f56:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000f58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f60:	20000150 	.word	0x20000150
  ldr r2, =_sidata
 8000f64:	0800b350 	.word	0x0800b350
  ldr r2, =_sbss
 8000f68:	20000150 	.word	0x20000150
  ldr r4, =_ebss
 8000f6c:	20005f34 	.word	0x20005f34

08000f70 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f70:	e7fe      	b.n	8000f70 <ADC_IRQHandler>
	...

08000f74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f78:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb4 <HAL_Init+0x40>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a0d      	ldr	r2, [pc, #52]	@ (8000fb4 <HAL_Init+0x40>)
 8000f7e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f84:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb4 <HAL_Init+0x40>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a0a      	ldr	r2, [pc, #40]	@ (8000fb4 <HAL_Init+0x40>)
 8000f8a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f90:	4b08      	ldr	r3, [pc, #32]	@ (8000fb4 <HAL_Init+0x40>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a07      	ldr	r2, [pc, #28]	@ (8000fb4 <HAL_Init+0x40>)
 8000f96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f9c:	2003      	movs	r0, #3
 8000f9e:	f000 f8fc 	bl	800119a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fa2:	200f      	movs	r0, #15
 8000fa4:	f7ff fe60 	bl	8000c68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fa8:	f7ff fe32 	bl	8000c10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fac:	2300      	movs	r3, #0
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	40023c00 	.word	0x40023c00

08000fb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fbc:	4b06      	ldr	r3, [pc, #24]	@ (8000fd8 <HAL_IncTick+0x20>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	4b06      	ldr	r3, [pc, #24]	@ (8000fdc <HAL_IncTick+0x24>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4413      	add	r3, r2
 8000fc8:	4a04      	ldr	r2, [pc, #16]	@ (8000fdc <HAL_IncTick+0x24>)
 8000fca:	6013      	str	r3, [r2, #0]
}
 8000fcc:	bf00      	nop
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	20000008 	.word	0x20000008
 8000fdc:	200004b0 	.word	0x200004b0

08000fe0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  return uwTick;
 8000fe4:	4b03      	ldr	r3, [pc, #12]	@ (8000ff4 <HAL_GetTick+0x14>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	200004b0 	.word	0x200004b0

08000ff8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001000:	f7ff ffee 	bl	8000fe0 <HAL_GetTick>
 8001004:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001010:	d005      	beq.n	800101e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001012:	4b0a      	ldr	r3, [pc, #40]	@ (800103c <HAL_Delay+0x44>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	461a      	mov	r2, r3
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	4413      	add	r3, r2
 800101c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800101e:	bf00      	nop
 8001020:	f7ff ffde 	bl	8000fe0 <HAL_GetTick>
 8001024:	4602      	mov	r2, r0
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	68fa      	ldr	r2, [r7, #12]
 800102c:	429a      	cmp	r2, r3
 800102e:	d8f7      	bhi.n	8001020 <HAL_Delay+0x28>
  {
  }
}
 8001030:	bf00      	nop
 8001032:	bf00      	nop
 8001034:	3710      	adds	r7, #16
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	20000008 	.word	0x20000008

08001040 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001040:	b480      	push	{r7}
 8001042:	b085      	sub	sp, #20
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	f003 0307 	and.w	r3, r3, #7
 800104e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001050:	4b0c      	ldr	r3, [pc, #48]	@ (8001084 <__NVIC_SetPriorityGrouping+0x44>)
 8001052:	68db      	ldr	r3, [r3, #12]
 8001054:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001056:	68ba      	ldr	r2, [r7, #8]
 8001058:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800105c:	4013      	ands	r3, r2
 800105e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001068:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800106c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001070:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001072:	4a04      	ldr	r2, [pc, #16]	@ (8001084 <__NVIC_SetPriorityGrouping+0x44>)
 8001074:	68bb      	ldr	r3, [r7, #8]
 8001076:	60d3      	str	r3, [r2, #12]
}
 8001078:	bf00      	nop
 800107a:	3714      	adds	r7, #20
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr
 8001084:	e000ed00 	.word	0xe000ed00

08001088 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800108c:	4b04      	ldr	r3, [pc, #16]	@ (80010a0 <__NVIC_GetPriorityGrouping+0x18>)
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	0a1b      	lsrs	r3, r3, #8
 8001092:	f003 0307 	and.w	r3, r3, #7
}
 8001096:	4618      	mov	r0, r3
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr
 80010a0:	e000ed00 	.word	0xe000ed00

080010a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	db0b      	blt.n	80010ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010b6:	79fb      	ldrb	r3, [r7, #7]
 80010b8:	f003 021f 	and.w	r2, r3, #31
 80010bc:	4907      	ldr	r1, [pc, #28]	@ (80010dc <__NVIC_EnableIRQ+0x38>)
 80010be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c2:	095b      	lsrs	r3, r3, #5
 80010c4:	2001      	movs	r0, #1
 80010c6:	fa00 f202 	lsl.w	r2, r0, r2
 80010ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010ce:	bf00      	nop
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	e000e100 	.word	0xe000e100

080010e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	6039      	str	r1, [r7, #0]
 80010ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	db0a      	blt.n	800110a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	b2da      	uxtb	r2, r3
 80010f8:	490c      	ldr	r1, [pc, #48]	@ (800112c <__NVIC_SetPriority+0x4c>)
 80010fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fe:	0112      	lsls	r2, r2, #4
 8001100:	b2d2      	uxtb	r2, r2
 8001102:	440b      	add	r3, r1
 8001104:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001108:	e00a      	b.n	8001120 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	b2da      	uxtb	r2, r3
 800110e:	4908      	ldr	r1, [pc, #32]	@ (8001130 <__NVIC_SetPriority+0x50>)
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	f003 030f 	and.w	r3, r3, #15
 8001116:	3b04      	subs	r3, #4
 8001118:	0112      	lsls	r2, r2, #4
 800111a:	b2d2      	uxtb	r2, r2
 800111c:	440b      	add	r3, r1
 800111e:	761a      	strb	r2, [r3, #24]
}
 8001120:	bf00      	nop
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	e000e100 	.word	0xe000e100
 8001130:	e000ed00 	.word	0xe000ed00

08001134 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001134:	b480      	push	{r7}
 8001136:	b089      	sub	sp, #36	@ 0x24
 8001138:	af00      	add	r7, sp, #0
 800113a:	60f8      	str	r0, [r7, #12]
 800113c:	60b9      	str	r1, [r7, #8]
 800113e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	f003 0307 	and.w	r3, r3, #7
 8001146:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	f1c3 0307 	rsb	r3, r3, #7
 800114e:	2b04      	cmp	r3, #4
 8001150:	bf28      	it	cs
 8001152:	2304      	movcs	r3, #4
 8001154:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	3304      	adds	r3, #4
 800115a:	2b06      	cmp	r3, #6
 800115c:	d902      	bls.n	8001164 <NVIC_EncodePriority+0x30>
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	3b03      	subs	r3, #3
 8001162:	e000      	b.n	8001166 <NVIC_EncodePriority+0x32>
 8001164:	2300      	movs	r3, #0
 8001166:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001168:	f04f 32ff 	mov.w	r2, #4294967295
 800116c:	69bb      	ldr	r3, [r7, #24]
 800116e:	fa02 f303 	lsl.w	r3, r2, r3
 8001172:	43da      	mvns	r2, r3
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	401a      	ands	r2, r3
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800117c:	f04f 31ff 	mov.w	r1, #4294967295
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	fa01 f303 	lsl.w	r3, r1, r3
 8001186:	43d9      	mvns	r1, r3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800118c:	4313      	orrs	r3, r2
         );
}
 800118e:	4618      	mov	r0, r3
 8001190:	3724      	adds	r7, #36	@ 0x24
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr

0800119a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800119a:	b580      	push	{r7, lr}
 800119c:	b082      	sub	sp, #8
 800119e:	af00      	add	r7, sp, #0
 80011a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011a2:	6878      	ldr	r0, [r7, #4]
 80011a4:	f7ff ff4c 	bl	8001040 <__NVIC_SetPriorityGrouping>
}
 80011a8:	bf00      	nop
 80011aa:	3708      	adds	r7, #8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	60b9      	str	r1, [r7, #8]
 80011ba:	607a      	str	r2, [r7, #4]
 80011bc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011be:	2300      	movs	r3, #0
 80011c0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011c2:	f7ff ff61 	bl	8001088 <__NVIC_GetPriorityGrouping>
 80011c6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	68b9      	ldr	r1, [r7, #8]
 80011cc:	6978      	ldr	r0, [r7, #20]
 80011ce:	f7ff ffb1 	bl	8001134 <NVIC_EncodePriority>
 80011d2:	4602      	mov	r2, r0
 80011d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011d8:	4611      	mov	r1, r2
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff ff80 	bl	80010e0 <__NVIC_SetPriority>
}
 80011e0:	bf00      	nop
 80011e2:	3718      	adds	r7, #24
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff ff54 	bl	80010a4 <__NVIC_EnableIRQ>
}
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}

08001204 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001204:	b480      	push	{r7}
 8001206:	b089      	sub	sp, #36	@ 0x24
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800120e:	2300      	movs	r3, #0
 8001210:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001212:	2300      	movs	r3, #0
 8001214:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001216:	2300      	movs	r3, #0
 8001218:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800121a:	2300      	movs	r3, #0
 800121c:	61fb      	str	r3, [r7, #28]
 800121e:	e159      	b.n	80014d4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001220:	2201      	movs	r2, #1
 8001222:	69fb      	ldr	r3, [r7, #28]
 8001224:	fa02 f303 	lsl.w	r3, r2, r3
 8001228:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	697a      	ldr	r2, [r7, #20]
 8001230:	4013      	ands	r3, r2
 8001232:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001234:	693a      	ldr	r2, [r7, #16]
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	429a      	cmp	r2, r3
 800123a:	f040 8148 	bne.w	80014ce <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	f003 0303 	and.w	r3, r3, #3
 8001246:	2b01      	cmp	r3, #1
 8001248:	d005      	beq.n	8001256 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001252:	2b02      	cmp	r3, #2
 8001254:	d130      	bne.n	80012b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800125c:	69fb      	ldr	r3, [r7, #28]
 800125e:	005b      	lsls	r3, r3, #1
 8001260:	2203      	movs	r2, #3
 8001262:	fa02 f303 	lsl.w	r3, r2, r3
 8001266:	43db      	mvns	r3, r3
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	4013      	ands	r3, r2
 800126c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	68da      	ldr	r2, [r3, #12]
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	005b      	lsls	r3, r3, #1
 8001276:	fa02 f303 	lsl.w	r3, r2, r3
 800127a:	69ba      	ldr	r2, [r7, #24]
 800127c:	4313      	orrs	r3, r2
 800127e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	69ba      	ldr	r2, [r7, #24]
 8001284:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800128c:	2201      	movs	r2, #1
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	fa02 f303 	lsl.w	r3, r2, r3
 8001294:	43db      	mvns	r3, r3
 8001296:	69ba      	ldr	r2, [r7, #24]
 8001298:	4013      	ands	r3, r2
 800129a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	091b      	lsrs	r3, r3, #4
 80012a2:	f003 0201 	and.w	r2, r3, #1
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	4313      	orrs	r3, r2
 80012b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	69ba      	ldr	r2, [r7, #24]
 80012b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f003 0303 	and.w	r3, r3, #3
 80012c0:	2b03      	cmp	r3, #3
 80012c2:	d017      	beq.n	80012f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80012ca:	69fb      	ldr	r3, [r7, #28]
 80012cc:	005b      	lsls	r3, r3, #1
 80012ce:	2203      	movs	r2, #3
 80012d0:	fa02 f303 	lsl.w	r3, r2, r3
 80012d4:	43db      	mvns	r3, r3
 80012d6:	69ba      	ldr	r2, [r7, #24]
 80012d8:	4013      	ands	r3, r2
 80012da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	689a      	ldr	r2, [r3, #8]
 80012e0:	69fb      	ldr	r3, [r7, #28]
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	fa02 f303 	lsl.w	r3, r2, r3
 80012e8:	69ba      	ldr	r2, [r7, #24]
 80012ea:	4313      	orrs	r3, r2
 80012ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	f003 0303 	and.w	r3, r3, #3
 80012fc:	2b02      	cmp	r3, #2
 80012fe:	d123      	bne.n	8001348 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	08da      	lsrs	r2, r3, #3
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	3208      	adds	r2, #8
 8001308:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800130c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	f003 0307 	and.w	r3, r3, #7
 8001314:	009b      	lsls	r3, r3, #2
 8001316:	220f      	movs	r2, #15
 8001318:	fa02 f303 	lsl.w	r3, r2, r3
 800131c:	43db      	mvns	r3, r3
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	4013      	ands	r3, r2
 8001322:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	691a      	ldr	r2, [r3, #16]
 8001328:	69fb      	ldr	r3, [r7, #28]
 800132a:	f003 0307 	and.w	r3, r3, #7
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	fa02 f303 	lsl.w	r3, r2, r3
 8001334:	69ba      	ldr	r2, [r7, #24]
 8001336:	4313      	orrs	r3, r2
 8001338:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	08da      	lsrs	r2, r3, #3
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	3208      	adds	r2, #8
 8001342:	69b9      	ldr	r1, [r7, #24]
 8001344:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800134e:	69fb      	ldr	r3, [r7, #28]
 8001350:	005b      	lsls	r3, r3, #1
 8001352:	2203      	movs	r2, #3
 8001354:	fa02 f303 	lsl.w	r3, r2, r3
 8001358:	43db      	mvns	r3, r3
 800135a:	69ba      	ldr	r2, [r7, #24]
 800135c:	4013      	ands	r3, r2
 800135e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	f003 0203 	and.w	r2, r3, #3
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	fa02 f303 	lsl.w	r3, r2, r3
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	4313      	orrs	r3, r2
 8001374:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	69ba      	ldr	r2, [r7, #24]
 800137a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001384:	2b00      	cmp	r3, #0
 8001386:	f000 80a2 	beq.w	80014ce <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800138a:	2300      	movs	r3, #0
 800138c:	60fb      	str	r3, [r7, #12]
 800138e:	4b57      	ldr	r3, [pc, #348]	@ (80014ec <HAL_GPIO_Init+0x2e8>)
 8001390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001392:	4a56      	ldr	r2, [pc, #344]	@ (80014ec <HAL_GPIO_Init+0x2e8>)
 8001394:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001398:	6453      	str	r3, [r2, #68]	@ 0x44
 800139a:	4b54      	ldr	r3, [pc, #336]	@ (80014ec <HAL_GPIO_Init+0x2e8>)
 800139c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800139e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013a2:	60fb      	str	r3, [r7, #12]
 80013a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013a6:	4a52      	ldr	r2, [pc, #328]	@ (80014f0 <HAL_GPIO_Init+0x2ec>)
 80013a8:	69fb      	ldr	r3, [r7, #28]
 80013aa:	089b      	lsrs	r3, r3, #2
 80013ac:	3302      	adds	r3, #2
 80013ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013b4:	69fb      	ldr	r3, [r7, #28]
 80013b6:	f003 0303 	and.w	r3, r3, #3
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	220f      	movs	r2, #15
 80013be:	fa02 f303 	lsl.w	r3, r2, r3
 80013c2:	43db      	mvns	r3, r3
 80013c4:	69ba      	ldr	r2, [r7, #24]
 80013c6:	4013      	ands	r3, r2
 80013c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4a49      	ldr	r2, [pc, #292]	@ (80014f4 <HAL_GPIO_Init+0x2f0>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d019      	beq.n	8001406 <HAL_GPIO_Init+0x202>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4a48      	ldr	r2, [pc, #288]	@ (80014f8 <HAL_GPIO_Init+0x2f4>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d013      	beq.n	8001402 <HAL_GPIO_Init+0x1fe>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	4a47      	ldr	r2, [pc, #284]	@ (80014fc <HAL_GPIO_Init+0x2f8>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d00d      	beq.n	80013fe <HAL_GPIO_Init+0x1fa>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4a46      	ldr	r2, [pc, #280]	@ (8001500 <HAL_GPIO_Init+0x2fc>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d007      	beq.n	80013fa <HAL_GPIO_Init+0x1f6>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a45      	ldr	r2, [pc, #276]	@ (8001504 <HAL_GPIO_Init+0x300>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d101      	bne.n	80013f6 <HAL_GPIO_Init+0x1f2>
 80013f2:	2304      	movs	r3, #4
 80013f4:	e008      	b.n	8001408 <HAL_GPIO_Init+0x204>
 80013f6:	2307      	movs	r3, #7
 80013f8:	e006      	b.n	8001408 <HAL_GPIO_Init+0x204>
 80013fa:	2303      	movs	r3, #3
 80013fc:	e004      	b.n	8001408 <HAL_GPIO_Init+0x204>
 80013fe:	2302      	movs	r3, #2
 8001400:	e002      	b.n	8001408 <HAL_GPIO_Init+0x204>
 8001402:	2301      	movs	r3, #1
 8001404:	e000      	b.n	8001408 <HAL_GPIO_Init+0x204>
 8001406:	2300      	movs	r3, #0
 8001408:	69fa      	ldr	r2, [r7, #28]
 800140a:	f002 0203 	and.w	r2, r2, #3
 800140e:	0092      	lsls	r2, r2, #2
 8001410:	4093      	lsls	r3, r2
 8001412:	69ba      	ldr	r2, [r7, #24]
 8001414:	4313      	orrs	r3, r2
 8001416:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001418:	4935      	ldr	r1, [pc, #212]	@ (80014f0 <HAL_GPIO_Init+0x2ec>)
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	089b      	lsrs	r3, r3, #2
 800141e:	3302      	adds	r3, #2
 8001420:	69ba      	ldr	r2, [r7, #24]
 8001422:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001426:	4b38      	ldr	r3, [pc, #224]	@ (8001508 <HAL_GPIO_Init+0x304>)
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	43db      	mvns	r3, r3
 8001430:	69ba      	ldr	r2, [r7, #24]
 8001432:	4013      	ands	r3, r2
 8001434:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800143e:	2b00      	cmp	r3, #0
 8001440:	d003      	beq.n	800144a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001442:	69ba      	ldr	r2, [r7, #24]
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	4313      	orrs	r3, r2
 8001448:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800144a:	4a2f      	ldr	r2, [pc, #188]	@ (8001508 <HAL_GPIO_Init+0x304>)
 800144c:	69bb      	ldr	r3, [r7, #24]
 800144e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001450:	4b2d      	ldr	r3, [pc, #180]	@ (8001508 <HAL_GPIO_Init+0x304>)
 8001452:	68db      	ldr	r3, [r3, #12]
 8001454:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	43db      	mvns	r3, r3
 800145a:	69ba      	ldr	r2, [r7, #24]
 800145c:	4013      	ands	r3, r2
 800145e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001468:	2b00      	cmp	r3, #0
 800146a:	d003      	beq.n	8001474 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800146c:	69ba      	ldr	r2, [r7, #24]
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	4313      	orrs	r3, r2
 8001472:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001474:	4a24      	ldr	r2, [pc, #144]	@ (8001508 <HAL_GPIO_Init+0x304>)
 8001476:	69bb      	ldr	r3, [r7, #24]
 8001478:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800147a:	4b23      	ldr	r3, [pc, #140]	@ (8001508 <HAL_GPIO_Init+0x304>)
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	43db      	mvns	r3, r3
 8001484:	69ba      	ldr	r2, [r7, #24]
 8001486:	4013      	ands	r3, r2
 8001488:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001492:	2b00      	cmp	r3, #0
 8001494:	d003      	beq.n	800149e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001496:	69ba      	ldr	r2, [r7, #24]
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	4313      	orrs	r3, r2
 800149c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800149e:	4a1a      	ldr	r2, [pc, #104]	@ (8001508 <HAL_GPIO_Init+0x304>)
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014a4:	4b18      	ldr	r3, [pc, #96]	@ (8001508 <HAL_GPIO_Init+0x304>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	43db      	mvns	r3, r3
 80014ae:	69ba      	ldr	r2, [r7, #24]
 80014b0:	4013      	ands	r3, r2
 80014b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d003      	beq.n	80014c8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80014c0:	69ba      	ldr	r2, [r7, #24]
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	4313      	orrs	r3, r2
 80014c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014c8:	4a0f      	ldr	r2, [pc, #60]	@ (8001508 <HAL_GPIO_Init+0x304>)
 80014ca:	69bb      	ldr	r3, [r7, #24]
 80014cc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014ce:	69fb      	ldr	r3, [r7, #28]
 80014d0:	3301      	adds	r3, #1
 80014d2:	61fb      	str	r3, [r7, #28]
 80014d4:	69fb      	ldr	r3, [r7, #28]
 80014d6:	2b0f      	cmp	r3, #15
 80014d8:	f67f aea2 	bls.w	8001220 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014dc:	bf00      	nop
 80014de:	bf00      	nop
 80014e0:	3724      	adds	r7, #36	@ 0x24
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	40023800 	.word	0x40023800
 80014f0:	40013800 	.word	0x40013800
 80014f4:	40020000 	.word	0x40020000
 80014f8:	40020400 	.word	0x40020400
 80014fc:	40020800 	.word	0x40020800
 8001500:	40020c00 	.word	0x40020c00
 8001504:	40021000 	.word	0x40021000
 8001508:	40013c00 	.word	0x40013c00

0800150c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800150c:	b480      	push	{r7}
 800150e:	b085      	sub	sp, #20
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
 8001514:	460b      	mov	r3, r1
 8001516:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	691a      	ldr	r2, [r3, #16]
 800151c:	887b      	ldrh	r3, [r7, #2]
 800151e:	4013      	ands	r3, r2
 8001520:	2b00      	cmp	r3, #0
 8001522:	d002      	beq.n	800152a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001524:	2301      	movs	r3, #1
 8001526:	73fb      	strb	r3, [r7, #15]
 8001528:	e001      	b.n	800152e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800152a:	2300      	movs	r3, #0
 800152c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800152e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001530:	4618      	mov	r0, r3
 8001532:	3714      	adds	r7, #20
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr

0800153c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	460b      	mov	r3, r1
 8001546:	807b      	strh	r3, [r7, #2]
 8001548:	4613      	mov	r3, r2
 800154a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800154c:	787b      	ldrb	r3, [r7, #1]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d003      	beq.n	800155a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001552:	887a      	ldrh	r2, [r7, #2]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001558:	e003      	b.n	8001562 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800155a:	887b      	ldrh	r3, [r7, #2]
 800155c:	041a      	lsls	r2, r3, #16
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	619a      	str	r2, [r3, #24]
}
 8001562:	bf00      	nop
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr

0800156e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800156e:	b480      	push	{r7}
 8001570:	b085      	sub	sp, #20
 8001572:	af00      	add	r7, sp, #0
 8001574:	6078      	str	r0, [r7, #4]
 8001576:	460b      	mov	r3, r1
 8001578:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	695b      	ldr	r3, [r3, #20]
 800157e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001580:	887a      	ldrh	r2, [r7, #2]
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	4013      	ands	r3, r2
 8001586:	041a      	lsls	r2, r3, #16
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	43d9      	mvns	r1, r3
 800158c:	887b      	ldrh	r3, [r7, #2]
 800158e:	400b      	ands	r3, r1
 8001590:	431a      	orrs	r2, r3
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	619a      	str	r2, [r3, #24]
}
 8001596:	bf00      	nop
 8001598:	3714      	adds	r7, #20
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr

080015a2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b086      	sub	sp, #24
 80015a6:	af02      	add	r7, sp, #8
 80015a8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d101      	bne.n	80015b4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	e101      	b.n	80017b8 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d106      	bne.n	80015d4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2200      	movs	r2, #0
 80015ca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	f008 fd80 	bl	800a0d4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2203      	movs	r2, #3
 80015d8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80015e2:	d102      	bne.n	80015ea <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2200      	movs	r2, #0
 80015e8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4618      	mov	r0, r3
 80015f0:	f002 fe45 	bl	800427e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6818      	ldr	r0, [r3, #0]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	7c1a      	ldrb	r2, [r3, #16]
 80015fc:	f88d 2000 	strb.w	r2, [sp]
 8001600:	3304      	adds	r3, #4
 8001602:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001604:	f002 fd24 	bl	8004050 <USB_CoreInit>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d005      	beq.n	800161a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2202      	movs	r2, #2
 8001612:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e0ce      	b.n	80017b8 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2100      	movs	r1, #0
 8001620:	4618      	mov	r0, r3
 8001622:	f002 fe3d 	bl	80042a0 <USB_SetCurrentMode>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d005      	beq.n	8001638 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2202      	movs	r2, #2
 8001630:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001634:	2301      	movs	r3, #1
 8001636:	e0bf      	b.n	80017b8 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001638:	2300      	movs	r3, #0
 800163a:	73fb      	strb	r3, [r7, #15]
 800163c:	e04a      	b.n	80016d4 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800163e:	7bfa      	ldrb	r2, [r7, #15]
 8001640:	6879      	ldr	r1, [r7, #4]
 8001642:	4613      	mov	r3, r2
 8001644:	00db      	lsls	r3, r3, #3
 8001646:	4413      	add	r3, r2
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	440b      	add	r3, r1
 800164c:	3315      	adds	r3, #21
 800164e:	2201      	movs	r2, #1
 8001650:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001652:	7bfa      	ldrb	r2, [r7, #15]
 8001654:	6879      	ldr	r1, [r7, #4]
 8001656:	4613      	mov	r3, r2
 8001658:	00db      	lsls	r3, r3, #3
 800165a:	4413      	add	r3, r2
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	440b      	add	r3, r1
 8001660:	3314      	adds	r3, #20
 8001662:	7bfa      	ldrb	r2, [r7, #15]
 8001664:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001666:	7bfa      	ldrb	r2, [r7, #15]
 8001668:	7bfb      	ldrb	r3, [r7, #15]
 800166a:	b298      	uxth	r0, r3
 800166c:	6879      	ldr	r1, [r7, #4]
 800166e:	4613      	mov	r3, r2
 8001670:	00db      	lsls	r3, r3, #3
 8001672:	4413      	add	r3, r2
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	440b      	add	r3, r1
 8001678:	332e      	adds	r3, #46	@ 0x2e
 800167a:	4602      	mov	r2, r0
 800167c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800167e:	7bfa      	ldrb	r2, [r7, #15]
 8001680:	6879      	ldr	r1, [r7, #4]
 8001682:	4613      	mov	r3, r2
 8001684:	00db      	lsls	r3, r3, #3
 8001686:	4413      	add	r3, r2
 8001688:	009b      	lsls	r3, r3, #2
 800168a:	440b      	add	r3, r1
 800168c:	3318      	adds	r3, #24
 800168e:	2200      	movs	r2, #0
 8001690:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001692:	7bfa      	ldrb	r2, [r7, #15]
 8001694:	6879      	ldr	r1, [r7, #4]
 8001696:	4613      	mov	r3, r2
 8001698:	00db      	lsls	r3, r3, #3
 800169a:	4413      	add	r3, r2
 800169c:	009b      	lsls	r3, r3, #2
 800169e:	440b      	add	r3, r1
 80016a0:	331c      	adds	r3, #28
 80016a2:	2200      	movs	r2, #0
 80016a4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80016a6:	7bfa      	ldrb	r2, [r7, #15]
 80016a8:	6879      	ldr	r1, [r7, #4]
 80016aa:	4613      	mov	r3, r2
 80016ac:	00db      	lsls	r3, r3, #3
 80016ae:	4413      	add	r3, r2
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	440b      	add	r3, r1
 80016b4:	3320      	adds	r3, #32
 80016b6:	2200      	movs	r2, #0
 80016b8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80016ba:	7bfa      	ldrb	r2, [r7, #15]
 80016bc:	6879      	ldr	r1, [r7, #4]
 80016be:	4613      	mov	r3, r2
 80016c0:	00db      	lsls	r3, r3, #3
 80016c2:	4413      	add	r3, r2
 80016c4:	009b      	lsls	r3, r3, #2
 80016c6:	440b      	add	r3, r1
 80016c8:	3324      	adds	r3, #36	@ 0x24
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016ce:	7bfb      	ldrb	r3, [r7, #15]
 80016d0:	3301      	adds	r3, #1
 80016d2:	73fb      	strb	r3, [r7, #15]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	791b      	ldrb	r3, [r3, #4]
 80016d8:	7bfa      	ldrb	r2, [r7, #15]
 80016da:	429a      	cmp	r2, r3
 80016dc:	d3af      	bcc.n	800163e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016de:	2300      	movs	r3, #0
 80016e0:	73fb      	strb	r3, [r7, #15]
 80016e2:	e044      	b.n	800176e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80016e4:	7bfa      	ldrb	r2, [r7, #15]
 80016e6:	6879      	ldr	r1, [r7, #4]
 80016e8:	4613      	mov	r3, r2
 80016ea:	00db      	lsls	r3, r3, #3
 80016ec:	4413      	add	r3, r2
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	440b      	add	r3, r1
 80016f2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80016f6:	2200      	movs	r2, #0
 80016f8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80016fa:	7bfa      	ldrb	r2, [r7, #15]
 80016fc:	6879      	ldr	r1, [r7, #4]
 80016fe:	4613      	mov	r3, r2
 8001700:	00db      	lsls	r3, r3, #3
 8001702:	4413      	add	r3, r2
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	440b      	add	r3, r1
 8001708:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800170c:	7bfa      	ldrb	r2, [r7, #15]
 800170e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001710:	7bfa      	ldrb	r2, [r7, #15]
 8001712:	6879      	ldr	r1, [r7, #4]
 8001714:	4613      	mov	r3, r2
 8001716:	00db      	lsls	r3, r3, #3
 8001718:	4413      	add	r3, r2
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	440b      	add	r3, r1
 800171e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001722:	2200      	movs	r2, #0
 8001724:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001726:	7bfa      	ldrb	r2, [r7, #15]
 8001728:	6879      	ldr	r1, [r7, #4]
 800172a:	4613      	mov	r3, r2
 800172c:	00db      	lsls	r3, r3, #3
 800172e:	4413      	add	r3, r2
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	440b      	add	r3, r1
 8001734:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001738:	2200      	movs	r2, #0
 800173a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800173c:	7bfa      	ldrb	r2, [r7, #15]
 800173e:	6879      	ldr	r1, [r7, #4]
 8001740:	4613      	mov	r3, r2
 8001742:	00db      	lsls	r3, r3, #3
 8001744:	4413      	add	r3, r2
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	440b      	add	r3, r1
 800174a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800174e:	2200      	movs	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001752:	7bfa      	ldrb	r2, [r7, #15]
 8001754:	6879      	ldr	r1, [r7, #4]
 8001756:	4613      	mov	r3, r2
 8001758:	00db      	lsls	r3, r3, #3
 800175a:	4413      	add	r3, r2
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	440b      	add	r3, r1
 8001760:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001768:	7bfb      	ldrb	r3, [r7, #15]
 800176a:	3301      	adds	r3, #1
 800176c:	73fb      	strb	r3, [r7, #15]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	791b      	ldrb	r3, [r3, #4]
 8001772:	7bfa      	ldrb	r2, [r7, #15]
 8001774:	429a      	cmp	r2, r3
 8001776:	d3b5      	bcc.n	80016e4 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6818      	ldr	r0, [r3, #0]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	7c1a      	ldrb	r2, [r3, #16]
 8001780:	f88d 2000 	strb.w	r2, [sp]
 8001784:	3304      	adds	r3, #4
 8001786:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001788:	f002 fdd6 	bl	8004338 <USB_DevInit>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d005      	beq.n	800179e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2202      	movs	r2, #2
 8001796:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	e00c      	b.n	80017b8 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2200      	movs	r2, #0
 80017a2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2201      	movs	r2, #1
 80017a8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f003 fe20 	bl	80053f6 <USB_DevDisconnect>

  return HAL_OK;
 80017b6:	2300      	movs	r3, #0
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3710      	adds	r7, #16
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}

080017c0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b084      	sub	sp, #16
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d101      	bne.n	80017dc <HAL_PCD_Start+0x1c>
 80017d8:	2302      	movs	r3, #2
 80017da:	e022      	b.n	8001822 <HAL_PCD_Start+0x62>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2201      	movs	r2, #1
 80017e0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	68db      	ldr	r3, [r3, #12]
 80017e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d009      	beq.n	8001804 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	d105      	bne.n	8001804 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017fc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4618      	mov	r0, r3
 800180a:	f002 fd27 	bl	800425c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4618      	mov	r0, r3
 8001814:	f003 fdce 	bl	80053b4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2200      	movs	r2, #0
 800181c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001820:	2300      	movs	r3, #0
}
 8001822:	4618      	mov	r0, r3
 8001824:	3710      	adds	r7, #16
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}

0800182a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800182a:	b590      	push	{r4, r7, lr}
 800182c:	b08d      	sub	sp, #52	@ 0x34
 800182e:	af00      	add	r7, sp, #0
 8001830:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001838:	6a3b      	ldr	r3, [r7, #32]
 800183a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4618      	mov	r0, r3
 8001842:	f003 fe8c 	bl	800555e <USB_GetMode>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	f040 848c 	bne.w	8002166 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4618      	mov	r0, r3
 8001854:	f003 fdf0 	bl	8005438 <USB_ReadInterrupts>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	f000 8482 	beq.w	8002164 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	0a1b      	lsrs	r3, r3, #8
 800186a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4618      	mov	r0, r3
 800187a:	f003 fddd 	bl	8005438 <USB_ReadInterrupts>
 800187e:	4603      	mov	r3, r0
 8001880:	f003 0302 	and.w	r3, r3, #2
 8001884:	2b02      	cmp	r3, #2
 8001886:	d107      	bne.n	8001898 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	695a      	ldr	r2, [r3, #20]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f002 0202 	and.w	r2, r2, #2
 8001896:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4618      	mov	r0, r3
 800189e:	f003 fdcb 	bl	8005438 <USB_ReadInterrupts>
 80018a2:	4603      	mov	r3, r0
 80018a4:	f003 0310 	and.w	r3, r3, #16
 80018a8:	2b10      	cmp	r3, #16
 80018aa:	d161      	bne.n	8001970 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	699a      	ldr	r2, [r3, #24]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f022 0210 	bic.w	r2, r2, #16
 80018ba:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80018bc:	6a3b      	ldr	r3, [r7, #32]
 80018be:	6a1b      	ldr	r3, [r3, #32]
 80018c0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	f003 020f 	and.w	r2, r3, #15
 80018c8:	4613      	mov	r3, r2
 80018ca:	00db      	lsls	r3, r3, #3
 80018cc:	4413      	add	r3, r2
 80018ce:	009b      	lsls	r3, r3, #2
 80018d0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80018d4:	687a      	ldr	r2, [r7, #4]
 80018d6:	4413      	add	r3, r2
 80018d8:	3304      	adds	r3, #4
 80018da:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80018e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80018e6:	d124      	bne.n	8001932 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80018e8:	69ba      	ldr	r2, [r7, #24]
 80018ea:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80018ee:	4013      	ands	r3, r2
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d035      	beq.n	8001960 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80018f8:	69bb      	ldr	r3, [r7, #24]
 80018fa:	091b      	lsrs	r3, r3, #4
 80018fc:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80018fe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001902:	b29b      	uxth	r3, r3
 8001904:	461a      	mov	r2, r3
 8001906:	6a38      	ldr	r0, [r7, #32]
 8001908:	f003 fc02 	bl	8005110 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	68da      	ldr	r2, [r3, #12]
 8001910:	69bb      	ldr	r3, [r7, #24]
 8001912:	091b      	lsrs	r3, r3, #4
 8001914:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001918:	441a      	add	r2, r3
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	695a      	ldr	r2, [r3, #20]
 8001922:	69bb      	ldr	r3, [r7, #24]
 8001924:	091b      	lsrs	r3, r3, #4
 8001926:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800192a:	441a      	add	r2, r3
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	615a      	str	r2, [r3, #20]
 8001930:	e016      	b.n	8001960 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001938:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800193c:	d110      	bne.n	8001960 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001944:	2208      	movs	r2, #8
 8001946:	4619      	mov	r1, r3
 8001948:	6a38      	ldr	r0, [r7, #32]
 800194a:	f003 fbe1 	bl	8005110 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	695a      	ldr	r2, [r3, #20]
 8001952:	69bb      	ldr	r3, [r7, #24]
 8001954:	091b      	lsrs	r3, r3, #4
 8001956:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800195a:	441a      	add	r2, r3
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	699a      	ldr	r2, [r3, #24]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f042 0210 	orr.w	r2, r2, #16
 800196e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4618      	mov	r0, r3
 8001976:	f003 fd5f 	bl	8005438 <USB_ReadInterrupts>
 800197a:	4603      	mov	r3, r0
 800197c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001980:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001984:	f040 80a7 	bne.w	8001ad6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001988:	2300      	movs	r3, #0
 800198a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4618      	mov	r0, r3
 8001992:	f003 fd64 	bl	800545e <USB_ReadDevAllOutEpInterrupt>
 8001996:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001998:	e099      	b.n	8001ace <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800199a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800199c:	f003 0301 	and.w	r3, r3, #1
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	f000 808e 	beq.w	8001ac2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019ac:	b2d2      	uxtb	r2, r2
 80019ae:	4611      	mov	r1, r2
 80019b0:	4618      	mov	r0, r3
 80019b2:	f003 fd88 	bl	80054c6 <USB_ReadDevOutEPInterrupt>
 80019b6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d00c      	beq.n	80019dc <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80019c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c4:	015a      	lsls	r2, r3, #5
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	4413      	add	r3, r2
 80019ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80019ce:	461a      	mov	r2, r3
 80019d0:	2301      	movs	r3, #1
 80019d2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80019d4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	f000 fea4 	bl	8002724 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	f003 0308 	and.w	r3, r3, #8
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d00c      	beq.n	8001a00 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80019e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e8:	015a      	lsls	r2, r3, #5
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	4413      	add	r3, r2
 80019ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80019f2:	461a      	mov	r2, r3
 80019f4:	2308      	movs	r3, #8
 80019f6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80019f8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	f000 ff7a 	bl	80028f4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	f003 0310 	and.w	r3, r3, #16
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d008      	beq.n	8001a1c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a0c:	015a      	lsls	r2, r3, #5
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	4413      	add	r3, r2
 8001a12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001a16:	461a      	mov	r2, r3
 8001a18:	2310      	movs	r3, #16
 8001a1a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	f003 0302 	and.w	r3, r3, #2
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d030      	beq.n	8001a88 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001a26:	6a3b      	ldr	r3, [r7, #32]
 8001a28:	695b      	ldr	r3, [r3, #20]
 8001a2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a2e:	2b80      	cmp	r3, #128	@ 0x80
 8001a30:	d109      	bne.n	8001a46 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	69fa      	ldr	r2, [r7, #28]
 8001a3c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001a40:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a44:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001a46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a48:	4613      	mov	r3, r2
 8001a4a:	00db      	lsls	r3, r3, #3
 8001a4c:	4413      	add	r3, r2
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001a54:	687a      	ldr	r2, [r7, #4]
 8001a56:	4413      	add	r3, r2
 8001a58:	3304      	adds	r3, #4
 8001a5a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	78db      	ldrb	r3, [r3, #3]
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	d108      	bne.n	8001a76 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	2200      	movs	r2, #0
 8001a68:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	4619      	mov	r1, r3
 8001a70:	6878      	ldr	r0, [r7, #4]
 8001a72:	f008 fc2b 	bl	800a2cc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a78:	015a      	lsls	r2, r3, #5
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001a82:	461a      	mov	r2, r3
 8001a84:	2302      	movs	r3, #2
 8001a86:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	f003 0320 	and.w	r3, r3, #32
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d008      	beq.n	8001aa4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a94:	015a      	lsls	r2, r3, #5
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	4413      	add	r3, r2
 8001a9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	2320      	movs	r3, #32
 8001aa2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d009      	beq.n	8001ac2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ab0:	015a      	lsls	r2, r3, #5
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001aba:	461a      	mov	r2, r3
 8001abc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ac0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aca:	085b      	lsrs	r3, r3, #1
 8001acc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	f47f af62 	bne.w	800199a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4618      	mov	r0, r3
 8001adc:	f003 fcac 	bl	8005438 <USB_ReadInterrupts>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ae6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001aea:	f040 80db 	bne.w	8001ca4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f003 fccd 	bl	8005492 <USB_ReadDevAllInEpInterrupt>
 8001af8:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001afa:	2300      	movs	r3, #0
 8001afc:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001afe:	e0cd      	b.n	8001c9c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b02:	f003 0301 	and.w	r3, r3, #1
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	f000 80c2 	beq.w	8001c90 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b12:	b2d2      	uxtb	r2, r2
 8001b14:	4611      	mov	r1, r2
 8001b16:	4618      	mov	r0, r3
 8001b18:	f003 fcf3 	bl	8005502 <USB_ReadDevInEPInterrupt>
 8001b1c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	f003 0301 	and.w	r3, r3, #1
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d057      	beq.n	8001bd8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b2a:	f003 030f 	and.w	r3, r3, #15
 8001b2e:	2201      	movs	r2, #1
 8001b30:	fa02 f303 	lsl.w	r3, r2, r3
 8001b34:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	43db      	mvns	r3, r3
 8001b42:	69f9      	ldr	r1, [r7, #28]
 8001b44:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001b48:	4013      	ands	r3, r2
 8001b4a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b4e:	015a      	lsls	r2, r3, #5
 8001b50:	69fb      	ldr	r3, [r7, #28]
 8001b52:	4413      	add	r3, r2
 8001b54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001b58:	461a      	mov	r2, r3
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	799b      	ldrb	r3, [r3, #6]
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d132      	bne.n	8001bcc <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001b66:	6879      	ldr	r1, [r7, #4]
 8001b68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b6a:	4613      	mov	r3, r2
 8001b6c:	00db      	lsls	r3, r3, #3
 8001b6e:	4413      	add	r3, r2
 8001b70:	009b      	lsls	r3, r3, #2
 8001b72:	440b      	add	r3, r1
 8001b74:	3320      	adds	r3, #32
 8001b76:	6819      	ldr	r1, [r3, #0]
 8001b78:	6878      	ldr	r0, [r7, #4]
 8001b7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	00db      	lsls	r3, r3, #3
 8001b80:	4413      	add	r3, r2
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4403      	add	r3, r0
 8001b86:	331c      	adds	r3, #28
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4419      	add	r1, r3
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b90:	4613      	mov	r3, r2
 8001b92:	00db      	lsls	r3, r3, #3
 8001b94:	4413      	add	r3, r2
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	4403      	add	r3, r0
 8001b9a:	3320      	adds	r3, #32
 8001b9c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d113      	bne.n	8001bcc <HAL_PCD_IRQHandler+0x3a2>
 8001ba4:	6879      	ldr	r1, [r7, #4]
 8001ba6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ba8:	4613      	mov	r3, r2
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	4413      	add	r3, r2
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	440b      	add	r3, r1
 8001bb2:	3324      	adds	r3, #36	@ 0x24
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d108      	bne.n	8001bcc <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6818      	ldr	r0, [r3, #0]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	2101      	movs	r1, #1
 8001bc8:	f003 fcfa 	bl	80055c0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bce:	b2db      	uxtb	r3, r3
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f008 faff 	bl	800a1d6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	f003 0308 	and.w	r3, r3, #8
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d008      	beq.n	8001bf4 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be4:	015a      	lsls	r2, r3, #5
 8001be6:	69fb      	ldr	r3, [r7, #28]
 8001be8:	4413      	add	r3, r2
 8001bea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001bee:	461a      	mov	r2, r3
 8001bf0:	2308      	movs	r3, #8
 8001bf2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	f003 0310 	and.w	r3, r3, #16
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d008      	beq.n	8001c10 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c00:	015a      	lsls	r2, r3, #5
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	4413      	add	r3, r2
 8001c06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	2310      	movs	r3, #16
 8001c0e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d008      	beq.n	8001c2c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c1c:	015a      	lsls	r2, r3, #5
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	4413      	add	r3, r2
 8001c22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001c26:	461a      	mov	r2, r3
 8001c28:	2340      	movs	r3, #64	@ 0x40
 8001c2a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d023      	beq.n	8001c7e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001c36:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001c38:	6a38      	ldr	r0, [r7, #32]
 8001c3a:	f002 fce1 	bl	8004600 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001c3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c40:	4613      	mov	r3, r2
 8001c42:	00db      	lsls	r3, r3, #3
 8001c44:	4413      	add	r3, r2
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	3310      	adds	r3, #16
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	3304      	adds	r3, #4
 8001c50:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	78db      	ldrb	r3, [r3, #3]
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d108      	bne.n	8001c6c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	4619      	mov	r1, r3
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f008 fb42 	bl	800a2f0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c6e:	015a      	lsls	r2, r3, #5
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	4413      	add	r3, r2
 8001c74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001c78:	461a      	mov	r2, r3
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d003      	beq.n	8001c90 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001c88:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f000 fcbd 	bl	800260a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c92:	3301      	adds	r3, #1
 8001c94:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c98:	085b      	lsrs	r3, r3, #1
 8001c9a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	f47f af2e 	bne.w	8001b00 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f003 fbc5 	bl	8005438 <USB_ReadInterrupts>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001cb4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001cb8:	d122      	bne.n	8001d00 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	69fa      	ldr	r2, [r7, #28]
 8001cc4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001cc8:	f023 0301 	bic.w	r3, r3, #1
 8001ccc:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d108      	bne.n	8001cea <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2200      	movs	r2, #0
 8001cdc:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001ce0:	2100      	movs	r1, #0
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f000 fea4 	bl	8002a30 <HAL_PCDEx_LPM_Callback>
 8001ce8:	e002      	b.n	8001cf0 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f008 fae0 	bl	800a2b0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	695a      	ldr	r2, [r3, #20]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8001cfe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4618      	mov	r0, r3
 8001d06:	f003 fb97 	bl	8005438 <USB_ReadInterrupts>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001d14:	d112      	bne.n	8001d3c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	f003 0301 	and.w	r3, r3, #1
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d102      	bne.n	8001d2c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001d26:	6878      	ldr	r0, [r7, #4]
 8001d28:	f008 fa9c 	bl	800a264 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	695a      	ldr	r2, [r3, #20]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001d3a:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4618      	mov	r0, r3
 8001d42:	f003 fb79 	bl	8005438 <USB_ReadInterrupts>
 8001d46:	4603      	mov	r3, r0
 8001d48:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d50:	f040 80b7 	bne.w	8001ec2 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	69fa      	ldr	r2, [r7, #28]
 8001d5e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001d62:	f023 0301 	bic.w	r3, r3, #1
 8001d66:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2110      	movs	r1, #16
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f002 fc46 	bl	8004600 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d74:	2300      	movs	r3, #0
 8001d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d78:	e046      	b.n	8001e08 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001d7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d7c:	015a      	lsls	r2, r3, #5
 8001d7e:	69fb      	ldr	r3, [r7, #28]
 8001d80:	4413      	add	r3, r2
 8001d82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001d86:	461a      	mov	r2, r3
 8001d88:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001d8c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001d8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d90:	015a      	lsls	r2, r3, #5
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	4413      	add	r3, r2
 8001d96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d9e:	0151      	lsls	r1, r2, #5
 8001da0:	69fa      	ldr	r2, [r7, #28]
 8001da2:	440a      	add	r2, r1
 8001da4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8001da8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001dac:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001dae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001db0:	015a      	lsls	r2, r3, #5
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	4413      	add	r3, r2
 8001db6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001dba:	461a      	mov	r2, r3
 8001dbc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001dc0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dc4:	015a      	lsls	r2, r3, #5
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	4413      	add	r3, r2
 8001dca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001dd2:	0151      	lsls	r1, r2, #5
 8001dd4:	69fa      	ldr	r2, [r7, #28]
 8001dd6:	440a      	add	r2, r1
 8001dd8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001ddc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001de0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001de2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001de4:	015a      	lsls	r2, r3, #5
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	4413      	add	r3, r2
 8001dea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001df2:	0151      	lsls	r1, r2, #5
 8001df4:	69fa      	ldr	r2, [r7, #28]
 8001df6:	440a      	add	r2, r1
 8001df8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001dfc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001e00:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e04:	3301      	adds	r3, #1
 8001e06:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	791b      	ldrb	r3, [r3, #4]
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d3b2      	bcc.n	8001d7a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e1a:	69db      	ldr	r3, [r3, #28]
 8001e1c:	69fa      	ldr	r2, [r7, #28]
 8001e1e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001e22:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8001e26:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	7bdb      	ldrb	r3, [r3, #15]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d016      	beq.n	8001e5e <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001e30:	69fb      	ldr	r3, [r7, #28]
 8001e32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001e3a:	69fa      	ldr	r2, [r7, #28]
 8001e3c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001e40:	f043 030b 	orr.w	r3, r3, #11
 8001e44:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e50:	69fa      	ldr	r2, [r7, #28]
 8001e52:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001e56:	f043 030b 	orr.w	r3, r3, #11
 8001e5a:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e5c:	e015      	b.n	8001e8a <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e64:	695b      	ldr	r3, [r3, #20]
 8001e66:	69fa      	ldr	r2, [r7, #28]
 8001e68:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001e6c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001e70:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8001e74:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e7c:	691b      	ldr	r3, [r3, #16]
 8001e7e:	69fa      	ldr	r2, [r7, #28]
 8001e80:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001e84:	f043 030b 	orr.w	r3, r3, #11
 8001e88:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	69fa      	ldr	r2, [r7, #28]
 8001e94:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001e98:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8001e9c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6818      	ldr	r0, [r3, #0]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001eac:	461a      	mov	r2, r3
 8001eae:	f003 fb87 	bl	80055c0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	695a      	ldr	r2, [r3, #20]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001ec0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f003 fab6 	bl	8005438 <USB_ReadInterrupts>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ed2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ed6:	d123      	bne.n	8001f20 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f003 fb4c 	bl	800557a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f002 fc03 	bl	80046f2 <USB_GetDevSpeed>
 8001eec:	4603      	mov	r3, r0
 8001eee:	461a      	mov	r2, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681c      	ldr	r4, [r3, #0]
 8001ef8:	f001 f9ca 	bl	8003290 <HAL_RCC_GetHCLKFreq>
 8001efc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001f02:	461a      	mov	r2, r3
 8001f04:	4620      	mov	r0, r4
 8001f06:	f002 f907 	bl	8004118 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f008 f98b 	bl	800a226 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	695a      	ldr	r2, [r3, #20]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001f1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f003 fa87 	bl	8005438 <USB_ReadInterrupts>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	f003 0308 	and.w	r3, r3, #8
 8001f30:	2b08      	cmp	r3, #8
 8001f32:	d10a      	bne.n	8001f4a <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f008 f968 	bl	800a20a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	695a      	ldr	r2, [r3, #20]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f002 0208 	and.w	r2, r2, #8
 8001f48:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f003 fa72 	bl	8005438 <USB_ReadInterrupts>
 8001f54:	4603      	mov	r3, r0
 8001f56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f5a:	2b80      	cmp	r3, #128	@ 0x80
 8001f5c:	d123      	bne.n	8001fa6 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8001f5e:	6a3b      	ldr	r3, [r7, #32]
 8001f60:	699b      	ldr	r3, [r3, #24]
 8001f62:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001f66:	6a3b      	ldr	r3, [r7, #32]
 8001f68:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f6e:	e014      	b.n	8001f9a <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8001f70:	6879      	ldr	r1, [r7, #4]
 8001f72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f74:	4613      	mov	r3, r2
 8001f76:	00db      	lsls	r3, r3, #3
 8001f78:	4413      	add	r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	440b      	add	r3, r1
 8001f7e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d105      	bne.n	8001f94 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8001f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f000 fb0a 	bl	80025a8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f96:	3301      	adds	r3, #1
 8001f98:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	791b      	ldrb	r3, [r3, #4]
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d3e4      	bcc.n	8001f70 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f003 fa44 	bl	8005438 <USB_ReadInterrupts>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001fba:	d13c      	bne.n	8002036 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fc0:	e02b      	b.n	800201a <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc4:	015a      	lsls	r2, r3, #5
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	4413      	add	r3, r2
 8001fca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001fd2:	6879      	ldr	r1, [r7, #4]
 8001fd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fd6:	4613      	mov	r3, r2
 8001fd8:	00db      	lsls	r3, r3, #3
 8001fda:	4413      	add	r3, r2
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	440b      	add	r3, r1
 8001fe0:	3318      	adds	r3, #24
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d115      	bne.n	8002014 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001fe8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	da12      	bge.n	8002014 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8001fee:	6879      	ldr	r1, [r7, #4]
 8001ff0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ff2:	4613      	mov	r3, r2
 8001ff4:	00db      	lsls	r3, r3, #3
 8001ff6:	4413      	add	r3, r2
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	440b      	add	r3, r1
 8001ffc:	3317      	adds	r3, #23
 8001ffe:	2201      	movs	r2, #1
 8002000:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002004:	b2db      	uxtb	r3, r3
 8002006:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800200a:	b2db      	uxtb	r3, r3
 800200c:	4619      	mov	r1, r3
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f000 faca 	bl	80025a8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002016:	3301      	adds	r3, #1
 8002018:	627b      	str	r3, [r7, #36]	@ 0x24
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	791b      	ldrb	r3, [r3, #4]
 800201e:	461a      	mov	r2, r3
 8002020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002022:	4293      	cmp	r3, r2
 8002024:	d3cd      	bcc.n	8001fc2 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	695a      	ldr	r2, [r3, #20]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002034:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4618      	mov	r0, r3
 800203c:	f003 f9fc 	bl	8005438 <USB_ReadInterrupts>
 8002040:	4603      	mov	r3, r0
 8002042:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002046:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800204a:	d156      	bne.n	80020fa <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800204c:	2301      	movs	r3, #1
 800204e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002050:	e045      	b.n	80020de <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002054:	015a      	lsls	r2, r3, #5
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	4413      	add	r3, r2
 800205a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002062:	6879      	ldr	r1, [r7, #4]
 8002064:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002066:	4613      	mov	r3, r2
 8002068:	00db      	lsls	r3, r3, #3
 800206a:	4413      	add	r3, r2
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	440b      	add	r3, r1
 8002070:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	2b01      	cmp	r3, #1
 8002078:	d12e      	bne.n	80020d8 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800207a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800207c:	2b00      	cmp	r3, #0
 800207e:	da2b      	bge.n	80020d8 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002080:	69bb      	ldr	r3, [r7, #24]
 8002082:	0c1a      	lsrs	r2, r3, #16
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800208a:	4053      	eors	r3, r2
 800208c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002090:	2b00      	cmp	r3, #0
 8002092:	d121      	bne.n	80020d8 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002094:	6879      	ldr	r1, [r7, #4]
 8002096:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002098:	4613      	mov	r3, r2
 800209a:	00db      	lsls	r3, r3, #3
 800209c:	4413      	add	r3, r2
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	440b      	add	r3, r1
 80020a2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80020a6:	2201      	movs	r2, #1
 80020a8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80020aa:	6a3b      	ldr	r3, [r7, #32]
 80020ac:	699b      	ldr	r3, [r3, #24]
 80020ae:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80020b2:	6a3b      	ldr	r3, [r7, #32]
 80020b4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80020b6:	6a3b      	ldr	r3, [r7, #32]
 80020b8:	695b      	ldr	r3, [r3, #20]
 80020ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d10a      	bne.n	80020d8 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	69fa      	ldr	r2, [r7, #28]
 80020cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80020d0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80020d4:	6053      	str	r3, [r2, #4]
            break;
 80020d6:	e008      	b.n	80020ea <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80020d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020da:	3301      	adds	r3, #1
 80020dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	791b      	ldrb	r3, [r3, #4]
 80020e2:	461a      	mov	r2, r3
 80020e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d3b3      	bcc.n	8002052 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	695a      	ldr	r2, [r3, #20]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80020f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4618      	mov	r0, r3
 8002100:	f003 f99a 	bl	8005438 <USB_ReadInterrupts>
 8002104:	4603      	mov	r3, r0
 8002106:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800210a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800210e:	d10a      	bne.n	8002126 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002110:	6878      	ldr	r0, [r7, #4]
 8002112:	f008 f8ff 	bl	800a314 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	695a      	ldr	r2, [r3, #20]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002124:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4618      	mov	r0, r3
 800212c:	f003 f984 	bl	8005438 <USB_ReadInterrupts>
 8002130:	4603      	mov	r3, r0
 8002132:	f003 0304 	and.w	r3, r3, #4
 8002136:	2b04      	cmp	r3, #4
 8002138:	d115      	bne.n	8002166 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	f003 0304 	and.w	r3, r3, #4
 8002148:	2b00      	cmp	r3, #0
 800214a:	d002      	beq.n	8002152 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f008 f8ef 	bl	800a330 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	6859      	ldr	r1, [r3, #4]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	69ba      	ldr	r2, [r7, #24]
 800215e:	430a      	orrs	r2, r1
 8002160:	605a      	str	r2, [r3, #4]
 8002162:	e000      	b.n	8002166 <HAL_PCD_IRQHandler+0x93c>
      return;
 8002164:	bf00      	nop
    }
  }
}
 8002166:	3734      	adds	r7, #52	@ 0x34
 8002168:	46bd      	mov	sp, r7
 800216a:	bd90      	pop	{r4, r7, pc}

0800216c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
 8002174:	460b      	mov	r3, r1
 8002176:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800217e:	2b01      	cmp	r3, #1
 8002180:	d101      	bne.n	8002186 <HAL_PCD_SetAddress+0x1a>
 8002182:	2302      	movs	r3, #2
 8002184:	e012      	b.n	80021ac <HAL_PCD_SetAddress+0x40>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2201      	movs	r2, #1
 800218a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	78fa      	ldrb	r2, [r7, #3]
 8002192:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	78fa      	ldrb	r2, [r7, #3]
 800219a:	4611      	mov	r1, r2
 800219c:	4618      	mov	r0, r3
 800219e:	f003 f8e3 	bl	8005368 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2200      	movs	r2, #0
 80021a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80021aa:	2300      	movs	r3, #0
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3708      	adds	r7, #8
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	4608      	mov	r0, r1
 80021be:	4611      	mov	r1, r2
 80021c0:	461a      	mov	r2, r3
 80021c2:	4603      	mov	r3, r0
 80021c4:	70fb      	strb	r3, [r7, #3]
 80021c6:	460b      	mov	r3, r1
 80021c8:	803b      	strh	r3, [r7, #0]
 80021ca:	4613      	mov	r3, r2
 80021cc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80021ce:	2300      	movs	r3, #0
 80021d0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80021d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	da0f      	bge.n	80021fa <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80021da:	78fb      	ldrb	r3, [r7, #3]
 80021dc:	f003 020f 	and.w	r2, r3, #15
 80021e0:	4613      	mov	r3, r2
 80021e2:	00db      	lsls	r3, r3, #3
 80021e4:	4413      	add	r3, r2
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	3310      	adds	r3, #16
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	4413      	add	r3, r2
 80021ee:	3304      	adds	r3, #4
 80021f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	2201      	movs	r2, #1
 80021f6:	705a      	strb	r2, [r3, #1]
 80021f8:	e00f      	b.n	800221a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80021fa:	78fb      	ldrb	r3, [r7, #3]
 80021fc:	f003 020f 	and.w	r2, r3, #15
 8002200:	4613      	mov	r3, r2
 8002202:	00db      	lsls	r3, r3, #3
 8002204:	4413      	add	r3, r2
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	4413      	add	r3, r2
 8002210:	3304      	adds	r3, #4
 8002212:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	2200      	movs	r2, #0
 8002218:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800221a:	78fb      	ldrb	r3, [r7, #3]
 800221c:	f003 030f 	and.w	r3, r3, #15
 8002220:	b2da      	uxtb	r2, r3
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002226:	883b      	ldrh	r3, [r7, #0]
 8002228:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	78ba      	ldrb	r2, [r7, #2]
 8002234:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	785b      	ldrb	r3, [r3, #1]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d004      	beq.n	8002248 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	461a      	mov	r2, r3
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002248:	78bb      	ldrb	r3, [r7, #2]
 800224a:	2b02      	cmp	r3, #2
 800224c:	d102      	bne.n	8002254 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2200      	movs	r2, #0
 8002252:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800225a:	2b01      	cmp	r3, #1
 800225c:	d101      	bne.n	8002262 <HAL_PCD_EP_Open+0xae>
 800225e:	2302      	movs	r3, #2
 8002260:	e00e      	b.n	8002280 <HAL_PCD_EP_Open+0xcc>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2201      	movs	r2, #1
 8002266:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	68f9      	ldr	r1, [r7, #12]
 8002270:	4618      	mov	r0, r3
 8002272:	f002 fa63 	bl	800473c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2200      	movs	r2, #0
 800227a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800227e:	7afb      	ldrb	r3, [r7, #11]
}
 8002280:	4618      	mov	r0, r3
 8002282:	3710      	adds	r7, #16
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}

08002288 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	460b      	mov	r3, r1
 8002292:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002294:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002298:	2b00      	cmp	r3, #0
 800229a:	da0f      	bge.n	80022bc <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800229c:	78fb      	ldrb	r3, [r7, #3]
 800229e:	f003 020f 	and.w	r2, r3, #15
 80022a2:	4613      	mov	r3, r2
 80022a4:	00db      	lsls	r3, r3, #3
 80022a6:	4413      	add	r3, r2
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	3310      	adds	r3, #16
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	4413      	add	r3, r2
 80022b0:	3304      	adds	r3, #4
 80022b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	2201      	movs	r2, #1
 80022b8:	705a      	strb	r2, [r3, #1]
 80022ba:	e00f      	b.n	80022dc <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80022bc:	78fb      	ldrb	r3, [r7, #3]
 80022be:	f003 020f 	and.w	r2, r3, #15
 80022c2:	4613      	mov	r3, r2
 80022c4:	00db      	lsls	r3, r3, #3
 80022c6:	4413      	add	r3, r2
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	4413      	add	r3, r2
 80022d2:	3304      	adds	r3, #4
 80022d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2200      	movs	r2, #0
 80022da:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80022dc:	78fb      	ldrb	r3, [r7, #3]
 80022de:	f003 030f 	and.w	r3, r3, #15
 80022e2:	b2da      	uxtb	r2, r3
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d101      	bne.n	80022f6 <HAL_PCD_EP_Close+0x6e>
 80022f2:	2302      	movs	r3, #2
 80022f4:	e00e      	b.n	8002314 <HAL_PCD_EP_Close+0x8c>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2201      	movs	r2, #1
 80022fa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	68f9      	ldr	r1, [r7, #12]
 8002304:	4618      	mov	r0, r3
 8002306:	f002 faa1 	bl	800484c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2200      	movs	r2, #0
 800230e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002312:	2300      	movs	r3, #0
}
 8002314:	4618      	mov	r0, r3
 8002316:	3710      	adds	r7, #16
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}

0800231c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b086      	sub	sp, #24
 8002320:	af00      	add	r7, sp, #0
 8002322:	60f8      	str	r0, [r7, #12]
 8002324:	607a      	str	r2, [r7, #4]
 8002326:	603b      	str	r3, [r7, #0]
 8002328:	460b      	mov	r3, r1
 800232a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800232c:	7afb      	ldrb	r3, [r7, #11]
 800232e:	f003 020f 	and.w	r2, r3, #15
 8002332:	4613      	mov	r3, r2
 8002334:	00db      	lsls	r3, r3, #3
 8002336:	4413      	add	r3, r2
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800233e:	68fa      	ldr	r2, [r7, #12]
 8002340:	4413      	add	r3, r2
 8002342:	3304      	adds	r3, #4
 8002344:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	687a      	ldr	r2, [r7, #4]
 800234a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	683a      	ldr	r2, [r7, #0]
 8002350:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	2200      	movs	r2, #0
 8002356:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	2200      	movs	r2, #0
 800235c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800235e:	7afb      	ldrb	r3, [r7, #11]
 8002360:	f003 030f 	and.w	r3, r3, #15
 8002364:	b2da      	uxtb	r2, r3
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	799b      	ldrb	r3, [r3, #6]
 800236e:	2b01      	cmp	r3, #1
 8002370:	d102      	bne.n	8002378 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	6818      	ldr	r0, [r3, #0]
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	799b      	ldrb	r3, [r3, #6]
 8002380:	461a      	mov	r2, r3
 8002382:	6979      	ldr	r1, [r7, #20]
 8002384:	f002 fb3e 	bl	8004a04 <USB_EPStartXfer>

  return HAL_OK;
 8002388:	2300      	movs	r3, #0
}
 800238a:	4618      	mov	r0, r3
 800238c:	3718      	adds	r7, #24
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}

08002392 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002392:	b480      	push	{r7}
 8002394:	b083      	sub	sp, #12
 8002396:	af00      	add	r7, sp, #0
 8002398:	6078      	str	r0, [r7, #4]
 800239a:	460b      	mov	r3, r1
 800239c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800239e:	78fb      	ldrb	r3, [r7, #3]
 80023a0:	f003 020f 	and.w	r2, r3, #15
 80023a4:	6879      	ldr	r1, [r7, #4]
 80023a6:	4613      	mov	r3, r2
 80023a8:	00db      	lsls	r3, r3, #3
 80023aa:	4413      	add	r3, r2
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	440b      	add	r3, r1
 80023b0:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80023b4:	681b      	ldr	r3, [r3, #0]
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr

080023c2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80023c2:	b580      	push	{r7, lr}
 80023c4:	b086      	sub	sp, #24
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	60f8      	str	r0, [r7, #12]
 80023ca:	607a      	str	r2, [r7, #4]
 80023cc:	603b      	str	r3, [r7, #0]
 80023ce:	460b      	mov	r3, r1
 80023d0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80023d2:	7afb      	ldrb	r3, [r7, #11]
 80023d4:	f003 020f 	and.w	r2, r3, #15
 80023d8:	4613      	mov	r3, r2
 80023da:	00db      	lsls	r3, r3, #3
 80023dc:	4413      	add	r3, r2
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	3310      	adds	r3, #16
 80023e2:	68fa      	ldr	r2, [r7, #12]
 80023e4:	4413      	add	r3, r2
 80023e6:	3304      	adds	r3, #4
 80023e8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	687a      	ldr	r2, [r7, #4]
 80023ee:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	683a      	ldr	r2, [r7, #0]
 80023f4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	2200      	movs	r2, #0
 80023fa:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	2201      	movs	r2, #1
 8002400:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002402:	7afb      	ldrb	r3, [r7, #11]
 8002404:	f003 030f 	and.w	r3, r3, #15
 8002408:	b2da      	uxtb	r2, r3
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	799b      	ldrb	r3, [r3, #6]
 8002412:	2b01      	cmp	r3, #1
 8002414:	d102      	bne.n	800241c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	6818      	ldr	r0, [r3, #0]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	799b      	ldrb	r3, [r3, #6]
 8002424:	461a      	mov	r2, r3
 8002426:	6979      	ldr	r1, [r7, #20]
 8002428:	f002 faec 	bl	8004a04 <USB_EPStartXfer>

  return HAL_OK;
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	3718      	adds	r7, #24
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}

08002436 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002436:	b580      	push	{r7, lr}
 8002438:	b084      	sub	sp, #16
 800243a:	af00      	add	r7, sp, #0
 800243c:	6078      	str	r0, [r7, #4]
 800243e:	460b      	mov	r3, r1
 8002440:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002442:	78fb      	ldrb	r3, [r7, #3]
 8002444:	f003 030f 	and.w	r3, r3, #15
 8002448:	687a      	ldr	r2, [r7, #4]
 800244a:	7912      	ldrb	r2, [r2, #4]
 800244c:	4293      	cmp	r3, r2
 800244e:	d901      	bls.n	8002454 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e04f      	b.n	80024f4 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002454:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002458:	2b00      	cmp	r3, #0
 800245a:	da0f      	bge.n	800247c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800245c:	78fb      	ldrb	r3, [r7, #3]
 800245e:	f003 020f 	and.w	r2, r3, #15
 8002462:	4613      	mov	r3, r2
 8002464:	00db      	lsls	r3, r3, #3
 8002466:	4413      	add	r3, r2
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	3310      	adds	r3, #16
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	4413      	add	r3, r2
 8002470:	3304      	adds	r3, #4
 8002472:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	2201      	movs	r2, #1
 8002478:	705a      	strb	r2, [r3, #1]
 800247a:	e00d      	b.n	8002498 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800247c:	78fa      	ldrb	r2, [r7, #3]
 800247e:	4613      	mov	r3, r2
 8002480:	00db      	lsls	r3, r3, #3
 8002482:	4413      	add	r3, r2
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	4413      	add	r3, r2
 800248e:	3304      	adds	r3, #4
 8002490:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2200      	movs	r2, #0
 8002496:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2201      	movs	r2, #1
 800249c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800249e:	78fb      	ldrb	r3, [r7, #3]
 80024a0:	f003 030f 	and.w	r3, r3, #15
 80024a4:	b2da      	uxtb	r2, r3
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d101      	bne.n	80024b8 <HAL_PCD_EP_SetStall+0x82>
 80024b4:	2302      	movs	r3, #2
 80024b6:	e01d      	b.n	80024f4 <HAL_PCD_EP_SetStall+0xbe>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2201      	movs	r2, #1
 80024bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	68f9      	ldr	r1, [r7, #12]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f002 fe7a 	bl	80051c0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80024cc:	78fb      	ldrb	r3, [r7, #3]
 80024ce:	f003 030f 	and.w	r3, r3, #15
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d109      	bne.n	80024ea <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6818      	ldr	r0, [r3, #0]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	7999      	ldrb	r1, [r3, #6]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80024e4:	461a      	mov	r2, r3
 80024e6:	f003 f86b 	bl	80055c0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2200      	movs	r2, #0
 80024ee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80024f2:	2300      	movs	r3, #0
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3710      	adds	r7, #16
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}

080024fc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b084      	sub	sp, #16
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	460b      	mov	r3, r1
 8002506:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002508:	78fb      	ldrb	r3, [r7, #3]
 800250a:	f003 030f 	and.w	r3, r3, #15
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	7912      	ldrb	r2, [r2, #4]
 8002512:	4293      	cmp	r3, r2
 8002514:	d901      	bls.n	800251a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e042      	b.n	80025a0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800251a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800251e:	2b00      	cmp	r3, #0
 8002520:	da0f      	bge.n	8002542 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002522:	78fb      	ldrb	r3, [r7, #3]
 8002524:	f003 020f 	and.w	r2, r3, #15
 8002528:	4613      	mov	r3, r2
 800252a:	00db      	lsls	r3, r3, #3
 800252c:	4413      	add	r3, r2
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	3310      	adds	r3, #16
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	4413      	add	r3, r2
 8002536:	3304      	adds	r3, #4
 8002538:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2201      	movs	r2, #1
 800253e:	705a      	strb	r2, [r3, #1]
 8002540:	e00f      	b.n	8002562 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002542:	78fb      	ldrb	r3, [r7, #3]
 8002544:	f003 020f 	and.w	r2, r3, #15
 8002548:	4613      	mov	r3, r2
 800254a:	00db      	lsls	r3, r3, #3
 800254c:	4413      	add	r3, r2
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	4413      	add	r3, r2
 8002558:	3304      	adds	r3, #4
 800255a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2200      	movs	r2, #0
 8002560:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2200      	movs	r2, #0
 8002566:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002568:	78fb      	ldrb	r3, [r7, #3]
 800256a:	f003 030f 	and.w	r3, r3, #15
 800256e:	b2da      	uxtb	r2, r3
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800257a:	2b01      	cmp	r3, #1
 800257c:	d101      	bne.n	8002582 <HAL_PCD_EP_ClrStall+0x86>
 800257e:	2302      	movs	r3, #2
 8002580:	e00e      	b.n	80025a0 <HAL_PCD_EP_ClrStall+0xa4>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2201      	movs	r2, #1
 8002586:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	68f9      	ldr	r1, [r7, #12]
 8002590:	4618      	mov	r0, r3
 8002592:	f002 fe83 	bl	800529c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2200      	movs	r2, #0
 800259a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800259e:	2300      	movs	r3, #0
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3710      	adds	r7, #16
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b084      	sub	sp, #16
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	460b      	mov	r3, r1
 80025b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80025b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	da0c      	bge.n	80025d6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80025bc:	78fb      	ldrb	r3, [r7, #3]
 80025be:	f003 020f 	and.w	r2, r3, #15
 80025c2:	4613      	mov	r3, r2
 80025c4:	00db      	lsls	r3, r3, #3
 80025c6:	4413      	add	r3, r2
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	3310      	adds	r3, #16
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	4413      	add	r3, r2
 80025d0:	3304      	adds	r3, #4
 80025d2:	60fb      	str	r3, [r7, #12]
 80025d4:	e00c      	b.n	80025f0 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80025d6:	78fb      	ldrb	r3, [r7, #3]
 80025d8:	f003 020f 	and.w	r2, r3, #15
 80025dc:	4613      	mov	r3, r2
 80025de:	00db      	lsls	r3, r3, #3
 80025e0:	4413      	add	r3, r2
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80025e8:	687a      	ldr	r2, [r7, #4]
 80025ea:	4413      	add	r3, r2
 80025ec:	3304      	adds	r3, #4
 80025ee:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	68f9      	ldr	r1, [r7, #12]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f002 fca2 	bl	8004f40 <USB_EPStopXfer>
 80025fc:	4603      	mov	r3, r0
 80025fe:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002600:	7afb      	ldrb	r3, [r7, #11]
}
 8002602:	4618      	mov	r0, r3
 8002604:	3710      	adds	r7, #16
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}

0800260a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800260a:	b580      	push	{r7, lr}
 800260c:	b08a      	sub	sp, #40	@ 0x28
 800260e:	af02      	add	r7, sp, #8
 8002610:	6078      	str	r0, [r7, #4]
 8002612:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800261e:	683a      	ldr	r2, [r7, #0]
 8002620:	4613      	mov	r3, r2
 8002622:	00db      	lsls	r3, r3, #3
 8002624:	4413      	add	r3, r2
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	3310      	adds	r3, #16
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	4413      	add	r3, r2
 800262e:	3304      	adds	r3, #4
 8002630:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	695a      	ldr	r2, [r3, #20]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	429a      	cmp	r2, r3
 800263c:	d901      	bls.n	8002642 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e06b      	b.n	800271a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	691a      	ldr	r2, [r3, #16]
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	695b      	ldr	r3, [r3, #20]
 800264a:	1ad3      	subs	r3, r2, r3
 800264c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	69fa      	ldr	r2, [r7, #28]
 8002654:	429a      	cmp	r2, r3
 8002656:	d902      	bls.n	800265e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	3303      	adds	r3, #3
 8002662:	089b      	lsrs	r3, r3, #2
 8002664:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002666:	e02a      	b.n	80026be <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	691a      	ldr	r2, [r3, #16]
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	695b      	ldr	r3, [r3, #20]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	69fa      	ldr	r2, [r7, #28]
 800267a:	429a      	cmp	r2, r3
 800267c:	d902      	bls.n	8002684 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	3303      	adds	r3, #3
 8002688:	089b      	lsrs	r3, r3, #2
 800268a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	68d9      	ldr	r1, [r3, #12]
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	b2da      	uxtb	r2, r3
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800269c:	9300      	str	r3, [sp, #0]
 800269e:	4603      	mov	r3, r0
 80026a0:	6978      	ldr	r0, [r7, #20]
 80026a2:	f002 fcf7 	bl	8005094 <USB_WritePacket>

    ep->xfer_buff  += len;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	68da      	ldr	r2, [r3, #12]
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	441a      	add	r2, r3
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	695a      	ldr	r2, [r3, #20]
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	441a      	add	r2, r3
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	015a      	lsls	r2, r3, #5
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	4413      	add	r3, r2
 80026c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80026ce:	69ba      	ldr	r2, [r7, #24]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d809      	bhi.n	80026e8 <PCD_WriteEmptyTxFifo+0xde>
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	695a      	ldr	r2, [r3, #20]
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80026dc:	429a      	cmp	r2, r3
 80026de:	d203      	bcs.n	80026e8 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	691b      	ldr	r3, [r3, #16]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d1bf      	bne.n	8002668 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	691a      	ldr	r2, [r3, #16]
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	695b      	ldr	r3, [r3, #20]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d811      	bhi.n	8002718 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	f003 030f 	and.w	r3, r3, #15
 80026fa:	2201      	movs	r2, #1
 80026fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002700:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002708:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	43db      	mvns	r3, r3
 800270e:	6939      	ldr	r1, [r7, #16]
 8002710:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002714:	4013      	ands	r3, r2
 8002716:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002718:	2300      	movs	r3, #0
}
 800271a:	4618      	mov	r0, r3
 800271c:	3720      	adds	r7, #32
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
	...

08002724 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b088      	sub	sp, #32
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	333c      	adds	r3, #60	@ 0x3c
 800273c:	3304      	adds	r3, #4
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	015a      	lsls	r2, r3, #5
 8002746:	69bb      	ldr	r3, [r7, #24]
 8002748:	4413      	add	r3, r2
 800274a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	799b      	ldrb	r3, [r3, #6]
 8002756:	2b01      	cmp	r3, #1
 8002758:	d17b      	bne.n	8002852 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	f003 0308 	and.w	r3, r3, #8
 8002760:	2b00      	cmp	r3, #0
 8002762:	d015      	beq.n	8002790 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	4a61      	ldr	r2, [pc, #388]	@ (80028ec <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002768:	4293      	cmp	r3, r2
 800276a:	f240 80b9 	bls.w	80028e0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002774:	2b00      	cmp	r3, #0
 8002776:	f000 80b3 	beq.w	80028e0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	015a      	lsls	r2, r3, #5
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	4413      	add	r3, r2
 8002782:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002786:	461a      	mov	r2, r3
 8002788:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800278c:	6093      	str	r3, [r2, #8]
 800278e:	e0a7      	b.n	80028e0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	f003 0320 	and.w	r3, r3, #32
 8002796:	2b00      	cmp	r3, #0
 8002798:	d009      	beq.n	80027ae <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	015a      	lsls	r2, r3, #5
 800279e:	69bb      	ldr	r3, [r7, #24]
 80027a0:	4413      	add	r3, r2
 80027a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027a6:	461a      	mov	r2, r3
 80027a8:	2320      	movs	r3, #32
 80027aa:	6093      	str	r3, [r2, #8]
 80027ac:	e098      	b.n	80028e0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	f040 8093 	bne.w	80028e0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	4a4b      	ldr	r2, [pc, #300]	@ (80028ec <PCD_EP_OutXfrComplete_int+0x1c8>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d90f      	bls.n	80027e2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d00a      	beq.n	80027e2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	015a      	lsls	r2, r3, #5
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	4413      	add	r3, r2
 80027d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027d8:	461a      	mov	r2, r3
 80027da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80027de:	6093      	str	r3, [r2, #8]
 80027e0:	e07e      	b.n	80028e0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80027e2:	683a      	ldr	r2, [r7, #0]
 80027e4:	4613      	mov	r3, r2
 80027e6:	00db      	lsls	r3, r3, #3
 80027e8:	4413      	add	r3, r2
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80027f0:	687a      	ldr	r2, [r7, #4]
 80027f2:	4413      	add	r3, r2
 80027f4:	3304      	adds	r3, #4
 80027f6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	6a1a      	ldr	r2, [r3, #32]
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	0159      	lsls	r1, r3, #5
 8002800:	69bb      	ldr	r3, [r7, #24]
 8002802:	440b      	add	r3, r1
 8002804:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002808:	691b      	ldr	r3, [r3, #16]
 800280a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800280e:	1ad2      	subs	r2, r2, r3
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d114      	bne.n	8002844 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	691b      	ldr	r3, [r3, #16]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d109      	bne.n	8002836 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6818      	ldr	r0, [r3, #0]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800282c:	461a      	mov	r2, r3
 800282e:	2101      	movs	r1, #1
 8002830:	f002 fec6 	bl	80055c0 <USB_EP0_OutStart>
 8002834:	e006      	b.n	8002844 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	68da      	ldr	r2, [r3, #12]
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	441a      	add	r2, r3
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	b2db      	uxtb	r3, r3
 8002848:	4619      	mov	r1, r3
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f007 fca8 	bl	800a1a0 <HAL_PCD_DataOutStageCallback>
 8002850:	e046      	b.n	80028e0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	4a26      	ldr	r2, [pc, #152]	@ (80028f0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d124      	bne.n	80028a4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002860:	2b00      	cmp	r3, #0
 8002862:	d00a      	beq.n	800287a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	015a      	lsls	r2, r3, #5
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	4413      	add	r3, r2
 800286c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002870:	461a      	mov	r2, r3
 8002872:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002876:	6093      	str	r3, [r2, #8]
 8002878:	e032      	b.n	80028e0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	f003 0320 	and.w	r3, r3, #32
 8002880:	2b00      	cmp	r3, #0
 8002882:	d008      	beq.n	8002896 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	015a      	lsls	r2, r3, #5
 8002888:	69bb      	ldr	r3, [r7, #24]
 800288a:	4413      	add	r3, r2
 800288c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002890:	461a      	mov	r2, r3
 8002892:	2320      	movs	r3, #32
 8002894:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	b2db      	uxtb	r3, r3
 800289a:	4619      	mov	r1, r3
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	f007 fc7f 	bl	800a1a0 <HAL_PCD_DataOutStageCallback>
 80028a2:	e01d      	b.n	80028e0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d114      	bne.n	80028d4 <PCD_EP_OutXfrComplete_int+0x1b0>
 80028aa:	6879      	ldr	r1, [r7, #4]
 80028ac:	683a      	ldr	r2, [r7, #0]
 80028ae:	4613      	mov	r3, r2
 80028b0:	00db      	lsls	r3, r3, #3
 80028b2:	4413      	add	r3, r2
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	440b      	add	r3, r1
 80028b8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d108      	bne.n	80028d4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6818      	ldr	r0, [r3, #0]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80028cc:	461a      	mov	r2, r3
 80028ce:	2100      	movs	r1, #0
 80028d0:	f002 fe76 	bl	80055c0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	4619      	mov	r1, r3
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f007 fc60 	bl	800a1a0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80028e0:	2300      	movs	r3, #0
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3720      	adds	r7, #32
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	4f54300a 	.word	0x4f54300a
 80028f0:	4f54310a 	.word	0x4f54310a

080028f4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b086      	sub	sp, #24
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	333c      	adds	r3, #60	@ 0x3c
 800290c:	3304      	adds	r3, #4
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	015a      	lsls	r2, r3, #5
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	4413      	add	r3, r2
 800291a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	4a15      	ldr	r2, [pc, #84]	@ (800297c <PCD_EP_OutSetupPacket_int+0x88>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d90e      	bls.n	8002948 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002930:	2b00      	cmp	r3, #0
 8002932:	d009      	beq.n	8002948 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	015a      	lsls	r2, r3, #5
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	4413      	add	r3, r2
 800293c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002940:	461a      	mov	r2, r3
 8002942:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002946:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f007 fc17 	bl	800a17c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	4a0a      	ldr	r2, [pc, #40]	@ (800297c <PCD_EP_OutSetupPacket_int+0x88>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d90c      	bls.n	8002970 <PCD_EP_OutSetupPacket_int+0x7c>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	799b      	ldrb	r3, [r3, #6]
 800295a:	2b01      	cmp	r3, #1
 800295c:	d108      	bne.n	8002970 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6818      	ldr	r0, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002968:	461a      	mov	r2, r3
 800296a:	2101      	movs	r1, #1
 800296c:	f002 fe28 	bl	80055c0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002970:	2300      	movs	r3, #0
}
 8002972:	4618      	mov	r0, r3
 8002974:	3718      	adds	r7, #24
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	4f54300a 	.word	0x4f54300a

08002980 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002980:	b480      	push	{r7}
 8002982:	b085      	sub	sp, #20
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	460b      	mov	r3, r1
 800298a:	70fb      	strb	r3, [r7, #3]
 800298c:	4613      	mov	r3, r2
 800298e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002996:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002998:	78fb      	ldrb	r3, [r7, #3]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d107      	bne.n	80029ae <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800299e:	883b      	ldrh	r3, [r7, #0]
 80029a0:	0419      	lsls	r1, r3, #16
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	68ba      	ldr	r2, [r7, #8]
 80029a8:	430a      	orrs	r2, r1
 80029aa:	629a      	str	r2, [r3, #40]	@ 0x28
 80029ac:	e028      	b.n	8002a00 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b4:	0c1b      	lsrs	r3, r3, #16
 80029b6:	68ba      	ldr	r2, [r7, #8]
 80029b8:	4413      	add	r3, r2
 80029ba:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80029bc:	2300      	movs	r3, #0
 80029be:	73fb      	strb	r3, [r7, #15]
 80029c0:	e00d      	b.n	80029de <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	7bfb      	ldrb	r3, [r7, #15]
 80029c8:	3340      	adds	r3, #64	@ 0x40
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	4413      	add	r3, r2
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	0c1b      	lsrs	r3, r3, #16
 80029d2:	68ba      	ldr	r2, [r7, #8]
 80029d4:	4413      	add	r3, r2
 80029d6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80029d8:	7bfb      	ldrb	r3, [r7, #15]
 80029da:	3301      	adds	r3, #1
 80029dc:	73fb      	strb	r3, [r7, #15]
 80029de:	7bfa      	ldrb	r2, [r7, #15]
 80029e0:	78fb      	ldrb	r3, [r7, #3]
 80029e2:	3b01      	subs	r3, #1
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d3ec      	bcc.n	80029c2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80029e8:	883b      	ldrh	r3, [r7, #0]
 80029ea:	0418      	lsls	r0, r3, #16
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6819      	ldr	r1, [r3, #0]
 80029f0:	78fb      	ldrb	r3, [r7, #3]
 80029f2:	3b01      	subs	r3, #1
 80029f4:	68ba      	ldr	r2, [r7, #8]
 80029f6:	4302      	orrs	r2, r0
 80029f8:	3340      	adds	r3, #64	@ 0x40
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	440b      	add	r3, r1
 80029fe:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002a00:	2300      	movs	r3, #0
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3714      	adds	r7, #20
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr

08002a0e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002a0e:	b480      	push	{r7}
 8002a10:	b083      	sub	sp, #12
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
 8002a16:	460b      	mov	r3, r1
 8002a18:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	887a      	ldrh	r2, [r7, #2]
 8002a20:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002a22:	2300      	movs	r3, #0
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	370c      	adds	r7, #12
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr

08002a30 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	460b      	mov	r3, r1
 8002a3a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002a3c:	bf00      	nop
 8002a3e:	370c      	adds	r7, #12
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr

08002a48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b086      	sub	sp, #24
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d101      	bne.n	8002a5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e267      	b.n	8002f2a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0301 	and.w	r3, r3, #1
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d075      	beq.n	8002b52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002a66:	4b88      	ldr	r3, [pc, #544]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f003 030c 	and.w	r3, r3, #12
 8002a6e:	2b04      	cmp	r3, #4
 8002a70:	d00c      	beq.n	8002a8c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a72:	4b85      	ldr	r3, [pc, #532]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002a7a:	2b08      	cmp	r3, #8
 8002a7c:	d112      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a7e:	4b82      	ldr	r3, [pc, #520]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a86:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a8a:	d10b      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a8c:	4b7e      	ldr	r3, [pc, #504]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d05b      	beq.n	8002b50 <HAL_RCC_OscConfig+0x108>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d157      	bne.n	8002b50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e242      	b.n	8002f2a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002aac:	d106      	bne.n	8002abc <HAL_RCC_OscConfig+0x74>
 8002aae:	4b76      	ldr	r3, [pc, #472]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a75      	ldr	r2, [pc, #468]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002ab4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ab8:	6013      	str	r3, [r2, #0]
 8002aba:	e01d      	b.n	8002af8 <HAL_RCC_OscConfig+0xb0>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ac4:	d10c      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x98>
 8002ac6:	4b70      	ldr	r3, [pc, #448]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a6f      	ldr	r2, [pc, #444]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002acc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ad0:	6013      	str	r3, [r2, #0]
 8002ad2:	4b6d      	ldr	r3, [pc, #436]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a6c      	ldr	r2, [pc, #432]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002ad8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002adc:	6013      	str	r3, [r2, #0]
 8002ade:	e00b      	b.n	8002af8 <HAL_RCC_OscConfig+0xb0>
 8002ae0:	4b69      	ldr	r3, [pc, #420]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a68      	ldr	r2, [pc, #416]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002ae6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002aea:	6013      	str	r3, [r2, #0]
 8002aec:	4b66      	ldr	r3, [pc, #408]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a65      	ldr	r2, [pc, #404]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002af2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002af6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d013      	beq.n	8002b28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b00:	f7fe fa6e 	bl	8000fe0 <HAL_GetTick>
 8002b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b06:	e008      	b.n	8002b1a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b08:	f7fe fa6a 	bl	8000fe0 <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	2b64      	cmp	r3, #100	@ 0x64
 8002b14:	d901      	bls.n	8002b1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e207      	b.n	8002f2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b1a:	4b5b      	ldr	r3, [pc, #364]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d0f0      	beq.n	8002b08 <HAL_RCC_OscConfig+0xc0>
 8002b26:	e014      	b.n	8002b52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b28:	f7fe fa5a 	bl	8000fe0 <HAL_GetTick>
 8002b2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b2e:	e008      	b.n	8002b42 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b30:	f7fe fa56 	bl	8000fe0 <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	2b64      	cmp	r3, #100	@ 0x64
 8002b3c:	d901      	bls.n	8002b42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	e1f3      	b.n	8002f2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b42:	4b51      	ldr	r3, [pc, #324]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d1f0      	bne.n	8002b30 <HAL_RCC_OscConfig+0xe8>
 8002b4e:	e000      	b.n	8002b52 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d063      	beq.n	8002c26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002b5e:	4b4a      	ldr	r3, [pc, #296]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	f003 030c 	and.w	r3, r3, #12
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d00b      	beq.n	8002b82 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b6a:	4b47      	ldr	r3, [pc, #284]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002b72:	2b08      	cmp	r3, #8
 8002b74:	d11c      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b76:	4b44      	ldr	r3, [pc, #272]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d116      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b82:	4b41      	ldr	r3, [pc, #260]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d005      	beq.n	8002b9a <HAL_RCC_OscConfig+0x152>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	68db      	ldr	r3, [r3, #12]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d001      	beq.n	8002b9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e1c7      	b.n	8002f2a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b9a:	4b3b      	ldr	r3, [pc, #236]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	691b      	ldr	r3, [r3, #16]
 8002ba6:	00db      	lsls	r3, r3, #3
 8002ba8:	4937      	ldr	r1, [pc, #220]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002baa:	4313      	orrs	r3, r2
 8002bac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bae:	e03a      	b.n	8002c26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d020      	beq.n	8002bfa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bb8:	4b34      	ldr	r3, [pc, #208]	@ (8002c8c <HAL_RCC_OscConfig+0x244>)
 8002bba:	2201      	movs	r2, #1
 8002bbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bbe:	f7fe fa0f 	bl	8000fe0 <HAL_GetTick>
 8002bc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bc4:	e008      	b.n	8002bd8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bc6:	f7fe fa0b 	bl	8000fe0 <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	2b02      	cmp	r3, #2
 8002bd2:	d901      	bls.n	8002bd8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002bd4:	2303      	movs	r3, #3
 8002bd6:	e1a8      	b.n	8002f2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bd8:	4b2b      	ldr	r3, [pc, #172]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 0302 	and.w	r3, r3, #2
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d0f0      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002be4:	4b28      	ldr	r3, [pc, #160]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	691b      	ldr	r3, [r3, #16]
 8002bf0:	00db      	lsls	r3, r3, #3
 8002bf2:	4925      	ldr	r1, [pc, #148]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	600b      	str	r3, [r1, #0]
 8002bf8:	e015      	b.n	8002c26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bfa:	4b24      	ldr	r3, [pc, #144]	@ (8002c8c <HAL_RCC_OscConfig+0x244>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c00:	f7fe f9ee 	bl	8000fe0 <HAL_GetTick>
 8002c04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c06:	e008      	b.n	8002c1a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c08:	f7fe f9ea 	bl	8000fe0 <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d901      	bls.n	8002c1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e187      	b.n	8002f2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c1a:	4b1b      	ldr	r3, [pc, #108]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d1f0      	bne.n	8002c08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0308 	and.w	r3, r3, #8
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d036      	beq.n	8002ca0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	695b      	ldr	r3, [r3, #20]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d016      	beq.n	8002c68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c3a:	4b15      	ldr	r3, [pc, #84]	@ (8002c90 <HAL_RCC_OscConfig+0x248>)
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c40:	f7fe f9ce 	bl	8000fe0 <HAL_GetTick>
 8002c44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c46:	e008      	b.n	8002c5a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c48:	f7fe f9ca 	bl	8000fe0 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	2b02      	cmp	r3, #2
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e167      	b.n	8002f2a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c5a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c88 <HAL_RCC_OscConfig+0x240>)
 8002c5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c5e:	f003 0302 	and.w	r3, r3, #2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d0f0      	beq.n	8002c48 <HAL_RCC_OscConfig+0x200>
 8002c66:	e01b      	b.n	8002ca0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c68:	4b09      	ldr	r3, [pc, #36]	@ (8002c90 <HAL_RCC_OscConfig+0x248>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c6e:	f7fe f9b7 	bl	8000fe0 <HAL_GetTick>
 8002c72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c74:	e00e      	b.n	8002c94 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c76:	f7fe f9b3 	bl	8000fe0 <HAL_GetTick>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	1ad3      	subs	r3, r2, r3
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d907      	bls.n	8002c94 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c84:	2303      	movs	r3, #3
 8002c86:	e150      	b.n	8002f2a <HAL_RCC_OscConfig+0x4e2>
 8002c88:	40023800 	.word	0x40023800
 8002c8c:	42470000 	.word	0x42470000
 8002c90:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c94:	4b88      	ldr	r3, [pc, #544]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002c96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c98:	f003 0302 	and.w	r3, r3, #2
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d1ea      	bne.n	8002c76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0304 	and.w	r3, r3, #4
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	f000 8097 	beq.w	8002ddc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cb2:	4b81      	ldr	r3, [pc, #516]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d10f      	bne.n	8002cde <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	60bb      	str	r3, [r7, #8]
 8002cc2:	4b7d      	ldr	r3, [pc, #500]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc6:	4a7c      	ldr	r2, [pc, #496]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002cc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ccc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cce:	4b7a      	ldr	r3, [pc, #488]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cd6:	60bb      	str	r3, [r7, #8]
 8002cd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cde:	4b77      	ldr	r3, [pc, #476]	@ (8002ebc <HAL_RCC_OscConfig+0x474>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d118      	bne.n	8002d1c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cea:	4b74      	ldr	r3, [pc, #464]	@ (8002ebc <HAL_RCC_OscConfig+0x474>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a73      	ldr	r2, [pc, #460]	@ (8002ebc <HAL_RCC_OscConfig+0x474>)
 8002cf0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cf4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cf6:	f7fe f973 	bl	8000fe0 <HAL_GetTick>
 8002cfa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cfc:	e008      	b.n	8002d10 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cfe:	f7fe f96f 	bl	8000fe0 <HAL_GetTick>
 8002d02:	4602      	mov	r2, r0
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	1ad3      	subs	r3, r2, r3
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d901      	bls.n	8002d10 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	e10c      	b.n	8002f2a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d10:	4b6a      	ldr	r3, [pc, #424]	@ (8002ebc <HAL_RCC_OscConfig+0x474>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d0f0      	beq.n	8002cfe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d106      	bne.n	8002d32 <HAL_RCC_OscConfig+0x2ea>
 8002d24:	4b64      	ldr	r3, [pc, #400]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002d26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d28:	4a63      	ldr	r2, [pc, #396]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002d2a:	f043 0301 	orr.w	r3, r3, #1
 8002d2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d30:	e01c      	b.n	8002d6c <HAL_RCC_OscConfig+0x324>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	2b05      	cmp	r3, #5
 8002d38:	d10c      	bne.n	8002d54 <HAL_RCC_OscConfig+0x30c>
 8002d3a:	4b5f      	ldr	r3, [pc, #380]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002d3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d3e:	4a5e      	ldr	r2, [pc, #376]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002d40:	f043 0304 	orr.w	r3, r3, #4
 8002d44:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d46:	4b5c      	ldr	r3, [pc, #368]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002d48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d4a:	4a5b      	ldr	r2, [pc, #364]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002d4c:	f043 0301 	orr.w	r3, r3, #1
 8002d50:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d52:	e00b      	b.n	8002d6c <HAL_RCC_OscConfig+0x324>
 8002d54:	4b58      	ldr	r3, [pc, #352]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002d56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d58:	4a57      	ldr	r2, [pc, #348]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002d5a:	f023 0301 	bic.w	r3, r3, #1
 8002d5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d60:	4b55      	ldr	r3, [pc, #340]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002d62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d64:	4a54      	ldr	r2, [pc, #336]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002d66:	f023 0304 	bic.w	r3, r3, #4
 8002d6a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d015      	beq.n	8002da0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d74:	f7fe f934 	bl	8000fe0 <HAL_GetTick>
 8002d78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d7a:	e00a      	b.n	8002d92 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d7c:	f7fe f930 	bl	8000fe0 <HAL_GetTick>
 8002d80:	4602      	mov	r2, r0
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d901      	bls.n	8002d92 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	e0cb      	b.n	8002f2a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d92:	4b49      	ldr	r3, [pc, #292]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002d94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d96:	f003 0302 	and.w	r3, r3, #2
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d0ee      	beq.n	8002d7c <HAL_RCC_OscConfig+0x334>
 8002d9e:	e014      	b.n	8002dca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002da0:	f7fe f91e 	bl	8000fe0 <HAL_GetTick>
 8002da4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002da6:	e00a      	b.n	8002dbe <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002da8:	f7fe f91a 	bl	8000fe0 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d901      	bls.n	8002dbe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	e0b5      	b.n	8002f2a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dbe:	4b3e      	ldr	r3, [pc, #248]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002dc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dc2:	f003 0302 	and.w	r3, r3, #2
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d1ee      	bne.n	8002da8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002dca:	7dfb      	ldrb	r3, [r7, #23]
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d105      	bne.n	8002ddc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dd0:	4b39      	ldr	r3, [pc, #228]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd4:	4a38      	ldr	r2, [pc, #224]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002dd6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002dda:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	699b      	ldr	r3, [r3, #24]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	f000 80a1 	beq.w	8002f28 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002de6:	4b34      	ldr	r3, [pc, #208]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	f003 030c 	and.w	r3, r3, #12
 8002dee:	2b08      	cmp	r3, #8
 8002df0:	d05c      	beq.n	8002eac <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	699b      	ldr	r3, [r3, #24]
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d141      	bne.n	8002e7e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dfa:	4b31      	ldr	r3, [pc, #196]	@ (8002ec0 <HAL_RCC_OscConfig+0x478>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e00:	f7fe f8ee 	bl	8000fe0 <HAL_GetTick>
 8002e04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e06:	e008      	b.n	8002e1a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e08:	f7fe f8ea 	bl	8000fe0 <HAL_GetTick>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	2b02      	cmp	r3, #2
 8002e14:	d901      	bls.n	8002e1a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002e16:	2303      	movs	r3, #3
 8002e18:	e087      	b.n	8002f2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e1a:	4b27      	ldr	r3, [pc, #156]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d1f0      	bne.n	8002e08 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	69da      	ldr	r2, [r3, #28]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a1b      	ldr	r3, [r3, #32]
 8002e2e:	431a      	orrs	r2, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e34:	019b      	lsls	r3, r3, #6
 8002e36:	431a      	orrs	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e3c:	085b      	lsrs	r3, r3, #1
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	041b      	lsls	r3, r3, #16
 8002e42:	431a      	orrs	r2, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e48:	061b      	lsls	r3, r3, #24
 8002e4a:	491b      	ldr	r1, [pc, #108]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e50:	4b1b      	ldr	r3, [pc, #108]	@ (8002ec0 <HAL_RCC_OscConfig+0x478>)
 8002e52:	2201      	movs	r2, #1
 8002e54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e56:	f7fe f8c3 	bl	8000fe0 <HAL_GetTick>
 8002e5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e5c:	e008      	b.n	8002e70 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e5e:	f7fe f8bf 	bl	8000fe0 <HAL_GetTick>
 8002e62:	4602      	mov	r2, r0
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	1ad3      	subs	r3, r2, r3
 8002e68:	2b02      	cmp	r3, #2
 8002e6a:	d901      	bls.n	8002e70 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	e05c      	b.n	8002f2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e70:	4b11      	ldr	r3, [pc, #68]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d0f0      	beq.n	8002e5e <HAL_RCC_OscConfig+0x416>
 8002e7c:	e054      	b.n	8002f28 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e7e:	4b10      	ldr	r3, [pc, #64]	@ (8002ec0 <HAL_RCC_OscConfig+0x478>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e84:	f7fe f8ac 	bl	8000fe0 <HAL_GetTick>
 8002e88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e8a:	e008      	b.n	8002e9e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e8c:	f7fe f8a8 	bl	8000fe0 <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	d901      	bls.n	8002e9e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e045      	b.n	8002f2a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e9e:	4b06      	ldr	r3, [pc, #24]	@ (8002eb8 <HAL_RCC_OscConfig+0x470>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d1f0      	bne.n	8002e8c <HAL_RCC_OscConfig+0x444>
 8002eaa:	e03d      	b.n	8002f28 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	699b      	ldr	r3, [r3, #24]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d107      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e038      	b.n	8002f2a <HAL_RCC_OscConfig+0x4e2>
 8002eb8:	40023800 	.word	0x40023800
 8002ebc:	40007000 	.word	0x40007000
 8002ec0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8002f34 <HAL_RCC_OscConfig+0x4ec>)
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	699b      	ldr	r3, [r3, #24]
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d028      	beq.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d121      	bne.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d11a      	bne.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002eee:	68fa      	ldr	r2, [r7, #12]
 8002ef0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002efa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d111      	bne.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f0a:	085b      	lsrs	r3, r3, #1
 8002f0c:	3b01      	subs	r3, #1
 8002f0e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d107      	bne.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f1e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d001      	beq.n	8002f28 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e000      	b.n	8002f2a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002f28:	2300      	movs	r3, #0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3718      	adds	r7, #24
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	40023800 	.word	0x40023800

08002f38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
 8002f40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d101      	bne.n	8002f4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e0cc      	b.n	80030e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f4c:	4b68      	ldr	r3, [pc, #416]	@ (80030f0 <HAL_RCC_ClockConfig+0x1b8>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 0307 	and.w	r3, r3, #7
 8002f54:	683a      	ldr	r2, [r7, #0]
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d90c      	bls.n	8002f74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f5a:	4b65      	ldr	r3, [pc, #404]	@ (80030f0 <HAL_RCC_ClockConfig+0x1b8>)
 8002f5c:	683a      	ldr	r2, [r7, #0]
 8002f5e:	b2d2      	uxtb	r2, r2
 8002f60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f62:	4b63      	ldr	r3, [pc, #396]	@ (80030f0 <HAL_RCC_ClockConfig+0x1b8>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0307 	and.w	r3, r3, #7
 8002f6a:	683a      	ldr	r2, [r7, #0]
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d001      	beq.n	8002f74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e0b8      	b.n	80030e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0302 	and.w	r3, r3, #2
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d020      	beq.n	8002fc2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0304 	and.w	r3, r3, #4
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d005      	beq.n	8002f98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f8c:	4b59      	ldr	r3, [pc, #356]	@ (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	4a58      	ldr	r2, [pc, #352]	@ (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f92:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002f96:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0308 	and.w	r3, r3, #8
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d005      	beq.n	8002fb0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fa4:	4b53      	ldr	r3, [pc, #332]	@ (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	4a52      	ldr	r2, [pc, #328]	@ (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002faa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002fae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fb0:	4b50      	ldr	r3, [pc, #320]	@ (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	494d      	ldr	r1, [pc, #308]	@ (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0301 	and.w	r3, r3, #1
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d044      	beq.n	8003058 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d107      	bne.n	8002fe6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fd6:	4b47      	ldr	r3, [pc, #284]	@ (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d119      	bne.n	8003016 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e07f      	b.n	80030e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d003      	beq.n	8002ff6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ff2:	2b03      	cmp	r3, #3
 8002ff4:	d107      	bne.n	8003006 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ff6:	4b3f      	ldr	r3, [pc, #252]	@ (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d109      	bne.n	8003016 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e06f      	b.n	80030e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003006:	4b3b      	ldr	r3, [pc, #236]	@ (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0302 	and.w	r3, r3, #2
 800300e:	2b00      	cmp	r3, #0
 8003010:	d101      	bne.n	8003016 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e067      	b.n	80030e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003016:	4b37      	ldr	r3, [pc, #220]	@ (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f023 0203 	bic.w	r2, r3, #3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	4934      	ldr	r1, [pc, #208]	@ (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003024:	4313      	orrs	r3, r2
 8003026:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003028:	f7fd ffda 	bl	8000fe0 <HAL_GetTick>
 800302c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800302e:	e00a      	b.n	8003046 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003030:	f7fd ffd6 	bl	8000fe0 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800303e:	4293      	cmp	r3, r2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e04f      	b.n	80030e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003046:	4b2b      	ldr	r3, [pc, #172]	@ (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f003 020c 	and.w	r2, r3, #12
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	429a      	cmp	r2, r3
 8003056:	d1eb      	bne.n	8003030 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003058:	4b25      	ldr	r3, [pc, #148]	@ (80030f0 <HAL_RCC_ClockConfig+0x1b8>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0307 	and.w	r3, r3, #7
 8003060:	683a      	ldr	r2, [r7, #0]
 8003062:	429a      	cmp	r2, r3
 8003064:	d20c      	bcs.n	8003080 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003066:	4b22      	ldr	r3, [pc, #136]	@ (80030f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003068:	683a      	ldr	r2, [r7, #0]
 800306a:	b2d2      	uxtb	r2, r2
 800306c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800306e:	4b20      	ldr	r3, [pc, #128]	@ (80030f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0307 	and.w	r3, r3, #7
 8003076:	683a      	ldr	r2, [r7, #0]
 8003078:	429a      	cmp	r2, r3
 800307a:	d001      	beq.n	8003080 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e032      	b.n	80030e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 0304 	and.w	r3, r3, #4
 8003088:	2b00      	cmp	r3, #0
 800308a:	d008      	beq.n	800309e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800308c:	4b19      	ldr	r3, [pc, #100]	@ (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	4916      	ldr	r1, [pc, #88]	@ (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 800309a:	4313      	orrs	r3, r2
 800309c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0308 	and.w	r3, r3, #8
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d009      	beq.n	80030be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030aa:	4b12      	ldr	r3, [pc, #72]	@ (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	691b      	ldr	r3, [r3, #16]
 80030b6:	00db      	lsls	r3, r3, #3
 80030b8:	490e      	ldr	r1, [pc, #56]	@ (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 80030ba:	4313      	orrs	r3, r2
 80030bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80030be:	f000 f821 	bl	8003104 <HAL_RCC_GetSysClockFreq>
 80030c2:	4602      	mov	r2, r0
 80030c4:	4b0b      	ldr	r3, [pc, #44]	@ (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	091b      	lsrs	r3, r3, #4
 80030ca:	f003 030f 	and.w	r3, r3, #15
 80030ce:	490a      	ldr	r1, [pc, #40]	@ (80030f8 <HAL_RCC_ClockConfig+0x1c0>)
 80030d0:	5ccb      	ldrb	r3, [r1, r3]
 80030d2:	fa22 f303 	lsr.w	r3, r2, r3
 80030d6:	4a09      	ldr	r2, [pc, #36]	@ (80030fc <HAL_RCC_ClockConfig+0x1c4>)
 80030d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80030da:	4b09      	ldr	r3, [pc, #36]	@ (8003100 <HAL_RCC_ClockConfig+0x1c8>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4618      	mov	r0, r3
 80030e0:	f7fd fdc2 	bl	8000c68 <HAL_InitTick>

  return HAL_OK;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3710      	adds	r7, #16
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	40023c00 	.word	0x40023c00
 80030f4:	40023800 	.word	0x40023800
 80030f8:	0800b2f4 	.word	0x0800b2f4
 80030fc:	20000000 	.word	0x20000000
 8003100:	20000004 	.word	0x20000004

08003104 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003104:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003108:	b090      	sub	sp, #64	@ 0x40
 800310a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800310c:	2300      	movs	r3, #0
 800310e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003110:	2300      	movs	r3, #0
 8003112:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003114:	2300      	movs	r3, #0
 8003116:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003118:	2300      	movs	r3, #0
 800311a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800311c:	4b59      	ldr	r3, [pc, #356]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x180>)
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f003 030c 	and.w	r3, r3, #12
 8003124:	2b08      	cmp	r3, #8
 8003126:	d00d      	beq.n	8003144 <HAL_RCC_GetSysClockFreq+0x40>
 8003128:	2b08      	cmp	r3, #8
 800312a:	f200 80a1 	bhi.w	8003270 <HAL_RCC_GetSysClockFreq+0x16c>
 800312e:	2b00      	cmp	r3, #0
 8003130:	d002      	beq.n	8003138 <HAL_RCC_GetSysClockFreq+0x34>
 8003132:	2b04      	cmp	r3, #4
 8003134:	d003      	beq.n	800313e <HAL_RCC_GetSysClockFreq+0x3a>
 8003136:	e09b      	b.n	8003270 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003138:	4b53      	ldr	r3, [pc, #332]	@ (8003288 <HAL_RCC_GetSysClockFreq+0x184>)
 800313a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800313c:	e09b      	b.n	8003276 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800313e:	4b53      	ldr	r3, [pc, #332]	@ (800328c <HAL_RCC_GetSysClockFreq+0x188>)
 8003140:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003142:	e098      	b.n	8003276 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003144:	4b4f      	ldr	r3, [pc, #316]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x180>)
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800314c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800314e:	4b4d      	ldr	r3, [pc, #308]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x180>)
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d028      	beq.n	80031ac <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800315a:	4b4a      	ldr	r3, [pc, #296]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x180>)
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	099b      	lsrs	r3, r3, #6
 8003160:	2200      	movs	r2, #0
 8003162:	623b      	str	r3, [r7, #32]
 8003164:	627a      	str	r2, [r7, #36]	@ 0x24
 8003166:	6a3b      	ldr	r3, [r7, #32]
 8003168:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800316c:	2100      	movs	r1, #0
 800316e:	4b47      	ldr	r3, [pc, #284]	@ (800328c <HAL_RCC_GetSysClockFreq+0x188>)
 8003170:	fb03 f201 	mul.w	r2, r3, r1
 8003174:	2300      	movs	r3, #0
 8003176:	fb00 f303 	mul.w	r3, r0, r3
 800317a:	4413      	add	r3, r2
 800317c:	4a43      	ldr	r2, [pc, #268]	@ (800328c <HAL_RCC_GetSysClockFreq+0x188>)
 800317e:	fba0 1202 	umull	r1, r2, r0, r2
 8003182:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003184:	460a      	mov	r2, r1
 8003186:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003188:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800318a:	4413      	add	r3, r2
 800318c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800318e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003190:	2200      	movs	r2, #0
 8003192:	61bb      	str	r3, [r7, #24]
 8003194:	61fa      	str	r2, [r7, #28]
 8003196:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800319a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800319e:	f7fd f877 	bl	8000290 <__aeabi_uldivmod>
 80031a2:	4602      	mov	r2, r0
 80031a4:	460b      	mov	r3, r1
 80031a6:	4613      	mov	r3, r2
 80031a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80031aa:	e053      	b.n	8003254 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031ac:	4b35      	ldr	r3, [pc, #212]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x180>)
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	099b      	lsrs	r3, r3, #6
 80031b2:	2200      	movs	r2, #0
 80031b4:	613b      	str	r3, [r7, #16]
 80031b6:	617a      	str	r2, [r7, #20]
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80031be:	f04f 0b00 	mov.w	fp, #0
 80031c2:	4652      	mov	r2, sl
 80031c4:	465b      	mov	r3, fp
 80031c6:	f04f 0000 	mov.w	r0, #0
 80031ca:	f04f 0100 	mov.w	r1, #0
 80031ce:	0159      	lsls	r1, r3, #5
 80031d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031d4:	0150      	lsls	r0, r2, #5
 80031d6:	4602      	mov	r2, r0
 80031d8:	460b      	mov	r3, r1
 80031da:	ebb2 080a 	subs.w	r8, r2, sl
 80031de:	eb63 090b 	sbc.w	r9, r3, fp
 80031e2:	f04f 0200 	mov.w	r2, #0
 80031e6:	f04f 0300 	mov.w	r3, #0
 80031ea:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80031ee:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80031f2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80031f6:	ebb2 0408 	subs.w	r4, r2, r8
 80031fa:	eb63 0509 	sbc.w	r5, r3, r9
 80031fe:	f04f 0200 	mov.w	r2, #0
 8003202:	f04f 0300 	mov.w	r3, #0
 8003206:	00eb      	lsls	r3, r5, #3
 8003208:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800320c:	00e2      	lsls	r2, r4, #3
 800320e:	4614      	mov	r4, r2
 8003210:	461d      	mov	r5, r3
 8003212:	eb14 030a 	adds.w	r3, r4, sl
 8003216:	603b      	str	r3, [r7, #0]
 8003218:	eb45 030b 	adc.w	r3, r5, fp
 800321c:	607b      	str	r3, [r7, #4]
 800321e:	f04f 0200 	mov.w	r2, #0
 8003222:	f04f 0300 	mov.w	r3, #0
 8003226:	e9d7 4500 	ldrd	r4, r5, [r7]
 800322a:	4629      	mov	r1, r5
 800322c:	028b      	lsls	r3, r1, #10
 800322e:	4621      	mov	r1, r4
 8003230:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003234:	4621      	mov	r1, r4
 8003236:	028a      	lsls	r2, r1, #10
 8003238:	4610      	mov	r0, r2
 800323a:	4619      	mov	r1, r3
 800323c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800323e:	2200      	movs	r2, #0
 8003240:	60bb      	str	r3, [r7, #8]
 8003242:	60fa      	str	r2, [r7, #12]
 8003244:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003248:	f7fd f822 	bl	8000290 <__aeabi_uldivmod>
 800324c:	4602      	mov	r2, r0
 800324e:	460b      	mov	r3, r1
 8003250:	4613      	mov	r3, r2
 8003252:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003254:	4b0b      	ldr	r3, [pc, #44]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x180>)
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	0c1b      	lsrs	r3, r3, #16
 800325a:	f003 0303 	and.w	r3, r3, #3
 800325e:	3301      	adds	r3, #1
 8003260:	005b      	lsls	r3, r3, #1
 8003262:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003264:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003268:	fbb2 f3f3 	udiv	r3, r2, r3
 800326c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800326e:	e002      	b.n	8003276 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003270:	4b05      	ldr	r3, [pc, #20]	@ (8003288 <HAL_RCC_GetSysClockFreq+0x184>)
 8003272:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003274:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003278:	4618      	mov	r0, r3
 800327a:	3740      	adds	r7, #64	@ 0x40
 800327c:	46bd      	mov	sp, r7
 800327e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003282:	bf00      	nop
 8003284:	40023800 	.word	0x40023800
 8003288:	00f42400 	.word	0x00f42400
 800328c:	017d7840 	.word	0x017d7840

08003290 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003290:	b480      	push	{r7}
 8003292:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003294:	4b03      	ldr	r3, [pc, #12]	@ (80032a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003296:	681b      	ldr	r3, [r3, #0]
}
 8003298:	4618      	mov	r0, r3
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop
 80032a4:	20000000 	.word	0x20000000

080032a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80032ac:	f7ff fff0 	bl	8003290 <HAL_RCC_GetHCLKFreq>
 80032b0:	4602      	mov	r2, r0
 80032b2:	4b05      	ldr	r3, [pc, #20]	@ (80032c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	0a9b      	lsrs	r3, r3, #10
 80032b8:	f003 0307 	and.w	r3, r3, #7
 80032bc:	4903      	ldr	r1, [pc, #12]	@ (80032cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80032be:	5ccb      	ldrb	r3, [r1, r3]
 80032c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	40023800 	.word	0x40023800
 80032cc:	0800b304 	.word	0x0800b304

080032d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032d4:	f7ff ffdc 	bl	8003290 <HAL_RCC_GetHCLKFreq>
 80032d8:	4602      	mov	r2, r0
 80032da:	4b05      	ldr	r3, [pc, #20]	@ (80032f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	0b5b      	lsrs	r3, r3, #13
 80032e0:	f003 0307 	and.w	r3, r3, #7
 80032e4:	4903      	ldr	r1, [pc, #12]	@ (80032f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032e6:	5ccb      	ldrb	r3, [r1, r3]
 80032e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	40023800 	.word	0x40023800
 80032f4:	0800b304 	.word	0x0800b304

080032f8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	220f      	movs	r2, #15
 8003306:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003308:	4b12      	ldr	r3, [pc, #72]	@ (8003354 <HAL_RCC_GetClockConfig+0x5c>)
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	f003 0203 	and.w	r2, r3, #3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003314:	4b0f      	ldr	r3, [pc, #60]	@ (8003354 <HAL_RCC_GetClockConfig+0x5c>)
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003320:	4b0c      	ldr	r3, [pc, #48]	@ (8003354 <HAL_RCC_GetClockConfig+0x5c>)
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800332c:	4b09      	ldr	r3, [pc, #36]	@ (8003354 <HAL_RCC_GetClockConfig+0x5c>)
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	08db      	lsrs	r3, r3, #3
 8003332:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800333a:	4b07      	ldr	r3, [pc, #28]	@ (8003358 <HAL_RCC_GetClockConfig+0x60>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 0207 	and.w	r2, r3, #7
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	601a      	str	r2, [r3, #0]
}
 8003346:	bf00      	nop
 8003348:	370c      	adds	r7, #12
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr
 8003352:	bf00      	nop
 8003354:	40023800 	.word	0x40023800
 8003358:	40023c00 	.word	0x40023c00

0800335c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d101      	bne.n	800336e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e041      	b.n	80033f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003374:	b2db      	uxtb	r3, r3
 8003376:	2b00      	cmp	r3, #0
 8003378:	d106      	bne.n	8003388 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f000 f839 	bl	80033fa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2202      	movs	r2, #2
 800338c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	3304      	adds	r3, #4
 8003398:	4619      	mov	r1, r3
 800339a:	4610      	mov	r0, r2
 800339c:	f000 f9b2 	bl	8003704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2201      	movs	r2, #1
 80033ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2201      	movs	r2, #1
 80033b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2201      	movs	r2, #1
 80033c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2201      	movs	r2, #1
 80033cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2201      	movs	r2, #1
 80033d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2201      	movs	r2, #1
 80033dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2201      	movs	r2, #1
 80033e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2201      	movs	r2, #1
 80033ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80033f0:	2300      	movs	r3, #0
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3708      	adds	r7, #8
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}

080033fa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80033fa:	b480      	push	{r7}
 80033fc:	b083      	sub	sp, #12
 80033fe:	af00      	add	r7, sp, #0
 8003400:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003402:	bf00      	nop
 8003404:	370c      	adds	r7, #12
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr
	...

08003410 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003410:	b480      	push	{r7}
 8003412:	b085      	sub	sp, #20
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800341e:	b2db      	uxtb	r3, r3
 8003420:	2b01      	cmp	r3, #1
 8003422:	d001      	beq.n	8003428 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e044      	b.n	80034b2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2202      	movs	r2, #2
 800342c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	68da      	ldr	r2, [r3, #12]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f042 0201 	orr.w	r2, r2, #1
 800343e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a1e      	ldr	r2, [pc, #120]	@ (80034c0 <HAL_TIM_Base_Start_IT+0xb0>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d018      	beq.n	800347c <HAL_TIM_Base_Start_IT+0x6c>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003452:	d013      	beq.n	800347c <HAL_TIM_Base_Start_IT+0x6c>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a1a      	ldr	r2, [pc, #104]	@ (80034c4 <HAL_TIM_Base_Start_IT+0xb4>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d00e      	beq.n	800347c <HAL_TIM_Base_Start_IT+0x6c>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a19      	ldr	r2, [pc, #100]	@ (80034c8 <HAL_TIM_Base_Start_IT+0xb8>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d009      	beq.n	800347c <HAL_TIM_Base_Start_IT+0x6c>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a17      	ldr	r2, [pc, #92]	@ (80034cc <HAL_TIM_Base_Start_IT+0xbc>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d004      	beq.n	800347c <HAL_TIM_Base_Start_IT+0x6c>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a16      	ldr	r2, [pc, #88]	@ (80034d0 <HAL_TIM_Base_Start_IT+0xc0>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d111      	bne.n	80034a0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	f003 0307 	and.w	r3, r3, #7
 8003486:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2b06      	cmp	r3, #6
 800348c:	d010      	beq.n	80034b0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f042 0201 	orr.w	r2, r2, #1
 800349c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800349e:	e007      	b.n	80034b0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f042 0201 	orr.w	r2, r2, #1
 80034ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80034b0:	2300      	movs	r3, #0
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3714      	adds	r7, #20
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr
 80034be:	bf00      	nop
 80034c0:	40010000 	.word	0x40010000
 80034c4:	40000400 	.word	0x40000400
 80034c8:	40000800 	.word	0x40000800
 80034cc:	40000c00 	.word	0x40000c00
 80034d0:	40014000 	.word	0x40014000

080034d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b084      	sub	sp, #16
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	691b      	ldr	r3, [r3, #16]
 80034ea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	f003 0302 	and.w	r3, r3, #2
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d020      	beq.n	8003538 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	f003 0302 	and.w	r3, r3, #2
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d01b      	beq.n	8003538 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f06f 0202 	mvn.w	r2, #2
 8003508:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2201      	movs	r2, #1
 800350e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	699b      	ldr	r3, [r3, #24]
 8003516:	f003 0303 	and.w	r3, r3, #3
 800351a:	2b00      	cmp	r3, #0
 800351c:	d003      	beq.n	8003526 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f000 f8d2 	bl	80036c8 <HAL_TIM_IC_CaptureCallback>
 8003524:	e005      	b.n	8003532 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f000 f8c4 	bl	80036b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f000 f8d5 	bl	80036dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	f003 0304 	and.w	r3, r3, #4
 800353e:	2b00      	cmp	r3, #0
 8003540:	d020      	beq.n	8003584 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	f003 0304 	and.w	r3, r3, #4
 8003548:	2b00      	cmp	r3, #0
 800354a:	d01b      	beq.n	8003584 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f06f 0204 	mvn.w	r2, #4
 8003554:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2202      	movs	r2, #2
 800355a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	699b      	ldr	r3, [r3, #24]
 8003562:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003566:	2b00      	cmp	r3, #0
 8003568:	d003      	beq.n	8003572 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f000 f8ac 	bl	80036c8 <HAL_TIM_IC_CaptureCallback>
 8003570:	e005      	b.n	800357e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f000 f89e 	bl	80036b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f000 f8af 	bl	80036dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2200      	movs	r2, #0
 8003582:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	f003 0308 	and.w	r3, r3, #8
 800358a:	2b00      	cmp	r3, #0
 800358c:	d020      	beq.n	80035d0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f003 0308 	and.w	r3, r3, #8
 8003594:	2b00      	cmp	r3, #0
 8003596:	d01b      	beq.n	80035d0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f06f 0208 	mvn.w	r2, #8
 80035a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2204      	movs	r2, #4
 80035a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	69db      	ldr	r3, [r3, #28]
 80035ae:	f003 0303 	and.w	r3, r3, #3
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d003      	beq.n	80035be <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f000 f886 	bl	80036c8 <HAL_TIM_IC_CaptureCallback>
 80035bc:	e005      	b.n	80035ca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f000 f878 	bl	80036b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f000 f889 	bl	80036dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2200      	movs	r2, #0
 80035ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	f003 0310 	and.w	r3, r3, #16
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d020      	beq.n	800361c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	f003 0310 	and.w	r3, r3, #16
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d01b      	beq.n	800361c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f06f 0210 	mvn.w	r2, #16
 80035ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2208      	movs	r2, #8
 80035f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	69db      	ldr	r3, [r3, #28]
 80035fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d003      	beq.n	800360a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f000 f860 	bl	80036c8 <HAL_TIM_IC_CaptureCallback>
 8003608:	e005      	b.n	8003616 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f000 f852 	bl	80036b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f000 f863 	bl	80036dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	f003 0301 	and.w	r3, r3, #1
 8003622:	2b00      	cmp	r3, #0
 8003624:	d00c      	beq.n	8003640 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	f003 0301 	and.w	r3, r3, #1
 800362c:	2b00      	cmp	r3, #0
 800362e:	d007      	beq.n	8003640 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f06f 0201 	mvn.w	r2, #1
 8003638:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f7fd fad0 	bl	8000be0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003646:	2b00      	cmp	r3, #0
 8003648:	d00c      	beq.n	8003664 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003650:	2b00      	cmp	r3, #0
 8003652:	d007      	beq.n	8003664 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800365c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f000 f8e0 	bl	8003824 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800366a:	2b00      	cmp	r3, #0
 800366c:	d00c      	beq.n	8003688 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003674:	2b00      	cmp	r3, #0
 8003676:	d007      	beq.n	8003688 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003680:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 f834 	bl	80036f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	f003 0320 	and.w	r3, r3, #32
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00c      	beq.n	80036ac <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	f003 0320 	and.w	r3, r3, #32
 8003698:	2b00      	cmp	r3, #0
 800369a:	d007      	beq.n	80036ac <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f06f 0220 	mvn.w	r2, #32
 80036a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f000 f8b2 	bl	8003810 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80036ac:	bf00      	nop
 80036ae:	3710      	adds	r7, #16
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}

080036b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80036bc:	bf00      	nop
 80036be:	370c      	adds	r7, #12
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr

080036c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80036d0:	bf00      	nop
 80036d2:	370c      	adds	r7, #12
 80036d4:	46bd      	mov	sp, r7
 80036d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036da:	4770      	bx	lr

080036dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80036e4:	bf00      	nop
 80036e6:	370c      	adds	r7, #12
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr

080036f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80036f8:	bf00      	nop
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr

08003704 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003704:	b480      	push	{r7}
 8003706:	b085      	sub	sp, #20
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4a37      	ldr	r2, [pc, #220]	@ (80037f4 <TIM_Base_SetConfig+0xf0>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d00f      	beq.n	800373c <TIM_Base_SetConfig+0x38>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003722:	d00b      	beq.n	800373c <TIM_Base_SetConfig+0x38>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	4a34      	ldr	r2, [pc, #208]	@ (80037f8 <TIM_Base_SetConfig+0xf4>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d007      	beq.n	800373c <TIM_Base_SetConfig+0x38>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	4a33      	ldr	r2, [pc, #204]	@ (80037fc <TIM_Base_SetConfig+0xf8>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d003      	beq.n	800373c <TIM_Base_SetConfig+0x38>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	4a32      	ldr	r2, [pc, #200]	@ (8003800 <TIM_Base_SetConfig+0xfc>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d108      	bne.n	800374e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003742:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	68fa      	ldr	r2, [r7, #12]
 800374a:	4313      	orrs	r3, r2
 800374c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4a28      	ldr	r2, [pc, #160]	@ (80037f4 <TIM_Base_SetConfig+0xf0>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d01b      	beq.n	800378e <TIM_Base_SetConfig+0x8a>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800375c:	d017      	beq.n	800378e <TIM_Base_SetConfig+0x8a>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	4a25      	ldr	r2, [pc, #148]	@ (80037f8 <TIM_Base_SetConfig+0xf4>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d013      	beq.n	800378e <TIM_Base_SetConfig+0x8a>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	4a24      	ldr	r2, [pc, #144]	@ (80037fc <TIM_Base_SetConfig+0xf8>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d00f      	beq.n	800378e <TIM_Base_SetConfig+0x8a>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	4a23      	ldr	r2, [pc, #140]	@ (8003800 <TIM_Base_SetConfig+0xfc>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d00b      	beq.n	800378e <TIM_Base_SetConfig+0x8a>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	4a22      	ldr	r2, [pc, #136]	@ (8003804 <TIM_Base_SetConfig+0x100>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d007      	beq.n	800378e <TIM_Base_SetConfig+0x8a>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	4a21      	ldr	r2, [pc, #132]	@ (8003808 <TIM_Base_SetConfig+0x104>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d003      	beq.n	800378e <TIM_Base_SetConfig+0x8a>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4a20      	ldr	r2, [pc, #128]	@ (800380c <TIM_Base_SetConfig+0x108>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d108      	bne.n	80037a0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003794:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	68fa      	ldr	r2, [r7, #12]
 800379c:	4313      	orrs	r3, r2
 800379e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	695b      	ldr	r3, [r3, #20]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	689a      	ldr	r2, [r3, #8]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a0c      	ldr	r2, [pc, #48]	@ (80037f4 <TIM_Base_SetConfig+0xf0>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d103      	bne.n	80037ce <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	691a      	ldr	r2, [r3, #16]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f043 0204 	orr.w	r2, r3, #4
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2201      	movs	r2, #1
 80037de:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	68fa      	ldr	r2, [r7, #12]
 80037e4:	601a      	str	r2, [r3, #0]
}
 80037e6:	bf00      	nop
 80037e8:	3714      	adds	r7, #20
 80037ea:	46bd      	mov	sp, r7
 80037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f0:	4770      	bx	lr
 80037f2:	bf00      	nop
 80037f4:	40010000 	.word	0x40010000
 80037f8:	40000400 	.word	0x40000400
 80037fc:	40000800 	.word	0x40000800
 8003800:	40000c00 	.word	0x40000c00
 8003804:	40014000 	.word	0x40014000
 8003808:	40014400 	.word	0x40014400
 800380c:	40014800 	.word	0x40014800

08003810 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003818:	bf00      	nop
 800381a:	370c      	adds	r7, #12
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr

08003824 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800382c:	bf00      	nop
 800382e:	370c      	adds	r7, #12
 8003830:	46bd      	mov	sp, r7
 8003832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003836:	4770      	bx	lr

08003838 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b082      	sub	sp, #8
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d101      	bne.n	800384a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e042      	b.n	80038d0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003850:	b2db      	uxtb	r3, r3
 8003852:	2b00      	cmp	r3, #0
 8003854:	d106      	bne.n	8003864 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f7fd fb16 	bl	8000e90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2224      	movs	r2, #36	@ 0x24
 8003868:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	68da      	ldr	r2, [r3, #12]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800387a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800387c:	6878      	ldr	r0, [r7, #4]
 800387e:	f000 f973 	bl	8003b68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	691a      	ldr	r2, [r3, #16]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003890:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	695a      	ldr	r2, [r3, #20]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80038a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	68da      	ldr	r2, [r3, #12]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80038b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2200      	movs	r2, #0
 80038b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2220      	movs	r2, #32
 80038bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2220      	movs	r2, #32
 80038c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80038ce:	2300      	movs	r3, #0
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3708      	adds	r7, #8
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b08a      	sub	sp, #40	@ 0x28
 80038dc:	af02      	add	r7, sp, #8
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	60b9      	str	r1, [r7, #8]
 80038e2:	603b      	str	r3, [r7, #0]
 80038e4:	4613      	mov	r3, r2
 80038e6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80038e8:	2300      	movs	r3, #0
 80038ea:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	2b20      	cmp	r3, #32
 80038f6:	d175      	bne.n	80039e4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d002      	beq.n	8003904 <HAL_UART_Transmit+0x2c>
 80038fe:	88fb      	ldrh	r3, [r7, #6]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d101      	bne.n	8003908 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e06e      	b.n	80039e6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2200      	movs	r2, #0
 800390c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2221      	movs	r2, #33	@ 0x21
 8003912:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003916:	f7fd fb63 	bl	8000fe0 <HAL_GetTick>
 800391a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	88fa      	ldrh	r2, [r7, #6]
 8003920:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	88fa      	ldrh	r2, [r7, #6]
 8003926:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003930:	d108      	bne.n	8003944 <HAL_UART_Transmit+0x6c>
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	691b      	ldr	r3, [r3, #16]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d104      	bne.n	8003944 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800393a:	2300      	movs	r3, #0
 800393c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	61bb      	str	r3, [r7, #24]
 8003942:	e003      	b.n	800394c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003948:	2300      	movs	r3, #0
 800394a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800394c:	e02e      	b.n	80039ac <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	9300      	str	r3, [sp, #0]
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	2200      	movs	r2, #0
 8003956:	2180      	movs	r1, #128	@ 0x80
 8003958:	68f8      	ldr	r0, [r7, #12]
 800395a:	f000 f848 	bl	80039ee <UART_WaitOnFlagUntilTimeout>
 800395e:	4603      	mov	r3, r0
 8003960:	2b00      	cmp	r3, #0
 8003962:	d005      	beq.n	8003970 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2220      	movs	r2, #32
 8003968:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	e03a      	b.n	80039e6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d10b      	bne.n	800398e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003976:	69bb      	ldr	r3, [r7, #24]
 8003978:	881b      	ldrh	r3, [r3, #0]
 800397a:	461a      	mov	r2, r3
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003984:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	3302      	adds	r3, #2
 800398a:	61bb      	str	r3, [r7, #24]
 800398c:	e007      	b.n	800399e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	781a      	ldrb	r2, [r3, #0]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	3301      	adds	r3, #1
 800399c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	3b01      	subs	r3, #1
 80039a6:	b29a      	uxth	r2, r3
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d1cb      	bne.n	800394e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	9300      	str	r3, [sp, #0]
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	2200      	movs	r2, #0
 80039be:	2140      	movs	r1, #64	@ 0x40
 80039c0:	68f8      	ldr	r0, [r7, #12]
 80039c2:	f000 f814 	bl	80039ee <UART_WaitOnFlagUntilTimeout>
 80039c6:	4603      	mov	r3, r0
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d005      	beq.n	80039d8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2220      	movs	r2, #32
 80039d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80039d4:	2303      	movs	r3, #3
 80039d6:	e006      	b.n	80039e6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2220      	movs	r2, #32
 80039dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80039e0:	2300      	movs	r3, #0
 80039e2:	e000      	b.n	80039e6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80039e4:	2302      	movs	r3, #2
  }
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3720      	adds	r7, #32
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}

080039ee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80039ee:	b580      	push	{r7, lr}
 80039f0:	b086      	sub	sp, #24
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	60f8      	str	r0, [r7, #12]
 80039f6:	60b9      	str	r1, [r7, #8]
 80039f8:	603b      	str	r3, [r7, #0]
 80039fa:	4613      	mov	r3, r2
 80039fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039fe:	e03b      	b.n	8003a78 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a00:	6a3b      	ldr	r3, [r7, #32]
 8003a02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a06:	d037      	beq.n	8003a78 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a08:	f7fd faea 	bl	8000fe0 <HAL_GetTick>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	6a3a      	ldr	r2, [r7, #32]
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d302      	bcc.n	8003a1e <UART_WaitOnFlagUntilTimeout+0x30>
 8003a18:	6a3b      	ldr	r3, [r7, #32]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d101      	bne.n	8003a22 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e03a      	b.n	8003a98 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	f003 0304 	and.w	r3, r3, #4
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d023      	beq.n	8003a78 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	2b80      	cmp	r3, #128	@ 0x80
 8003a34:	d020      	beq.n	8003a78 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	2b40      	cmp	r3, #64	@ 0x40
 8003a3a:	d01d      	beq.n	8003a78 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0308 	and.w	r3, r3, #8
 8003a46:	2b08      	cmp	r3, #8
 8003a48:	d116      	bne.n	8003a78 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	617b      	str	r3, [r7, #20]
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	617b      	str	r3, [r7, #20]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	617b      	str	r3, [r7, #20]
 8003a5e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a60:	68f8      	ldr	r0, [r7, #12]
 8003a62:	f000 f81d 	bl	8003aa0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2208      	movs	r2, #8
 8003a6a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e00f      	b.n	8003a98 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681a      	ldr	r2, [r3, #0]
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	4013      	ands	r3, r2
 8003a82:	68ba      	ldr	r2, [r7, #8]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	bf0c      	ite	eq
 8003a88:	2301      	moveq	r3, #1
 8003a8a:	2300      	movne	r3, #0
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	461a      	mov	r2, r3
 8003a90:	79fb      	ldrb	r3, [r7, #7]
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d0b4      	beq.n	8003a00 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a96:	2300      	movs	r3, #0
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	3718      	adds	r7, #24
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b095      	sub	sp, #84	@ 0x54
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	330c      	adds	r3, #12
 8003aae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ab2:	e853 3f00 	ldrex	r3, [r3]
 8003ab6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003abe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	330c      	adds	r3, #12
 8003ac6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003ac8:	643a      	str	r2, [r7, #64]	@ 0x40
 8003aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003acc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003ace:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003ad0:	e841 2300 	strex	r3, r2, [r1]
 8003ad4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003ad6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d1e5      	bne.n	8003aa8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	3314      	adds	r3, #20
 8003ae2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ae4:	6a3b      	ldr	r3, [r7, #32]
 8003ae6:	e853 3f00 	ldrex	r3, [r3]
 8003aea:	61fb      	str	r3, [r7, #28]
   return(result);
 8003aec:	69fb      	ldr	r3, [r7, #28]
 8003aee:	f023 0301 	bic.w	r3, r3, #1
 8003af2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	3314      	adds	r3, #20
 8003afa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003afc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003afe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b04:	e841 2300 	strex	r3, r2, [r1]
 8003b08:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d1e5      	bne.n	8003adc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d119      	bne.n	8003b4c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	330c      	adds	r3, #12
 8003b1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	e853 3f00 	ldrex	r3, [r3]
 8003b26:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	f023 0310 	bic.w	r3, r3, #16
 8003b2e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	330c      	adds	r3, #12
 8003b36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b38:	61ba      	str	r2, [r7, #24]
 8003b3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b3c:	6979      	ldr	r1, [r7, #20]
 8003b3e:	69ba      	ldr	r2, [r7, #24]
 8003b40:	e841 2300 	strex	r3, r2, [r1]
 8003b44:	613b      	str	r3, [r7, #16]
   return(result);
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d1e5      	bne.n	8003b18 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2220      	movs	r2, #32
 8003b50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003b5a:	bf00      	nop
 8003b5c:	3754      	adds	r7, #84	@ 0x54
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr
	...

08003b68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b6c:	b0c0      	sub	sp, #256	@ 0x100
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	691b      	ldr	r3, [r3, #16]
 8003b7c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b84:	68d9      	ldr	r1, [r3, #12]
 8003b86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	ea40 0301 	orr.w	r3, r0, r1
 8003b90:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003b92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b96:	689a      	ldr	r2, [r3, #8]
 8003b98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b9c:	691b      	ldr	r3, [r3, #16]
 8003b9e:	431a      	orrs	r2, r3
 8003ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ba4:	695b      	ldr	r3, [r3, #20]
 8003ba6:	431a      	orrs	r2, r3
 8003ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bac:	69db      	ldr	r3, [r3, #28]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003bc0:	f021 010c 	bic.w	r1, r1, #12
 8003bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003bce:	430b      	orrs	r3, r1
 8003bd0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	695b      	ldr	r3, [r3, #20]
 8003bda:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003bde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003be2:	6999      	ldr	r1, [r3, #24]
 8003be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	ea40 0301 	orr.w	r3, r0, r1
 8003bee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	4b8f      	ldr	r3, [pc, #572]	@ (8003e34 <UART_SetConfig+0x2cc>)
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d005      	beq.n	8003c08 <UART_SetConfig+0xa0>
 8003bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	4b8d      	ldr	r3, [pc, #564]	@ (8003e38 <UART_SetConfig+0x2d0>)
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d104      	bne.n	8003c12 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003c08:	f7ff fb62 	bl	80032d0 <HAL_RCC_GetPCLK2Freq>
 8003c0c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003c10:	e003      	b.n	8003c1a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003c12:	f7ff fb49 	bl	80032a8 <HAL_RCC_GetPCLK1Freq>
 8003c16:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c1e:	69db      	ldr	r3, [r3, #28]
 8003c20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c24:	f040 810c 	bne.w	8003e40 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003c28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003c32:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003c36:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003c3a:	4622      	mov	r2, r4
 8003c3c:	462b      	mov	r3, r5
 8003c3e:	1891      	adds	r1, r2, r2
 8003c40:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003c42:	415b      	adcs	r3, r3
 8003c44:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003c46:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003c4a:	4621      	mov	r1, r4
 8003c4c:	eb12 0801 	adds.w	r8, r2, r1
 8003c50:	4629      	mov	r1, r5
 8003c52:	eb43 0901 	adc.w	r9, r3, r1
 8003c56:	f04f 0200 	mov.w	r2, #0
 8003c5a:	f04f 0300 	mov.w	r3, #0
 8003c5e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c62:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c66:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c6a:	4690      	mov	r8, r2
 8003c6c:	4699      	mov	r9, r3
 8003c6e:	4623      	mov	r3, r4
 8003c70:	eb18 0303 	adds.w	r3, r8, r3
 8003c74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003c78:	462b      	mov	r3, r5
 8003c7a:	eb49 0303 	adc.w	r3, r9, r3
 8003c7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003c82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003c8e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003c92:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003c96:	460b      	mov	r3, r1
 8003c98:	18db      	adds	r3, r3, r3
 8003c9a:	653b      	str	r3, [r7, #80]	@ 0x50
 8003c9c:	4613      	mov	r3, r2
 8003c9e:	eb42 0303 	adc.w	r3, r2, r3
 8003ca2:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ca4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003ca8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003cac:	f7fc faf0 	bl	8000290 <__aeabi_uldivmod>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	460b      	mov	r3, r1
 8003cb4:	4b61      	ldr	r3, [pc, #388]	@ (8003e3c <UART_SetConfig+0x2d4>)
 8003cb6:	fba3 2302 	umull	r2, r3, r3, r2
 8003cba:	095b      	lsrs	r3, r3, #5
 8003cbc:	011c      	lsls	r4, r3, #4
 8003cbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003cc8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003ccc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003cd0:	4642      	mov	r2, r8
 8003cd2:	464b      	mov	r3, r9
 8003cd4:	1891      	adds	r1, r2, r2
 8003cd6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003cd8:	415b      	adcs	r3, r3
 8003cda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003cdc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003ce0:	4641      	mov	r1, r8
 8003ce2:	eb12 0a01 	adds.w	sl, r2, r1
 8003ce6:	4649      	mov	r1, r9
 8003ce8:	eb43 0b01 	adc.w	fp, r3, r1
 8003cec:	f04f 0200 	mov.w	r2, #0
 8003cf0:	f04f 0300 	mov.w	r3, #0
 8003cf4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003cf8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003cfc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d00:	4692      	mov	sl, r2
 8003d02:	469b      	mov	fp, r3
 8003d04:	4643      	mov	r3, r8
 8003d06:	eb1a 0303 	adds.w	r3, sl, r3
 8003d0a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003d0e:	464b      	mov	r3, r9
 8003d10:	eb4b 0303 	adc.w	r3, fp, r3
 8003d14:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d24:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003d28:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003d2c:	460b      	mov	r3, r1
 8003d2e:	18db      	adds	r3, r3, r3
 8003d30:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d32:	4613      	mov	r3, r2
 8003d34:	eb42 0303 	adc.w	r3, r2, r3
 8003d38:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d3a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003d3e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003d42:	f7fc faa5 	bl	8000290 <__aeabi_uldivmod>
 8003d46:	4602      	mov	r2, r0
 8003d48:	460b      	mov	r3, r1
 8003d4a:	4611      	mov	r1, r2
 8003d4c:	4b3b      	ldr	r3, [pc, #236]	@ (8003e3c <UART_SetConfig+0x2d4>)
 8003d4e:	fba3 2301 	umull	r2, r3, r3, r1
 8003d52:	095b      	lsrs	r3, r3, #5
 8003d54:	2264      	movs	r2, #100	@ 0x64
 8003d56:	fb02 f303 	mul.w	r3, r2, r3
 8003d5a:	1acb      	subs	r3, r1, r3
 8003d5c:	00db      	lsls	r3, r3, #3
 8003d5e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003d62:	4b36      	ldr	r3, [pc, #216]	@ (8003e3c <UART_SetConfig+0x2d4>)
 8003d64:	fba3 2302 	umull	r2, r3, r3, r2
 8003d68:	095b      	lsrs	r3, r3, #5
 8003d6a:	005b      	lsls	r3, r3, #1
 8003d6c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003d70:	441c      	add	r4, r3
 8003d72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d76:	2200      	movs	r2, #0
 8003d78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003d7c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003d80:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003d84:	4642      	mov	r2, r8
 8003d86:	464b      	mov	r3, r9
 8003d88:	1891      	adds	r1, r2, r2
 8003d8a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003d8c:	415b      	adcs	r3, r3
 8003d8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003d90:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003d94:	4641      	mov	r1, r8
 8003d96:	1851      	adds	r1, r2, r1
 8003d98:	6339      	str	r1, [r7, #48]	@ 0x30
 8003d9a:	4649      	mov	r1, r9
 8003d9c:	414b      	adcs	r3, r1
 8003d9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003da0:	f04f 0200 	mov.w	r2, #0
 8003da4:	f04f 0300 	mov.w	r3, #0
 8003da8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003dac:	4659      	mov	r1, fp
 8003dae:	00cb      	lsls	r3, r1, #3
 8003db0:	4651      	mov	r1, sl
 8003db2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003db6:	4651      	mov	r1, sl
 8003db8:	00ca      	lsls	r2, r1, #3
 8003dba:	4610      	mov	r0, r2
 8003dbc:	4619      	mov	r1, r3
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	4642      	mov	r2, r8
 8003dc2:	189b      	adds	r3, r3, r2
 8003dc4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003dc8:	464b      	mov	r3, r9
 8003dca:	460a      	mov	r2, r1
 8003dcc:	eb42 0303 	adc.w	r3, r2, r3
 8003dd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003de0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003de4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003de8:	460b      	mov	r3, r1
 8003dea:	18db      	adds	r3, r3, r3
 8003dec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003dee:	4613      	mov	r3, r2
 8003df0:	eb42 0303 	adc.w	r3, r2, r3
 8003df4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003df6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003dfa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003dfe:	f7fc fa47 	bl	8000290 <__aeabi_uldivmod>
 8003e02:	4602      	mov	r2, r0
 8003e04:	460b      	mov	r3, r1
 8003e06:	4b0d      	ldr	r3, [pc, #52]	@ (8003e3c <UART_SetConfig+0x2d4>)
 8003e08:	fba3 1302 	umull	r1, r3, r3, r2
 8003e0c:	095b      	lsrs	r3, r3, #5
 8003e0e:	2164      	movs	r1, #100	@ 0x64
 8003e10:	fb01 f303 	mul.w	r3, r1, r3
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	00db      	lsls	r3, r3, #3
 8003e18:	3332      	adds	r3, #50	@ 0x32
 8003e1a:	4a08      	ldr	r2, [pc, #32]	@ (8003e3c <UART_SetConfig+0x2d4>)
 8003e1c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e20:	095b      	lsrs	r3, r3, #5
 8003e22:	f003 0207 	and.w	r2, r3, #7
 8003e26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4422      	add	r2, r4
 8003e2e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003e30:	e106      	b.n	8004040 <UART_SetConfig+0x4d8>
 8003e32:	bf00      	nop
 8003e34:	40011000 	.word	0x40011000
 8003e38:	40011400 	.word	0x40011400
 8003e3c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e44:	2200      	movs	r2, #0
 8003e46:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003e4a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003e4e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003e52:	4642      	mov	r2, r8
 8003e54:	464b      	mov	r3, r9
 8003e56:	1891      	adds	r1, r2, r2
 8003e58:	6239      	str	r1, [r7, #32]
 8003e5a:	415b      	adcs	r3, r3
 8003e5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e5e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003e62:	4641      	mov	r1, r8
 8003e64:	1854      	adds	r4, r2, r1
 8003e66:	4649      	mov	r1, r9
 8003e68:	eb43 0501 	adc.w	r5, r3, r1
 8003e6c:	f04f 0200 	mov.w	r2, #0
 8003e70:	f04f 0300 	mov.w	r3, #0
 8003e74:	00eb      	lsls	r3, r5, #3
 8003e76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e7a:	00e2      	lsls	r2, r4, #3
 8003e7c:	4614      	mov	r4, r2
 8003e7e:	461d      	mov	r5, r3
 8003e80:	4643      	mov	r3, r8
 8003e82:	18e3      	adds	r3, r4, r3
 8003e84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003e88:	464b      	mov	r3, r9
 8003e8a:	eb45 0303 	adc.w	r3, r5, r3
 8003e8e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003e9e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003ea2:	f04f 0200 	mov.w	r2, #0
 8003ea6:	f04f 0300 	mov.w	r3, #0
 8003eaa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003eae:	4629      	mov	r1, r5
 8003eb0:	008b      	lsls	r3, r1, #2
 8003eb2:	4621      	mov	r1, r4
 8003eb4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003eb8:	4621      	mov	r1, r4
 8003eba:	008a      	lsls	r2, r1, #2
 8003ebc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003ec0:	f7fc f9e6 	bl	8000290 <__aeabi_uldivmod>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	460b      	mov	r3, r1
 8003ec8:	4b60      	ldr	r3, [pc, #384]	@ (800404c <UART_SetConfig+0x4e4>)
 8003eca:	fba3 2302 	umull	r2, r3, r3, r2
 8003ece:	095b      	lsrs	r3, r3, #5
 8003ed0:	011c      	lsls	r4, r3, #4
 8003ed2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003edc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003ee0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003ee4:	4642      	mov	r2, r8
 8003ee6:	464b      	mov	r3, r9
 8003ee8:	1891      	adds	r1, r2, r2
 8003eea:	61b9      	str	r1, [r7, #24]
 8003eec:	415b      	adcs	r3, r3
 8003eee:	61fb      	str	r3, [r7, #28]
 8003ef0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ef4:	4641      	mov	r1, r8
 8003ef6:	1851      	adds	r1, r2, r1
 8003ef8:	6139      	str	r1, [r7, #16]
 8003efa:	4649      	mov	r1, r9
 8003efc:	414b      	adcs	r3, r1
 8003efe:	617b      	str	r3, [r7, #20]
 8003f00:	f04f 0200 	mov.w	r2, #0
 8003f04:	f04f 0300 	mov.w	r3, #0
 8003f08:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f0c:	4659      	mov	r1, fp
 8003f0e:	00cb      	lsls	r3, r1, #3
 8003f10:	4651      	mov	r1, sl
 8003f12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f16:	4651      	mov	r1, sl
 8003f18:	00ca      	lsls	r2, r1, #3
 8003f1a:	4610      	mov	r0, r2
 8003f1c:	4619      	mov	r1, r3
 8003f1e:	4603      	mov	r3, r0
 8003f20:	4642      	mov	r2, r8
 8003f22:	189b      	adds	r3, r3, r2
 8003f24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003f28:	464b      	mov	r3, r9
 8003f2a:	460a      	mov	r2, r1
 8003f2c:	eb42 0303 	adc.w	r3, r2, r3
 8003f30:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003f3e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003f40:	f04f 0200 	mov.w	r2, #0
 8003f44:	f04f 0300 	mov.w	r3, #0
 8003f48:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003f4c:	4649      	mov	r1, r9
 8003f4e:	008b      	lsls	r3, r1, #2
 8003f50:	4641      	mov	r1, r8
 8003f52:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f56:	4641      	mov	r1, r8
 8003f58:	008a      	lsls	r2, r1, #2
 8003f5a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003f5e:	f7fc f997 	bl	8000290 <__aeabi_uldivmod>
 8003f62:	4602      	mov	r2, r0
 8003f64:	460b      	mov	r3, r1
 8003f66:	4611      	mov	r1, r2
 8003f68:	4b38      	ldr	r3, [pc, #224]	@ (800404c <UART_SetConfig+0x4e4>)
 8003f6a:	fba3 2301 	umull	r2, r3, r3, r1
 8003f6e:	095b      	lsrs	r3, r3, #5
 8003f70:	2264      	movs	r2, #100	@ 0x64
 8003f72:	fb02 f303 	mul.w	r3, r2, r3
 8003f76:	1acb      	subs	r3, r1, r3
 8003f78:	011b      	lsls	r3, r3, #4
 8003f7a:	3332      	adds	r3, #50	@ 0x32
 8003f7c:	4a33      	ldr	r2, [pc, #204]	@ (800404c <UART_SetConfig+0x4e4>)
 8003f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f82:	095b      	lsrs	r3, r3, #5
 8003f84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f88:	441c      	add	r4, r3
 8003f8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f8e:	2200      	movs	r2, #0
 8003f90:	673b      	str	r3, [r7, #112]	@ 0x70
 8003f92:	677a      	str	r2, [r7, #116]	@ 0x74
 8003f94:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003f98:	4642      	mov	r2, r8
 8003f9a:	464b      	mov	r3, r9
 8003f9c:	1891      	adds	r1, r2, r2
 8003f9e:	60b9      	str	r1, [r7, #8]
 8003fa0:	415b      	adcs	r3, r3
 8003fa2:	60fb      	str	r3, [r7, #12]
 8003fa4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003fa8:	4641      	mov	r1, r8
 8003faa:	1851      	adds	r1, r2, r1
 8003fac:	6039      	str	r1, [r7, #0]
 8003fae:	4649      	mov	r1, r9
 8003fb0:	414b      	adcs	r3, r1
 8003fb2:	607b      	str	r3, [r7, #4]
 8003fb4:	f04f 0200 	mov.w	r2, #0
 8003fb8:	f04f 0300 	mov.w	r3, #0
 8003fbc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003fc0:	4659      	mov	r1, fp
 8003fc2:	00cb      	lsls	r3, r1, #3
 8003fc4:	4651      	mov	r1, sl
 8003fc6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003fca:	4651      	mov	r1, sl
 8003fcc:	00ca      	lsls	r2, r1, #3
 8003fce:	4610      	mov	r0, r2
 8003fd0:	4619      	mov	r1, r3
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	4642      	mov	r2, r8
 8003fd6:	189b      	adds	r3, r3, r2
 8003fd8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003fda:	464b      	mov	r3, r9
 8003fdc:	460a      	mov	r2, r1
 8003fde:	eb42 0303 	adc.w	r3, r2, r3
 8003fe2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	663b      	str	r3, [r7, #96]	@ 0x60
 8003fee:	667a      	str	r2, [r7, #100]	@ 0x64
 8003ff0:	f04f 0200 	mov.w	r2, #0
 8003ff4:	f04f 0300 	mov.w	r3, #0
 8003ff8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003ffc:	4649      	mov	r1, r9
 8003ffe:	008b      	lsls	r3, r1, #2
 8004000:	4641      	mov	r1, r8
 8004002:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004006:	4641      	mov	r1, r8
 8004008:	008a      	lsls	r2, r1, #2
 800400a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800400e:	f7fc f93f 	bl	8000290 <__aeabi_uldivmod>
 8004012:	4602      	mov	r2, r0
 8004014:	460b      	mov	r3, r1
 8004016:	4b0d      	ldr	r3, [pc, #52]	@ (800404c <UART_SetConfig+0x4e4>)
 8004018:	fba3 1302 	umull	r1, r3, r3, r2
 800401c:	095b      	lsrs	r3, r3, #5
 800401e:	2164      	movs	r1, #100	@ 0x64
 8004020:	fb01 f303 	mul.w	r3, r1, r3
 8004024:	1ad3      	subs	r3, r2, r3
 8004026:	011b      	lsls	r3, r3, #4
 8004028:	3332      	adds	r3, #50	@ 0x32
 800402a:	4a08      	ldr	r2, [pc, #32]	@ (800404c <UART_SetConfig+0x4e4>)
 800402c:	fba2 2303 	umull	r2, r3, r2, r3
 8004030:	095b      	lsrs	r3, r3, #5
 8004032:	f003 020f 	and.w	r2, r3, #15
 8004036:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4422      	add	r2, r4
 800403e:	609a      	str	r2, [r3, #8]
}
 8004040:	bf00      	nop
 8004042:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004046:	46bd      	mov	sp, r7
 8004048:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800404c:	51eb851f 	.word	0x51eb851f

08004050 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004050:	b084      	sub	sp, #16
 8004052:	b580      	push	{r7, lr}
 8004054:	b084      	sub	sp, #16
 8004056:	af00      	add	r7, sp, #0
 8004058:	6078      	str	r0, [r7, #4]
 800405a:	f107 001c 	add.w	r0, r7, #28
 800405e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004062:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004066:	2b01      	cmp	r3, #1
 8004068:	d123      	bne.n	80040b2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800406e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800407e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004082:	687a      	ldr	r2, [r7, #4]
 8004084:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	68db      	ldr	r3, [r3, #12]
 800408a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004092:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004096:	2b01      	cmp	r3, #1
 8004098:	d105      	bne.n	80040a6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	68db      	ldr	r3, [r3, #12]
 800409e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	f001 fae8 	bl	800567c <USB_CoreReset>
 80040ac:	4603      	mov	r3, r0
 80040ae:	73fb      	strb	r3, [r7, #15]
 80040b0:	e01b      	b.n	80040ea <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f001 fadc 	bl	800567c <USB_CoreReset>
 80040c4:	4603      	mov	r3, r0
 80040c6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80040c8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d106      	bne.n	80040de <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040d4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	639a      	str	r2, [r3, #56]	@ 0x38
 80040dc:	e005      	b.n	80040ea <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040e2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80040ea:	7fbb      	ldrb	r3, [r7, #30]
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d10b      	bne.n	8004108 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	f043 0206 	orr.w	r2, r3, #6
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	f043 0220 	orr.w	r2, r3, #32
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004108:	7bfb      	ldrb	r3, [r7, #15]
}
 800410a:	4618      	mov	r0, r3
 800410c:	3710      	adds	r7, #16
 800410e:	46bd      	mov	sp, r7
 8004110:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004114:	b004      	add	sp, #16
 8004116:	4770      	bx	lr

08004118 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004118:	b480      	push	{r7}
 800411a:	b087      	sub	sp, #28
 800411c:	af00      	add	r7, sp, #0
 800411e:	60f8      	str	r0, [r7, #12]
 8004120:	60b9      	str	r1, [r7, #8]
 8004122:	4613      	mov	r3, r2
 8004124:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004126:	79fb      	ldrb	r3, [r7, #7]
 8004128:	2b02      	cmp	r3, #2
 800412a:	d165      	bne.n	80041f8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	4a41      	ldr	r2, [pc, #260]	@ (8004234 <USB_SetTurnaroundTime+0x11c>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d906      	bls.n	8004142 <USB_SetTurnaroundTime+0x2a>
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	4a40      	ldr	r2, [pc, #256]	@ (8004238 <USB_SetTurnaroundTime+0x120>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d202      	bcs.n	8004142 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800413c:	230f      	movs	r3, #15
 800413e:	617b      	str	r3, [r7, #20]
 8004140:	e062      	b.n	8004208 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	4a3c      	ldr	r2, [pc, #240]	@ (8004238 <USB_SetTurnaroundTime+0x120>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d306      	bcc.n	8004158 <USB_SetTurnaroundTime+0x40>
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	4a3b      	ldr	r2, [pc, #236]	@ (800423c <USB_SetTurnaroundTime+0x124>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d202      	bcs.n	8004158 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004152:	230e      	movs	r3, #14
 8004154:	617b      	str	r3, [r7, #20]
 8004156:	e057      	b.n	8004208 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	4a38      	ldr	r2, [pc, #224]	@ (800423c <USB_SetTurnaroundTime+0x124>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d306      	bcc.n	800416e <USB_SetTurnaroundTime+0x56>
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	4a37      	ldr	r2, [pc, #220]	@ (8004240 <USB_SetTurnaroundTime+0x128>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d202      	bcs.n	800416e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004168:	230d      	movs	r3, #13
 800416a:	617b      	str	r3, [r7, #20]
 800416c:	e04c      	b.n	8004208 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	4a33      	ldr	r2, [pc, #204]	@ (8004240 <USB_SetTurnaroundTime+0x128>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d306      	bcc.n	8004184 <USB_SetTurnaroundTime+0x6c>
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	4a32      	ldr	r2, [pc, #200]	@ (8004244 <USB_SetTurnaroundTime+0x12c>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d802      	bhi.n	8004184 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800417e:	230c      	movs	r3, #12
 8004180:	617b      	str	r3, [r7, #20]
 8004182:	e041      	b.n	8004208 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	4a2f      	ldr	r2, [pc, #188]	@ (8004244 <USB_SetTurnaroundTime+0x12c>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d906      	bls.n	800419a <USB_SetTurnaroundTime+0x82>
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	4a2e      	ldr	r2, [pc, #184]	@ (8004248 <USB_SetTurnaroundTime+0x130>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d802      	bhi.n	800419a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004194:	230b      	movs	r3, #11
 8004196:	617b      	str	r3, [r7, #20]
 8004198:	e036      	b.n	8004208 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	4a2a      	ldr	r2, [pc, #168]	@ (8004248 <USB_SetTurnaroundTime+0x130>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d906      	bls.n	80041b0 <USB_SetTurnaroundTime+0x98>
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	4a29      	ldr	r2, [pc, #164]	@ (800424c <USB_SetTurnaroundTime+0x134>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d802      	bhi.n	80041b0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80041aa:	230a      	movs	r3, #10
 80041ac:	617b      	str	r3, [r7, #20]
 80041ae:	e02b      	b.n	8004208 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	4a26      	ldr	r2, [pc, #152]	@ (800424c <USB_SetTurnaroundTime+0x134>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d906      	bls.n	80041c6 <USB_SetTurnaroundTime+0xae>
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	4a25      	ldr	r2, [pc, #148]	@ (8004250 <USB_SetTurnaroundTime+0x138>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d202      	bcs.n	80041c6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80041c0:	2309      	movs	r3, #9
 80041c2:	617b      	str	r3, [r7, #20]
 80041c4:	e020      	b.n	8004208 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	4a21      	ldr	r2, [pc, #132]	@ (8004250 <USB_SetTurnaroundTime+0x138>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d306      	bcc.n	80041dc <USB_SetTurnaroundTime+0xc4>
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	4a20      	ldr	r2, [pc, #128]	@ (8004254 <USB_SetTurnaroundTime+0x13c>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d802      	bhi.n	80041dc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80041d6:	2308      	movs	r3, #8
 80041d8:	617b      	str	r3, [r7, #20]
 80041da:	e015      	b.n	8004208 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	4a1d      	ldr	r2, [pc, #116]	@ (8004254 <USB_SetTurnaroundTime+0x13c>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d906      	bls.n	80041f2 <USB_SetTurnaroundTime+0xda>
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	4a1c      	ldr	r2, [pc, #112]	@ (8004258 <USB_SetTurnaroundTime+0x140>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d202      	bcs.n	80041f2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80041ec:	2307      	movs	r3, #7
 80041ee:	617b      	str	r3, [r7, #20]
 80041f0:	e00a      	b.n	8004208 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80041f2:	2306      	movs	r3, #6
 80041f4:	617b      	str	r3, [r7, #20]
 80041f6:	e007      	b.n	8004208 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80041f8:	79fb      	ldrb	r3, [r7, #7]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d102      	bne.n	8004204 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80041fe:	2309      	movs	r3, #9
 8004200:	617b      	str	r3, [r7, #20]
 8004202:	e001      	b.n	8004208 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004204:	2309      	movs	r3, #9
 8004206:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	68da      	ldr	r2, [r3, #12]
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	029b      	lsls	r3, r3, #10
 800421c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8004220:	431a      	orrs	r2, r3
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004226:	2300      	movs	r3, #0
}
 8004228:	4618      	mov	r0, r3
 800422a:	371c      	adds	r7, #28
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr
 8004234:	00d8acbf 	.word	0x00d8acbf
 8004238:	00e4e1c0 	.word	0x00e4e1c0
 800423c:	00f42400 	.word	0x00f42400
 8004240:	01067380 	.word	0x01067380
 8004244:	011a499f 	.word	0x011a499f
 8004248:	01312cff 	.word	0x01312cff
 800424c:	014ca43f 	.word	0x014ca43f
 8004250:	016e3600 	.word	0x016e3600
 8004254:	01a6ab1f 	.word	0x01a6ab1f
 8004258:	01e84800 	.word	0x01e84800

0800425c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	689b      	ldr	r3, [r3, #8]
 8004268:	f043 0201 	orr.w	r2, r3, #1
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004270:	2300      	movs	r3, #0
}
 8004272:	4618      	mov	r0, r3
 8004274:	370c      	adds	r7, #12
 8004276:	46bd      	mov	sp, r7
 8004278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427c:	4770      	bx	lr

0800427e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800427e:	b480      	push	{r7}
 8004280:	b083      	sub	sp, #12
 8004282:	af00      	add	r7, sp, #0
 8004284:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	f023 0201 	bic.w	r2, r3, #1
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004292:	2300      	movs	r3, #0
}
 8004294:	4618      	mov	r0, r3
 8004296:	370c      	adds	r7, #12
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr

080042a0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	460b      	mov	r3, r1
 80042aa:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80042ac:	2300      	movs	r3, #0
 80042ae:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	68db      	ldr	r3, [r3, #12]
 80042b4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80042bc:	78fb      	ldrb	r3, [r7, #3]
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d115      	bne.n	80042ee <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80042ce:	200a      	movs	r0, #10
 80042d0:	f7fc fe92 	bl	8000ff8 <HAL_Delay>
      ms += 10U;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	330a      	adds	r3, #10
 80042d8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80042da:	6878      	ldr	r0, [r7, #4]
 80042dc:	f001 f93f 	bl	800555e <USB_GetMode>
 80042e0:	4603      	mov	r3, r0
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d01e      	beq.n	8004324 <USB_SetCurrentMode+0x84>
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2bc7      	cmp	r3, #199	@ 0xc7
 80042ea:	d9f0      	bls.n	80042ce <USB_SetCurrentMode+0x2e>
 80042ec:	e01a      	b.n	8004324 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80042ee:	78fb      	ldrb	r3, [r7, #3]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d115      	bne.n	8004320 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	68db      	ldr	r3, [r3, #12]
 80042f8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004300:	200a      	movs	r0, #10
 8004302:	f7fc fe79 	bl	8000ff8 <HAL_Delay>
      ms += 10U;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	330a      	adds	r3, #10
 800430a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	f001 f926 	bl	800555e <USB_GetMode>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d005      	beq.n	8004324 <USB_SetCurrentMode+0x84>
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2bc7      	cmp	r3, #199	@ 0xc7
 800431c:	d9f0      	bls.n	8004300 <USB_SetCurrentMode+0x60>
 800431e:	e001      	b.n	8004324 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	e005      	b.n	8004330 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2bc8      	cmp	r3, #200	@ 0xc8
 8004328:	d101      	bne.n	800432e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e000      	b.n	8004330 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800432e:	2300      	movs	r3, #0
}
 8004330:	4618      	mov	r0, r3
 8004332:	3710      	adds	r7, #16
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}

08004338 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004338:	b084      	sub	sp, #16
 800433a:	b580      	push	{r7, lr}
 800433c:	b086      	sub	sp, #24
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
 8004342:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004346:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800434a:	2300      	movs	r3, #0
 800434c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004352:	2300      	movs	r3, #0
 8004354:	613b      	str	r3, [r7, #16]
 8004356:	e009      	b.n	800436c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	3340      	adds	r3, #64	@ 0x40
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	4413      	add	r3, r2
 8004362:	2200      	movs	r2, #0
 8004364:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	3301      	adds	r3, #1
 800436a:	613b      	str	r3, [r7, #16]
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	2b0e      	cmp	r3, #14
 8004370:	d9f2      	bls.n	8004358 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004372:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004376:	2b00      	cmp	r3, #0
 8004378:	d11c      	bne.n	80043b4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	68fa      	ldr	r2, [r7, #12]
 8004384:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004388:	f043 0302 	orr.w	r3, r3, #2
 800438c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004392:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800439e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043aa:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	639a      	str	r2, [r3, #56]	@ 0x38
 80043b2:	e00b      	b.n	80043cc <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043b8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043c4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80043d2:	461a      	mov	r2, r3
 80043d4:	2300      	movs	r3, #0
 80043d6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80043d8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d10d      	bne.n	80043fc <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80043e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d104      	bne.n	80043f2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80043e8:	2100      	movs	r1, #0
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f000 f968 	bl	80046c0 <USB_SetDevSpeed>
 80043f0:	e008      	b.n	8004404 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80043f2:	2101      	movs	r1, #1
 80043f4:	6878      	ldr	r0, [r7, #4]
 80043f6:	f000 f963 	bl	80046c0 <USB_SetDevSpeed>
 80043fa:	e003      	b.n	8004404 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80043fc:	2103      	movs	r1, #3
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f000 f95e 	bl	80046c0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004404:	2110      	movs	r1, #16
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f000 f8fa 	bl	8004600 <USB_FlushTxFifo>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d001      	beq.n	8004416 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f000 f924 	bl	8004664 <USB_FlushRxFifo>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d001      	beq.n	8004426 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800442c:	461a      	mov	r2, r3
 800442e:	2300      	movs	r3, #0
 8004430:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004438:	461a      	mov	r2, r3
 800443a:	2300      	movs	r3, #0
 800443c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004444:	461a      	mov	r2, r3
 8004446:	2300      	movs	r3, #0
 8004448:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800444a:	2300      	movs	r3, #0
 800444c:	613b      	str	r3, [r7, #16]
 800444e:	e043      	b.n	80044d8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	015a      	lsls	r2, r3, #5
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	4413      	add	r3, r2
 8004458:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004462:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004466:	d118      	bne.n	800449a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d10a      	bne.n	8004484 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	015a      	lsls	r2, r3, #5
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	4413      	add	r3, r2
 8004476:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800447a:	461a      	mov	r2, r3
 800447c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004480:	6013      	str	r3, [r2, #0]
 8004482:	e013      	b.n	80044ac <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	015a      	lsls	r2, r3, #5
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	4413      	add	r3, r2
 800448c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004490:	461a      	mov	r2, r3
 8004492:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004496:	6013      	str	r3, [r2, #0]
 8004498:	e008      	b.n	80044ac <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	015a      	lsls	r2, r3, #5
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	4413      	add	r3, r2
 80044a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044a6:	461a      	mov	r2, r3
 80044a8:	2300      	movs	r3, #0
 80044aa:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80044ac:	693b      	ldr	r3, [r7, #16]
 80044ae:	015a      	lsls	r2, r3, #5
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	4413      	add	r3, r2
 80044b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044b8:	461a      	mov	r2, r3
 80044ba:	2300      	movs	r3, #0
 80044bc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	015a      	lsls	r2, r3, #5
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	4413      	add	r3, r2
 80044c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044ca:	461a      	mov	r2, r3
 80044cc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80044d0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	3301      	adds	r3, #1
 80044d6:	613b      	str	r3, [r7, #16]
 80044d8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80044dc:	461a      	mov	r2, r3
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d3b5      	bcc.n	8004450 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80044e4:	2300      	movs	r3, #0
 80044e6:	613b      	str	r3, [r7, #16]
 80044e8:	e043      	b.n	8004572 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	015a      	lsls	r2, r3, #5
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	4413      	add	r3, r2
 80044f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80044fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004500:	d118      	bne.n	8004534 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d10a      	bne.n	800451e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	015a      	lsls	r2, r3, #5
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	4413      	add	r3, r2
 8004510:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004514:	461a      	mov	r2, r3
 8004516:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800451a:	6013      	str	r3, [r2, #0]
 800451c:	e013      	b.n	8004546 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	015a      	lsls	r2, r3, #5
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	4413      	add	r3, r2
 8004526:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800452a:	461a      	mov	r2, r3
 800452c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004530:	6013      	str	r3, [r2, #0]
 8004532:	e008      	b.n	8004546 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	015a      	lsls	r2, r3, #5
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	4413      	add	r3, r2
 800453c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004540:	461a      	mov	r2, r3
 8004542:	2300      	movs	r3, #0
 8004544:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	015a      	lsls	r2, r3, #5
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	4413      	add	r3, r2
 800454e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004552:	461a      	mov	r2, r3
 8004554:	2300      	movs	r3, #0
 8004556:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	015a      	lsls	r2, r3, #5
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	4413      	add	r3, r2
 8004560:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004564:	461a      	mov	r2, r3
 8004566:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800456a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	3301      	adds	r3, #1
 8004570:	613b      	str	r3, [r7, #16]
 8004572:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004576:	461a      	mov	r2, r3
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	4293      	cmp	r3, r2
 800457c:	d3b5      	bcc.n	80044ea <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004584:	691b      	ldr	r3, [r3, #16]
 8004586:	68fa      	ldr	r2, [r7, #12]
 8004588:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800458c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004590:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800459e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80045a0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d105      	bne.n	80045b4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	699b      	ldr	r3, [r3, #24]
 80045ac:	f043 0210 	orr.w	r2, r3, #16
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	699a      	ldr	r2, [r3, #24]
 80045b8:	4b10      	ldr	r3, [pc, #64]	@ (80045fc <USB_DevInit+0x2c4>)
 80045ba:	4313      	orrs	r3, r2
 80045bc:	687a      	ldr	r2, [r7, #4]
 80045be:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80045c0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d005      	beq.n	80045d4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	699b      	ldr	r3, [r3, #24]
 80045cc:	f043 0208 	orr.w	r2, r3, #8
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80045d4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d107      	bne.n	80045ec <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	699b      	ldr	r3, [r3, #24]
 80045e0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80045e4:	f043 0304 	orr.w	r3, r3, #4
 80045e8:	687a      	ldr	r2, [r7, #4]
 80045ea:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80045ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3718      	adds	r7, #24
 80045f2:	46bd      	mov	sp, r7
 80045f4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80045f8:	b004      	add	sp, #16
 80045fa:	4770      	bx	lr
 80045fc:	803c3800 	.word	0x803c3800

08004600 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004600:	b480      	push	{r7}
 8004602:	b085      	sub	sp, #20
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
 8004608:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800460a:	2300      	movs	r3, #0
 800460c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	3301      	adds	r3, #1
 8004612:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800461a:	d901      	bls.n	8004620 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800461c:	2303      	movs	r3, #3
 800461e:	e01b      	b.n	8004658 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	691b      	ldr	r3, [r3, #16]
 8004624:	2b00      	cmp	r3, #0
 8004626:	daf2      	bge.n	800460e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004628:	2300      	movs	r3, #0
 800462a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	019b      	lsls	r3, r3, #6
 8004630:	f043 0220 	orr.w	r2, r3, #32
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	3301      	adds	r3, #1
 800463c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004644:	d901      	bls.n	800464a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004646:	2303      	movs	r3, #3
 8004648:	e006      	b.n	8004658 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	691b      	ldr	r3, [r3, #16]
 800464e:	f003 0320 	and.w	r3, r3, #32
 8004652:	2b20      	cmp	r3, #32
 8004654:	d0f0      	beq.n	8004638 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004656:	2300      	movs	r3, #0
}
 8004658:	4618      	mov	r0, r3
 800465a:	3714      	adds	r7, #20
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr

08004664 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004664:	b480      	push	{r7}
 8004666:	b085      	sub	sp, #20
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800466c:	2300      	movs	r3, #0
 800466e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	3301      	adds	r3, #1
 8004674:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800467c:	d901      	bls.n	8004682 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e018      	b.n	80046b4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	2b00      	cmp	r3, #0
 8004688:	daf2      	bge.n	8004670 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800468a:	2300      	movs	r3, #0
 800468c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2210      	movs	r2, #16
 8004692:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	3301      	adds	r3, #1
 8004698:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80046a0:	d901      	bls.n	80046a6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e006      	b.n	80046b4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	691b      	ldr	r3, [r3, #16]
 80046aa:	f003 0310 	and.w	r3, r3, #16
 80046ae:	2b10      	cmp	r3, #16
 80046b0:	d0f0      	beq.n	8004694 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80046b2:	2300      	movs	r3, #0
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3714      	adds	r7, #20
 80046b8:	46bd      	mov	sp, r7
 80046ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046be:	4770      	bx	lr

080046c0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b085      	sub	sp, #20
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
 80046c8:	460b      	mov	r3, r1
 80046ca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	78fb      	ldrb	r3, [r7, #3]
 80046da:	68f9      	ldr	r1, [r7, #12]
 80046dc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80046e0:	4313      	orrs	r3, r2
 80046e2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80046e4:	2300      	movs	r3, #0
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3714      	adds	r7, #20
 80046ea:	46bd      	mov	sp, r7
 80046ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f0:	4770      	bx	lr

080046f2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80046f2:	b480      	push	{r7}
 80046f4:	b087      	sub	sp, #28
 80046f6:	af00      	add	r7, sp, #0
 80046f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	f003 0306 	and.w	r3, r3, #6
 800470a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d102      	bne.n	8004718 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004712:	2300      	movs	r3, #0
 8004714:	75fb      	strb	r3, [r7, #23]
 8004716:	e00a      	b.n	800472e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2b02      	cmp	r3, #2
 800471c:	d002      	beq.n	8004724 <USB_GetDevSpeed+0x32>
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2b06      	cmp	r3, #6
 8004722:	d102      	bne.n	800472a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004724:	2302      	movs	r3, #2
 8004726:	75fb      	strb	r3, [r7, #23]
 8004728:	e001      	b.n	800472e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800472a:	230f      	movs	r3, #15
 800472c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800472e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004730:	4618      	mov	r0, r3
 8004732:	371c      	adds	r7, #28
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr

0800473c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800473c:	b480      	push	{r7}
 800473e:	b085      	sub	sp, #20
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	781b      	ldrb	r3, [r3, #0]
 800474e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	785b      	ldrb	r3, [r3, #1]
 8004754:	2b01      	cmp	r3, #1
 8004756:	d13a      	bne.n	80047ce <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800475e:	69da      	ldr	r2, [r3, #28]
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	781b      	ldrb	r3, [r3, #0]
 8004764:	f003 030f 	and.w	r3, r3, #15
 8004768:	2101      	movs	r1, #1
 800476a:	fa01 f303 	lsl.w	r3, r1, r3
 800476e:	b29b      	uxth	r3, r3
 8004770:	68f9      	ldr	r1, [r7, #12]
 8004772:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004776:	4313      	orrs	r3, r2
 8004778:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	015a      	lsls	r2, r3, #5
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	4413      	add	r3, r2
 8004782:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800478c:	2b00      	cmp	r3, #0
 800478e:	d155      	bne.n	800483c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	015a      	lsls	r2, r3, #5
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	4413      	add	r3, r2
 8004798:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	791b      	ldrb	r3, [r3, #4]
 80047aa:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80047ac:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	059b      	lsls	r3, r3, #22
 80047b2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80047b4:	4313      	orrs	r3, r2
 80047b6:	68ba      	ldr	r2, [r7, #8]
 80047b8:	0151      	lsls	r1, r2, #5
 80047ba:	68fa      	ldr	r2, [r7, #12]
 80047bc:	440a      	add	r2, r1
 80047be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80047c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80047ca:	6013      	str	r3, [r2, #0]
 80047cc:	e036      	b.n	800483c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047d4:	69da      	ldr	r2, [r3, #28]
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	f003 030f 	and.w	r3, r3, #15
 80047de:	2101      	movs	r1, #1
 80047e0:	fa01 f303 	lsl.w	r3, r1, r3
 80047e4:	041b      	lsls	r3, r3, #16
 80047e6:	68f9      	ldr	r1, [r7, #12]
 80047e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80047ec:	4313      	orrs	r3, r2
 80047ee:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	015a      	lsls	r2, r3, #5
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	4413      	add	r3, r2
 80047f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d11a      	bne.n	800483c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	015a      	lsls	r2, r3, #5
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	4413      	add	r3, r2
 800480e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	791b      	ldrb	r3, [r3, #4]
 8004820:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004822:	430b      	orrs	r3, r1
 8004824:	4313      	orrs	r3, r2
 8004826:	68ba      	ldr	r2, [r7, #8]
 8004828:	0151      	lsls	r1, r2, #5
 800482a:	68fa      	ldr	r2, [r7, #12]
 800482c:	440a      	add	r2, r1
 800482e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004832:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004836:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800483a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800483c:	2300      	movs	r3, #0
}
 800483e:	4618      	mov	r0, r3
 8004840:	3714      	adds	r7, #20
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
	...

0800484c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800484c:	b480      	push	{r7}
 800484e:	b085      	sub	sp, #20
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
 8004854:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	785b      	ldrb	r3, [r3, #1]
 8004864:	2b01      	cmp	r3, #1
 8004866:	d161      	bne.n	800492c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	015a      	lsls	r2, r3, #5
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	4413      	add	r3, r2
 8004870:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800487a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800487e:	d11f      	bne.n	80048c0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	015a      	lsls	r2, r3, #5
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	4413      	add	r3, r2
 8004888:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	68ba      	ldr	r2, [r7, #8]
 8004890:	0151      	lsls	r1, r2, #5
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	440a      	add	r2, r1
 8004896:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800489a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800489e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	015a      	lsls	r2, r3, #5
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	4413      	add	r3, r2
 80048a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	68ba      	ldr	r2, [r7, #8]
 80048b0:	0151      	lsls	r1, r2, #5
 80048b2:	68fa      	ldr	r2, [r7, #12]
 80048b4:	440a      	add	r2, r1
 80048b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80048ba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80048be:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	f003 030f 	and.w	r3, r3, #15
 80048d0:	2101      	movs	r1, #1
 80048d2:	fa01 f303 	lsl.w	r3, r1, r3
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	43db      	mvns	r3, r3
 80048da:	68f9      	ldr	r1, [r7, #12]
 80048dc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80048e0:	4013      	ands	r3, r2
 80048e2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048ea:	69da      	ldr	r2, [r3, #28]
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	781b      	ldrb	r3, [r3, #0]
 80048f0:	f003 030f 	and.w	r3, r3, #15
 80048f4:	2101      	movs	r1, #1
 80048f6:	fa01 f303 	lsl.w	r3, r1, r3
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	43db      	mvns	r3, r3
 80048fe:	68f9      	ldr	r1, [r7, #12]
 8004900:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004904:	4013      	ands	r3, r2
 8004906:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	015a      	lsls	r2, r3, #5
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	4413      	add	r3, r2
 8004910:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	0159      	lsls	r1, r3, #5
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	440b      	add	r3, r1
 800491e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004922:	4619      	mov	r1, r3
 8004924:	4b35      	ldr	r3, [pc, #212]	@ (80049fc <USB_DeactivateEndpoint+0x1b0>)
 8004926:	4013      	ands	r3, r2
 8004928:	600b      	str	r3, [r1, #0]
 800492a:	e060      	b.n	80049ee <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	015a      	lsls	r2, r3, #5
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	4413      	add	r3, r2
 8004934:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800493e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004942:	d11f      	bne.n	8004984 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	015a      	lsls	r2, r3, #5
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	4413      	add	r3, r2
 800494c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	68ba      	ldr	r2, [r7, #8]
 8004954:	0151      	lsls	r1, r2, #5
 8004956:	68fa      	ldr	r2, [r7, #12]
 8004958:	440a      	add	r2, r1
 800495a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800495e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004962:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	015a      	lsls	r2, r3, #5
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	4413      	add	r3, r2
 800496c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	68ba      	ldr	r2, [r7, #8]
 8004974:	0151      	lsls	r1, r2, #5
 8004976:	68fa      	ldr	r2, [r7, #12]
 8004978:	440a      	add	r2, r1
 800497a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800497e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004982:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800498a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	781b      	ldrb	r3, [r3, #0]
 8004990:	f003 030f 	and.w	r3, r3, #15
 8004994:	2101      	movs	r1, #1
 8004996:	fa01 f303 	lsl.w	r3, r1, r3
 800499a:	041b      	lsls	r3, r3, #16
 800499c:	43db      	mvns	r3, r3
 800499e:	68f9      	ldr	r1, [r7, #12]
 80049a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80049a4:	4013      	ands	r3, r2
 80049a6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049ae:	69da      	ldr	r2, [r3, #28]
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	781b      	ldrb	r3, [r3, #0]
 80049b4:	f003 030f 	and.w	r3, r3, #15
 80049b8:	2101      	movs	r1, #1
 80049ba:	fa01 f303 	lsl.w	r3, r1, r3
 80049be:	041b      	lsls	r3, r3, #16
 80049c0:	43db      	mvns	r3, r3
 80049c2:	68f9      	ldr	r1, [r7, #12]
 80049c4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80049c8:	4013      	ands	r3, r2
 80049ca:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	015a      	lsls	r2, r3, #5
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	4413      	add	r3, r2
 80049d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	0159      	lsls	r1, r3, #5
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	440b      	add	r3, r1
 80049e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80049e6:	4619      	mov	r1, r3
 80049e8:	4b05      	ldr	r3, [pc, #20]	@ (8004a00 <USB_DeactivateEndpoint+0x1b4>)
 80049ea:	4013      	ands	r3, r2
 80049ec:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3714      	adds	r7, #20
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr
 80049fc:	ec337800 	.word	0xec337800
 8004a00:	eff37800 	.word	0xeff37800

08004a04 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b08a      	sub	sp, #40	@ 0x28
 8004a08:	af02      	add	r7, sp, #8
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	4613      	mov	r3, r2
 8004a10:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	781b      	ldrb	r3, [r3, #0]
 8004a1a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	785b      	ldrb	r3, [r3, #1]
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	f040 817f 	bne.w	8004d24 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	691b      	ldr	r3, [r3, #16]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d132      	bne.n	8004a94 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004a2e:	69bb      	ldr	r3, [r7, #24]
 8004a30:	015a      	lsls	r2, r3, #5
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	4413      	add	r3, r2
 8004a36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a3a:	691b      	ldr	r3, [r3, #16]
 8004a3c:	69ba      	ldr	r2, [r7, #24]
 8004a3e:	0151      	lsls	r1, r2, #5
 8004a40:	69fa      	ldr	r2, [r7, #28]
 8004a42:	440a      	add	r2, r1
 8004a44:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a48:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004a4c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004a50:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004a52:	69bb      	ldr	r3, [r7, #24]
 8004a54:	015a      	lsls	r2, r3, #5
 8004a56:	69fb      	ldr	r3, [r7, #28]
 8004a58:	4413      	add	r3, r2
 8004a5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a5e:	691b      	ldr	r3, [r3, #16]
 8004a60:	69ba      	ldr	r2, [r7, #24]
 8004a62:	0151      	lsls	r1, r2, #5
 8004a64:	69fa      	ldr	r2, [r7, #28]
 8004a66:	440a      	add	r2, r1
 8004a68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a6c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004a70:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004a72:	69bb      	ldr	r3, [r7, #24]
 8004a74:	015a      	lsls	r2, r3, #5
 8004a76:	69fb      	ldr	r3, [r7, #28]
 8004a78:	4413      	add	r3, r2
 8004a7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a7e:	691b      	ldr	r3, [r3, #16]
 8004a80:	69ba      	ldr	r2, [r7, #24]
 8004a82:	0151      	lsls	r1, r2, #5
 8004a84:	69fa      	ldr	r2, [r7, #28]
 8004a86:	440a      	add	r2, r1
 8004a88:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a8c:	0cdb      	lsrs	r3, r3, #19
 8004a8e:	04db      	lsls	r3, r3, #19
 8004a90:	6113      	str	r3, [r2, #16]
 8004a92:	e097      	b.n	8004bc4 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004a94:	69bb      	ldr	r3, [r7, #24]
 8004a96:	015a      	lsls	r2, r3, #5
 8004a98:	69fb      	ldr	r3, [r7, #28]
 8004a9a:	4413      	add	r3, r2
 8004a9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	69ba      	ldr	r2, [r7, #24]
 8004aa4:	0151      	lsls	r1, r2, #5
 8004aa6:	69fa      	ldr	r2, [r7, #28]
 8004aa8:	440a      	add	r2, r1
 8004aaa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004aae:	0cdb      	lsrs	r3, r3, #19
 8004ab0:	04db      	lsls	r3, r3, #19
 8004ab2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004ab4:	69bb      	ldr	r3, [r7, #24]
 8004ab6:	015a      	lsls	r2, r3, #5
 8004ab8:	69fb      	ldr	r3, [r7, #28]
 8004aba:	4413      	add	r3, r2
 8004abc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ac0:	691b      	ldr	r3, [r3, #16]
 8004ac2:	69ba      	ldr	r2, [r7, #24]
 8004ac4:	0151      	lsls	r1, r2, #5
 8004ac6:	69fa      	ldr	r2, [r7, #28]
 8004ac8:	440a      	add	r2, r1
 8004aca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004ace:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004ad2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004ad6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8004ad8:	69bb      	ldr	r3, [r7, #24]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d11a      	bne.n	8004b14 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	691a      	ldr	r2, [r3, #16]
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d903      	bls.n	8004af2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	689a      	ldr	r2, [r3, #8]
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004af2:	69bb      	ldr	r3, [r7, #24]
 8004af4:	015a      	lsls	r2, r3, #5
 8004af6:	69fb      	ldr	r3, [r7, #28]
 8004af8:	4413      	add	r3, r2
 8004afa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004afe:	691b      	ldr	r3, [r3, #16]
 8004b00:	69ba      	ldr	r2, [r7, #24]
 8004b02:	0151      	lsls	r1, r2, #5
 8004b04:	69fa      	ldr	r2, [r7, #28]
 8004b06:	440a      	add	r2, r1
 8004b08:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b0c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004b10:	6113      	str	r3, [r2, #16]
 8004b12:	e044      	b.n	8004b9e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	691a      	ldr	r2, [r3, #16]
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	4413      	add	r3, r2
 8004b1e:	1e5a      	subs	r2, r3, #1
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b28:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8004b2a:	69bb      	ldr	r3, [r7, #24]
 8004b2c:	015a      	lsls	r2, r3, #5
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	4413      	add	r3, r2
 8004b32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b36:	691a      	ldr	r2, [r3, #16]
 8004b38:	8afb      	ldrh	r3, [r7, #22]
 8004b3a:	04d9      	lsls	r1, r3, #19
 8004b3c:	4ba4      	ldr	r3, [pc, #656]	@ (8004dd0 <USB_EPStartXfer+0x3cc>)
 8004b3e:	400b      	ands	r3, r1
 8004b40:	69b9      	ldr	r1, [r7, #24]
 8004b42:	0148      	lsls	r0, r1, #5
 8004b44:	69f9      	ldr	r1, [r7, #28]
 8004b46:	4401      	add	r1, r0
 8004b48:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	791b      	ldrb	r3, [r3, #4]
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d122      	bne.n	8004b9e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004b58:	69bb      	ldr	r3, [r7, #24]
 8004b5a:	015a      	lsls	r2, r3, #5
 8004b5c:	69fb      	ldr	r3, [r7, #28]
 8004b5e:	4413      	add	r3, r2
 8004b60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b64:	691b      	ldr	r3, [r3, #16]
 8004b66:	69ba      	ldr	r2, [r7, #24]
 8004b68:	0151      	lsls	r1, r2, #5
 8004b6a:	69fa      	ldr	r2, [r7, #28]
 8004b6c:	440a      	add	r2, r1
 8004b6e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b72:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8004b76:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8004b78:	69bb      	ldr	r3, [r7, #24]
 8004b7a:	015a      	lsls	r2, r3, #5
 8004b7c:	69fb      	ldr	r3, [r7, #28]
 8004b7e:	4413      	add	r3, r2
 8004b80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b84:	691a      	ldr	r2, [r3, #16]
 8004b86:	8afb      	ldrh	r3, [r7, #22]
 8004b88:	075b      	lsls	r3, r3, #29
 8004b8a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8004b8e:	69b9      	ldr	r1, [r7, #24]
 8004b90:	0148      	lsls	r0, r1, #5
 8004b92:	69f9      	ldr	r1, [r7, #28]
 8004b94:	4401      	add	r1, r0
 8004b96:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004b9e:	69bb      	ldr	r3, [r7, #24]
 8004ba0:	015a      	lsls	r2, r3, #5
 8004ba2:	69fb      	ldr	r3, [r7, #28]
 8004ba4:	4413      	add	r3, r2
 8004ba6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004baa:	691a      	ldr	r2, [r3, #16]
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	691b      	ldr	r3, [r3, #16]
 8004bb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bb4:	69b9      	ldr	r1, [r7, #24]
 8004bb6:	0148      	lsls	r0, r1, #5
 8004bb8:	69f9      	ldr	r1, [r7, #28]
 8004bba:	4401      	add	r1, r0
 8004bbc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004bc4:	79fb      	ldrb	r3, [r7, #7]
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	d14b      	bne.n	8004c62 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	69db      	ldr	r3, [r3, #28]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d009      	beq.n	8004be6 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004bd2:	69bb      	ldr	r3, [r7, #24]
 8004bd4:	015a      	lsls	r2, r3, #5
 8004bd6:	69fb      	ldr	r3, [r7, #28]
 8004bd8:	4413      	add	r3, r2
 8004bda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bde:	461a      	mov	r2, r3
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	69db      	ldr	r3, [r3, #28]
 8004be4:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	791b      	ldrb	r3, [r3, #4]
 8004bea:	2b01      	cmp	r3, #1
 8004bec:	d128      	bne.n	8004c40 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004bee:	69fb      	ldr	r3, [r7, #28]
 8004bf0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d110      	bne.n	8004c20 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004bfe:	69bb      	ldr	r3, [r7, #24]
 8004c00:	015a      	lsls	r2, r3, #5
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	4413      	add	r3, r2
 8004c06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	69ba      	ldr	r2, [r7, #24]
 8004c0e:	0151      	lsls	r1, r2, #5
 8004c10:	69fa      	ldr	r2, [r7, #28]
 8004c12:	440a      	add	r2, r1
 8004c14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c18:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004c1c:	6013      	str	r3, [r2, #0]
 8004c1e:	e00f      	b.n	8004c40 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004c20:	69bb      	ldr	r3, [r7, #24]
 8004c22:	015a      	lsls	r2, r3, #5
 8004c24:	69fb      	ldr	r3, [r7, #28]
 8004c26:	4413      	add	r3, r2
 8004c28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	69ba      	ldr	r2, [r7, #24]
 8004c30:	0151      	lsls	r1, r2, #5
 8004c32:	69fa      	ldr	r2, [r7, #28]
 8004c34:	440a      	add	r2, r1
 8004c36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c3e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	015a      	lsls	r2, r3, #5
 8004c44:	69fb      	ldr	r3, [r7, #28]
 8004c46:	4413      	add	r3, r2
 8004c48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	69ba      	ldr	r2, [r7, #24]
 8004c50:	0151      	lsls	r1, r2, #5
 8004c52:	69fa      	ldr	r2, [r7, #28]
 8004c54:	440a      	add	r2, r1
 8004c56:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c5a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004c5e:	6013      	str	r3, [r2, #0]
 8004c60:	e166      	b.n	8004f30 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004c62:	69bb      	ldr	r3, [r7, #24]
 8004c64:	015a      	lsls	r2, r3, #5
 8004c66:	69fb      	ldr	r3, [r7, #28]
 8004c68:	4413      	add	r3, r2
 8004c6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	69ba      	ldr	r2, [r7, #24]
 8004c72:	0151      	lsls	r1, r2, #5
 8004c74:	69fa      	ldr	r2, [r7, #28]
 8004c76:	440a      	add	r2, r1
 8004c78:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004c7c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004c80:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	791b      	ldrb	r3, [r3, #4]
 8004c86:	2b01      	cmp	r3, #1
 8004c88:	d015      	beq.n	8004cb6 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	691b      	ldr	r3, [r3, #16]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	f000 814e 	beq.w	8004f30 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004c94:	69fb      	ldr	r3, [r7, #28]
 8004c96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c9a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	781b      	ldrb	r3, [r3, #0]
 8004ca0:	f003 030f 	and.w	r3, r3, #15
 8004ca4:	2101      	movs	r1, #1
 8004ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8004caa:	69f9      	ldr	r1, [r7, #28]
 8004cac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	634b      	str	r3, [r1, #52]	@ 0x34
 8004cb4:	e13c      	b.n	8004f30 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d110      	bne.n	8004ce8 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	015a      	lsls	r2, r3, #5
 8004cca:	69fb      	ldr	r3, [r7, #28]
 8004ccc:	4413      	add	r3, r2
 8004cce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	69ba      	ldr	r2, [r7, #24]
 8004cd6:	0151      	lsls	r1, r2, #5
 8004cd8:	69fa      	ldr	r2, [r7, #28]
 8004cda:	440a      	add	r2, r1
 8004cdc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004ce0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004ce4:	6013      	str	r3, [r2, #0]
 8004ce6:	e00f      	b.n	8004d08 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004ce8:	69bb      	ldr	r3, [r7, #24]
 8004cea:	015a      	lsls	r2, r3, #5
 8004cec:	69fb      	ldr	r3, [r7, #28]
 8004cee:	4413      	add	r3, r2
 8004cf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	69ba      	ldr	r2, [r7, #24]
 8004cf8:	0151      	lsls	r1, r2, #5
 8004cfa:	69fa      	ldr	r2, [r7, #28]
 8004cfc:	440a      	add	r2, r1
 8004cfe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d06:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	68d9      	ldr	r1, [r3, #12]
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	781a      	ldrb	r2, [r3, #0]
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	691b      	ldr	r3, [r3, #16]
 8004d14:	b298      	uxth	r0, r3
 8004d16:	79fb      	ldrb	r3, [r7, #7]
 8004d18:	9300      	str	r3, [sp, #0]
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	68f8      	ldr	r0, [r7, #12]
 8004d1e:	f000 f9b9 	bl	8005094 <USB_WritePacket>
 8004d22:	e105      	b.n	8004f30 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004d24:	69bb      	ldr	r3, [r7, #24]
 8004d26:	015a      	lsls	r2, r3, #5
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	4413      	add	r3, r2
 8004d2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d30:	691b      	ldr	r3, [r3, #16]
 8004d32:	69ba      	ldr	r2, [r7, #24]
 8004d34:	0151      	lsls	r1, r2, #5
 8004d36:	69fa      	ldr	r2, [r7, #28]
 8004d38:	440a      	add	r2, r1
 8004d3a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004d3e:	0cdb      	lsrs	r3, r3, #19
 8004d40:	04db      	lsls	r3, r3, #19
 8004d42:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004d44:	69bb      	ldr	r3, [r7, #24]
 8004d46:	015a      	lsls	r2, r3, #5
 8004d48:	69fb      	ldr	r3, [r7, #28]
 8004d4a:	4413      	add	r3, r2
 8004d4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d50:	691b      	ldr	r3, [r3, #16]
 8004d52:	69ba      	ldr	r2, [r7, #24]
 8004d54:	0151      	lsls	r1, r2, #5
 8004d56:	69fa      	ldr	r2, [r7, #28]
 8004d58:	440a      	add	r2, r1
 8004d5a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004d5e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004d62:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004d66:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8004d68:	69bb      	ldr	r3, [r7, #24]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d132      	bne.n	8004dd4 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	691b      	ldr	r3, [r3, #16]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d003      	beq.n	8004d7e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	689a      	ldr	r2, [r3, #8]
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	689a      	ldr	r2, [r3, #8]
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8004d86:	69bb      	ldr	r3, [r7, #24]
 8004d88:	015a      	lsls	r2, r3, #5
 8004d8a:	69fb      	ldr	r3, [r7, #28]
 8004d8c:	4413      	add	r3, r2
 8004d8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d92:	691a      	ldr	r2, [r3, #16]
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	6a1b      	ldr	r3, [r3, #32]
 8004d98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d9c:	69b9      	ldr	r1, [r7, #24]
 8004d9e:	0148      	lsls	r0, r1, #5
 8004da0:	69f9      	ldr	r1, [r7, #28]
 8004da2:	4401      	add	r1, r0
 8004da4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004da8:	4313      	orrs	r3, r2
 8004daa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004dac:	69bb      	ldr	r3, [r7, #24]
 8004dae:	015a      	lsls	r2, r3, #5
 8004db0:	69fb      	ldr	r3, [r7, #28]
 8004db2:	4413      	add	r3, r2
 8004db4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004db8:	691b      	ldr	r3, [r3, #16]
 8004dba:	69ba      	ldr	r2, [r7, #24]
 8004dbc:	0151      	lsls	r1, r2, #5
 8004dbe:	69fa      	ldr	r2, [r7, #28]
 8004dc0:	440a      	add	r2, r1
 8004dc2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004dc6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004dca:	6113      	str	r3, [r2, #16]
 8004dcc:	e062      	b.n	8004e94 <USB_EPStartXfer+0x490>
 8004dce:	bf00      	nop
 8004dd0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	691b      	ldr	r3, [r3, #16]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d123      	bne.n	8004e24 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	015a      	lsls	r2, r3, #5
 8004de0:	69fb      	ldr	r3, [r7, #28]
 8004de2:	4413      	add	r3, r2
 8004de4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004de8:	691a      	ldr	r2, [r3, #16]
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004df2:	69b9      	ldr	r1, [r7, #24]
 8004df4:	0148      	lsls	r0, r1, #5
 8004df6:	69f9      	ldr	r1, [r7, #28]
 8004df8:	4401      	add	r1, r0
 8004dfa:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004e02:	69bb      	ldr	r3, [r7, #24]
 8004e04:	015a      	lsls	r2, r3, #5
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	4413      	add	r3, r2
 8004e0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e0e:	691b      	ldr	r3, [r3, #16]
 8004e10:	69ba      	ldr	r2, [r7, #24]
 8004e12:	0151      	lsls	r1, r2, #5
 8004e14:	69fa      	ldr	r2, [r7, #28]
 8004e16:	440a      	add	r2, r1
 8004e18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004e1c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004e20:	6113      	str	r3, [r2, #16]
 8004e22:	e037      	b.n	8004e94 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	691a      	ldr	r2, [r3, #16]
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	4413      	add	r3, r2
 8004e2e:	1e5a      	subs	r2, r3, #1
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e38:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	8afa      	ldrh	r2, [r7, #22]
 8004e40:	fb03 f202 	mul.w	r2, r3, r2
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004e48:	69bb      	ldr	r3, [r7, #24]
 8004e4a:	015a      	lsls	r2, r3, #5
 8004e4c:	69fb      	ldr	r3, [r7, #28]
 8004e4e:	4413      	add	r3, r2
 8004e50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e54:	691a      	ldr	r2, [r3, #16]
 8004e56:	8afb      	ldrh	r3, [r7, #22]
 8004e58:	04d9      	lsls	r1, r3, #19
 8004e5a:	4b38      	ldr	r3, [pc, #224]	@ (8004f3c <USB_EPStartXfer+0x538>)
 8004e5c:	400b      	ands	r3, r1
 8004e5e:	69b9      	ldr	r1, [r7, #24]
 8004e60:	0148      	lsls	r0, r1, #5
 8004e62:	69f9      	ldr	r1, [r7, #28]
 8004e64:	4401      	add	r1, r0
 8004e66:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8004e6e:	69bb      	ldr	r3, [r7, #24]
 8004e70:	015a      	lsls	r2, r3, #5
 8004e72:	69fb      	ldr	r3, [r7, #28]
 8004e74:	4413      	add	r3, r2
 8004e76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e7a:	691a      	ldr	r2, [r3, #16]
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	6a1b      	ldr	r3, [r3, #32]
 8004e80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e84:	69b9      	ldr	r1, [r7, #24]
 8004e86:	0148      	lsls	r0, r1, #5
 8004e88:	69f9      	ldr	r1, [r7, #28]
 8004e8a:	4401      	add	r1, r0
 8004e8c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004e90:	4313      	orrs	r3, r2
 8004e92:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8004e94:	79fb      	ldrb	r3, [r7, #7]
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d10d      	bne.n	8004eb6 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d009      	beq.n	8004eb6 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	68d9      	ldr	r1, [r3, #12]
 8004ea6:	69bb      	ldr	r3, [r7, #24]
 8004ea8:	015a      	lsls	r2, r3, #5
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	4413      	add	r3, r2
 8004eae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004eb2:	460a      	mov	r2, r1
 8004eb4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	791b      	ldrb	r3, [r3, #4]
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d128      	bne.n	8004f10 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004ebe:	69fb      	ldr	r3, [r7, #28]
 8004ec0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d110      	bne.n	8004ef0 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004ece:	69bb      	ldr	r3, [r7, #24]
 8004ed0:	015a      	lsls	r2, r3, #5
 8004ed2:	69fb      	ldr	r3, [r7, #28]
 8004ed4:	4413      	add	r3, r2
 8004ed6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	69ba      	ldr	r2, [r7, #24]
 8004ede:	0151      	lsls	r1, r2, #5
 8004ee0:	69fa      	ldr	r2, [r7, #28]
 8004ee2:	440a      	add	r2, r1
 8004ee4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ee8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004eec:	6013      	str	r3, [r2, #0]
 8004eee:	e00f      	b.n	8004f10 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	015a      	lsls	r2, r3, #5
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	4413      	add	r3, r2
 8004ef8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	69ba      	ldr	r2, [r7, #24]
 8004f00:	0151      	lsls	r1, r2, #5
 8004f02:	69fa      	ldr	r2, [r7, #28]
 8004f04:	440a      	add	r2, r1
 8004f06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004f0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f0e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004f10:	69bb      	ldr	r3, [r7, #24]
 8004f12:	015a      	lsls	r2, r3, #5
 8004f14:	69fb      	ldr	r3, [r7, #28]
 8004f16:	4413      	add	r3, r2
 8004f18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	69ba      	ldr	r2, [r7, #24]
 8004f20:	0151      	lsls	r1, r2, #5
 8004f22:	69fa      	ldr	r2, [r7, #28]
 8004f24:	440a      	add	r2, r1
 8004f26:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004f2a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004f2e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004f30:	2300      	movs	r3, #0
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3720      	adds	r7, #32
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop
 8004f3c:	1ff80000 	.word	0x1ff80000

08004f40 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b087      	sub	sp, #28
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
 8004f48:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	785b      	ldrb	r3, [r3, #1]
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d14a      	bne.n	8004ff4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	781b      	ldrb	r3, [r3, #0]
 8004f62:	015a      	lsls	r2, r3, #5
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	4413      	add	r3, r2
 8004f68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004f72:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004f76:	f040 8086 	bne.w	8005086 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	781b      	ldrb	r3, [r3, #0]
 8004f7e:	015a      	lsls	r2, r3, #5
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	4413      	add	r3, r2
 8004f84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	683a      	ldr	r2, [r7, #0]
 8004f8c:	7812      	ldrb	r2, [r2, #0]
 8004f8e:	0151      	lsls	r1, r2, #5
 8004f90:	693a      	ldr	r2, [r7, #16]
 8004f92:	440a      	add	r2, r1
 8004f94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f98:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004f9c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	781b      	ldrb	r3, [r3, #0]
 8004fa2:	015a      	lsls	r2, r3, #5
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	4413      	add	r3, r2
 8004fa8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	683a      	ldr	r2, [r7, #0]
 8004fb0:	7812      	ldrb	r2, [r2, #0]
 8004fb2:	0151      	lsls	r1, r2, #5
 8004fb4:	693a      	ldr	r2, [r7, #16]
 8004fb6:	440a      	add	r2, r1
 8004fb8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004fbc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004fc0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	3301      	adds	r3, #1
 8004fc6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d902      	bls.n	8004fd8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	75fb      	strb	r3, [r7, #23]
          break;
 8004fd6:	e056      	b.n	8005086 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	781b      	ldrb	r3, [r3, #0]
 8004fdc:	015a      	lsls	r2, r3, #5
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	4413      	add	r3, r2
 8004fe2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004fec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004ff0:	d0e7      	beq.n	8004fc2 <USB_EPStopXfer+0x82>
 8004ff2:	e048      	b.n	8005086 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	781b      	ldrb	r3, [r3, #0]
 8004ff8:	015a      	lsls	r2, r3, #5
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	4413      	add	r3, r2
 8004ffe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005008:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800500c:	d13b      	bne.n	8005086 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	781b      	ldrb	r3, [r3, #0]
 8005012:	015a      	lsls	r2, r3, #5
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	4413      	add	r3, r2
 8005018:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	683a      	ldr	r2, [r7, #0]
 8005020:	7812      	ldrb	r2, [r2, #0]
 8005022:	0151      	lsls	r1, r2, #5
 8005024:	693a      	ldr	r2, [r7, #16]
 8005026:	440a      	add	r2, r1
 8005028:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800502c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005030:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	781b      	ldrb	r3, [r3, #0]
 8005036:	015a      	lsls	r2, r3, #5
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	4413      	add	r3, r2
 800503c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	683a      	ldr	r2, [r7, #0]
 8005044:	7812      	ldrb	r2, [r2, #0]
 8005046:	0151      	lsls	r1, r2, #5
 8005048:	693a      	ldr	r2, [r7, #16]
 800504a:	440a      	add	r2, r1
 800504c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005050:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005054:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	3301      	adds	r3, #1
 800505a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005062:	4293      	cmp	r3, r2
 8005064:	d902      	bls.n	800506c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	75fb      	strb	r3, [r7, #23]
          break;
 800506a:	e00c      	b.n	8005086 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	781b      	ldrb	r3, [r3, #0]
 8005070:	015a      	lsls	r2, r3, #5
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	4413      	add	r3, r2
 8005076:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005080:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005084:	d0e7      	beq.n	8005056 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005086:	7dfb      	ldrb	r3, [r7, #23]
}
 8005088:	4618      	mov	r0, r3
 800508a:	371c      	adds	r7, #28
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr

08005094 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005094:	b480      	push	{r7}
 8005096:	b089      	sub	sp, #36	@ 0x24
 8005098:	af00      	add	r7, sp, #0
 800509a:	60f8      	str	r0, [r7, #12]
 800509c:	60b9      	str	r1, [r7, #8]
 800509e:	4611      	mov	r1, r2
 80050a0:	461a      	mov	r2, r3
 80050a2:	460b      	mov	r3, r1
 80050a4:	71fb      	strb	r3, [r7, #7]
 80050a6:	4613      	mov	r3, r2
 80050a8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80050b2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d123      	bne.n	8005102 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80050ba:	88bb      	ldrh	r3, [r7, #4]
 80050bc:	3303      	adds	r3, #3
 80050be:	089b      	lsrs	r3, r3, #2
 80050c0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80050c2:	2300      	movs	r3, #0
 80050c4:	61bb      	str	r3, [r7, #24]
 80050c6:	e018      	b.n	80050fa <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80050c8:	79fb      	ldrb	r3, [r7, #7]
 80050ca:	031a      	lsls	r2, r3, #12
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	4413      	add	r3, r2
 80050d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80050d4:	461a      	mov	r2, r3
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	6013      	str	r3, [r2, #0]
      pSrc++;
 80050dc:	69fb      	ldr	r3, [r7, #28]
 80050de:	3301      	adds	r3, #1
 80050e0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80050e2:	69fb      	ldr	r3, [r7, #28]
 80050e4:	3301      	adds	r3, #1
 80050e6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	3301      	adds	r3, #1
 80050ec:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	3301      	adds	r3, #1
 80050f2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80050f4:	69bb      	ldr	r3, [r7, #24]
 80050f6:	3301      	adds	r3, #1
 80050f8:	61bb      	str	r3, [r7, #24]
 80050fa:	69ba      	ldr	r2, [r7, #24]
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	429a      	cmp	r2, r3
 8005100:	d3e2      	bcc.n	80050c8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005102:	2300      	movs	r3, #0
}
 8005104:	4618      	mov	r0, r3
 8005106:	3724      	adds	r7, #36	@ 0x24
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr

08005110 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005110:	b480      	push	{r7}
 8005112:	b08b      	sub	sp, #44	@ 0x2c
 8005114:	af00      	add	r7, sp, #0
 8005116:	60f8      	str	r0, [r7, #12]
 8005118:	60b9      	str	r1, [r7, #8]
 800511a:	4613      	mov	r3, r2
 800511c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005126:	88fb      	ldrh	r3, [r7, #6]
 8005128:	089b      	lsrs	r3, r3, #2
 800512a:	b29b      	uxth	r3, r3
 800512c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800512e:	88fb      	ldrh	r3, [r7, #6]
 8005130:	f003 0303 	and.w	r3, r3, #3
 8005134:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005136:	2300      	movs	r3, #0
 8005138:	623b      	str	r3, [r7, #32]
 800513a:	e014      	b.n	8005166 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800513c:	69bb      	ldr	r3, [r7, #24]
 800513e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005146:	601a      	str	r2, [r3, #0]
    pDest++;
 8005148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800514a:	3301      	adds	r3, #1
 800514c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800514e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005150:	3301      	adds	r3, #1
 8005152:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005156:	3301      	adds	r3, #1
 8005158:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800515a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800515c:	3301      	adds	r3, #1
 800515e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005160:	6a3b      	ldr	r3, [r7, #32]
 8005162:	3301      	adds	r3, #1
 8005164:	623b      	str	r3, [r7, #32]
 8005166:	6a3a      	ldr	r2, [r7, #32]
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	429a      	cmp	r2, r3
 800516c:	d3e6      	bcc.n	800513c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800516e:	8bfb      	ldrh	r3, [r7, #30]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d01e      	beq.n	80051b2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005174:	2300      	movs	r3, #0
 8005176:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005178:	69bb      	ldr	r3, [r7, #24]
 800517a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800517e:	461a      	mov	r2, r3
 8005180:	f107 0310 	add.w	r3, r7, #16
 8005184:	6812      	ldr	r2, [r2, #0]
 8005186:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005188:	693a      	ldr	r2, [r7, #16]
 800518a:	6a3b      	ldr	r3, [r7, #32]
 800518c:	b2db      	uxtb	r3, r3
 800518e:	00db      	lsls	r3, r3, #3
 8005190:	fa22 f303 	lsr.w	r3, r2, r3
 8005194:	b2da      	uxtb	r2, r3
 8005196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005198:	701a      	strb	r2, [r3, #0]
      i++;
 800519a:	6a3b      	ldr	r3, [r7, #32]
 800519c:	3301      	adds	r3, #1
 800519e:	623b      	str	r3, [r7, #32]
      pDest++;
 80051a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a2:	3301      	adds	r3, #1
 80051a4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80051a6:	8bfb      	ldrh	r3, [r7, #30]
 80051a8:	3b01      	subs	r3, #1
 80051aa:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80051ac:	8bfb      	ldrh	r3, [r7, #30]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d1ea      	bne.n	8005188 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80051b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	372c      	adds	r7, #44	@ 0x2c
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr

080051c0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b085      	sub	sp, #20
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	781b      	ldrb	r3, [r3, #0]
 80051d2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	785b      	ldrb	r3, [r3, #1]
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d12c      	bne.n	8005236 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	015a      	lsls	r2, r3, #5
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	4413      	add	r3, r2
 80051e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	db12      	blt.n	8005214 <USB_EPSetStall+0x54>
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d00f      	beq.n	8005214 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	015a      	lsls	r2, r3, #5
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	4413      	add	r3, r2
 80051fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	68ba      	ldr	r2, [r7, #8]
 8005204:	0151      	lsls	r1, r2, #5
 8005206:	68fa      	ldr	r2, [r7, #12]
 8005208:	440a      	add	r2, r1
 800520a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800520e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005212:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	015a      	lsls	r2, r3, #5
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	4413      	add	r3, r2
 800521c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	68ba      	ldr	r2, [r7, #8]
 8005224:	0151      	lsls	r1, r2, #5
 8005226:	68fa      	ldr	r2, [r7, #12]
 8005228:	440a      	add	r2, r1
 800522a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800522e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005232:	6013      	str	r3, [r2, #0]
 8005234:	e02b      	b.n	800528e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	015a      	lsls	r2, r3, #5
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	4413      	add	r3, r2
 800523e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	2b00      	cmp	r3, #0
 8005246:	db12      	blt.n	800526e <USB_EPSetStall+0xae>
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d00f      	beq.n	800526e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	015a      	lsls	r2, r3, #5
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	4413      	add	r3, r2
 8005256:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68ba      	ldr	r2, [r7, #8]
 800525e:	0151      	lsls	r1, r2, #5
 8005260:	68fa      	ldr	r2, [r7, #12]
 8005262:	440a      	add	r2, r1
 8005264:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005268:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800526c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	015a      	lsls	r2, r3, #5
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	4413      	add	r3, r2
 8005276:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68ba      	ldr	r2, [r7, #8]
 800527e:	0151      	lsls	r1, r2, #5
 8005280:	68fa      	ldr	r2, [r7, #12]
 8005282:	440a      	add	r2, r1
 8005284:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005288:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800528c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800528e:	2300      	movs	r3, #0
}
 8005290:	4618      	mov	r0, r3
 8005292:	3714      	adds	r7, #20
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr

0800529c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800529c:	b480      	push	{r7}
 800529e:	b085      	sub	sp, #20
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	781b      	ldrb	r3, [r3, #0]
 80052ae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	785b      	ldrb	r3, [r3, #1]
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d128      	bne.n	800530a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	015a      	lsls	r2, r3, #5
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	4413      	add	r3, r2
 80052c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	68ba      	ldr	r2, [r7, #8]
 80052c8:	0151      	lsls	r1, r2, #5
 80052ca:	68fa      	ldr	r2, [r7, #12]
 80052cc:	440a      	add	r2, r1
 80052ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80052d2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80052d6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	791b      	ldrb	r3, [r3, #4]
 80052dc:	2b03      	cmp	r3, #3
 80052de:	d003      	beq.n	80052e8 <USB_EPClearStall+0x4c>
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	791b      	ldrb	r3, [r3, #4]
 80052e4:	2b02      	cmp	r3, #2
 80052e6:	d138      	bne.n	800535a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	015a      	lsls	r2, r3, #5
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	4413      	add	r3, r2
 80052f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68ba      	ldr	r2, [r7, #8]
 80052f8:	0151      	lsls	r1, r2, #5
 80052fa:	68fa      	ldr	r2, [r7, #12]
 80052fc:	440a      	add	r2, r1
 80052fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005302:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005306:	6013      	str	r3, [r2, #0]
 8005308:	e027      	b.n	800535a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	015a      	lsls	r2, r3, #5
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	4413      	add	r3, r2
 8005312:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	68ba      	ldr	r2, [r7, #8]
 800531a:	0151      	lsls	r1, r2, #5
 800531c:	68fa      	ldr	r2, [r7, #12]
 800531e:	440a      	add	r2, r1
 8005320:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005324:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005328:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	791b      	ldrb	r3, [r3, #4]
 800532e:	2b03      	cmp	r3, #3
 8005330:	d003      	beq.n	800533a <USB_EPClearStall+0x9e>
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	791b      	ldrb	r3, [r3, #4]
 8005336:	2b02      	cmp	r3, #2
 8005338:	d10f      	bne.n	800535a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	015a      	lsls	r2, r3, #5
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	4413      	add	r3, r2
 8005342:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	68ba      	ldr	r2, [r7, #8]
 800534a:	0151      	lsls	r1, r2, #5
 800534c:	68fa      	ldr	r2, [r7, #12]
 800534e:	440a      	add	r2, r1
 8005350:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005354:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005358:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800535a:	2300      	movs	r3, #0
}
 800535c:	4618      	mov	r0, r3
 800535e:	3714      	adds	r7, #20
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr

08005368 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005368:	b480      	push	{r7}
 800536a:	b085      	sub	sp, #20
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	460b      	mov	r3, r1
 8005372:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	68fa      	ldr	r2, [r7, #12]
 8005382:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005386:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800538a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	78fb      	ldrb	r3, [r7, #3]
 8005396:	011b      	lsls	r3, r3, #4
 8005398:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800539c:	68f9      	ldr	r1, [r7, #12]
 800539e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80053a2:	4313      	orrs	r3, r2
 80053a4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80053a6:	2300      	movs	r3, #0
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3714      	adds	r7, #20
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr

080053b4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b085      	sub	sp, #20
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	68fa      	ldr	r2, [r7, #12]
 80053ca:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80053ce:	f023 0303 	bic.w	r3, r3, #3
 80053d2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	68fa      	ldr	r2, [r7, #12]
 80053de:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053e2:	f023 0302 	bic.w	r3, r3, #2
 80053e6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80053e8:	2300      	movs	r3, #0
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3714      	adds	r7, #20
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr

080053f6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80053f6:	b480      	push	{r7}
 80053f8:	b085      	sub	sp, #20
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	68fa      	ldr	r2, [r7, #12]
 800540c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005410:	f023 0303 	bic.w	r3, r3, #3
 8005414:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	68fa      	ldr	r2, [r7, #12]
 8005420:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005424:	f043 0302 	orr.w	r3, r3, #2
 8005428:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800542a:	2300      	movs	r3, #0
}
 800542c:	4618      	mov	r0, r3
 800542e:	3714      	adds	r7, #20
 8005430:	46bd      	mov	sp, r7
 8005432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005436:	4770      	bx	lr

08005438 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005438:	b480      	push	{r7}
 800543a:	b085      	sub	sp, #20
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	695b      	ldr	r3, [r3, #20]
 8005444:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	699b      	ldr	r3, [r3, #24]
 800544a:	68fa      	ldr	r2, [r7, #12]
 800544c:	4013      	ands	r3, r2
 800544e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005450:	68fb      	ldr	r3, [r7, #12]
}
 8005452:	4618      	mov	r0, r3
 8005454:	3714      	adds	r7, #20
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr

0800545e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800545e:	b480      	push	{r7}
 8005460:	b085      	sub	sp, #20
 8005462:	af00      	add	r7, sp, #0
 8005464:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005470:	699b      	ldr	r3, [r3, #24]
 8005472:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800547a:	69db      	ldr	r3, [r3, #28]
 800547c:	68ba      	ldr	r2, [r7, #8]
 800547e:	4013      	ands	r3, r2
 8005480:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	0c1b      	lsrs	r3, r3, #16
}
 8005486:	4618      	mov	r0, r3
 8005488:	3714      	adds	r7, #20
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr

08005492 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005492:	b480      	push	{r7}
 8005494:	b085      	sub	sp, #20
 8005496:	af00      	add	r7, sp, #0
 8005498:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054a4:	699b      	ldr	r3, [r3, #24]
 80054a6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054ae:	69db      	ldr	r3, [r3, #28]
 80054b0:	68ba      	ldr	r2, [r7, #8]
 80054b2:	4013      	ands	r3, r2
 80054b4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	b29b      	uxth	r3, r3
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3714      	adds	r7, #20
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr

080054c6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80054c6:	b480      	push	{r7}
 80054c8:	b085      	sub	sp, #20
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
 80054ce:	460b      	mov	r3, r1
 80054d0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80054d6:	78fb      	ldrb	r3, [r7, #3]
 80054d8:	015a      	lsls	r2, r3, #5
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	4413      	add	r3, r2
 80054de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054ec:	695b      	ldr	r3, [r3, #20]
 80054ee:	68ba      	ldr	r2, [r7, #8]
 80054f0:	4013      	ands	r3, r2
 80054f2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80054f4:	68bb      	ldr	r3, [r7, #8]
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3714      	adds	r7, #20
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr

08005502 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005502:	b480      	push	{r7}
 8005504:	b087      	sub	sp, #28
 8005506:	af00      	add	r7, sp, #0
 8005508:	6078      	str	r0, [r7, #4]
 800550a:	460b      	mov	r3, r1
 800550c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005518:	691b      	ldr	r3, [r3, #16]
 800551a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005522:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005524:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005526:	78fb      	ldrb	r3, [r7, #3]
 8005528:	f003 030f 	and.w	r3, r3, #15
 800552c:	68fa      	ldr	r2, [r7, #12]
 800552e:	fa22 f303 	lsr.w	r3, r2, r3
 8005532:	01db      	lsls	r3, r3, #7
 8005534:	b2db      	uxtb	r3, r3
 8005536:	693a      	ldr	r2, [r7, #16]
 8005538:	4313      	orrs	r3, r2
 800553a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800553c:	78fb      	ldrb	r3, [r7, #3]
 800553e:	015a      	lsls	r2, r3, #5
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	4413      	add	r3, r2
 8005544:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	693a      	ldr	r2, [r7, #16]
 800554c:	4013      	ands	r3, r2
 800554e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005550:	68bb      	ldr	r3, [r7, #8]
}
 8005552:	4618      	mov	r0, r3
 8005554:	371c      	adds	r7, #28
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr

0800555e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800555e:	b480      	push	{r7}
 8005560:	b083      	sub	sp, #12
 8005562:	af00      	add	r7, sp, #0
 8005564:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	695b      	ldr	r3, [r3, #20]
 800556a:	f003 0301 	and.w	r3, r3, #1
}
 800556e:	4618      	mov	r0, r3
 8005570:	370c      	adds	r7, #12
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr

0800557a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800557a:	b480      	push	{r7}
 800557c:	b085      	sub	sp, #20
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	68fa      	ldr	r2, [r7, #12]
 8005590:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005594:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005598:	f023 0307 	bic.w	r3, r3, #7
 800559c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	68fa      	ldr	r2, [r7, #12]
 80055a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80055ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055b0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80055b2:	2300      	movs	r3, #0
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3714      	adds	r7, #20
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr

080055c0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b087      	sub	sp, #28
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	60f8      	str	r0, [r7, #12]
 80055c8:	460b      	mov	r3, r1
 80055ca:	607a      	str	r2, [r7, #4]
 80055cc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	333c      	adds	r3, #60	@ 0x3c
 80055d6:	3304      	adds	r3, #4
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	4a26      	ldr	r2, [pc, #152]	@ (8005678 <USB_EP0_OutStart+0xb8>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d90a      	bls.n	80055fa <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80055f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80055f4:	d101      	bne.n	80055fa <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80055f6:	2300      	movs	r3, #0
 80055f8:	e037      	b.n	800566a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005600:	461a      	mov	r2, r3
 8005602:	2300      	movs	r3, #0
 8005604:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800560c:	691b      	ldr	r3, [r3, #16]
 800560e:	697a      	ldr	r2, [r7, #20]
 8005610:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005614:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005618:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005620:	691b      	ldr	r3, [r3, #16]
 8005622:	697a      	ldr	r2, [r7, #20]
 8005624:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005628:	f043 0318 	orr.w	r3, r3, #24
 800562c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005634:	691b      	ldr	r3, [r3, #16]
 8005636:	697a      	ldr	r2, [r7, #20]
 8005638:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800563c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8005640:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8005642:	7afb      	ldrb	r3, [r7, #11]
 8005644:	2b01      	cmp	r3, #1
 8005646:	d10f      	bne.n	8005668 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800564e:	461a      	mov	r2, r3
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	697a      	ldr	r2, [r7, #20]
 800565e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005662:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8005666:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	371c      	adds	r7, #28
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr
 8005676:	bf00      	nop
 8005678:	4f54300a 	.word	0x4f54300a

0800567c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800567c:	b480      	push	{r7}
 800567e:	b085      	sub	sp, #20
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005684:	2300      	movs	r3, #0
 8005686:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	3301      	adds	r3, #1
 800568c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005694:	d901      	bls.n	800569a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005696:	2303      	movs	r3, #3
 8005698:	e022      	b.n	80056e0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	691b      	ldr	r3, [r3, #16]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	daf2      	bge.n	8005688 <USB_CoreReset+0xc>

  count = 10U;
 80056a2:	230a      	movs	r3, #10
 80056a4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80056a6:	e002      	b.n	80056ae <USB_CoreReset+0x32>
  {
    count--;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	3b01      	subs	r3, #1
 80056ac:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d1f9      	bne.n	80056a8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	691b      	ldr	r3, [r3, #16]
 80056b8:	f043 0201 	orr.w	r2, r3, #1
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	3301      	adds	r3, #1
 80056c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80056cc:	d901      	bls.n	80056d2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80056ce:	2303      	movs	r3, #3
 80056d0:	e006      	b.n	80056e0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	691b      	ldr	r3, [r3, #16]
 80056d6:	f003 0301 	and.w	r3, r3, #1
 80056da:	2b01      	cmp	r3, #1
 80056dc:	d0f0      	beq.n	80056c0 <USB_CoreReset+0x44>

  return HAL_OK;
 80056de:	2300      	movs	r3, #0
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3714      	adds	r7, #20
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr

080056ec <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b084      	sub	sp, #16
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
 80056f4:	460b      	mov	r3, r1
 80056f6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80056f8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80056fc:	f004 ffb0 	bl	800a660 <USBD_static_malloc>
 8005700:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d109      	bne.n	800571c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	32b0      	adds	r2, #176	@ 0xb0
 8005712:	2100      	movs	r1, #0
 8005714:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005718:	2302      	movs	r3, #2
 800571a:	e0d4      	b.n	80058c6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800571c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8005720:	2100      	movs	r1, #0
 8005722:	68f8      	ldr	r0, [r7, #12]
 8005724:	f005 f800 	bl	800a728 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	32b0      	adds	r2, #176	@ 0xb0
 8005732:	68f9      	ldr	r1, [r7, #12]
 8005734:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	32b0      	adds	r2, #176	@ 0xb0
 8005742:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	7c1b      	ldrb	r3, [r3, #16]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d138      	bne.n	80057c6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005754:	4b5e      	ldr	r3, [pc, #376]	@ (80058d0 <USBD_CDC_Init+0x1e4>)
 8005756:	7819      	ldrb	r1, [r3, #0]
 8005758:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800575c:	2202      	movs	r2, #2
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f004 fe5b 	bl	800a41a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005764:	4b5a      	ldr	r3, [pc, #360]	@ (80058d0 <USBD_CDC_Init+0x1e4>)
 8005766:	781b      	ldrb	r3, [r3, #0]
 8005768:	f003 020f 	and.w	r2, r3, #15
 800576c:	6879      	ldr	r1, [r7, #4]
 800576e:	4613      	mov	r3, r2
 8005770:	009b      	lsls	r3, r3, #2
 8005772:	4413      	add	r3, r2
 8005774:	009b      	lsls	r3, r3, #2
 8005776:	440b      	add	r3, r1
 8005778:	3323      	adds	r3, #35	@ 0x23
 800577a:	2201      	movs	r2, #1
 800577c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800577e:	4b55      	ldr	r3, [pc, #340]	@ (80058d4 <USBD_CDC_Init+0x1e8>)
 8005780:	7819      	ldrb	r1, [r3, #0]
 8005782:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005786:	2202      	movs	r2, #2
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	f004 fe46 	bl	800a41a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800578e:	4b51      	ldr	r3, [pc, #324]	@ (80058d4 <USBD_CDC_Init+0x1e8>)
 8005790:	781b      	ldrb	r3, [r3, #0]
 8005792:	f003 020f 	and.w	r2, r3, #15
 8005796:	6879      	ldr	r1, [r7, #4]
 8005798:	4613      	mov	r3, r2
 800579a:	009b      	lsls	r3, r3, #2
 800579c:	4413      	add	r3, r2
 800579e:	009b      	lsls	r3, r3, #2
 80057a0:	440b      	add	r3, r1
 80057a2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80057a6:	2201      	movs	r2, #1
 80057a8:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80057aa:	4b4b      	ldr	r3, [pc, #300]	@ (80058d8 <USBD_CDC_Init+0x1ec>)
 80057ac:	781b      	ldrb	r3, [r3, #0]
 80057ae:	f003 020f 	and.w	r2, r3, #15
 80057b2:	6879      	ldr	r1, [r7, #4]
 80057b4:	4613      	mov	r3, r2
 80057b6:	009b      	lsls	r3, r3, #2
 80057b8:	4413      	add	r3, r2
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	440b      	add	r3, r1
 80057be:	331c      	adds	r3, #28
 80057c0:	2210      	movs	r2, #16
 80057c2:	601a      	str	r2, [r3, #0]
 80057c4:	e035      	b.n	8005832 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80057c6:	4b42      	ldr	r3, [pc, #264]	@ (80058d0 <USBD_CDC_Init+0x1e4>)
 80057c8:	7819      	ldrb	r1, [r3, #0]
 80057ca:	2340      	movs	r3, #64	@ 0x40
 80057cc:	2202      	movs	r2, #2
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f004 fe23 	bl	800a41a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80057d4:	4b3e      	ldr	r3, [pc, #248]	@ (80058d0 <USBD_CDC_Init+0x1e4>)
 80057d6:	781b      	ldrb	r3, [r3, #0]
 80057d8:	f003 020f 	and.w	r2, r3, #15
 80057dc:	6879      	ldr	r1, [r7, #4]
 80057de:	4613      	mov	r3, r2
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	4413      	add	r3, r2
 80057e4:	009b      	lsls	r3, r3, #2
 80057e6:	440b      	add	r3, r1
 80057e8:	3323      	adds	r3, #35	@ 0x23
 80057ea:	2201      	movs	r2, #1
 80057ec:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80057ee:	4b39      	ldr	r3, [pc, #228]	@ (80058d4 <USBD_CDC_Init+0x1e8>)
 80057f0:	7819      	ldrb	r1, [r3, #0]
 80057f2:	2340      	movs	r3, #64	@ 0x40
 80057f4:	2202      	movs	r2, #2
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f004 fe0f 	bl	800a41a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80057fc:	4b35      	ldr	r3, [pc, #212]	@ (80058d4 <USBD_CDC_Init+0x1e8>)
 80057fe:	781b      	ldrb	r3, [r3, #0]
 8005800:	f003 020f 	and.w	r2, r3, #15
 8005804:	6879      	ldr	r1, [r7, #4]
 8005806:	4613      	mov	r3, r2
 8005808:	009b      	lsls	r3, r3, #2
 800580a:	4413      	add	r3, r2
 800580c:	009b      	lsls	r3, r3, #2
 800580e:	440b      	add	r3, r1
 8005810:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8005814:	2201      	movs	r2, #1
 8005816:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005818:	4b2f      	ldr	r3, [pc, #188]	@ (80058d8 <USBD_CDC_Init+0x1ec>)
 800581a:	781b      	ldrb	r3, [r3, #0]
 800581c:	f003 020f 	and.w	r2, r3, #15
 8005820:	6879      	ldr	r1, [r7, #4]
 8005822:	4613      	mov	r3, r2
 8005824:	009b      	lsls	r3, r3, #2
 8005826:	4413      	add	r3, r2
 8005828:	009b      	lsls	r3, r3, #2
 800582a:	440b      	add	r3, r1
 800582c:	331c      	adds	r3, #28
 800582e:	2210      	movs	r2, #16
 8005830:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005832:	4b29      	ldr	r3, [pc, #164]	@ (80058d8 <USBD_CDC_Init+0x1ec>)
 8005834:	7819      	ldrb	r1, [r3, #0]
 8005836:	2308      	movs	r3, #8
 8005838:	2203      	movs	r2, #3
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f004 fded 	bl	800a41a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8005840:	4b25      	ldr	r3, [pc, #148]	@ (80058d8 <USBD_CDC_Init+0x1ec>)
 8005842:	781b      	ldrb	r3, [r3, #0]
 8005844:	f003 020f 	and.w	r2, r3, #15
 8005848:	6879      	ldr	r1, [r7, #4]
 800584a:	4613      	mov	r3, r2
 800584c:	009b      	lsls	r3, r3, #2
 800584e:	4413      	add	r3, r2
 8005850:	009b      	lsls	r3, r3, #2
 8005852:	440b      	add	r3, r1
 8005854:	3323      	adds	r3, #35	@ 0x23
 8005856:	2201      	movs	r2, #1
 8005858:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2200      	movs	r2, #0
 800585e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005868:	687a      	ldr	r2, [r7, #4]
 800586a:	33b0      	adds	r3, #176	@ 0xb0
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	4413      	add	r3, r2
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2200      	movs	r2, #0
 800587a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2200      	movs	r2, #0
 8005882:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800588c:	2b00      	cmp	r3, #0
 800588e:	d101      	bne.n	8005894 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8005890:	2302      	movs	r3, #2
 8005892:	e018      	b.n	80058c6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	7c1b      	ldrb	r3, [r3, #16]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d10a      	bne.n	80058b2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800589c:	4b0d      	ldr	r3, [pc, #52]	@ (80058d4 <USBD_CDC_Init+0x1e8>)
 800589e:	7819      	ldrb	r1, [r3, #0]
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80058a6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f004 fea4 	bl	800a5f8 <USBD_LL_PrepareReceive>
 80058b0:	e008      	b.n	80058c4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80058b2:	4b08      	ldr	r3, [pc, #32]	@ (80058d4 <USBD_CDC_Init+0x1e8>)
 80058b4:	7819      	ldrb	r1, [r3, #0]
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80058bc:	2340      	movs	r3, #64	@ 0x40
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f004 fe9a 	bl	800a5f8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80058c4:	2300      	movs	r3, #0
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3710      	adds	r7, #16
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}
 80058ce:	bf00      	nop
 80058d0:	20000093 	.word	0x20000093
 80058d4:	20000094 	.word	0x20000094
 80058d8:	20000095 	.word	0x20000095

080058dc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b082      	sub	sp, #8
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
 80058e4:	460b      	mov	r3, r1
 80058e6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80058e8:	4b3a      	ldr	r3, [pc, #232]	@ (80059d4 <USBD_CDC_DeInit+0xf8>)
 80058ea:	781b      	ldrb	r3, [r3, #0]
 80058ec:	4619      	mov	r1, r3
 80058ee:	6878      	ldr	r0, [r7, #4]
 80058f0:	f004 fdb9 	bl	800a466 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80058f4:	4b37      	ldr	r3, [pc, #220]	@ (80059d4 <USBD_CDC_DeInit+0xf8>)
 80058f6:	781b      	ldrb	r3, [r3, #0]
 80058f8:	f003 020f 	and.w	r2, r3, #15
 80058fc:	6879      	ldr	r1, [r7, #4]
 80058fe:	4613      	mov	r3, r2
 8005900:	009b      	lsls	r3, r3, #2
 8005902:	4413      	add	r3, r2
 8005904:	009b      	lsls	r3, r3, #2
 8005906:	440b      	add	r3, r1
 8005908:	3323      	adds	r3, #35	@ 0x23
 800590a:	2200      	movs	r2, #0
 800590c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800590e:	4b32      	ldr	r3, [pc, #200]	@ (80059d8 <USBD_CDC_DeInit+0xfc>)
 8005910:	781b      	ldrb	r3, [r3, #0]
 8005912:	4619      	mov	r1, r3
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f004 fda6 	bl	800a466 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800591a:	4b2f      	ldr	r3, [pc, #188]	@ (80059d8 <USBD_CDC_DeInit+0xfc>)
 800591c:	781b      	ldrb	r3, [r3, #0]
 800591e:	f003 020f 	and.w	r2, r3, #15
 8005922:	6879      	ldr	r1, [r7, #4]
 8005924:	4613      	mov	r3, r2
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	4413      	add	r3, r2
 800592a:	009b      	lsls	r3, r3, #2
 800592c:	440b      	add	r3, r1
 800592e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8005932:	2200      	movs	r2, #0
 8005934:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8005936:	4b29      	ldr	r3, [pc, #164]	@ (80059dc <USBD_CDC_DeInit+0x100>)
 8005938:	781b      	ldrb	r3, [r3, #0]
 800593a:	4619      	mov	r1, r3
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f004 fd92 	bl	800a466 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8005942:	4b26      	ldr	r3, [pc, #152]	@ (80059dc <USBD_CDC_DeInit+0x100>)
 8005944:	781b      	ldrb	r3, [r3, #0]
 8005946:	f003 020f 	and.w	r2, r3, #15
 800594a:	6879      	ldr	r1, [r7, #4]
 800594c:	4613      	mov	r3, r2
 800594e:	009b      	lsls	r3, r3, #2
 8005950:	4413      	add	r3, r2
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	440b      	add	r3, r1
 8005956:	3323      	adds	r3, #35	@ 0x23
 8005958:	2200      	movs	r2, #0
 800595a:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800595c:	4b1f      	ldr	r3, [pc, #124]	@ (80059dc <USBD_CDC_DeInit+0x100>)
 800595e:	781b      	ldrb	r3, [r3, #0]
 8005960:	f003 020f 	and.w	r2, r3, #15
 8005964:	6879      	ldr	r1, [r7, #4]
 8005966:	4613      	mov	r3, r2
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	4413      	add	r3, r2
 800596c:	009b      	lsls	r3, r3, #2
 800596e:	440b      	add	r3, r1
 8005970:	331c      	adds	r3, #28
 8005972:	2200      	movs	r2, #0
 8005974:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	32b0      	adds	r2, #176	@ 0xb0
 8005980:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d01f      	beq.n	80059c8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800598e:	687a      	ldr	r2, [r7, #4]
 8005990:	33b0      	adds	r3, #176	@ 0xb0
 8005992:	009b      	lsls	r3, r3, #2
 8005994:	4413      	add	r3, r2
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	32b0      	adds	r2, #176	@ 0xb0
 80059a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059aa:	4618      	mov	r0, r3
 80059ac:	f004 fe66 	bl	800a67c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	32b0      	adds	r2, #176	@ 0xb0
 80059ba:	2100      	movs	r1, #0
 80059bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80059c8:	2300      	movs	r3, #0
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3708      	adds	r7, #8
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	20000093 	.word	0x20000093
 80059d8:	20000094 	.word	0x20000094
 80059dc:	20000095 	.word	0x20000095

080059e0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b086      	sub	sp, #24
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
 80059e8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	32b0      	adds	r2, #176	@ 0xb0
 80059f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059f8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80059fa:	2300      	movs	r3, #0
 80059fc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80059fe:	2300      	movs	r3, #0
 8005a00:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005a02:	2300      	movs	r3, #0
 8005a04:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d101      	bne.n	8005a10 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005a0c:	2303      	movs	r3, #3
 8005a0e:	e0bf      	b.n	8005b90 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	781b      	ldrb	r3, [r3, #0]
 8005a14:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d050      	beq.n	8005abe <USBD_CDC_Setup+0xde>
 8005a1c:	2b20      	cmp	r3, #32
 8005a1e:	f040 80af 	bne.w	8005b80 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	88db      	ldrh	r3, [r3, #6]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d03a      	beq.n	8005aa0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	781b      	ldrb	r3, [r3, #0]
 8005a2e:	b25b      	sxtb	r3, r3
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	da1b      	bge.n	8005a6c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005a3a:	687a      	ldr	r2, [r7, #4]
 8005a3c:	33b0      	adds	r3, #176	@ 0xb0
 8005a3e:	009b      	lsls	r3, r3, #2
 8005a40:	4413      	add	r3, r2
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	683a      	ldr	r2, [r7, #0]
 8005a48:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8005a4a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005a4c:	683a      	ldr	r2, [r7, #0]
 8005a4e:	88d2      	ldrh	r2, [r2, #6]
 8005a50:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	88db      	ldrh	r3, [r3, #6]
 8005a56:	2b07      	cmp	r3, #7
 8005a58:	bf28      	it	cs
 8005a5a:	2307      	movcs	r3, #7
 8005a5c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	89fa      	ldrh	r2, [r7, #14]
 8005a62:	4619      	mov	r1, r3
 8005a64:	6878      	ldr	r0, [r7, #4]
 8005a66:	f001 fda9 	bl	80075bc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8005a6a:	e090      	b.n	8005b8e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	785a      	ldrb	r2, [r3, #1]
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	88db      	ldrh	r3, [r3, #6]
 8005a7a:	2b3f      	cmp	r3, #63	@ 0x3f
 8005a7c:	d803      	bhi.n	8005a86 <USBD_CDC_Setup+0xa6>
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	88db      	ldrh	r3, [r3, #6]
 8005a82:	b2da      	uxtb	r2, r3
 8005a84:	e000      	b.n	8005a88 <USBD_CDC_Setup+0xa8>
 8005a86:	2240      	movs	r2, #64	@ 0x40
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8005a8e:	6939      	ldr	r1, [r7, #16]
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8005a96:	461a      	mov	r2, r3
 8005a98:	6878      	ldr	r0, [r7, #4]
 8005a9a:	f001 fdbe 	bl	800761a <USBD_CtlPrepareRx>
      break;
 8005a9e:	e076      	b.n	8005b8e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005aa6:	687a      	ldr	r2, [r7, #4]
 8005aa8:	33b0      	adds	r3, #176	@ 0xb0
 8005aaa:	009b      	lsls	r3, r3, #2
 8005aac:	4413      	add	r3, r2
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	683a      	ldr	r2, [r7, #0]
 8005ab4:	7850      	ldrb	r0, [r2, #1]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	6839      	ldr	r1, [r7, #0]
 8005aba:	4798      	blx	r3
      break;
 8005abc:	e067      	b.n	8005b8e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	785b      	ldrb	r3, [r3, #1]
 8005ac2:	2b0b      	cmp	r3, #11
 8005ac4:	d851      	bhi.n	8005b6a <USBD_CDC_Setup+0x18a>
 8005ac6:	a201      	add	r2, pc, #4	@ (adr r2, 8005acc <USBD_CDC_Setup+0xec>)
 8005ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005acc:	08005afd 	.word	0x08005afd
 8005ad0:	08005b79 	.word	0x08005b79
 8005ad4:	08005b6b 	.word	0x08005b6b
 8005ad8:	08005b6b 	.word	0x08005b6b
 8005adc:	08005b6b 	.word	0x08005b6b
 8005ae0:	08005b6b 	.word	0x08005b6b
 8005ae4:	08005b6b 	.word	0x08005b6b
 8005ae8:	08005b6b 	.word	0x08005b6b
 8005aec:	08005b6b 	.word	0x08005b6b
 8005af0:	08005b6b 	.word	0x08005b6b
 8005af4:	08005b27 	.word	0x08005b27
 8005af8:	08005b51 	.word	0x08005b51
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	2b03      	cmp	r3, #3
 8005b06:	d107      	bne.n	8005b18 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005b08:	f107 030a 	add.w	r3, r7, #10
 8005b0c:	2202      	movs	r2, #2
 8005b0e:	4619      	mov	r1, r3
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f001 fd53 	bl	80075bc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005b16:	e032      	b.n	8005b7e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005b18:	6839      	ldr	r1, [r7, #0]
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	f001 fcd1 	bl	80074c2 <USBD_CtlError>
            ret = USBD_FAIL;
 8005b20:	2303      	movs	r3, #3
 8005b22:	75fb      	strb	r3, [r7, #23]
          break;
 8005b24:	e02b      	b.n	8005b7e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005b2c:	b2db      	uxtb	r3, r3
 8005b2e:	2b03      	cmp	r3, #3
 8005b30:	d107      	bne.n	8005b42 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005b32:	f107 030d 	add.w	r3, r7, #13
 8005b36:	2201      	movs	r2, #1
 8005b38:	4619      	mov	r1, r3
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f001 fd3e 	bl	80075bc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005b40:	e01d      	b.n	8005b7e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005b42:	6839      	ldr	r1, [r7, #0]
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	f001 fcbc 	bl	80074c2 <USBD_CtlError>
            ret = USBD_FAIL;
 8005b4a:	2303      	movs	r3, #3
 8005b4c:	75fb      	strb	r3, [r7, #23]
          break;
 8005b4e:	e016      	b.n	8005b7e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	2b03      	cmp	r3, #3
 8005b5a:	d00f      	beq.n	8005b7c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8005b5c:	6839      	ldr	r1, [r7, #0]
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	f001 fcaf 	bl	80074c2 <USBD_CtlError>
            ret = USBD_FAIL;
 8005b64:	2303      	movs	r3, #3
 8005b66:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005b68:	e008      	b.n	8005b7c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8005b6a:	6839      	ldr	r1, [r7, #0]
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	f001 fca8 	bl	80074c2 <USBD_CtlError>
          ret = USBD_FAIL;
 8005b72:	2303      	movs	r3, #3
 8005b74:	75fb      	strb	r3, [r7, #23]
          break;
 8005b76:	e002      	b.n	8005b7e <USBD_CDC_Setup+0x19e>
          break;
 8005b78:	bf00      	nop
 8005b7a:	e008      	b.n	8005b8e <USBD_CDC_Setup+0x1ae>
          break;
 8005b7c:	bf00      	nop
      }
      break;
 8005b7e:	e006      	b.n	8005b8e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8005b80:	6839      	ldr	r1, [r7, #0]
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f001 fc9d 	bl	80074c2 <USBD_CtlError>
      ret = USBD_FAIL;
 8005b88:	2303      	movs	r3, #3
 8005b8a:	75fb      	strb	r3, [r7, #23]
      break;
 8005b8c:	bf00      	nop
  }

  return (uint8_t)ret;
 8005b8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	3718      	adds	r7, #24
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}

08005b98 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b084      	sub	sp, #16
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
 8005ba0:	460b      	mov	r3, r1
 8005ba2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8005baa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	32b0      	adds	r2, #176	@ 0xb0
 8005bb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d101      	bne.n	8005bc2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8005bbe:	2303      	movs	r3, #3
 8005bc0:	e065      	b.n	8005c8e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	32b0      	adds	r2, #176	@ 0xb0
 8005bcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bd0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005bd2:	78fb      	ldrb	r3, [r7, #3]
 8005bd4:	f003 020f 	and.w	r2, r3, #15
 8005bd8:	6879      	ldr	r1, [r7, #4]
 8005bda:	4613      	mov	r3, r2
 8005bdc:	009b      	lsls	r3, r3, #2
 8005bde:	4413      	add	r3, r2
 8005be0:	009b      	lsls	r3, r3, #2
 8005be2:	440b      	add	r3, r1
 8005be4:	3314      	adds	r3, #20
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d02f      	beq.n	8005c4c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8005bec:	78fb      	ldrb	r3, [r7, #3]
 8005bee:	f003 020f 	and.w	r2, r3, #15
 8005bf2:	6879      	ldr	r1, [r7, #4]
 8005bf4:	4613      	mov	r3, r2
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	4413      	add	r3, r2
 8005bfa:	009b      	lsls	r3, r3, #2
 8005bfc:	440b      	add	r3, r1
 8005bfe:	3314      	adds	r3, #20
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	78fb      	ldrb	r3, [r7, #3]
 8005c04:	f003 010f 	and.w	r1, r3, #15
 8005c08:	68f8      	ldr	r0, [r7, #12]
 8005c0a:	460b      	mov	r3, r1
 8005c0c:	00db      	lsls	r3, r3, #3
 8005c0e:	440b      	add	r3, r1
 8005c10:	009b      	lsls	r3, r3, #2
 8005c12:	4403      	add	r3, r0
 8005c14:	331c      	adds	r3, #28
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	fbb2 f1f3 	udiv	r1, r2, r3
 8005c1c:	fb01 f303 	mul.w	r3, r1, r3
 8005c20:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d112      	bne.n	8005c4c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8005c26:	78fb      	ldrb	r3, [r7, #3]
 8005c28:	f003 020f 	and.w	r2, r3, #15
 8005c2c:	6879      	ldr	r1, [r7, #4]
 8005c2e:	4613      	mov	r3, r2
 8005c30:	009b      	lsls	r3, r3, #2
 8005c32:	4413      	add	r3, r2
 8005c34:	009b      	lsls	r3, r3, #2
 8005c36:	440b      	add	r3, r1
 8005c38:	3314      	adds	r3, #20
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005c3e:	78f9      	ldrb	r1, [r7, #3]
 8005c40:	2300      	movs	r3, #0
 8005c42:	2200      	movs	r2, #0
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	f004 fcb6 	bl	800a5b6 <USBD_LL_Transmit>
 8005c4a:	e01f      	b.n	8005c8c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005c5a:	687a      	ldr	r2, [r7, #4]
 8005c5c:	33b0      	adds	r3, #176	@ 0xb0
 8005c5e:	009b      	lsls	r3, r3, #2
 8005c60:	4413      	add	r3, r2
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	691b      	ldr	r3, [r3, #16]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d010      	beq.n	8005c8c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005c70:	687a      	ldr	r2, [r7, #4]
 8005c72:	33b0      	adds	r3, #176	@ 0xb0
 8005c74:	009b      	lsls	r3, r3, #2
 8005c76:	4413      	add	r3, r2
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	691b      	ldr	r3, [r3, #16]
 8005c7c:	68ba      	ldr	r2, [r7, #8]
 8005c7e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8005c82:	68ba      	ldr	r2, [r7, #8]
 8005c84:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8005c88:	78fa      	ldrb	r2, [r7, #3]
 8005c8a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8005c8c:	2300      	movs	r3, #0
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3710      	adds	r7, #16
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}

08005c96 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005c96:	b580      	push	{r7, lr}
 8005c98:	b084      	sub	sp, #16
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	6078      	str	r0, [r7, #4]
 8005c9e:	460b      	mov	r3, r1
 8005ca0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	32b0      	adds	r2, #176	@ 0xb0
 8005cac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cb0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	32b0      	adds	r2, #176	@ 0xb0
 8005cbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d101      	bne.n	8005cc8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8005cc4:	2303      	movs	r3, #3
 8005cc6:	e01a      	b.n	8005cfe <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005cc8:	78fb      	ldrb	r3, [r7, #3]
 8005cca:	4619      	mov	r1, r3
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f004 fcb4 	bl	800a63a <USBD_LL_GetRxDataSize>
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005ce0:	687a      	ldr	r2, [r7, #4]
 8005ce2:	33b0      	adds	r3, #176	@ 0xb0
 8005ce4:	009b      	lsls	r3, r3, #2
 8005ce6:	4413      	add	r3, r2
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	68db      	ldr	r3, [r3, #12]
 8005cec:	68fa      	ldr	r2, [r7, #12]
 8005cee:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8005cf2:	68fa      	ldr	r2, [r7, #12]
 8005cf4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8005cf8:	4611      	mov	r1, r2
 8005cfa:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005cfc:	2300      	movs	r3, #0
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3710      	adds	r7, #16
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}

08005d06 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005d06:	b580      	push	{r7, lr}
 8005d08:	b084      	sub	sp, #16
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	32b0      	adds	r2, #176	@ 0xb0
 8005d18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d1c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d101      	bne.n	8005d28 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005d24:	2303      	movs	r3, #3
 8005d26:	e024      	b.n	8005d72 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005d2e:	687a      	ldr	r2, [r7, #4]
 8005d30:	33b0      	adds	r3, #176	@ 0xb0
 8005d32:	009b      	lsls	r3, r3, #2
 8005d34:	4413      	add	r3, r2
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d019      	beq.n	8005d70 <USBD_CDC_EP0_RxReady+0x6a>
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8005d42:	2bff      	cmp	r3, #255	@ 0xff
 8005d44:	d014      	beq.n	8005d70 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005d4c:	687a      	ldr	r2, [r7, #4]
 8005d4e:	33b0      	adds	r3, #176	@ 0xb0
 8005d50:	009b      	lsls	r3, r3, #2
 8005d52:	4413      	add	r3, r2
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	68fa      	ldr	r2, [r7, #12]
 8005d5a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8005d5e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8005d60:	68fa      	ldr	r2, [r7, #12]
 8005d62:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005d66:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	22ff      	movs	r2, #255	@ 0xff
 8005d6c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8005d70:	2300      	movs	r3, #0
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	3710      	adds	r7, #16
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}
	...

08005d7c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b086      	sub	sp, #24
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005d84:	2182      	movs	r1, #130	@ 0x82
 8005d86:	4818      	ldr	r0, [pc, #96]	@ (8005de8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005d88:	f000 fd62 	bl	8006850 <USBD_GetEpDesc>
 8005d8c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005d8e:	2101      	movs	r1, #1
 8005d90:	4815      	ldr	r0, [pc, #84]	@ (8005de8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005d92:	f000 fd5d 	bl	8006850 <USBD_GetEpDesc>
 8005d96:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005d98:	2181      	movs	r1, #129	@ 0x81
 8005d9a:	4813      	ldr	r0, [pc, #76]	@ (8005de8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005d9c:	f000 fd58 	bl	8006850 <USBD_GetEpDesc>
 8005da0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005da2:	697b      	ldr	r3, [r7, #20]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d002      	beq.n	8005dae <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	2210      	movs	r2, #16
 8005dac:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d006      	beq.n	8005dc2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	2200      	movs	r2, #0
 8005db8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005dbc:	711a      	strb	r2, [r3, #4]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d006      	beq.n	8005dd6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005dd0:	711a      	strb	r2, [r3, #4]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2243      	movs	r2, #67	@ 0x43
 8005dda:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005ddc:	4b02      	ldr	r3, [pc, #8]	@ (8005de8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3718      	adds	r7, #24
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}
 8005de6:	bf00      	nop
 8005de8:	20000050 	.word	0x20000050

08005dec <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b086      	sub	sp, #24
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005df4:	2182      	movs	r1, #130	@ 0x82
 8005df6:	4818      	ldr	r0, [pc, #96]	@ (8005e58 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005df8:	f000 fd2a 	bl	8006850 <USBD_GetEpDesc>
 8005dfc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005dfe:	2101      	movs	r1, #1
 8005e00:	4815      	ldr	r0, [pc, #84]	@ (8005e58 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005e02:	f000 fd25 	bl	8006850 <USBD_GetEpDesc>
 8005e06:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005e08:	2181      	movs	r1, #129	@ 0x81
 8005e0a:	4813      	ldr	r0, [pc, #76]	@ (8005e58 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005e0c:	f000 fd20 	bl	8006850 <USBD_GetEpDesc>
 8005e10:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d002      	beq.n	8005e1e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	2210      	movs	r2, #16
 8005e1c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d006      	beq.n	8005e32 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	2200      	movs	r2, #0
 8005e28:	711a      	strb	r2, [r3, #4]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	f042 0202 	orr.w	r2, r2, #2
 8005e30:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d006      	beq.n	8005e46 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	711a      	strb	r2, [r3, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f042 0202 	orr.w	r2, r2, #2
 8005e44:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2243      	movs	r2, #67	@ 0x43
 8005e4a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005e4c:	4b02      	ldr	r3, [pc, #8]	@ (8005e58 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3718      	adds	r7, #24
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}
 8005e56:	bf00      	nop
 8005e58:	20000050 	.word	0x20000050

08005e5c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b086      	sub	sp, #24
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005e64:	2182      	movs	r1, #130	@ 0x82
 8005e66:	4818      	ldr	r0, [pc, #96]	@ (8005ec8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005e68:	f000 fcf2 	bl	8006850 <USBD_GetEpDesc>
 8005e6c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005e6e:	2101      	movs	r1, #1
 8005e70:	4815      	ldr	r0, [pc, #84]	@ (8005ec8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005e72:	f000 fced 	bl	8006850 <USBD_GetEpDesc>
 8005e76:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005e78:	2181      	movs	r1, #129	@ 0x81
 8005e7a:	4813      	ldr	r0, [pc, #76]	@ (8005ec8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005e7c:	f000 fce8 	bl	8006850 <USBD_GetEpDesc>
 8005e80:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d002      	beq.n	8005e8e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	2210      	movs	r2, #16
 8005e8c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d006      	beq.n	8005ea2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e9c:	711a      	strb	r2, [r3, #4]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d006      	beq.n	8005eb6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005eb0:	711a      	strb	r2, [r3, #4]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2243      	movs	r2, #67	@ 0x43
 8005eba:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005ebc:	4b02      	ldr	r3, [pc, #8]	@ (8005ec8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	3718      	adds	r7, #24
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	bf00      	nop
 8005ec8:	20000050 	.word	0x20000050

08005ecc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b083      	sub	sp, #12
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	220a      	movs	r2, #10
 8005ed8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8005eda:	4b03      	ldr	r3, [pc, #12]	@ (8005ee8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005edc:	4618      	mov	r0, r3
 8005ede:	370c      	adds	r7, #12
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr
 8005ee8:	2000000c 	.word	0x2000000c

08005eec <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b083      	sub	sp, #12
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
 8005ef4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d101      	bne.n	8005f00 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005efc:	2303      	movs	r3, #3
 8005efe:	e009      	b.n	8005f14 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005f06:	687a      	ldr	r2, [r7, #4]
 8005f08:	33b0      	adds	r3, #176	@ 0xb0
 8005f0a:	009b      	lsls	r3, r3, #2
 8005f0c:	4413      	add	r3, r2
 8005f0e:	683a      	ldr	r2, [r7, #0]
 8005f10:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8005f12:	2300      	movs	r3, #0
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	370c      	adds	r7, #12
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1e:	4770      	bx	lr

08005f20 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b087      	sub	sp, #28
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	60b9      	str	r1, [r7, #8]
 8005f2a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	32b0      	adds	r2, #176	@ 0xb0
 8005f36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f3a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d101      	bne.n	8005f46 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8005f42:	2303      	movs	r3, #3
 8005f44:	e008      	b.n	8005f58 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	68ba      	ldr	r2, [r7, #8]
 8005f4a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	687a      	ldr	r2, [r7, #4]
 8005f52:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8005f56:	2300      	movs	r3, #0
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	371c      	adds	r7, #28
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr

08005f64 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b085      	sub	sp, #20
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
 8005f6c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	32b0      	adds	r2, #176	@ 0xb0
 8005f78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f7c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d101      	bne.n	8005f88 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8005f84:	2303      	movs	r3, #3
 8005f86:	e004      	b.n	8005f92 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	683a      	ldr	r2, [r7, #0]
 8005f8c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8005f90:	2300      	movs	r3, #0
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	3714      	adds	r7, #20
 8005f96:	46bd      	mov	sp, r7
 8005f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9c:	4770      	bx	lr
	...

08005fa0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b084      	sub	sp, #16
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	32b0      	adds	r2, #176	@ 0xb0
 8005fb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fb6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8005fb8:	2301      	movs	r3, #1
 8005fba:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d101      	bne.n	8005fc6 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8005fc2:	2303      	movs	r3, #3
 8005fc4:	e025      	b.n	8006012 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d11f      	bne.n	8006010 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8005fd8:	4b10      	ldr	r3, [pc, #64]	@ (800601c <USBD_CDC_TransmitPacket+0x7c>)
 8005fda:	781b      	ldrb	r3, [r3, #0]
 8005fdc:	f003 020f 	and.w	r2, r3, #15
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	4613      	mov	r3, r2
 8005fea:	009b      	lsls	r3, r3, #2
 8005fec:	4413      	add	r3, r2
 8005fee:	009b      	lsls	r3, r3, #2
 8005ff0:	4403      	add	r3, r0
 8005ff2:	3314      	adds	r3, #20
 8005ff4:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8005ff6:	4b09      	ldr	r3, [pc, #36]	@ (800601c <USBD_CDC_TransmitPacket+0x7c>)
 8005ff8:	7819      	ldrb	r1, [r3, #0]
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f004 fad5 	bl	800a5b6 <USBD_LL_Transmit>

    ret = USBD_OK;
 800600c:	2300      	movs	r3, #0
 800600e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006010:	7bfb      	ldrb	r3, [r7, #15]
}
 8006012:	4618      	mov	r0, r3
 8006014:	3710      	adds	r7, #16
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}
 800601a:	bf00      	nop
 800601c:	20000093 	.word	0x20000093

08006020 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b084      	sub	sp, #16
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	32b0      	adds	r2, #176	@ 0xb0
 8006032:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006036:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	32b0      	adds	r2, #176	@ 0xb0
 8006042:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d101      	bne.n	800604e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800604a:	2303      	movs	r3, #3
 800604c:	e018      	b.n	8006080 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	7c1b      	ldrb	r3, [r3, #16]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d10a      	bne.n	800606c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006056:	4b0c      	ldr	r3, [pc, #48]	@ (8006088 <USBD_CDC_ReceivePacket+0x68>)
 8006058:	7819      	ldrb	r1, [r3, #0]
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006060:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006064:	6878      	ldr	r0, [r7, #4]
 8006066:	f004 fac7 	bl	800a5f8 <USBD_LL_PrepareReceive>
 800606a:	e008      	b.n	800607e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800606c:	4b06      	ldr	r3, [pc, #24]	@ (8006088 <USBD_CDC_ReceivePacket+0x68>)
 800606e:	7819      	ldrb	r1, [r3, #0]
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006076:	2340      	movs	r3, #64	@ 0x40
 8006078:	6878      	ldr	r0, [r7, #4]
 800607a:	f004 fabd 	bl	800a5f8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800607e:	2300      	movs	r3, #0
}
 8006080:	4618      	mov	r0, r3
 8006082:	3710      	adds	r7, #16
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}
 8006088:	20000094 	.word	0x20000094

0800608c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b086      	sub	sp, #24
 8006090:	af00      	add	r7, sp, #0
 8006092:	60f8      	str	r0, [r7, #12]
 8006094:	60b9      	str	r1, [r7, #8]
 8006096:	4613      	mov	r3, r2
 8006098:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d101      	bne.n	80060a4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80060a0:	2303      	movs	r3, #3
 80060a2:	e01f      	b.n	80060e4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2200      	movs	r2, #0
 80060a8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2200      	movs	r2, #0
 80060b0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d003      	beq.n	80060ca <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	68ba      	ldr	r2, [r7, #8]
 80060c6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2201      	movs	r2, #1
 80060ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	79fa      	ldrb	r2, [r7, #7]
 80060d6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80060d8:	68f8      	ldr	r0, [r7, #12]
 80060da:	f004 f937 	bl	800a34c <USBD_LL_Init>
 80060de:	4603      	mov	r3, r0
 80060e0:	75fb      	strb	r3, [r7, #23]

  return ret;
 80060e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	3718      	adds	r7, #24
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}

080060ec <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b084      	sub	sp, #16
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80060f6:	2300      	movs	r3, #0
 80060f8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d101      	bne.n	8006104 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006100:	2303      	movs	r3, #3
 8006102:	e025      	b.n	8006150 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	683a      	ldr	r2, [r7, #0]
 8006108:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	32ae      	adds	r2, #174	@ 0xae
 8006116:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800611a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800611c:	2b00      	cmp	r3, #0
 800611e:	d00f      	beq.n	8006140 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	32ae      	adds	r2, #174	@ 0xae
 800612a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800612e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006130:	f107 020e 	add.w	r2, r7, #14
 8006134:	4610      	mov	r0, r2
 8006136:	4798      	blx	r3
 8006138:	4602      	mov	r2, r0
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8006146:	1c5a      	adds	r2, r3, #1
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800614e:	2300      	movs	r3, #0
}
 8006150:	4618      	mov	r0, r3
 8006152:	3710      	adds	r7, #16
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}

08006158 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b082      	sub	sp, #8
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006160:	6878      	ldr	r0, [r7, #4]
 8006162:	f004 f93f 	bl	800a3e4 <USBD_LL_Start>
 8006166:	4603      	mov	r3, r0
}
 8006168:	4618      	mov	r0, r3
 800616a:	3708      	adds	r7, #8
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}

08006170 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8006170:	b480      	push	{r7}
 8006172:	b083      	sub	sp, #12
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006178:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800617a:	4618      	mov	r0, r3
 800617c:	370c      	adds	r7, #12
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr

08006186 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006186:	b580      	push	{r7, lr}
 8006188:	b084      	sub	sp, #16
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]
 800618e:	460b      	mov	r3, r1
 8006190:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006192:	2300      	movs	r3, #0
 8006194:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800619c:	2b00      	cmp	r3, #0
 800619e:	d009      	beq.n	80061b4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	78fa      	ldrb	r2, [r7, #3]
 80061aa:	4611      	mov	r1, r2
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	4798      	blx	r3
 80061b0:	4603      	mov	r3, r0
 80061b2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80061b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3710      	adds	r7, #16
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}

080061be <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80061be:	b580      	push	{r7, lr}
 80061c0:	b084      	sub	sp, #16
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	6078      	str	r0, [r7, #4]
 80061c6:	460b      	mov	r3, r1
 80061c8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80061ca:	2300      	movs	r3, #0
 80061cc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	78fa      	ldrb	r2, [r7, #3]
 80061d8:	4611      	mov	r1, r2
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	4798      	blx	r3
 80061de:	4603      	mov	r3, r0
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d001      	beq.n	80061e8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80061e4:	2303      	movs	r3, #3
 80061e6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80061e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	3710      	adds	r7, #16
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd80      	pop	{r7, pc}

080061f2 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80061f2:	b580      	push	{r7, lr}
 80061f4:	b084      	sub	sp, #16
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	6078      	str	r0, [r7, #4]
 80061fa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006202:	6839      	ldr	r1, [r7, #0]
 8006204:	4618      	mov	r0, r3
 8006206:	f001 f922 	bl	800744e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2201      	movs	r2, #1
 800620e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8006218:	461a      	mov	r2, r3
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006226:	f003 031f 	and.w	r3, r3, #31
 800622a:	2b02      	cmp	r3, #2
 800622c:	d01a      	beq.n	8006264 <USBD_LL_SetupStage+0x72>
 800622e:	2b02      	cmp	r3, #2
 8006230:	d822      	bhi.n	8006278 <USBD_LL_SetupStage+0x86>
 8006232:	2b00      	cmp	r3, #0
 8006234:	d002      	beq.n	800623c <USBD_LL_SetupStage+0x4a>
 8006236:	2b01      	cmp	r3, #1
 8006238:	d00a      	beq.n	8006250 <USBD_LL_SetupStage+0x5e>
 800623a:	e01d      	b.n	8006278 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006242:	4619      	mov	r1, r3
 8006244:	6878      	ldr	r0, [r7, #4]
 8006246:	f000 fb77 	bl	8006938 <USBD_StdDevReq>
 800624a:	4603      	mov	r3, r0
 800624c:	73fb      	strb	r3, [r7, #15]
      break;
 800624e:	e020      	b.n	8006292 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006256:	4619      	mov	r1, r3
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f000 fbdf 	bl	8006a1c <USBD_StdItfReq>
 800625e:	4603      	mov	r3, r0
 8006260:	73fb      	strb	r3, [r7, #15]
      break;
 8006262:	e016      	b.n	8006292 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800626a:	4619      	mov	r1, r3
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	f000 fc41 	bl	8006af4 <USBD_StdEPReq>
 8006272:	4603      	mov	r3, r0
 8006274:	73fb      	strb	r3, [r7, #15]
      break;
 8006276:	e00c      	b.n	8006292 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800627e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006282:	b2db      	uxtb	r3, r3
 8006284:	4619      	mov	r1, r3
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f004 f90c 	bl	800a4a4 <USBD_LL_StallEP>
 800628c:	4603      	mov	r3, r0
 800628e:	73fb      	strb	r3, [r7, #15]
      break;
 8006290:	bf00      	nop
  }

  return ret;
 8006292:	7bfb      	ldrb	r3, [r7, #15]
}
 8006294:	4618      	mov	r0, r3
 8006296:	3710      	adds	r7, #16
 8006298:	46bd      	mov	sp, r7
 800629a:	bd80      	pop	{r7, pc}

0800629c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b086      	sub	sp, #24
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	60f8      	str	r0, [r7, #12]
 80062a4:	460b      	mov	r3, r1
 80062a6:	607a      	str	r2, [r7, #4]
 80062a8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80062aa:	2300      	movs	r3, #0
 80062ac:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80062ae:	7afb      	ldrb	r3, [r7, #11]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d177      	bne.n	80063a4 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80062ba:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80062c2:	2b03      	cmp	r3, #3
 80062c4:	f040 80a1 	bne.w	800640a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	693a      	ldr	r2, [r7, #16]
 80062ce:	8992      	ldrh	r2, [r2, #12]
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d91c      	bls.n	800630e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	693a      	ldr	r2, [r7, #16]
 80062da:	8992      	ldrh	r2, [r2, #12]
 80062dc:	1a9a      	subs	r2, r3, r2
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	691b      	ldr	r3, [r3, #16]
 80062e6:	693a      	ldr	r2, [r7, #16]
 80062e8:	8992      	ldrh	r2, [r2, #12]
 80062ea:	441a      	add	r2, r3
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	6919      	ldr	r1, [r3, #16]
 80062f4:	693b      	ldr	r3, [r7, #16]
 80062f6:	899b      	ldrh	r3, [r3, #12]
 80062f8:	461a      	mov	r2, r3
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	4293      	cmp	r3, r2
 8006300:	bf38      	it	cc
 8006302:	4613      	movcc	r3, r2
 8006304:	461a      	mov	r2, r3
 8006306:	68f8      	ldr	r0, [r7, #12]
 8006308:	f001 f9a8 	bl	800765c <USBD_CtlContinueRx>
 800630c:	e07d      	b.n	800640a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006314:	f003 031f 	and.w	r3, r3, #31
 8006318:	2b02      	cmp	r3, #2
 800631a:	d014      	beq.n	8006346 <USBD_LL_DataOutStage+0xaa>
 800631c:	2b02      	cmp	r3, #2
 800631e:	d81d      	bhi.n	800635c <USBD_LL_DataOutStage+0xc0>
 8006320:	2b00      	cmp	r3, #0
 8006322:	d002      	beq.n	800632a <USBD_LL_DataOutStage+0x8e>
 8006324:	2b01      	cmp	r3, #1
 8006326:	d003      	beq.n	8006330 <USBD_LL_DataOutStage+0x94>
 8006328:	e018      	b.n	800635c <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800632a:	2300      	movs	r3, #0
 800632c:	75bb      	strb	r3, [r7, #22]
            break;
 800632e:	e018      	b.n	8006362 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006336:	b2db      	uxtb	r3, r3
 8006338:	4619      	mov	r1, r3
 800633a:	68f8      	ldr	r0, [r7, #12]
 800633c:	f000 fa6e 	bl	800681c <USBD_CoreFindIF>
 8006340:	4603      	mov	r3, r0
 8006342:	75bb      	strb	r3, [r7, #22]
            break;
 8006344:	e00d      	b.n	8006362 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800634c:	b2db      	uxtb	r3, r3
 800634e:	4619      	mov	r1, r3
 8006350:	68f8      	ldr	r0, [r7, #12]
 8006352:	f000 fa70 	bl	8006836 <USBD_CoreFindEP>
 8006356:	4603      	mov	r3, r0
 8006358:	75bb      	strb	r3, [r7, #22]
            break;
 800635a:	e002      	b.n	8006362 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800635c:	2300      	movs	r3, #0
 800635e:	75bb      	strb	r3, [r7, #22]
            break;
 8006360:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8006362:	7dbb      	ldrb	r3, [r7, #22]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d119      	bne.n	800639c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800636e:	b2db      	uxtb	r3, r3
 8006370:	2b03      	cmp	r3, #3
 8006372:	d113      	bne.n	800639c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8006374:	7dba      	ldrb	r2, [r7, #22]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	32ae      	adds	r2, #174	@ 0xae
 800637a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800637e:	691b      	ldr	r3, [r3, #16]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d00b      	beq.n	800639c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8006384:	7dba      	ldrb	r2, [r7, #22]
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800638c:	7dba      	ldrb	r2, [r7, #22]
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	32ae      	adds	r2, #174	@ 0xae
 8006392:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006396:	691b      	ldr	r3, [r3, #16]
 8006398:	68f8      	ldr	r0, [r7, #12]
 800639a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800639c:	68f8      	ldr	r0, [r7, #12]
 800639e:	f001 f96e 	bl	800767e <USBD_CtlSendStatus>
 80063a2:	e032      	b.n	800640a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80063a4:	7afb      	ldrb	r3, [r7, #11]
 80063a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	4619      	mov	r1, r3
 80063ae:	68f8      	ldr	r0, [r7, #12]
 80063b0:	f000 fa41 	bl	8006836 <USBD_CoreFindEP>
 80063b4:	4603      	mov	r3, r0
 80063b6:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80063b8:	7dbb      	ldrb	r3, [r7, #22]
 80063ba:	2bff      	cmp	r3, #255	@ 0xff
 80063bc:	d025      	beq.n	800640a <USBD_LL_DataOutStage+0x16e>
 80063be:	7dbb      	ldrb	r3, [r7, #22]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d122      	bne.n	800640a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80063ca:	b2db      	uxtb	r3, r3
 80063cc:	2b03      	cmp	r3, #3
 80063ce:	d117      	bne.n	8006400 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80063d0:	7dba      	ldrb	r2, [r7, #22]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	32ae      	adds	r2, #174	@ 0xae
 80063d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063da:	699b      	ldr	r3, [r3, #24]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d00f      	beq.n	8006400 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80063e0:	7dba      	ldrb	r2, [r7, #22]
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80063e8:	7dba      	ldrb	r2, [r7, #22]
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	32ae      	adds	r2, #174	@ 0xae
 80063ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063f2:	699b      	ldr	r3, [r3, #24]
 80063f4:	7afa      	ldrb	r2, [r7, #11]
 80063f6:	4611      	mov	r1, r2
 80063f8:	68f8      	ldr	r0, [r7, #12]
 80063fa:	4798      	blx	r3
 80063fc:	4603      	mov	r3, r0
 80063fe:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8006400:	7dfb      	ldrb	r3, [r7, #23]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d001      	beq.n	800640a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8006406:	7dfb      	ldrb	r3, [r7, #23]
 8006408:	e000      	b.n	800640c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800640a:	2300      	movs	r3, #0
}
 800640c:	4618      	mov	r0, r3
 800640e:	3718      	adds	r7, #24
 8006410:	46bd      	mov	sp, r7
 8006412:	bd80      	pop	{r7, pc}

08006414 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b086      	sub	sp, #24
 8006418:	af00      	add	r7, sp, #0
 800641a:	60f8      	str	r0, [r7, #12]
 800641c:	460b      	mov	r3, r1
 800641e:	607a      	str	r2, [r7, #4]
 8006420:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8006422:	7afb      	ldrb	r3, [r7, #11]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d178      	bne.n	800651a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	3314      	adds	r3, #20
 800642c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006434:	2b02      	cmp	r3, #2
 8006436:	d163      	bne.n	8006500 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8006438:	693b      	ldr	r3, [r7, #16]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	693a      	ldr	r2, [r7, #16]
 800643e:	8992      	ldrh	r2, [r2, #12]
 8006440:	4293      	cmp	r3, r2
 8006442:	d91c      	bls.n	800647e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8006444:	693b      	ldr	r3, [r7, #16]
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	693a      	ldr	r2, [r7, #16]
 800644a:	8992      	ldrh	r2, [r2, #12]
 800644c:	1a9a      	subs	r2, r3, r2
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	693a      	ldr	r2, [r7, #16]
 8006458:	8992      	ldrh	r2, [r2, #12]
 800645a:	441a      	add	r2, r3
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8006460:	693b      	ldr	r3, [r7, #16]
 8006462:	6919      	ldr	r1, [r3, #16]
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	461a      	mov	r2, r3
 800646a:	68f8      	ldr	r0, [r7, #12]
 800646c:	f001 f8c4 	bl	80075f8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006470:	2300      	movs	r3, #0
 8006472:	2200      	movs	r2, #0
 8006474:	2100      	movs	r1, #0
 8006476:	68f8      	ldr	r0, [r7, #12]
 8006478:	f004 f8be 	bl	800a5f8 <USBD_LL_PrepareReceive>
 800647c:	e040      	b.n	8006500 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	899b      	ldrh	r3, [r3, #12]
 8006482:	461a      	mov	r2, r3
 8006484:	693b      	ldr	r3, [r7, #16]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	429a      	cmp	r2, r3
 800648a:	d11c      	bne.n	80064c6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	693a      	ldr	r2, [r7, #16]
 8006492:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006494:	4293      	cmp	r3, r2
 8006496:	d316      	bcc.n	80064c6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	681a      	ldr	r2, [r3, #0]
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80064a2:	429a      	cmp	r2, r3
 80064a4:	d20f      	bcs.n	80064c6 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80064a6:	2200      	movs	r2, #0
 80064a8:	2100      	movs	r1, #0
 80064aa:	68f8      	ldr	r0, [r7, #12]
 80064ac:	f001 f8a4 	bl	80075f8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2200      	movs	r2, #0
 80064b4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80064b8:	2300      	movs	r3, #0
 80064ba:	2200      	movs	r2, #0
 80064bc:	2100      	movs	r1, #0
 80064be:	68f8      	ldr	r0, [r7, #12]
 80064c0:	f004 f89a 	bl	800a5f8 <USBD_LL_PrepareReceive>
 80064c4:	e01c      	b.n	8006500 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	2b03      	cmp	r3, #3
 80064d0:	d10f      	bne.n	80064f2 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80064d8:	68db      	ldr	r3, [r3, #12]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d009      	beq.n	80064f2 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	2200      	movs	r2, #0
 80064e2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80064ec:	68db      	ldr	r3, [r3, #12]
 80064ee:	68f8      	ldr	r0, [r7, #12]
 80064f0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80064f2:	2180      	movs	r1, #128	@ 0x80
 80064f4:	68f8      	ldr	r0, [r7, #12]
 80064f6:	f003 ffd5 	bl	800a4a4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80064fa:	68f8      	ldr	r0, [r7, #12]
 80064fc:	f001 f8d2 	bl	80076a4 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8006506:	2b00      	cmp	r3, #0
 8006508:	d03a      	beq.n	8006580 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800650a:	68f8      	ldr	r0, [r7, #12]
 800650c:	f7ff fe30 	bl	8006170 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2200      	movs	r2, #0
 8006514:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006518:	e032      	b.n	8006580 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800651a:	7afb      	ldrb	r3, [r7, #11]
 800651c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006520:	b2db      	uxtb	r3, r3
 8006522:	4619      	mov	r1, r3
 8006524:	68f8      	ldr	r0, [r7, #12]
 8006526:	f000 f986 	bl	8006836 <USBD_CoreFindEP>
 800652a:	4603      	mov	r3, r0
 800652c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800652e:	7dfb      	ldrb	r3, [r7, #23]
 8006530:	2bff      	cmp	r3, #255	@ 0xff
 8006532:	d025      	beq.n	8006580 <USBD_LL_DataInStage+0x16c>
 8006534:	7dfb      	ldrb	r3, [r7, #23]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d122      	bne.n	8006580 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006540:	b2db      	uxtb	r3, r3
 8006542:	2b03      	cmp	r3, #3
 8006544:	d11c      	bne.n	8006580 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006546:	7dfa      	ldrb	r2, [r7, #23]
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	32ae      	adds	r2, #174	@ 0xae
 800654c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006550:	695b      	ldr	r3, [r3, #20]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d014      	beq.n	8006580 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8006556:	7dfa      	ldrb	r2, [r7, #23]
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800655e:	7dfa      	ldrb	r2, [r7, #23]
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	32ae      	adds	r2, #174	@ 0xae
 8006564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006568:	695b      	ldr	r3, [r3, #20]
 800656a:	7afa      	ldrb	r2, [r7, #11]
 800656c:	4611      	mov	r1, r2
 800656e:	68f8      	ldr	r0, [r7, #12]
 8006570:	4798      	blx	r3
 8006572:	4603      	mov	r3, r0
 8006574:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8006576:	7dbb      	ldrb	r3, [r7, #22]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d001      	beq.n	8006580 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800657c:	7dbb      	ldrb	r3, [r7, #22]
 800657e:	e000      	b.n	8006582 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8006580:	2300      	movs	r3, #0
}
 8006582:	4618      	mov	r0, r3
 8006584:	3718      	adds	r7, #24
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}

0800658a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800658a:	b580      	push	{r7, lr}
 800658c:	b084      	sub	sp, #16
 800658e:	af00      	add	r7, sp, #0
 8006590:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8006592:	2300      	movs	r3, #0
 8006594:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2201      	movs	r2, #1
 800659a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2200      	movs	r2, #0
 80065a2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2200      	movs	r2, #0
 80065aa:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2200      	movs	r2, #0
 80065b0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2200      	movs	r2, #0
 80065b8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d014      	beq.n	80065f0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d00e      	beq.n	80065f0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	687a      	ldr	r2, [r7, #4]
 80065dc:	6852      	ldr	r2, [r2, #4]
 80065de:	b2d2      	uxtb	r2, r2
 80065e0:	4611      	mov	r1, r2
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	4798      	blx	r3
 80065e6:	4603      	mov	r3, r0
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d001      	beq.n	80065f0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80065ec:	2303      	movs	r3, #3
 80065ee:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80065f0:	2340      	movs	r3, #64	@ 0x40
 80065f2:	2200      	movs	r2, #0
 80065f4:	2100      	movs	r1, #0
 80065f6:	6878      	ldr	r0, [r7, #4]
 80065f8:	f003 ff0f 	bl	800a41a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2201      	movs	r2, #1
 8006600:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2240      	movs	r2, #64	@ 0x40
 8006608:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800660c:	2340      	movs	r3, #64	@ 0x40
 800660e:	2200      	movs	r2, #0
 8006610:	2180      	movs	r1, #128	@ 0x80
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	f003 ff01 	bl	800a41a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2201      	movs	r2, #1
 800661c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2240      	movs	r2, #64	@ 0x40
 8006624:	841a      	strh	r2, [r3, #32]

  return ret;
 8006626:	7bfb      	ldrb	r3, [r7, #15]
}
 8006628:	4618      	mov	r0, r3
 800662a:	3710      	adds	r7, #16
 800662c:	46bd      	mov	sp, r7
 800662e:	bd80      	pop	{r7, pc}

08006630 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006630:	b480      	push	{r7}
 8006632:	b083      	sub	sp, #12
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	460b      	mov	r3, r1
 800663a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	78fa      	ldrb	r2, [r7, #3]
 8006640:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006642:	2300      	movs	r3, #0
}
 8006644:	4618      	mov	r0, r3
 8006646:	370c      	adds	r7, #12
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr

08006650 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006650:	b480      	push	{r7}
 8006652:	b083      	sub	sp, #12
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800665e:	b2db      	uxtb	r3, r3
 8006660:	2b04      	cmp	r3, #4
 8006662:	d006      	beq.n	8006672 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800666a:	b2da      	uxtb	r2, r3
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2204      	movs	r2, #4
 8006676:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800667a:	2300      	movs	r3, #0
}
 800667c:	4618      	mov	r0, r3
 800667e:	370c      	adds	r7, #12
 8006680:	46bd      	mov	sp, r7
 8006682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006686:	4770      	bx	lr

08006688 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006688:	b480      	push	{r7}
 800668a:	b083      	sub	sp, #12
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006696:	b2db      	uxtb	r3, r3
 8006698:	2b04      	cmp	r3, #4
 800669a:	d106      	bne.n	80066aa <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80066a2:	b2da      	uxtb	r2, r3
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80066aa:	2300      	movs	r3, #0
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	370c      	adds	r7, #12
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr

080066b8 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b082      	sub	sp, #8
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80066c6:	b2db      	uxtb	r3, r3
 80066c8:	2b03      	cmp	r3, #3
 80066ca:	d110      	bne.n	80066ee <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d00b      	beq.n	80066ee <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80066dc:	69db      	ldr	r3, [r3, #28]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d005      	beq.n	80066ee <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80066e8:	69db      	ldr	r3, [r3, #28]
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80066ee:	2300      	movs	r3, #0
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	3708      	adds	r7, #8
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd80      	pop	{r7, pc}

080066f8 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b082      	sub	sp, #8
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
 8006700:	460b      	mov	r3, r1
 8006702:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	32ae      	adds	r2, #174	@ 0xae
 800670e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d101      	bne.n	800671a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8006716:	2303      	movs	r3, #3
 8006718:	e01c      	b.n	8006754 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006720:	b2db      	uxtb	r3, r3
 8006722:	2b03      	cmp	r3, #3
 8006724:	d115      	bne.n	8006752 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	32ae      	adds	r2, #174	@ 0xae
 8006730:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006734:	6a1b      	ldr	r3, [r3, #32]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d00b      	beq.n	8006752 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	32ae      	adds	r2, #174	@ 0xae
 8006744:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006748:	6a1b      	ldr	r3, [r3, #32]
 800674a:	78fa      	ldrb	r2, [r7, #3]
 800674c:	4611      	mov	r1, r2
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006752:	2300      	movs	r3, #0
}
 8006754:	4618      	mov	r0, r3
 8006756:	3708      	adds	r7, #8
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}

0800675c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b082      	sub	sp, #8
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
 8006764:	460b      	mov	r3, r1
 8006766:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	32ae      	adds	r2, #174	@ 0xae
 8006772:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d101      	bne.n	800677e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800677a:	2303      	movs	r3, #3
 800677c:	e01c      	b.n	80067b8 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006784:	b2db      	uxtb	r3, r3
 8006786:	2b03      	cmp	r3, #3
 8006788:	d115      	bne.n	80067b6 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	32ae      	adds	r2, #174	@ 0xae
 8006794:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800679a:	2b00      	cmp	r3, #0
 800679c:	d00b      	beq.n	80067b6 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	32ae      	adds	r2, #174	@ 0xae
 80067a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067ae:	78fa      	ldrb	r2, [r7, #3]
 80067b0:	4611      	mov	r1, r2
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80067b6:	2300      	movs	r3, #0
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	3708      	adds	r7, #8
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}

080067c0 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80067c0:	b480      	push	{r7}
 80067c2:	b083      	sub	sp, #12
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80067c8:	2300      	movs	r3, #0
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	370c      	adds	r7, #12
 80067ce:	46bd      	mov	sp, r7
 80067d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d4:	4770      	bx	lr

080067d6 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80067d6:	b580      	push	{r7, lr}
 80067d8:	b084      	sub	sp, #16
 80067da:	af00      	add	r7, sp, #0
 80067dc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80067de:	2300      	movs	r3, #0
 80067e0:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2201      	movs	r2, #1
 80067e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d00e      	beq.n	8006812 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	687a      	ldr	r2, [r7, #4]
 80067fe:	6852      	ldr	r2, [r2, #4]
 8006800:	b2d2      	uxtb	r2, r2
 8006802:	4611      	mov	r1, r2
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	4798      	blx	r3
 8006808:	4603      	mov	r3, r0
 800680a:	2b00      	cmp	r3, #0
 800680c:	d001      	beq.n	8006812 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800680e:	2303      	movs	r3, #3
 8006810:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006812:	7bfb      	ldrb	r3, [r7, #15]
}
 8006814:	4618      	mov	r0, r3
 8006816:	3710      	adds	r7, #16
 8006818:	46bd      	mov	sp, r7
 800681a:	bd80      	pop	{r7, pc}

0800681c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800681c:	b480      	push	{r7}
 800681e:	b083      	sub	sp, #12
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	460b      	mov	r3, r1
 8006826:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006828:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800682a:	4618      	mov	r0, r3
 800682c:	370c      	adds	r7, #12
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr

08006836 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006836:	b480      	push	{r7}
 8006838:	b083      	sub	sp, #12
 800683a:	af00      	add	r7, sp, #0
 800683c:	6078      	str	r0, [r7, #4]
 800683e:	460b      	mov	r3, r1
 8006840:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006842:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006844:	4618      	mov	r0, r3
 8006846:	370c      	adds	r7, #12
 8006848:	46bd      	mov	sp, r7
 800684a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684e:	4770      	bx	lr

08006850 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b086      	sub	sp, #24
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
 8006858:	460b      	mov	r3, r1
 800685a:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8006864:	2300      	movs	r3, #0
 8006866:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	885b      	ldrh	r3, [r3, #2]
 800686c:	b29b      	uxth	r3, r3
 800686e:	68fa      	ldr	r2, [r7, #12]
 8006870:	7812      	ldrb	r2, [r2, #0]
 8006872:	4293      	cmp	r3, r2
 8006874:	d91f      	bls.n	80068b6 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	781b      	ldrb	r3, [r3, #0]
 800687a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800687c:	e013      	b.n	80068a6 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800687e:	f107 030a 	add.w	r3, r7, #10
 8006882:	4619      	mov	r1, r3
 8006884:	6978      	ldr	r0, [r7, #20]
 8006886:	f000 f81b 	bl	80068c0 <USBD_GetNextDesc>
 800688a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	785b      	ldrb	r3, [r3, #1]
 8006890:	2b05      	cmp	r3, #5
 8006892:	d108      	bne.n	80068a6 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8006894:	697b      	ldr	r3, [r7, #20]
 8006896:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	789b      	ldrb	r3, [r3, #2]
 800689c:	78fa      	ldrb	r2, [r7, #3]
 800689e:	429a      	cmp	r2, r3
 80068a0:	d008      	beq.n	80068b4 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80068a2:	2300      	movs	r3, #0
 80068a4:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	885b      	ldrh	r3, [r3, #2]
 80068aa:	b29a      	uxth	r2, r3
 80068ac:	897b      	ldrh	r3, [r7, #10]
 80068ae:	429a      	cmp	r2, r3
 80068b0:	d8e5      	bhi.n	800687e <USBD_GetEpDesc+0x2e>
 80068b2:	e000      	b.n	80068b6 <USBD_GetEpDesc+0x66>
          break;
 80068b4:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80068b6:	693b      	ldr	r3, [r7, #16]
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	3718      	adds	r7, #24
 80068bc:	46bd      	mov	sp, r7
 80068be:	bd80      	pop	{r7, pc}

080068c0 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b085      	sub	sp, #20
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
 80068c8:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	881b      	ldrh	r3, [r3, #0]
 80068d2:	68fa      	ldr	r2, [r7, #12]
 80068d4:	7812      	ldrb	r2, [r2, #0]
 80068d6:	4413      	add	r3, r2
 80068d8:	b29a      	uxth	r2, r3
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	781b      	ldrb	r3, [r3, #0]
 80068e2:	461a      	mov	r2, r3
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	4413      	add	r3, r2
 80068e8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80068ea:	68fb      	ldr	r3, [r7, #12]
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	3714      	adds	r7, #20
 80068f0:	46bd      	mov	sp, r7
 80068f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f6:	4770      	bx	lr

080068f8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b087      	sub	sp, #28
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	781b      	ldrb	r3, [r3, #0]
 8006908:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800690a:	697b      	ldr	r3, [r7, #20]
 800690c:	3301      	adds	r3, #1
 800690e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	781b      	ldrb	r3, [r3, #0]
 8006914:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006916:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800691a:	021b      	lsls	r3, r3, #8
 800691c:	b21a      	sxth	r2, r3
 800691e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006922:	4313      	orrs	r3, r2
 8006924:	b21b      	sxth	r3, r3
 8006926:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006928:	89fb      	ldrh	r3, [r7, #14]
}
 800692a:	4618      	mov	r0, r3
 800692c:	371c      	adds	r7, #28
 800692e:	46bd      	mov	sp, r7
 8006930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006934:	4770      	bx	lr
	...

08006938 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006942:	2300      	movs	r3, #0
 8006944:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	781b      	ldrb	r3, [r3, #0]
 800694a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800694e:	2b40      	cmp	r3, #64	@ 0x40
 8006950:	d005      	beq.n	800695e <USBD_StdDevReq+0x26>
 8006952:	2b40      	cmp	r3, #64	@ 0x40
 8006954:	d857      	bhi.n	8006a06 <USBD_StdDevReq+0xce>
 8006956:	2b00      	cmp	r3, #0
 8006958:	d00f      	beq.n	800697a <USBD_StdDevReq+0x42>
 800695a:	2b20      	cmp	r3, #32
 800695c:	d153      	bne.n	8006a06 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	32ae      	adds	r2, #174	@ 0xae
 8006968:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800696c:	689b      	ldr	r3, [r3, #8]
 800696e:	6839      	ldr	r1, [r7, #0]
 8006970:	6878      	ldr	r0, [r7, #4]
 8006972:	4798      	blx	r3
 8006974:	4603      	mov	r3, r0
 8006976:	73fb      	strb	r3, [r7, #15]
      break;
 8006978:	e04a      	b.n	8006a10 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	785b      	ldrb	r3, [r3, #1]
 800697e:	2b09      	cmp	r3, #9
 8006980:	d83b      	bhi.n	80069fa <USBD_StdDevReq+0xc2>
 8006982:	a201      	add	r2, pc, #4	@ (adr r2, 8006988 <USBD_StdDevReq+0x50>)
 8006984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006988:	080069dd 	.word	0x080069dd
 800698c:	080069f1 	.word	0x080069f1
 8006990:	080069fb 	.word	0x080069fb
 8006994:	080069e7 	.word	0x080069e7
 8006998:	080069fb 	.word	0x080069fb
 800699c:	080069bb 	.word	0x080069bb
 80069a0:	080069b1 	.word	0x080069b1
 80069a4:	080069fb 	.word	0x080069fb
 80069a8:	080069d3 	.word	0x080069d3
 80069ac:	080069c5 	.word	0x080069c5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80069b0:	6839      	ldr	r1, [r7, #0]
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f000 fa3e 	bl	8006e34 <USBD_GetDescriptor>
          break;
 80069b8:	e024      	b.n	8006a04 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80069ba:	6839      	ldr	r1, [r7, #0]
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f000 fba3 	bl	8007108 <USBD_SetAddress>
          break;
 80069c2:	e01f      	b.n	8006a04 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80069c4:	6839      	ldr	r1, [r7, #0]
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f000 fbe2 	bl	8007190 <USBD_SetConfig>
 80069cc:	4603      	mov	r3, r0
 80069ce:	73fb      	strb	r3, [r7, #15]
          break;
 80069d0:	e018      	b.n	8006a04 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80069d2:	6839      	ldr	r1, [r7, #0]
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	f000 fc85 	bl	80072e4 <USBD_GetConfig>
          break;
 80069da:	e013      	b.n	8006a04 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80069dc:	6839      	ldr	r1, [r7, #0]
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f000 fcb6 	bl	8007350 <USBD_GetStatus>
          break;
 80069e4:	e00e      	b.n	8006a04 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80069e6:	6839      	ldr	r1, [r7, #0]
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f000 fce5 	bl	80073b8 <USBD_SetFeature>
          break;
 80069ee:	e009      	b.n	8006a04 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80069f0:	6839      	ldr	r1, [r7, #0]
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f000 fd09 	bl	800740a <USBD_ClrFeature>
          break;
 80069f8:	e004      	b.n	8006a04 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80069fa:	6839      	ldr	r1, [r7, #0]
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	f000 fd60 	bl	80074c2 <USBD_CtlError>
          break;
 8006a02:	bf00      	nop
      }
      break;
 8006a04:	e004      	b.n	8006a10 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006a06:	6839      	ldr	r1, [r7, #0]
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	f000 fd5a 	bl	80074c2 <USBD_CtlError>
      break;
 8006a0e:	bf00      	nop
  }

  return ret;
 8006a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3710      	adds	r7, #16
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}
 8006a1a:	bf00      	nop

08006a1c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b084      	sub	sp, #16
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
 8006a24:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006a26:	2300      	movs	r3, #0
 8006a28:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	781b      	ldrb	r3, [r3, #0]
 8006a2e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006a32:	2b40      	cmp	r3, #64	@ 0x40
 8006a34:	d005      	beq.n	8006a42 <USBD_StdItfReq+0x26>
 8006a36:	2b40      	cmp	r3, #64	@ 0x40
 8006a38:	d852      	bhi.n	8006ae0 <USBD_StdItfReq+0xc4>
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d001      	beq.n	8006a42 <USBD_StdItfReq+0x26>
 8006a3e:	2b20      	cmp	r3, #32
 8006a40:	d14e      	bne.n	8006ae0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a48:	b2db      	uxtb	r3, r3
 8006a4a:	3b01      	subs	r3, #1
 8006a4c:	2b02      	cmp	r3, #2
 8006a4e:	d840      	bhi.n	8006ad2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	889b      	ldrh	r3, [r3, #4]
 8006a54:	b2db      	uxtb	r3, r3
 8006a56:	2b01      	cmp	r3, #1
 8006a58:	d836      	bhi.n	8006ac8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	889b      	ldrh	r3, [r3, #4]
 8006a5e:	b2db      	uxtb	r3, r3
 8006a60:	4619      	mov	r1, r3
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f7ff feda 	bl	800681c <USBD_CoreFindIF>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006a6c:	7bbb      	ldrb	r3, [r7, #14]
 8006a6e:	2bff      	cmp	r3, #255	@ 0xff
 8006a70:	d01d      	beq.n	8006aae <USBD_StdItfReq+0x92>
 8006a72:	7bbb      	ldrb	r3, [r7, #14]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d11a      	bne.n	8006aae <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8006a78:	7bba      	ldrb	r2, [r7, #14]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	32ae      	adds	r2, #174	@ 0xae
 8006a7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a82:	689b      	ldr	r3, [r3, #8]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d00f      	beq.n	8006aa8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8006a88:	7bba      	ldrb	r2, [r7, #14]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006a90:	7bba      	ldrb	r2, [r7, #14]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	32ae      	adds	r2, #174	@ 0xae
 8006a96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	6839      	ldr	r1, [r7, #0]
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	4798      	blx	r3
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006aa6:	e004      	b.n	8006ab2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8006aa8:	2303      	movs	r3, #3
 8006aaa:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006aac:	e001      	b.n	8006ab2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8006aae:	2303      	movs	r3, #3
 8006ab0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	88db      	ldrh	r3, [r3, #6]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d110      	bne.n	8006adc <USBD_StdItfReq+0xc0>
 8006aba:	7bfb      	ldrb	r3, [r7, #15]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d10d      	bne.n	8006adc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f000 fddc 	bl	800767e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006ac6:	e009      	b.n	8006adc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8006ac8:	6839      	ldr	r1, [r7, #0]
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	f000 fcf9 	bl	80074c2 <USBD_CtlError>
          break;
 8006ad0:	e004      	b.n	8006adc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8006ad2:	6839      	ldr	r1, [r7, #0]
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	f000 fcf4 	bl	80074c2 <USBD_CtlError>
          break;
 8006ada:	e000      	b.n	8006ade <USBD_StdItfReq+0xc2>
          break;
 8006adc:	bf00      	nop
      }
      break;
 8006ade:	e004      	b.n	8006aea <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8006ae0:	6839      	ldr	r1, [r7, #0]
 8006ae2:	6878      	ldr	r0, [r7, #4]
 8006ae4:	f000 fced 	bl	80074c2 <USBD_CtlError>
      break;
 8006ae8:	bf00      	nop
  }

  return ret;
 8006aea:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aec:	4618      	mov	r0, r3
 8006aee:	3710      	adds	r7, #16
 8006af0:	46bd      	mov	sp, r7
 8006af2:	bd80      	pop	{r7, pc}

08006af4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b084      	sub	sp, #16
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
 8006afc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8006afe:	2300      	movs	r3, #0
 8006b00:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	889b      	ldrh	r3, [r3, #4]
 8006b06:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	781b      	ldrb	r3, [r3, #0]
 8006b0c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006b10:	2b40      	cmp	r3, #64	@ 0x40
 8006b12:	d007      	beq.n	8006b24 <USBD_StdEPReq+0x30>
 8006b14:	2b40      	cmp	r3, #64	@ 0x40
 8006b16:	f200 8181 	bhi.w	8006e1c <USBD_StdEPReq+0x328>
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d02a      	beq.n	8006b74 <USBD_StdEPReq+0x80>
 8006b1e:	2b20      	cmp	r3, #32
 8006b20:	f040 817c 	bne.w	8006e1c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006b24:	7bbb      	ldrb	r3, [r7, #14]
 8006b26:	4619      	mov	r1, r3
 8006b28:	6878      	ldr	r0, [r7, #4]
 8006b2a:	f7ff fe84 	bl	8006836 <USBD_CoreFindEP>
 8006b2e:	4603      	mov	r3, r0
 8006b30:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006b32:	7b7b      	ldrb	r3, [r7, #13]
 8006b34:	2bff      	cmp	r3, #255	@ 0xff
 8006b36:	f000 8176 	beq.w	8006e26 <USBD_StdEPReq+0x332>
 8006b3a:	7b7b      	ldrb	r3, [r7, #13]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	f040 8172 	bne.w	8006e26 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8006b42:	7b7a      	ldrb	r2, [r7, #13]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8006b4a:	7b7a      	ldrb	r2, [r7, #13]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	32ae      	adds	r2, #174	@ 0xae
 8006b50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b54:	689b      	ldr	r3, [r3, #8]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	f000 8165 	beq.w	8006e26 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006b5c:	7b7a      	ldrb	r2, [r7, #13]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	32ae      	adds	r2, #174	@ 0xae
 8006b62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	6839      	ldr	r1, [r7, #0]
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	4798      	blx	r3
 8006b6e:	4603      	mov	r3, r0
 8006b70:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006b72:	e158      	b.n	8006e26 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	785b      	ldrb	r3, [r3, #1]
 8006b78:	2b03      	cmp	r3, #3
 8006b7a:	d008      	beq.n	8006b8e <USBD_StdEPReq+0x9a>
 8006b7c:	2b03      	cmp	r3, #3
 8006b7e:	f300 8147 	bgt.w	8006e10 <USBD_StdEPReq+0x31c>
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	f000 809b 	beq.w	8006cbe <USBD_StdEPReq+0x1ca>
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	d03c      	beq.n	8006c06 <USBD_StdEPReq+0x112>
 8006b8c:	e140      	b.n	8006e10 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	2b02      	cmp	r3, #2
 8006b98:	d002      	beq.n	8006ba0 <USBD_StdEPReq+0xac>
 8006b9a:	2b03      	cmp	r3, #3
 8006b9c:	d016      	beq.n	8006bcc <USBD_StdEPReq+0xd8>
 8006b9e:	e02c      	b.n	8006bfa <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006ba0:	7bbb      	ldrb	r3, [r7, #14]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d00d      	beq.n	8006bc2 <USBD_StdEPReq+0xce>
 8006ba6:	7bbb      	ldrb	r3, [r7, #14]
 8006ba8:	2b80      	cmp	r3, #128	@ 0x80
 8006baa:	d00a      	beq.n	8006bc2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006bac:	7bbb      	ldrb	r3, [r7, #14]
 8006bae:	4619      	mov	r1, r3
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	f003 fc77 	bl	800a4a4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006bb6:	2180      	movs	r1, #128	@ 0x80
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	f003 fc73 	bl	800a4a4 <USBD_LL_StallEP>
 8006bbe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006bc0:	e020      	b.n	8006c04 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8006bc2:	6839      	ldr	r1, [r7, #0]
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f000 fc7c 	bl	80074c2 <USBD_CtlError>
              break;
 8006bca:	e01b      	b.n	8006c04 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	885b      	ldrh	r3, [r3, #2]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d10e      	bne.n	8006bf2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006bd4:	7bbb      	ldrb	r3, [r7, #14]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d00b      	beq.n	8006bf2 <USBD_StdEPReq+0xfe>
 8006bda:	7bbb      	ldrb	r3, [r7, #14]
 8006bdc:	2b80      	cmp	r3, #128	@ 0x80
 8006bde:	d008      	beq.n	8006bf2 <USBD_StdEPReq+0xfe>
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	88db      	ldrh	r3, [r3, #6]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d104      	bne.n	8006bf2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006be8:	7bbb      	ldrb	r3, [r7, #14]
 8006bea:	4619      	mov	r1, r3
 8006bec:	6878      	ldr	r0, [r7, #4]
 8006bee:	f003 fc59 	bl	800a4a4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f000 fd43 	bl	800767e <USBD_CtlSendStatus>

              break;
 8006bf8:	e004      	b.n	8006c04 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8006bfa:	6839      	ldr	r1, [r7, #0]
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f000 fc60 	bl	80074c2 <USBD_CtlError>
              break;
 8006c02:	bf00      	nop
          }
          break;
 8006c04:	e109      	b.n	8006e1a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c0c:	b2db      	uxtb	r3, r3
 8006c0e:	2b02      	cmp	r3, #2
 8006c10:	d002      	beq.n	8006c18 <USBD_StdEPReq+0x124>
 8006c12:	2b03      	cmp	r3, #3
 8006c14:	d016      	beq.n	8006c44 <USBD_StdEPReq+0x150>
 8006c16:	e04b      	b.n	8006cb0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006c18:	7bbb      	ldrb	r3, [r7, #14]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d00d      	beq.n	8006c3a <USBD_StdEPReq+0x146>
 8006c1e:	7bbb      	ldrb	r3, [r7, #14]
 8006c20:	2b80      	cmp	r3, #128	@ 0x80
 8006c22:	d00a      	beq.n	8006c3a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006c24:	7bbb      	ldrb	r3, [r7, #14]
 8006c26:	4619      	mov	r1, r3
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f003 fc3b 	bl	800a4a4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006c2e:	2180      	movs	r1, #128	@ 0x80
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f003 fc37 	bl	800a4a4 <USBD_LL_StallEP>
 8006c36:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006c38:	e040      	b.n	8006cbc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8006c3a:	6839      	ldr	r1, [r7, #0]
 8006c3c:	6878      	ldr	r0, [r7, #4]
 8006c3e:	f000 fc40 	bl	80074c2 <USBD_CtlError>
              break;
 8006c42:	e03b      	b.n	8006cbc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	885b      	ldrh	r3, [r3, #2]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d136      	bne.n	8006cba <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006c4c:	7bbb      	ldrb	r3, [r7, #14]
 8006c4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d004      	beq.n	8006c60 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006c56:	7bbb      	ldrb	r3, [r7, #14]
 8006c58:	4619      	mov	r1, r3
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f003 fc41 	bl	800a4e2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f000 fd0c 	bl	800767e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006c66:	7bbb      	ldrb	r3, [r7, #14]
 8006c68:	4619      	mov	r1, r3
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f7ff fde3 	bl	8006836 <USBD_CoreFindEP>
 8006c70:	4603      	mov	r3, r0
 8006c72:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006c74:	7b7b      	ldrb	r3, [r7, #13]
 8006c76:	2bff      	cmp	r3, #255	@ 0xff
 8006c78:	d01f      	beq.n	8006cba <USBD_StdEPReq+0x1c6>
 8006c7a:	7b7b      	ldrb	r3, [r7, #13]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d11c      	bne.n	8006cba <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8006c80:	7b7a      	ldrb	r2, [r7, #13]
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8006c88:	7b7a      	ldrb	r2, [r7, #13]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	32ae      	adds	r2, #174	@ 0xae
 8006c8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c92:	689b      	ldr	r3, [r3, #8]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d010      	beq.n	8006cba <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006c98:	7b7a      	ldrb	r2, [r7, #13]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	32ae      	adds	r2, #174	@ 0xae
 8006c9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ca2:	689b      	ldr	r3, [r3, #8]
 8006ca4:	6839      	ldr	r1, [r7, #0]
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	4798      	blx	r3
 8006caa:	4603      	mov	r3, r0
 8006cac:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8006cae:	e004      	b.n	8006cba <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8006cb0:	6839      	ldr	r1, [r7, #0]
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f000 fc05 	bl	80074c2 <USBD_CtlError>
              break;
 8006cb8:	e000      	b.n	8006cbc <USBD_StdEPReq+0x1c8>
              break;
 8006cba:	bf00      	nop
          }
          break;
 8006cbc:	e0ad      	b.n	8006e1a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006cc4:	b2db      	uxtb	r3, r3
 8006cc6:	2b02      	cmp	r3, #2
 8006cc8:	d002      	beq.n	8006cd0 <USBD_StdEPReq+0x1dc>
 8006cca:	2b03      	cmp	r3, #3
 8006ccc:	d033      	beq.n	8006d36 <USBD_StdEPReq+0x242>
 8006cce:	e099      	b.n	8006e04 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006cd0:	7bbb      	ldrb	r3, [r7, #14]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d007      	beq.n	8006ce6 <USBD_StdEPReq+0x1f2>
 8006cd6:	7bbb      	ldrb	r3, [r7, #14]
 8006cd8:	2b80      	cmp	r3, #128	@ 0x80
 8006cda:	d004      	beq.n	8006ce6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8006cdc:	6839      	ldr	r1, [r7, #0]
 8006cde:	6878      	ldr	r0, [r7, #4]
 8006ce0:	f000 fbef 	bl	80074c2 <USBD_CtlError>
                break;
 8006ce4:	e093      	b.n	8006e0e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006ce6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	da0b      	bge.n	8006d06 <USBD_StdEPReq+0x212>
 8006cee:	7bbb      	ldrb	r3, [r7, #14]
 8006cf0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006cf4:	4613      	mov	r3, r2
 8006cf6:	009b      	lsls	r3, r3, #2
 8006cf8:	4413      	add	r3, r2
 8006cfa:	009b      	lsls	r3, r3, #2
 8006cfc:	3310      	adds	r3, #16
 8006cfe:	687a      	ldr	r2, [r7, #4]
 8006d00:	4413      	add	r3, r2
 8006d02:	3304      	adds	r3, #4
 8006d04:	e00b      	b.n	8006d1e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006d06:	7bbb      	ldrb	r3, [r7, #14]
 8006d08:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006d0c:	4613      	mov	r3, r2
 8006d0e:	009b      	lsls	r3, r3, #2
 8006d10:	4413      	add	r3, r2
 8006d12:	009b      	lsls	r3, r3, #2
 8006d14:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006d18:	687a      	ldr	r2, [r7, #4]
 8006d1a:	4413      	add	r3, r2
 8006d1c:	3304      	adds	r3, #4
 8006d1e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	2200      	movs	r2, #0
 8006d24:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	330e      	adds	r3, #14
 8006d2a:	2202      	movs	r2, #2
 8006d2c:	4619      	mov	r1, r3
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	f000 fc44 	bl	80075bc <USBD_CtlSendData>
              break;
 8006d34:	e06b      	b.n	8006e0e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006d36:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	da11      	bge.n	8006d62 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006d3e:	7bbb      	ldrb	r3, [r7, #14]
 8006d40:	f003 020f 	and.w	r2, r3, #15
 8006d44:	6879      	ldr	r1, [r7, #4]
 8006d46:	4613      	mov	r3, r2
 8006d48:	009b      	lsls	r3, r3, #2
 8006d4a:	4413      	add	r3, r2
 8006d4c:	009b      	lsls	r3, r3, #2
 8006d4e:	440b      	add	r3, r1
 8006d50:	3323      	adds	r3, #35	@ 0x23
 8006d52:	781b      	ldrb	r3, [r3, #0]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d117      	bne.n	8006d88 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8006d58:	6839      	ldr	r1, [r7, #0]
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f000 fbb1 	bl	80074c2 <USBD_CtlError>
                  break;
 8006d60:	e055      	b.n	8006e0e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006d62:	7bbb      	ldrb	r3, [r7, #14]
 8006d64:	f003 020f 	and.w	r2, r3, #15
 8006d68:	6879      	ldr	r1, [r7, #4]
 8006d6a:	4613      	mov	r3, r2
 8006d6c:	009b      	lsls	r3, r3, #2
 8006d6e:	4413      	add	r3, r2
 8006d70:	009b      	lsls	r3, r3, #2
 8006d72:	440b      	add	r3, r1
 8006d74:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006d78:	781b      	ldrb	r3, [r3, #0]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d104      	bne.n	8006d88 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8006d7e:	6839      	ldr	r1, [r7, #0]
 8006d80:	6878      	ldr	r0, [r7, #4]
 8006d82:	f000 fb9e 	bl	80074c2 <USBD_CtlError>
                  break;
 8006d86:	e042      	b.n	8006e0e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006d88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	da0b      	bge.n	8006da8 <USBD_StdEPReq+0x2b4>
 8006d90:	7bbb      	ldrb	r3, [r7, #14]
 8006d92:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006d96:	4613      	mov	r3, r2
 8006d98:	009b      	lsls	r3, r3, #2
 8006d9a:	4413      	add	r3, r2
 8006d9c:	009b      	lsls	r3, r3, #2
 8006d9e:	3310      	adds	r3, #16
 8006da0:	687a      	ldr	r2, [r7, #4]
 8006da2:	4413      	add	r3, r2
 8006da4:	3304      	adds	r3, #4
 8006da6:	e00b      	b.n	8006dc0 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006da8:	7bbb      	ldrb	r3, [r7, #14]
 8006daa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006dae:	4613      	mov	r3, r2
 8006db0:	009b      	lsls	r3, r3, #2
 8006db2:	4413      	add	r3, r2
 8006db4:	009b      	lsls	r3, r3, #2
 8006db6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006dba:	687a      	ldr	r2, [r7, #4]
 8006dbc:	4413      	add	r3, r2
 8006dbe:	3304      	adds	r3, #4
 8006dc0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006dc2:	7bbb      	ldrb	r3, [r7, #14]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d002      	beq.n	8006dce <USBD_StdEPReq+0x2da>
 8006dc8:	7bbb      	ldrb	r3, [r7, #14]
 8006dca:	2b80      	cmp	r3, #128	@ 0x80
 8006dcc:	d103      	bne.n	8006dd6 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	739a      	strb	r2, [r3, #14]
 8006dd4:	e00e      	b.n	8006df4 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006dd6:	7bbb      	ldrb	r3, [r7, #14]
 8006dd8:	4619      	mov	r1, r3
 8006dda:	6878      	ldr	r0, [r7, #4]
 8006ddc:	f003 fba0 	bl	800a520 <USBD_LL_IsStallEP>
 8006de0:	4603      	mov	r3, r0
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d003      	beq.n	8006dee <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	2201      	movs	r2, #1
 8006dea:	739a      	strb	r2, [r3, #14]
 8006dec:	e002      	b.n	8006df4 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	2200      	movs	r2, #0
 8006df2:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	330e      	adds	r3, #14
 8006df8:	2202      	movs	r2, #2
 8006dfa:	4619      	mov	r1, r3
 8006dfc:	6878      	ldr	r0, [r7, #4]
 8006dfe:	f000 fbdd 	bl	80075bc <USBD_CtlSendData>
              break;
 8006e02:	e004      	b.n	8006e0e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8006e04:	6839      	ldr	r1, [r7, #0]
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f000 fb5b 	bl	80074c2 <USBD_CtlError>
              break;
 8006e0c:	bf00      	nop
          }
          break;
 8006e0e:	e004      	b.n	8006e1a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8006e10:	6839      	ldr	r1, [r7, #0]
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f000 fb55 	bl	80074c2 <USBD_CtlError>
          break;
 8006e18:	bf00      	nop
      }
      break;
 8006e1a:	e005      	b.n	8006e28 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8006e1c:	6839      	ldr	r1, [r7, #0]
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f000 fb4f 	bl	80074c2 <USBD_CtlError>
      break;
 8006e24:	e000      	b.n	8006e28 <USBD_StdEPReq+0x334>
      break;
 8006e26:	bf00      	nop
  }

  return ret;
 8006e28:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3710      	adds	r7, #16
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
	...

08006e34 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b084      	sub	sp, #16
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006e3e:	2300      	movs	r3, #0
 8006e40:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006e42:	2300      	movs	r3, #0
 8006e44:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006e46:	2300      	movs	r3, #0
 8006e48:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	885b      	ldrh	r3, [r3, #2]
 8006e4e:	0a1b      	lsrs	r3, r3, #8
 8006e50:	b29b      	uxth	r3, r3
 8006e52:	3b01      	subs	r3, #1
 8006e54:	2b06      	cmp	r3, #6
 8006e56:	f200 8128 	bhi.w	80070aa <USBD_GetDescriptor+0x276>
 8006e5a:	a201      	add	r2, pc, #4	@ (adr r2, 8006e60 <USBD_GetDescriptor+0x2c>)
 8006e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e60:	08006e7d 	.word	0x08006e7d
 8006e64:	08006e95 	.word	0x08006e95
 8006e68:	08006ed5 	.word	0x08006ed5
 8006e6c:	080070ab 	.word	0x080070ab
 8006e70:	080070ab 	.word	0x080070ab
 8006e74:	0800704b 	.word	0x0800704b
 8006e78:	08007077 	.word	0x08007077
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	687a      	ldr	r2, [r7, #4]
 8006e86:	7c12      	ldrb	r2, [r2, #16]
 8006e88:	f107 0108 	add.w	r1, r7, #8
 8006e8c:	4610      	mov	r0, r2
 8006e8e:	4798      	blx	r3
 8006e90:	60f8      	str	r0, [r7, #12]
      break;
 8006e92:	e112      	b.n	80070ba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	7c1b      	ldrb	r3, [r3, #16]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d10d      	bne.n	8006eb8 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ea4:	f107 0208 	add.w	r2, r7, #8
 8006ea8:	4610      	mov	r0, r2
 8006eaa:	4798      	blx	r3
 8006eac:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	3301      	adds	r3, #1
 8006eb2:	2202      	movs	r2, #2
 8006eb4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006eb6:	e100      	b.n	80070ba <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ec0:	f107 0208 	add.w	r2, r7, #8
 8006ec4:	4610      	mov	r0, r2
 8006ec6:	4798      	blx	r3
 8006ec8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	3301      	adds	r3, #1
 8006ece:	2202      	movs	r2, #2
 8006ed0:	701a      	strb	r2, [r3, #0]
      break;
 8006ed2:	e0f2      	b.n	80070ba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	885b      	ldrh	r3, [r3, #2]
 8006ed8:	b2db      	uxtb	r3, r3
 8006eda:	2b05      	cmp	r3, #5
 8006edc:	f200 80ac 	bhi.w	8007038 <USBD_GetDescriptor+0x204>
 8006ee0:	a201      	add	r2, pc, #4	@ (adr r2, 8006ee8 <USBD_GetDescriptor+0xb4>)
 8006ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ee6:	bf00      	nop
 8006ee8:	08006f01 	.word	0x08006f01
 8006eec:	08006f35 	.word	0x08006f35
 8006ef0:	08006f69 	.word	0x08006f69
 8006ef4:	08006f9d 	.word	0x08006f9d
 8006ef8:	08006fd1 	.word	0x08006fd1
 8006efc:	08007005 	.word	0x08007005
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d00b      	beq.n	8006f24 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f12:	685b      	ldr	r3, [r3, #4]
 8006f14:	687a      	ldr	r2, [r7, #4]
 8006f16:	7c12      	ldrb	r2, [r2, #16]
 8006f18:	f107 0108 	add.w	r1, r7, #8
 8006f1c:	4610      	mov	r0, r2
 8006f1e:	4798      	blx	r3
 8006f20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006f22:	e091      	b.n	8007048 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006f24:	6839      	ldr	r1, [r7, #0]
 8006f26:	6878      	ldr	r0, [r7, #4]
 8006f28:	f000 facb 	bl	80074c2 <USBD_CtlError>
            err++;
 8006f2c:	7afb      	ldrb	r3, [r7, #11]
 8006f2e:	3301      	adds	r3, #1
 8006f30:	72fb      	strb	r3, [r7, #11]
          break;
 8006f32:	e089      	b.n	8007048 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f3a:	689b      	ldr	r3, [r3, #8]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d00b      	beq.n	8006f58 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f46:	689b      	ldr	r3, [r3, #8]
 8006f48:	687a      	ldr	r2, [r7, #4]
 8006f4a:	7c12      	ldrb	r2, [r2, #16]
 8006f4c:	f107 0108 	add.w	r1, r7, #8
 8006f50:	4610      	mov	r0, r2
 8006f52:	4798      	blx	r3
 8006f54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006f56:	e077      	b.n	8007048 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006f58:	6839      	ldr	r1, [r7, #0]
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f000 fab1 	bl	80074c2 <USBD_CtlError>
            err++;
 8006f60:	7afb      	ldrb	r3, [r7, #11]
 8006f62:	3301      	adds	r3, #1
 8006f64:	72fb      	strb	r3, [r7, #11]
          break;
 8006f66:	e06f      	b.n	8007048 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f6e:	68db      	ldr	r3, [r3, #12]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d00b      	beq.n	8006f8c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f7a:	68db      	ldr	r3, [r3, #12]
 8006f7c:	687a      	ldr	r2, [r7, #4]
 8006f7e:	7c12      	ldrb	r2, [r2, #16]
 8006f80:	f107 0108 	add.w	r1, r7, #8
 8006f84:	4610      	mov	r0, r2
 8006f86:	4798      	blx	r3
 8006f88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006f8a:	e05d      	b.n	8007048 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006f8c:	6839      	ldr	r1, [r7, #0]
 8006f8e:	6878      	ldr	r0, [r7, #4]
 8006f90:	f000 fa97 	bl	80074c2 <USBD_CtlError>
            err++;
 8006f94:	7afb      	ldrb	r3, [r7, #11]
 8006f96:	3301      	adds	r3, #1
 8006f98:	72fb      	strb	r3, [r7, #11]
          break;
 8006f9a:	e055      	b.n	8007048 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006fa2:	691b      	ldr	r3, [r3, #16]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d00b      	beq.n	8006fc0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006fae:	691b      	ldr	r3, [r3, #16]
 8006fb0:	687a      	ldr	r2, [r7, #4]
 8006fb2:	7c12      	ldrb	r2, [r2, #16]
 8006fb4:	f107 0108 	add.w	r1, r7, #8
 8006fb8:	4610      	mov	r0, r2
 8006fba:	4798      	blx	r3
 8006fbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006fbe:	e043      	b.n	8007048 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006fc0:	6839      	ldr	r1, [r7, #0]
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f000 fa7d 	bl	80074c2 <USBD_CtlError>
            err++;
 8006fc8:	7afb      	ldrb	r3, [r7, #11]
 8006fca:	3301      	adds	r3, #1
 8006fcc:	72fb      	strb	r3, [r7, #11]
          break;
 8006fce:	e03b      	b.n	8007048 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006fd6:	695b      	ldr	r3, [r3, #20]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d00b      	beq.n	8006ff4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006fe2:	695b      	ldr	r3, [r3, #20]
 8006fe4:	687a      	ldr	r2, [r7, #4]
 8006fe6:	7c12      	ldrb	r2, [r2, #16]
 8006fe8:	f107 0108 	add.w	r1, r7, #8
 8006fec:	4610      	mov	r0, r2
 8006fee:	4798      	blx	r3
 8006ff0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006ff2:	e029      	b.n	8007048 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006ff4:	6839      	ldr	r1, [r7, #0]
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f000 fa63 	bl	80074c2 <USBD_CtlError>
            err++;
 8006ffc:	7afb      	ldrb	r3, [r7, #11]
 8006ffe:	3301      	adds	r3, #1
 8007000:	72fb      	strb	r3, [r7, #11]
          break;
 8007002:	e021      	b.n	8007048 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800700a:	699b      	ldr	r3, [r3, #24]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d00b      	beq.n	8007028 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007016:	699b      	ldr	r3, [r3, #24]
 8007018:	687a      	ldr	r2, [r7, #4]
 800701a:	7c12      	ldrb	r2, [r2, #16]
 800701c:	f107 0108 	add.w	r1, r7, #8
 8007020:	4610      	mov	r0, r2
 8007022:	4798      	blx	r3
 8007024:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007026:	e00f      	b.n	8007048 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007028:	6839      	ldr	r1, [r7, #0]
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f000 fa49 	bl	80074c2 <USBD_CtlError>
            err++;
 8007030:	7afb      	ldrb	r3, [r7, #11]
 8007032:	3301      	adds	r3, #1
 8007034:	72fb      	strb	r3, [r7, #11]
          break;
 8007036:	e007      	b.n	8007048 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007038:	6839      	ldr	r1, [r7, #0]
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f000 fa41 	bl	80074c2 <USBD_CtlError>
          err++;
 8007040:	7afb      	ldrb	r3, [r7, #11]
 8007042:	3301      	adds	r3, #1
 8007044:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007046:	bf00      	nop
      }
      break;
 8007048:	e037      	b.n	80070ba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	7c1b      	ldrb	r3, [r3, #16]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d109      	bne.n	8007066 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007058:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800705a:	f107 0208 	add.w	r2, r7, #8
 800705e:	4610      	mov	r0, r2
 8007060:	4798      	blx	r3
 8007062:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007064:	e029      	b.n	80070ba <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007066:	6839      	ldr	r1, [r7, #0]
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f000 fa2a 	bl	80074c2 <USBD_CtlError>
        err++;
 800706e:	7afb      	ldrb	r3, [r7, #11]
 8007070:	3301      	adds	r3, #1
 8007072:	72fb      	strb	r3, [r7, #11]
      break;
 8007074:	e021      	b.n	80070ba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	7c1b      	ldrb	r3, [r3, #16]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d10d      	bne.n	800709a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007086:	f107 0208 	add.w	r2, r7, #8
 800708a:	4610      	mov	r0, r2
 800708c:	4798      	blx	r3
 800708e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	3301      	adds	r3, #1
 8007094:	2207      	movs	r2, #7
 8007096:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007098:	e00f      	b.n	80070ba <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800709a:	6839      	ldr	r1, [r7, #0]
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	f000 fa10 	bl	80074c2 <USBD_CtlError>
        err++;
 80070a2:	7afb      	ldrb	r3, [r7, #11]
 80070a4:	3301      	adds	r3, #1
 80070a6:	72fb      	strb	r3, [r7, #11]
      break;
 80070a8:	e007      	b.n	80070ba <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80070aa:	6839      	ldr	r1, [r7, #0]
 80070ac:	6878      	ldr	r0, [r7, #4]
 80070ae:	f000 fa08 	bl	80074c2 <USBD_CtlError>
      err++;
 80070b2:	7afb      	ldrb	r3, [r7, #11]
 80070b4:	3301      	adds	r3, #1
 80070b6:	72fb      	strb	r3, [r7, #11]
      break;
 80070b8:	bf00      	nop
  }

  if (err != 0U)
 80070ba:	7afb      	ldrb	r3, [r7, #11]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d11e      	bne.n	80070fe <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	88db      	ldrh	r3, [r3, #6]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d016      	beq.n	80070f6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80070c8:	893b      	ldrh	r3, [r7, #8]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d00e      	beq.n	80070ec <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	88da      	ldrh	r2, [r3, #6]
 80070d2:	893b      	ldrh	r3, [r7, #8]
 80070d4:	4293      	cmp	r3, r2
 80070d6:	bf28      	it	cs
 80070d8:	4613      	movcs	r3, r2
 80070da:	b29b      	uxth	r3, r3
 80070dc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80070de:	893b      	ldrh	r3, [r7, #8]
 80070e0:	461a      	mov	r2, r3
 80070e2:	68f9      	ldr	r1, [r7, #12]
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f000 fa69 	bl	80075bc <USBD_CtlSendData>
 80070ea:	e009      	b.n	8007100 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80070ec:	6839      	ldr	r1, [r7, #0]
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	f000 f9e7 	bl	80074c2 <USBD_CtlError>
 80070f4:	e004      	b.n	8007100 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	f000 fac1 	bl	800767e <USBD_CtlSendStatus>
 80070fc:	e000      	b.n	8007100 <USBD_GetDescriptor+0x2cc>
    return;
 80070fe:	bf00      	nop
  }
}
 8007100:	3710      	adds	r7, #16
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}
 8007106:	bf00      	nop

08007108 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b084      	sub	sp, #16
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
 8007110:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	889b      	ldrh	r3, [r3, #4]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d131      	bne.n	800717e <USBD_SetAddress+0x76>
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	88db      	ldrh	r3, [r3, #6]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d12d      	bne.n	800717e <USBD_SetAddress+0x76>
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	885b      	ldrh	r3, [r3, #2]
 8007126:	2b7f      	cmp	r3, #127	@ 0x7f
 8007128:	d829      	bhi.n	800717e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	885b      	ldrh	r3, [r3, #2]
 800712e:	b2db      	uxtb	r3, r3
 8007130:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007134:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800713c:	b2db      	uxtb	r3, r3
 800713e:	2b03      	cmp	r3, #3
 8007140:	d104      	bne.n	800714c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007142:	6839      	ldr	r1, [r7, #0]
 8007144:	6878      	ldr	r0, [r7, #4]
 8007146:	f000 f9bc 	bl	80074c2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800714a:	e01d      	b.n	8007188 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	7bfa      	ldrb	r2, [r7, #15]
 8007150:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007154:	7bfb      	ldrb	r3, [r7, #15]
 8007156:	4619      	mov	r1, r3
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	f003 fa0d 	bl	800a578 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f000 fa8d 	bl	800767e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007164:	7bfb      	ldrb	r3, [r7, #15]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d004      	beq.n	8007174 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2202      	movs	r2, #2
 800716e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007172:	e009      	b.n	8007188 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2201      	movs	r2, #1
 8007178:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800717c:	e004      	b.n	8007188 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800717e:	6839      	ldr	r1, [r7, #0]
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	f000 f99e 	bl	80074c2 <USBD_CtlError>
  }
}
 8007186:	bf00      	nop
 8007188:	bf00      	nop
 800718a:	3710      	adds	r7, #16
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}

08007190 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b084      	sub	sp, #16
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
 8007198:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800719a:	2300      	movs	r3, #0
 800719c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	885b      	ldrh	r3, [r3, #2]
 80071a2:	b2da      	uxtb	r2, r3
 80071a4:	4b4e      	ldr	r3, [pc, #312]	@ (80072e0 <USBD_SetConfig+0x150>)
 80071a6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80071a8:	4b4d      	ldr	r3, [pc, #308]	@ (80072e0 <USBD_SetConfig+0x150>)
 80071aa:	781b      	ldrb	r3, [r3, #0]
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	d905      	bls.n	80071bc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80071b0:	6839      	ldr	r1, [r7, #0]
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f000 f985 	bl	80074c2 <USBD_CtlError>
    return USBD_FAIL;
 80071b8:	2303      	movs	r3, #3
 80071ba:	e08c      	b.n	80072d6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071c2:	b2db      	uxtb	r3, r3
 80071c4:	2b02      	cmp	r3, #2
 80071c6:	d002      	beq.n	80071ce <USBD_SetConfig+0x3e>
 80071c8:	2b03      	cmp	r3, #3
 80071ca:	d029      	beq.n	8007220 <USBD_SetConfig+0x90>
 80071cc:	e075      	b.n	80072ba <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80071ce:	4b44      	ldr	r3, [pc, #272]	@ (80072e0 <USBD_SetConfig+0x150>)
 80071d0:	781b      	ldrb	r3, [r3, #0]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d020      	beq.n	8007218 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80071d6:	4b42      	ldr	r3, [pc, #264]	@ (80072e0 <USBD_SetConfig+0x150>)
 80071d8:	781b      	ldrb	r3, [r3, #0]
 80071da:	461a      	mov	r2, r3
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80071e0:	4b3f      	ldr	r3, [pc, #252]	@ (80072e0 <USBD_SetConfig+0x150>)
 80071e2:	781b      	ldrb	r3, [r3, #0]
 80071e4:	4619      	mov	r1, r3
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f7fe ffcd 	bl	8006186 <USBD_SetClassConfig>
 80071ec:	4603      	mov	r3, r0
 80071ee:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80071f0:	7bfb      	ldrb	r3, [r7, #15]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d008      	beq.n	8007208 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80071f6:	6839      	ldr	r1, [r7, #0]
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f000 f962 	bl	80074c2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2202      	movs	r2, #2
 8007202:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007206:	e065      	b.n	80072d4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007208:	6878      	ldr	r0, [r7, #4]
 800720a:	f000 fa38 	bl	800767e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2203      	movs	r2, #3
 8007212:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8007216:	e05d      	b.n	80072d4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	f000 fa30 	bl	800767e <USBD_CtlSendStatus>
      break;
 800721e:	e059      	b.n	80072d4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007220:	4b2f      	ldr	r3, [pc, #188]	@ (80072e0 <USBD_SetConfig+0x150>)
 8007222:	781b      	ldrb	r3, [r3, #0]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d112      	bne.n	800724e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2202      	movs	r2, #2
 800722c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8007230:	4b2b      	ldr	r3, [pc, #172]	@ (80072e0 <USBD_SetConfig+0x150>)
 8007232:	781b      	ldrb	r3, [r3, #0]
 8007234:	461a      	mov	r2, r3
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800723a:	4b29      	ldr	r3, [pc, #164]	@ (80072e0 <USBD_SetConfig+0x150>)
 800723c:	781b      	ldrb	r3, [r3, #0]
 800723e:	4619      	mov	r1, r3
 8007240:	6878      	ldr	r0, [r7, #4]
 8007242:	f7fe ffbc 	bl	80061be <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f000 fa19 	bl	800767e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800724c:	e042      	b.n	80072d4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800724e:	4b24      	ldr	r3, [pc, #144]	@ (80072e0 <USBD_SetConfig+0x150>)
 8007250:	781b      	ldrb	r3, [r3, #0]
 8007252:	461a      	mov	r2, r3
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	429a      	cmp	r2, r3
 800725a:	d02a      	beq.n	80072b2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	b2db      	uxtb	r3, r3
 8007262:	4619      	mov	r1, r3
 8007264:	6878      	ldr	r0, [r7, #4]
 8007266:	f7fe ffaa 	bl	80061be <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800726a:	4b1d      	ldr	r3, [pc, #116]	@ (80072e0 <USBD_SetConfig+0x150>)
 800726c:	781b      	ldrb	r3, [r3, #0]
 800726e:	461a      	mov	r2, r3
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007274:	4b1a      	ldr	r3, [pc, #104]	@ (80072e0 <USBD_SetConfig+0x150>)
 8007276:	781b      	ldrb	r3, [r3, #0]
 8007278:	4619      	mov	r1, r3
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f7fe ff83 	bl	8006186 <USBD_SetClassConfig>
 8007280:	4603      	mov	r3, r0
 8007282:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007284:	7bfb      	ldrb	r3, [r7, #15]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d00f      	beq.n	80072aa <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800728a:	6839      	ldr	r1, [r7, #0]
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	f000 f918 	bl	80074c2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	b2db      	uxtb	r3, r3
 8007298:	4619      	mov	r1, r3
 800729a:	6878      	ldr	r0, [r7, #4]
 800729c:	f7fe ff8f 	bl	80061be <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2202      	movs	r2, #2
 80072a4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80072a8:	e014      	b.n	80072d4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f000 f9e7 	bl	800767e <USBD_CtlSendStatus>
      break;
 80072b0:	e010      	b.n	80072d4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f000 f9e3 	bl	800767e <USBD_CtlSendStatus>
      break;
 80072b8:	e00c      	b.n	80072d4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80072ba:	6839      	ldr	r1, [r7, #0]
 80072bc:	6878      	ldr	r0, [r7, #4]
 80072be:	f000 f900 	bl	80074c2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80072c2:	4b07      	ldr	r3, [pc, #28]	@ (80072e0 <USBD_SetConfig+0x150>)
 80072c4:	781b      	ldrb	r3, [r3, #0]
 80072c6:	4619      	mov	r1, r3
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f7fe ff78 	bl	80061be <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80072ce:	2303      	movs	r3, #3
 80072d0:	73fb      	strb	r3, [r7, #15]
      break;
 80072d2:	bf00      	nop
  }

  return ret;
 80072d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80072d6:	4618      	mov	r0, r3
 80072d8:	3710      	adds	r7, #16
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}
 80072de:	bf00      	nop
 80072e0:	200004b4 	.word	0x200004b4

080072e4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b082      	sub	sp, #8
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
 80072ec:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	88db      	ldrh	r3, [r3, #6]
 80072f2:	2b01      	cmp	r3, #1
 80072f4:	d004      	beq.n	8007300 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80072f6:	6839      	ldr	r1, [r7, #0]
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f000 f8e2 	bl	80074c2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80072fe:	e023      	b.n	8007348 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007306:	b2db      	uxtb	r3, r3
 8007308:	2b02      	cmp	r3, #2
 800730a:	dc02      	bgt.n	8007312 <USBD_GetConfig+0x2e>
 800730c:	2b00      	cmp	r3, #0
 800730e:	dc03      	bgt.n	8007318 <USBD_GetConfig+0x34>
 8007310:	e015      	b.n	800733e <USBD_GetConfig+0x5a>
 8007312:	2b03      	cmp	r3, #3
 8007314:	d00b      	beq.n	800732e <USBD_GetConfig+0x4a>
 8007316:	e012      	b.n	800733e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2200      	movs	r2, #0
 800731c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	3308      	adds	r3, #8
 8007322:	2201      	movs	r2, #1
 8007324:	4619      	mov	r1, r3
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f000 f948 	bl	80075bc <USBD_CtlSendData>
        break;
 800732c:	e00c      	b.n	8007348 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	3304      	adds	r3, #4
 8007332:	2201      	movs	r2, #1
 8007334:	4619      	mov	r1, r3
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f000 f940 	bl	80075bc <USBD_CtlSendData>
        break;
 800733c:	e004      	b.n	8007348 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800733e:	6839      	ldr	r1, [r7, #0]
 8007340:	6878      	ldr	r0, [r7, #4]
 8007342:	f000 f8be 	bl	80074c2 <USBD_CtlError>
        break;
 8007346:	bf00      	nop
}
 8007348:	bf00      	nop
 800734a:	3708      	adds	r7, #8
 800734c:	46bd      	mov	sp, r7
 800734e:	bd80      	pop	{r7, pc}

08007350 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b082      	sub	sp, #8
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007360:	b2db      	uxtb	r3, r3
 8007362:	3b01      	subs	r3, #1
 8007364:	2b02      	cmp	r3, #2
 8007366:	d81e      	bhi.n	80073a6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	88db      	ldrh	r3, [r3, #6]
 800736c:	2b02      	cmp	r3, #2
 800736e:	d004      	beq.n	800737a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007370:	6839      	ldr	r1, [r7, #0]
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f000 f8a5 	bl	80074c2 <USBD_CtlError>
        break;
 8007378:	e01a      	b.n	80073b0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2201      	movs	r2, #1
 800737e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8007386:	2b00      	cmp	r3, #0
 8007388:	d005      	beq.n	8007396 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	68db      	ldr	r3, [r3, #12]
 800738e:	f043 0202 	orr.w	r2, r3, #2
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	330c      	adds	r3, #12
 800739a:	2202      	movs	r2, #2
 800739c:	4619      	mov	r1, r3
 800739e:	6878      	ldr	r0, [r7, #4]
 80073a0:	f000 f90c 	bl	80075bc <USBD_CtlSendData>
      break;
 80073a4:	e004      	b.n	80073b0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80073a6:	6839      	ldr	r1, [r7, #0]
 80073a8:	6878      	ldr	r0, [r7, #4]
 80073aa:	f000 f88a 	bl	80074c2 <USBD_CtlError>
      break;
 80073ae:	bf00      	nop
  }
}
 80073b0:	bf00      	nop
 80073b2:	3708      	adds	r7, #8
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}

080073b8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b082      	sub	sp, #8
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
 80073c0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	885b      	ldrh	r3, [r3, #2]
 80073c6:	2b01      	cmp	r3, #1
 80073c8:	d107      	bne.n	80073da <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2201      	movs	r2, #1
 80073ce:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80073d2:	6878      	ldr	r0, [r7, #4]
 80073d4:	f000 f953 	bl	800767e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80073d8:	e013      	b.n	8007402 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	885b      	ldrh	r3, [r3, #2]
 80073de:	2b02      	cmp	r3, #2
 80073e0:	d10b      	bne.n	80073fa <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	889b      	ldrh	r3, [r3, #4]
 80073e6:	0a1b      	lsrs	r3, r3, #8
 80073e8:	b29b      	uxth	r3, r3
 80073ea:	b2da      	uxtb	r2, r3
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	f000 f943 	bl	800767e <USBD_CtlSendStatus>
}
 80073f8:	e003      	b.n	8007402 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80073fa:	6839      	ldr	r1, [r7, #0]
 80073fc:	6878      	ldr	r0, [r7, #4]
 80073fe:	f000 f860 	bl	80074c2 <USBD_CtlError>
}
 8007402:	bf00      	nop
 8007404:	3708      	adds	r7, #8
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}

0800740a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800740a:	b580      	push	{r7, lr}
 800740c:	b082      	sub	sp, #8
 800740e:	af00      	add	r7, sp, #0
 8007410:	6078      	str	r0, [r7, #4]
 8007412:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800741a:	b2db      	uxtb	r3, r3
 800741c:	3b01      	subs	r3, #1
 800741e:	2b02      	cmp	r3, #2
 8007420:	d80b      	bhi.n	800743a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	885b      	ldrh	r3, [r3, #2]
 8007426:	2b01      	cmp	r3, #1
 8007428:	d10c      	bne.n	8007444 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2200      	movs	r2, #0
 800742e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007432:	6878      	ldr	r0, [r7, #4]
 8007434:	f000 f923 	bl	800767e <USBD_CtlSendStatus>
      }
      break;
 8007438:	e004      	b.n	8007444 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800743a:	6839      	ldr	r1, [r7, #0]
 800743c:	6878      	ldr	r0, [r7, #4]
 800743e:	f000 f840 	bl	80074c2 <USBD_CtlError>
      break;
 8007442:	e000      	b.n	8007446 <USBD_ClrFeature+0x3c>
      break;
 8007444:	bf00      	nop
  }
}
 8007446:	bf00      	nop
 8007448:	3708      	adds	r7, #8
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}

0800744e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800744e:	b580      	push	{r7, lr}
 8007450:	b084      	sub	sp, #16
 8007452:	af00      	add	r7, sp, #0
 8007454:	6078      	str	r0, [r7, #4]
 8007456:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	781a      	ldrb	r2, [r3, #0]
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	3301      	adds	r3, #1
 8007468:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	781a      	ldrb	r2, [r3, #0]
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	3301      	adds	r3, #1
 8007476:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007478:	68f8      	ldr	r0, [r7, #12]
 800747a:	f7ff fa3d 	bl	80068f8 <SWAPBYTE>
 800747e:	4603      	mov	r3, r0
 8007480:	461a      	mov	r2, r3
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	3301      	adds	r3, #1
 800748a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	3301      	adds	r3, #1
 8007490:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8007492:	68f8      	ldr	r0, [r7, #12]
 8007494:	f7ff fa30 	bl	80068f8 <SWAPBYTE>
 8007498:	4603      	mov	r3, r0
 800749a:	461a      	mov	r2, r3
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	3301      	adds	r3, #1
 80074a4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	3301      	adds	r3, #1
 80074aa:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80074ac:	68f8      	ldr	r0, [r7, #12]
 80074ae:	f7ff fa23 	bl	80068f8 <SWAPBYTE>
 80074b2:	4603      	mov	r3, r0
 80074b4:	461a      	mov	r2, r3
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	80da      	strh	r2, [r3, #6]
}
 80074ba:	bf00      	nop
 80074bc:	3710      	adds	r7, #16
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}

080074c2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80074c2:	b580      	push	{r7, lr}
 80074c4:	b082      	sub	sp, #8
 80074c6:	af00      	add	r7, sp, #0
 80074c8:	6078      	str	r0, [r7, #4]
 80074ca:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80074cc:	2180      	movs	r1, #128	@ 0x80
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f002 ffe8 	bl	800a4a4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80074d4:	2100      	movs	r1, #0
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f002 ffe4 	bl	800a4a4 <USBD_LL_StallEP>
}
 80074dc:	bf00      	nop
 80074de:	3708      	adds	r7, #8
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}

080074e4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b086      	sub	sp, #24
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	60f8      	str	r0, [r7, #12]
 80074ec:	60b9      	str	r1, [r7, #8]
 80074ee:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80074f0:	2300      	movs	r3, #0
 80074f2:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d042      	beq.n	8007580 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 80074fe:	6938      	ldr	r0, [r7, #16]
 8007500:	f000 f842 	bl	8007588 <USBD_GetLen>
 8007504:	4603      	mov	r3, r0
 8007506:	3301      	adds	r3, #1
 8007508:	005b      	lsls	r3, r3, #1
 800750a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800750e:	d808      	bhi.n	8007522 <USBD_GetString+0x3e>
 8007510:	6938      	ldr	r0, [r7, #16]
 8007512:	f000 f839 	bl	8007588 <USBD_GetLen>
 8007516:	4603      	mov	r3, r0
 8007518:	3301      	adds	r3, #1
 800751a:	b29b      	uxth	r3, r3
 800751c:	005b      	lsls	r3, r3, #1
 800751e:	b29a      	uxth	r2, r3
 8007520:	e001      	b.n	8007526 <USBD_GetString+0x42>
 8007522:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800752a:	7dfb      	ldrb	r3, [r7, #23]
 800752c:	68ba      	ldr	r2, [r7, #8]
 800752e:	4413      	add	r3, r2
 8007530:	687a      	ldr	r2, [r7, #4]
 8007532:	7812      	ldrb	r2, [r2, #0]
 8007534:	701a      	strb	r2, [r3, #0]
  idx++;
 8007536:	7dfb      	ldrb	r3, [r7, #23]
 8007538:	3301      	adds	r3, #1
 800753a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800753c:	7dfb      	ldrb	r3, [r7, #23]
 800753e:	68ba      	ldr	r2, [r7, #8]
 8007540:	4413      	add	r3, r2
 8007542:	2203      	movs	r2, #3
 8007544:	701a      	strb	r2, [r3, #0]
  idx++;
 8007546:	7dfb      	ldrb	r3, [r7, #23]
 8007548:	3301      	adds	r3, #1
 800754a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800754c:	e013      	b.n	8007576 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800754e:	7dfb      	ldrb	r3, [r7, #23]
 8007550:	68ba      	ldr	r2, [r7, #8]
 8007552:	4413      	add	r3, r2
 8007554:	693a      	ldr	r2, [r7, #16]
 8007556:	7812      	ldrb	r2, [r2, #0]
 8007558:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800755a:	693b      	ldr	r3, [r7, #16]
 800755c:	3301      	adds	r3, #1
 800755e:	613b      	str	r3, [r7, #16]
    idx++;
 8007560:	7dfb      	ldrb	r3, [r7, #23]
 8007562:	3301      	adds	r3, #1
 8007564:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8007566:	7dfb      	ldrb	r3, [r7, #23]
 8007568:	68ba      	ldr	r2, [r7, #8]
 800756a:	4413      	add	r3, r2
 800756c:	2200      	movs	r2, #0
 800756e:	701a      	strb	r2, [r3, #0]
    idx++;
 8007570:	7dfb      	ldrb	r3, [r7, #23]
 8007572:	3301      	adds	r3, #1
 8007574:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	781b      	ldrb	r3, [r3, #0]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d1e7      	bne.n	800754e <USBD_GetString+0x6a>
 800757e:	e000      	b.n	8007582 <USBD_GetString+0x9e>
    return;
 8007580:	bf00      	nop
  }
}
 8007582:	3718      	adds	r7, #24
 8007584:	46bd      	mov	sp, r7
 8007586:	bd80      	pop	{r7, pc}

08007588 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007588:	b480      	push	{r7}
 800758a:	b085      	sub	sp, #20
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007590:	2300      	movs	r3, #0
 8007592:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8007598:	e005      	b.n	80075a6 <USBD_GetLen+0x1e>
  {
    len++;
 800759a:	7bfb      	ldrb	r3, [r7, #15]
 800759c:	3301      	adds	r3, #1
 800759e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	3301      	adds	r3, #1
 80075a4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	781b      	ldrb	r3, [r3, #0]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d1f5      	bne.n	800759a <USBD_GetLen+0x12>
  }

  return len;
 80075ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80075b0:	4618      	mov	r0, r3
 80075b2:	3714      	adds	r7, #20
 80075b4:	46bd      	mov	sp, r7
 80075b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ba:	4770      	bx	lr

080075bc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b084      	sub	sp, #16
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	60f8      	str	r0, [r7, #12]
 80075c4:	60b9      	str	r1, [r7, #8]
 80075c6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	2202      	movs	r2, #2
 80075cc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	687a      	ldr	r2, [r7, #4]
 80075d4:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	68ba      	ldr	r2, [r7, #8]
 80075da:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	687a      	ldr	r2, [r7, #4]
 80075e0:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	68ba      	ldr	r2, [r7, #8]
 80075e6:	2100      	movs	r1, #0
 80075e8:	68f8      	ldr	r0, [r7, #12]
 80075ea:	f002 ffe4 	bl	800a5b6 <USBD_LL_Transmit>

  return USBD_OK;
 80075ee:	2300      	movs	r3, #0
}
 80075f0:	4618      	mov	r0, r3
 80075f2:	3710      	adds	r7, #16
 80075f4:	46bd      	mov	sp, r7
 80075f6:	bd80      	pop	{r7, pc}

080075f8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b084      	sub	sp, #16
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	60f8      	str	r0, [r7, #12]
 8007600:	60b9      	str	r1, [r7, #8]
 8007602:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	68ba      	ldr	r2, [r7, #8]
 8007608:	2100      	movs	r1, #0
 800760a:	68f8      	ldr	r0, [r7, #12]
 800760c:	f002 ffd3 	bl	800a5b6 <USBD_LL_Transmit>

  return USBD_OK;
 8007610:	2300      	movs	r3, #0
}
 8007612:	4618      	mov	r0, r3
 8007614:	3710      	adds	r7, #16
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}

0800761a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800761a:	b580      	push	{r7, lr}
 800761c:	b084      	sub	sp, #16
 800761e:	af00      	add	r7, sp, #0
 8007620:	60f8      	str	r0, [r7, #12]
 8007622:	60b9      	str	r1, [r7, #8]
 8007624:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2203      	movs	r2, #3
 800762a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	687a      	ldr	r2, [r7, #4]
 8007632:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	68ba      	ldr	r2, [r7, #8]
 800763a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	687a      	ldr	r2, [r7, #4]
 8007642:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	68ba      	ldr	r2, [r7, #8]
 800764a:	2100      	movs	r1, #0
 800764c:	68f8      	ldr	r0, [r7, #12]
 800764e:	f002 ffd3 	bl	800a5f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007652:	2300      	movs	r3, #0
}
 8007654:	4618      	mov	r0, r3
 8007656:	3710      	adds	r7, #16
 8007658:	46bd      	mov	sp, r7
 800765a:	bd80      	pop	{r7, pc}

0800765c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b084      	sub	sp, #16
 8007660:	af00      	add	r7, sp, #0
 8007662:	60f8      	str	r0, [r7, #12]
 8007664:	60b9      	str	r1, [r7, #8]
 8007666:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	68ba      	ldr	r2, [r7, #8]
 800766c:	2100      	movs	r1, #0
 800766e:	68f8      	ldr	r0, [r7, #12]
 8007670:	f002 ffc2 	bl	800a5f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007674:	2300      	movs	r3, #0
}
 8007676:	4618      	mov	r0, r3
 8007678:	3710      	adds	r7, #16
 800767a:	46bd      	mov	sp, r7
 800767c:	bd80      	pop	{r7, pc}

0800767e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800767e:	b580      	push	{r7, lr}
 8007680:	b082      	sub	sp, #8
 8007682:	af00      	add	r7, sp, #0
 8007684:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2204      	movs	r2, #4
 800768a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800768e:	2300      	movs	r3, #0
 8007690:	2200      	movs	r2, #0
 8007692:	2100      	movs	r1, #0
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f002 ff8e 	bl	800a5b6 <USBD_LL_Transmit>

  return USBD_OK;
 800769a:	2300      	movs	r3, #0
}
 800769c:	4618      	mov	r0, r3
 800769e:	3708      	adds	r7, #8
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}

080076a4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b082      	sub	sp, #8
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2205      	movs	r2, #5
 80076b0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80076b4:	2300      	movs	r3, #0
 80076b6:	2200      	movs	r2, #0
 80076b8:	2100      	movs	r1, #0
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f002 ff9c 	bl	800a5f8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80076c0:	2300      	movs	r3, #0
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3708      	adds	r7, #8
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}

080076ca <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80076ca:	b480      	push	{r7}
 80076cc:	b085      	sub	sp, #20
 80076ce:	af00      	add	r7, sp, #0
 80076d0:	4603      	mov	r3, r0
 80076d2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80076d4:	2300      	movs	r3, #0
 80076d6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80076d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80076dc:	2b84      	cmp	r3, #132	@ 0x84
 80076de:	d005      	beq.n	80076ec <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80076e0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	4413      	add	r3, r2
 80076e8:	3303      	adds	r3, #3
 80076ea:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80076ec:	68fb      	ldr	r3, [r7, #12]
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	3714      	adds	r7, #20
 80076f2:	46bd      	mov	sp, r7
 80076f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f8:	4770      	bx	lr

080076fa <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80076fa:	b480      	push	{r7}
 80076fc:	b083      	sub	sp, #12
 80076fe:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007700:	f3ef 8305 	mrs	r3, IPSR
 8007704:	607b      	str	r3, [r7, #4]
  return(result);
 8007706:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8007708:	2b00      	cmp	r3, #0
 800770a:	bf14      	ite	ne
 800770c:	2301      	movne	r3, #1
 800770e:	2300      	moveq	r3, #0
 8007710:	b2db      	uxtb	r3, r3
}
 8007712:	4618      	mov	r0, r3
 8007714:	370c      	adds	r7, #12
 8007716:	46bd      	mov	sp, r7
 8007718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771c:	4770      	bx	lr

0800771e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800771e:	b580      	push	{r7, lr}
 8007720:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007722:	f001 f93f 	bl	80089a4 <vTaskStartScheduler>
  
  return osOK;
 8007726:	2300      	movs	r3, #0
}
 8007728:	4618      	mov	r0, r3
 800772a:	bd80      	pop	{r7, pc}

0800772c <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8007730:	f7ff ffe3 	bl	80076fa <inHandlerMode>
 8007734:	4603      	mov	r3, r0
 8007736:	2b00      	cmp	r3, #0
 8007738:	d003      	beq.n	8007742 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800773a:	f001 fa59 	bl	8008bf0 <xTaskGetTickCountFromISR>
 800773e:	4603      	mov	r3, r0
 8007740:	e002      	b.n	8007748 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8007742:	f001 fa45 	bl	8008bd0 <xTaskGetTickCount>
 8007746:	4603      	mov	r3, r0
  }
}
 8007748:	4618      	mov	r0, r3
 800774a:	bd80      	pop	{r7, pc}

0800774c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800774c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800774e:	b089      	sub	sp, #36	@ 0x24
 8007750:	af04      	add	r7, sp, #16
 8007752:	6078      	str	r0, [r7, #4]
 8007754:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	695b      	ldr	r3, [r3, #20]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d020      	beq.n	80077a0 <osThreadCreate+0x54>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	699b      	ldr	r3, [r3, #24]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d01c      	beq.n	80077a0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	685c      	ldr	r4, [r3, #4]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	691e      	ldr	r6, [r3, #16]
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007778:	4618      	mov	r0, r3
 800777a:	f7ff ffa6 	bl	80076ca <makeFreeRtosPriority>
 800777e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	695b      	ldr	r3, [r3, #20]
 8007784:	687a      	ldr	r2, [r7, #4]
 8007786:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007788:	9202      	str	r2, [sp, #8]
 800778a:	9301      	str	r3, [sp, #4]
 800778c:	9100      	str	r1, [sp, #0]
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	4632      	mov	r2, r6
 8007792:	4629      	mov	r1, r5
 8007794:	4620      	mov	r0, r4
 8007796:	f000 ff1f 	bl	80085d8 <xTaskCreateStatic>
 800779a:	4603      	mov	r3, r0
 800779c:	60fb      	str	r3, [r7, #12]
 800779e:	e01c      	b.n	80077da <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	685c      	ldr	r4, [r3, #4]
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80077ac:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80077b4:	4618      	mov	r0, r3
 80077b6:	f7ff ff88 	bl	80076ca <makeFreeRtosPriority>
 80077ba:	4602      	mov	r2, r0
 80077bc:	f107 030c 	add.w	r3, r7, #12
 80077c0:	9301      	str	r3, [sp, #4]
 80077c2:	9200      	str	r2, [sp, #0]
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	4632      	mov	r2, r6
 80077c8:	4629      	mov	r1, r5
 80077ca:	4620      	mov	r0, r4
 80077cc:	f000 ff64 	bl	8008698 <xTaskCreate>
 80077d0:	4603      	mov	r3, r0
 80077d2:	2b01      	cmp	r3, #1
 80077d4:	d001      	beq.n	80077da <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80077d6:	2300      	movs	r3, #0
 80077d8:	e000      	b.n	80077dc <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80077da:	68fb      	ldr	r3, [r7, #12]
}
 80077dc:	4618      	mov	r0, r3
 80077de:	3714      	adds	r7, #20
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080077e4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b084      	sub	sp, #16
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d001      	beq.n	80077fa <osDelay+0x16>
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	e000      	b.n	80077fc <osDelay+0x18>
 80077fa:	2301      	movs	r3, #1
 80077fc:	4618      	mov	r0, r3
 80077fe:	f001 f89b 	bl	8008938 <vTaskDelay>
  
  return osOK;
 8007802:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007804:	4618      	mov	r0, r3
 8007806:	3710      	adds	r7, #16
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}

0800780c <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800780c:	b590      	push	{r4, r7, lr}
 800780e:	b085      	sub	sp, #20
 8007810:	af02      	add	r7, sp, #8
 8007812:	6078      	str	r0, [r7, #4]
 8007814:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	689b      	ldr	r3, [r3, #8]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d011      	beq.n	8007842 <osMessageCreate+0x36>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	68db      	ldr	r3, [r3, #12]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d00d      	beq.n	8007842 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6818      	ldr	r0, [r3, #0]
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6859      	ldr	r1, [r3, #4]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	689a      	ldr	r2, [r3, #8]
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	68db      	ldr	r3, [r3, #12]
 8007836:	2400      	movs	r4, #0
 8007838:	9400      	str	r4, [sp, #0]
 800783a:	f000 f9e1 	bl	8007c00 <xQueueGenericCreateStatic>
 800783e:	4603      	mov	r3, r0
 8007840:	e008      	b.n	8007854 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6818      	ldr	r0, [r3, #0]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	685b      	ldr	r3, [r3, #4]
 800784a:	2200      	movs	r2, #0
 800784c:	4619      	mov	r1, r3
 800784e:	f000 fa54 	bl	8007cfa <xQueueGenericCreate>
 8007852:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8007854:	4618      	mov	r0, r3
 8007856:	370c      	adds	r7, #12
 8007858:	46bd      	mov	sp, r7
 800785a:	bd90      	pop	{r4, r7, pc}

0800785c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b086      	sub	sp, #24
 8007860:	af00      	add	r7, sp, #0
 8007862:	60f8      	str	r0, [r7, #12]
 8007864:	60b9      	str	r1, [r7, #8]
 8007866:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8007868:	2300      	movs	r3, #0
 800786a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8007870:	697b      	ldr	r3, [r7, #20]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d101      	bne.n	800787a <osMessagePut+0x1e>
    ticks = 1;
 8007876:	2301      	movs	r3, #1
 8007878:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800787a:	f7ff ff3e 	bl	80076fa <inHandlerMode>
 800787e:	4603      	mov	r3, r0
 8007880:	2b00      	cmp	r3, #0
 8007882:	d018      	beq.n	80078b6 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8007884:	f107 0210 	add.w	r2, r7, #16
 8007888:	f107 0108 	add.w	r1, r7, #8
 800788c:	2300      	movs	r3, #0
 800788e:	68f8      	ldr	r0, [r7, #12]
 8007890:	f000 fb90 	bl	8007fb4 <xQueueGenericSendFromISR>
 8007894:	4603      	mov	r3, r0
 8007896:	2b01      	cmp	r3, #1
 8007898:	d001      	beq.n	800789e <osMessagePut+0x42>
      return osErrorOS;
 800789a:	23ff      	movs	r3, #255	@ 0xff
 800789c:	e018      	b.n	80078d0 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800789e:	693b      	ldr	r3, [r7, #16]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d014      	beq.n	80078ce <osMessagePut+0x72>
 80078a4:	4b0c      	ldr	r3, [pc, #48]	@ (80078d8 <osMessagePut+0x7c>)
 80078a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078aa:	601a      	str	r2, [r3, #0]
 80078ac:	f3bf 8f4f 	dsb	sy
 80078b0:	f3bf 8f6f 	isb	sy
 80078b4:	e00b      	b.n	80078ce <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 80078b6:	f107 0108 	add.w	r1, r7, #8
 80078ba:	2300      	movs	r3, #0
 80078bc:	697a      	ldr	r2, [r7, #20]
 80078be:	68f8      	ldr	r0, [r7, #12]
 80078c0:	f000 fa76 	bl	8007db0 <xQueueGenericSend>
 80078c4:	4603      	mov	r3, r0
 80078c6:	2b01      	cmp	r3, #1
 80078c8:	d001      	beq.n	80078ce <osMessagePut+0x72>
      return osErrorOS;
 80078ca:	23ff      	movs	r3, #255	@ 0xff
 80078cc:	e000      	b.n	80078d0 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 80078ce:	2300      	movs	r3, #0
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	3718      	adds	r7, #24
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bd80      	pop	{r7, pc}
 80078d8:	e000ed04 	.word	0xe000ed04

080078dc <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80078dc:	b590      	push	{r4, r7, lr}
 80078de:	b08b      	sub	sp, #44	@ 0x2c
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	60f8      	str	r0, [r7, #12]
 80078e4:	60b9      	str	r1, [r7, #8]
 80078e6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 80078ec:	2300      	movs	r3, #0
 80078ee:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d10a      	bne.n	800790c <osMessageGet+0x30>
    event.status = osErrorParameter;
 80078f6:	2380      	movs	r3, #128	@ 0x80
 80078f8:	617b      	str	r3, [r7, #20]
    return event;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	461c      	mov	r4, r3
 80078fe:	f107 0314 	add.w	r3, r7, #20
 8007902:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007906:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800790a:	e054      	b.n	80079b6 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800790c:	2300      	movs	r3, #0
 800790e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8007910:	2300      	movs	r3, #0
 8007912:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800791a:	d103      	bne.n	8007924 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800791c:	f04f 33ff 	mov.w	r3, #4294967295
 8007920:	627b      	str	r3, [r7, #36]	@ 0x24
 8007922:	e009      	b.n	8007938 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d006      	beq.n	8007938 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800792e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007930:	2b00      	cmp	r3, #0
 8007932:	d101      	bne.n	8007938 <osMessageGet+0x5c>
      ticks = 1;
 8007934:	2301      	movs	r3, #1
 8007936:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8007938:	f7ff fedf 	bl	80076fa <inHandlerMode>
 800793c:	4603      	mov	r3, r0
 800793e:	2b00      	cmp	r3, #0
 8007940:	d01c      	beq.n	800797c <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8007942:	f107 0220 	add.w	r2, r7, #32
 8007946:	f107 0314 	add.w	r3, r7, #20
 800794a:	3304      	adds	r3, #4
 800794c:	4619      	mov	r1, r3
 800794e:	68b8      	ldr	r0, [r7, #8]
 8007950:	f000 fcb0 	bl	80082b4 <xQueueReceiveFromISR>
 8007954:	4603      	mov	r3, r0
 8007956:	2b01      	cmp	r3, #1
 8007958:	d102      	bne.n	8007960 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800795a:	2310      	movs	r3, #16
 800795c:	617b      	str	r3, [r7, #20]
 800795e:	e001      	b.n	8007964 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8007960:	2300      	movs	r3, #0
 8007962:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007964:	6a3b      	ldr	r3, [r7, #32]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d01d      	beq.n	80079a6 <osMessageGet+0xca>
 800796a:	4b15      	ldr	r3, [pc, #84]	@ (80079c0 <osMessageGet+0xe4>)
 800796c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007970:	601a      	str	r2, [r3, #0]
 8007972:	f3bf 8f4f 	dsb	sy
 8007976:	f3bf 8f6f 	isb	sy
 800797a:	e014      	b.n	80079a6 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800797c:	f107 0314 	add.w	r3, r7, #20
 8007980:	3304      	adds	r3, #4
 8007982:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007984:	4619      	mov	r1, r3
 8007986:	68b8      	ldr	r0, [r7, #8]
 8007988:	f000 fbb2 	bl	80080f0 <xQueueReceive>
 800798c:	4603      	mov	r3, r0
 800798e:	2b01      	cmp	r3, #1
 8007990:	d102      	bne.n	8007998 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8007992:	2310      	movs	r3, #16
 8007994:	617b      	str	r3, [r7, #20]
 8007996:	e006      	b.n	80079a6 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8007998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800799a:	2b00      	cmp	r3, #0
 800799c:	d101      	bne.n	80079a2 <osMessageGet+0xc6>
 800799e:	2300      	movs	r3, #0
 80079a0:	e000      	b.n	80079a4 <osMessageGet+0xc8>
 80079a2:	2340      	movs	r3, #64	@ 0x40
 80079a4:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	461c      	mov	r4, r3
 80079aa:	f107 0314 	add.w	r3, r7, #20
 80079ae:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80079b2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80079b6:	68f8      	ldr	r0, [r7, #12]
 80079b8:	372c      	adds	r7, #44	@ 0x2c
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bd90      	pop	{r4, r7, pc}
 80079be:	bf00      	nop
 80079c0:	e000ed04 	.word	0xe000ed04

080079c4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80079c4:	b480      	push	{r7}
 80079c6:	b083      	sub	sp, #12
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	f103 0208 	add.w	r2, r3, #8
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	f04f 32ff 	mov.w	r2, #4294967295
 80079dc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f103 0208 	add.w	r2, r3, #8
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f103 0208 	add.w	r2, r3, #8
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2200      	movs	r2, #0
 80079f6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80079f8:	bf00      	nop
 80079fa:	370c      	adds	r7, #12
 80079fc:	46bd      	mov	sp, r7
 80079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a02:	4770      	bx	lr

08007a04 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007a04:	b480      	push	{r7}
 8007a06:	b083      	sub	sp, #12
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2200      	movs	r2, #0
 8007a10:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007a12:	bf00      	nop
 8007a14:	370c      	adds	r7, #12
 8007a16:	46bd      	mov	sp, r7
 8007a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1c:	4770      	bx	lr

08007a1e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007a1e:	b480      	push	{r7}
 8007a20:	b085      	sub	sp, #20
 8007a22:	af00      	add	r7, sp, #0
 8007a24:	6078      	str	r0, [r7, #4]
 8007a26:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	68fa      	ldr	r2, [r7, #12]
 8007a32:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	689a      	ldr	r2, [r3, #8]
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	689b      	ldr	r3, [r3, #8]
 8007a40:	683a      	ldr	r2, [r7, #0]
 8007a42:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	683a      	ldr	r2, [r7, #0]
 8007a48:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	687a      	ldr	r2, [r7, #4]
 8007a4e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	1c5a      	adds	r2, r3, #1
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	601a      	str	r2, [r3, #0]
}
 8007a5a:	bf00      	nop
 8007a5c:	3714      	adds	r7, #20
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a64:	4770      	bx	lr

08007a66 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007a66:	b480      	push	{r7}
 8007a68:	b085      	sub	sp, #20
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]
 8007a6e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a7c:	d103      	bne.n	8007a86 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	691b      	ldr	r3, [r3, #16]
 8007a82:	60fb      	str	r3, [r7, #12]
 8007a84:	e00c      	b.n	8007aa0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	3308      	adds	r3, #8
 8007a8a:	60fb      	str	r3, [r7, #12]
 8007a8c:	e002      	b.n	8007a94 <vListInsert+0x2e>
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	60fb      	str	r3, [r7, #12]
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	685b      	ldr	r3, [r3, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	68ba      	ldr	r2, [r7, #8]
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	d2f6      	bcs.n	8007a8e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	685a      	ldr	r2, [r3, #4]
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	685b      	ldr	r3, [r3, #4]
 8007aac:	683a      	ldr	r2, [r7, #0]
 8007aae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	68fa      	ldr	r2, [r7, #12]
 8007ab4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	683a      	ldr	r2, [r7, #0]
 8007aba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	687a      	ldr	r2, [r7, #4]
 8007ac0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	1c5a      	adds	r2, r3, #1
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	601a      	str	r2, [r3, #0]
}
 8007acc:	bf00      	nop
 8007ace:	3714      	adds	r7, #20
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad6:	4770      	bx	lr

08007ad8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007ad8:	b480      	push	{r7}
 8007ada:	b085      	sub	sp, #20
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	691b      	ldr	r3, [r3, #16]
 8007ae4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	685b      	ldr	r3, [r3, #4]
 8007aea:	687a      	ldr	r2, [r7, #4]
 8007aec:	6892      	ldr	r2, [r2, #8]
 8007aee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	689b      	ldr	r3, [r3, #8]
 8007af4:	687a      	ldr	r2, [r7, #4]
 8007af6:	6852      	ldr	r2, [r2, #4]
 8007af8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	685b      	ldr	r3, [r3, #4]
 8007afe:	687a      	ldr	r2, [r7, #4]
 8007b00:	429a      	cmp	r2, r3
 8007b02:	d103      	bne.n	8007b0c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	689a      	ldr	r2, [r3, #8]
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	1e5a      	subs	r2, r3, #1
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	3714      	adds	r7, #20
 8007b24:	46bd      	mov	sp, r7
 8007b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2a:	4770      	bx	lr

08007b2c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b084      	sub	sp, #16
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
 8007b34:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d10b      	bne.n	8007b58 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b44:	f383 8811 	msr	BASEPRI, r3
 8007b48:	f3bf 8f6f 	isb	sy
 8007b4c:	f3bf 8f4f 	dsb	sy
 8007b50:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007b52:	bf00      	nop
 8007b54:	bf00      	nop
 8007b56:	e7fd      	b.n	8007b54 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007b58:	f001 fda6 	bl	80096a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681a      	ldr	r2, [r3, #0]
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b64:	68f9      	ldr	r1, [r7, #12]
 8007b66:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007b68:	fb01 f303 	mul.w	r3, r1, r3
 8007b6c:	441a      	add	r2, r3
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	2200      	movs	r2, #0
 8007b76:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681a      	ldr	r2, [r3, #0]
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681a      	ldr	r2, [r3, #0]
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b88:	3b01      	subs	r3, #1
 8007b8a:	68f9      	ldr	r1, [r7, #12]
 8007b8c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007b8e:	fb01 f303 	mul.w	r3, r1, r3
 8007b92:	441a      	add	r2, r3
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	22ff      	movs	r2, #255	@ 0xff
 8007b9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	22ff      	movs	r2, #255	@ 0xff
 8007ba4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d114      	bne.n	8007bd8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	691b      	ldr	r3, [r3, #16]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d01a      	beq.n	8007bec <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	3310      	adds	r3, #16
 8007bba:	4618      	mov	r0, r3
 8007bbc:	f001 f96e 	bl	8008e9c <xTaskRemoveFromEventList>
 8007bc0:	4603      	mov	r3, r0
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d012      	beq.n	8007bec <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8007bfc <xQueueGenericReset+0xd0>)
 8007bc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bcc:	601a      	str	r2, [r3, #0]
 8007bce:	f3bf 8f4f 	dsb	sy
 8007bd2:	f3bf 8f6f 	isb	sy
 8007bd6:	e009      	b.n	8007bec <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	3310      	adds	r3, #16
 8007bdc:	4618      	mov	r0, r3
 8007bde:	f7ff fef1 	bl	80079c4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	3324      	adds	r3, #36	@ 0x24
 8007be6:	4618      	mov	r0, r3
 8007be8:	f7ff feec 	bl	80079c4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007bec:	f001 fd8e 	bl	800970c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007bf0:	2301      	movs	r3, #1
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3710      	adds	r7, #16
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}
 8007bfa:	bf00      	nop
 8007bfc:	e000ed04 	.word	0xe000ed04

08007c00 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b08e      	sub	sp, #56	@ 0x38
 8007c04:	af02      	add	r7, sp, #8
 8007c06:	60f8      	str	r0, [r7, #12]
 8007c08:	60b9      	str	r1, [r7, #8]
 8007c0a:	607a      	str	r2, [r7, #4]
 8007c0c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d10b      	bne.n	8007c2c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007c14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c18:	f383 8811 	msr	BASEPRI, r3
 8007c1c:	f3bf 8f6f 	isb	sy
 8007c20:	f3bf 8f4f 	dsb	sy
 8007c24:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007c26:	bf00      	nop
 8007c28:	bf00      	nop
 8007c2a:	e7fd      	b.n	8007c28 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d10b      	bne.n	8007c4a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007c32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c36:	f383 8811 	msr	BASEPRI, r3
 8007c3a:	f3bf 8f6f 	isb	sy
 8007c3e:	f3bf 8f4f 	dsb	sy
 8007c42:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007c44:	bf00      	nop
 8007c46:	bf00      	nop
 8007c48:	e7fd      	b.n	8007c46 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d002      	beq.n	8007c56 <xQueueGenericCreateStatic+0x56>
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d001      	beq.n	8007c5a <xQueueGenericCreateStatic+0x5a>
 8007c56:	2301      	movs	r3, #1
 8007c58:	e000      	b.n	8007c5c <xQueueGenericCreateStatic+0x5c>
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d10b      	bne.n	8007c78 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c64:	f383 8811 	msr	BASEPRI, r3
 8007c68:	f3bf 8f6f 	isb	sy
 8007c6c:	f3bf 8f4f 	dsb	sy
 8007c70:	623b      	str	r3, [r7, #32]
}
 8007c72:	bf00      	nop
 8007c74:	bf00      	nop
 8007c76:	e7fd      	b.n	8007c74 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d102      	bne.n	8007c84 <xQueueGenericCreateStatic+0x84>
 8007c7e:	68bb      	ldr	r3, [r7, #8]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d101      	bne.n	8007c88 <xQueueGenericCreateStatic+0x88>
 8007c84:	2301      	movs	r3, #1
 8007c86:	e000      	b.n	8007c8a <xQueueGenericCreateStatic+0x8a>
 8007c88:	2300      	movs	r3, #0
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d10b      	bne.n	8007ca6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007c8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c92:	f383 8811 	msr	BASEPRI, r3
 8007c96:	f3bf 8f6f 	isb	sy
 8007c9a:	f3bf 8f4f 	dsb	sy
 8007c9e:	61fb      	str	r3, [r7, #28]
}
 8007ca0:	bf00      	nop
 8007ca2:	bf00      	nop
 8007ca4:	e7fd      	b.n	8007ca2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007ca6:	2348      	movs	r3, #72	@ 0x48
 8007ca8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	2b48      	cmp	r3, #72	@ 0x48
 8007cae:	d00b      	beq.n	8007cc8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007cb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cb4:	f383 8811 	msr	BASEPRI, r3
 8007cb8:	f3bf 8f6f 	isb	sy
 8007cbc:	f3bf 8f4f 	dsb	sy
 8007cc0:	61bb      	str	r3, [r7, #24]
}
 8007cc2:	bf00      	nop
 8007cc4:	bf00      	nop
 8007cc6:	e7fd      	b.n	8007cc4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007cc8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007cce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d00d      	beq.n	8007cf0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007cdc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ce2:	9300      	str	r3, [sp, #0]
 8007ce4:	4613      	mov	r3, r2
 8007ce6:	687a      	ldr	r2, [r7, #4]
 8007ce8:	68b9      	ldr	r1, [r7, #8]
 8007cea:	68f8      	ldr	r0, [r7, #12]
 8007cec:	f000 f840 	bl	8007d70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	3730      	adds	r7, #48	@ 0x30
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	bd80      	pop	{r7, pc}

08007cfa <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007cfa:	b580      	push	{r7, lr}
 8007cfc:	b08a      	sub	sp, #40	@ 0x28
 8007cfe:	af02      	add	r7, sp, #8
 8007d00:	60f8      	str	r0, [r7, #12]
 8007d02:	60b9      	str	r1, [r7, #8]
 8007d04:	4613      	mov	r3, r2
 8007d06:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d10b      	bne.n	8007d26 <xQueueGenericCreate+0x2c>
	__asm volatile
 8007d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d12:	f383 8811 	msr	BASEPRI, r3
 8007d16:	f3bf 8f6f 	isb	sy
 8007d1a:	f3bf 8f4f 	dsb	sy
 8007d1e:	613b      	str	r3, [r7, #16]
}
 8007d20:	bf00      	nop
 8007d22:	bf00      	nop
 8007d24:	e7fd      	b.n	8007d22 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	68ba      	ldr	r2, [r7, #8]
 8007d2a:	fb02 f303 	mul.w	r3, r2, r3
 8007d2e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007d30:	69fb      	ldr	r3, [r7, #28]
 8007d32:	3348      	adds	r3, #72	@ 0x48
 8007d34:	4618      	mov	r0, r3
 8007d36:	f001 fdd9 	bl	80098ec <pvPortMalloc>
 8007d3a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007d3c:	69bb      	ldr	r3, [r7, #24]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d011      	beq.n	8007d66 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007d42:	69bb      	ldr	r3, [r7, #24]
 8007d44:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	3348      	adds	r3, #72	@ 0x48
 8007d4a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007d4c:	69bb      	ldr	r3, [r7, #24]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007d54:	79fa      	ldrb	r2, [r7, #7]
 8007d56:	69bb      	ldr	r3, [r7, #24]
 8007d58:	9300      	str	r3, [sp, #0]
 8007d5a:	4613      	mov	r3, r2
 8007d5c:	697a      	ldr	r2, [r7, #20]
 8007d5e:	68b9      	ldr	r1, [r7, #8]
 8007d60:	68f8      	ldr	r0, [r7, #12]
 8007d62:	f000 f805 	bl	8007d70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007d66:	69bb      	ldr	r3, [r7, #24]
	}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3720      	adds	r7, #32
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}

08007d70 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b084      	sub	sp, #16
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	60f8      	str	r0, [r7, #12]
 8007d78:	60b9      	str	r1, [r7, #8]
 8007d7a:	607a      	str	r2, [r7, #4]
 8007d7c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d103      	bne.n	8007d8c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007d84:	69bb      	ldr	r3, [r7, #24]
 8007d86:	69ba      	ldr	r2, [r7, #24]
 8007d88:	601a      	str	r2, [r3, #0]
 8007d8a:	e002      	b.n	8007d92 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007d8c:	69bb      	ldr	r3, [r7, #24]
 8007d8e:	687a      	ldr	r2, [r7, #4]
 8007d90:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007d92:	69bb      	ldr	r3, [r7, #24]
 8007d94:	68fa      	ldr	r2, [r7, #12]
 8007d96:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007d98:	69bb      	ldr	r3, [r7, #24]
 8007d9a:	68ba      	ldr	r2, [r7, #8]
 8007d9c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007d9e:	2101      	movs	r1, #1
 8007da0:	69b8      	ldr	r0, [r7, #24]
 8007da2:	f7ff fec3 	bl	8007b2c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007da6:	bf00      	nop
 8007da8:	3710      	adds	r7, #16
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}
	...

08007db0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b08e      	sub	sp, #56	@ 0x38
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	60f8      	str	r0, [r7, #12]
 8007db8:	60b9      	str	r1, [r7, #8]
 8007dba:	607a      	str	r2, [r7, #4]
 8007dbc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007dc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d10b      	bne.n	8007de4 <xQueueGenericSend+0x34>
	__asm volatile
 8007dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dd0:	f383 8811 	msr	BASEPRI, r3
 8007dd4:	f3bf 8f6f 	isb	sy
 8007dd8:	f3bf 8f4f 	dsb	sy
 8007ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007dde:	bf00      	nop
 8007de0:	bf00      	nop
 8007de2:	e7fd      	b.n	8007de0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d103      	bne.n	8007df2 <xQueueGenericSend+0x42>
 8007dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d101      	bne.n	8007df6 <xQueueGenericSend+0x46>
 8007df2:	2301      	movs	r3, #1
 8007df4:	e000      	b.n	8007df8 <xQueueGenericSend+0x48>
 8007df6:	2300      	movs	r3, #0
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d10b      	bne.n	8007e14 <xQueueGenericSend+0x64>
	__asm volatile
 8007dfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e00:	f383 8811 	msr	BASEPRI, r3
 8007e04:	f3bf 8f6f 	isb	sy
 8007e08:	f3bf 8f4f 	dsb	sy
 8007e0c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007e0e:	bf00      	nop
 8007e10:	bf00      	nop
 8007e12:	e7fd      	b.n	8007e10 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	2b02      	cmp	r3, #2
 8007e18:	d103      	bne.n	8007e22 <xQueueGenericSend+0x72>
 8007e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e1e:	2b01      	cmp	r3, #1
 8007e20:	d101      	bne.n	8007e26 <xQueueGenericSend+0x76>
 8007e22:	2301      	movs	r3, #1
 8007e24:	e000      	b.n	8007e28 <xQueueGenericSend+0x78>
 8007e26:	2300      	movs	r3, #0
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d10b      	bne.n	8007e44 <xQueueGenericSend+0x94>
	__asm volatile
 8007e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e30:	f383 8811 	msr	BASEPRI, r3
 8007e34:	f3bf 8f6f 	isb	sy
 8007e38:	f3bf 8f4f 	dsb	sy
 8007e3c:	623b      	str	r3, [r7, #32]
}
 8007e3e:	bf00      	nop
 8007e40:	bf00      	nop
 8007e42:	e7fd      	b.n	8007e40 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007e44:	f001 f9f0 	bl	8009228 <xTaskGetSchedulerState>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d102      	bne.n	8007e54 <xQueueGenericSend+0xa4>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d101      	bne.n	8007e58 <xQueueGenericSend+0xa8>
 8007e54:	2301      	movs	r3, #1
 8007e56:	e000      	b.n	8007e5a <xQueueGenericSend+0xaa>
 8007e58:	2300      	movs	r3, #0
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d10b      	bne.n	8007e76 <xQueueGenericSend+0xc6>
	__asm volatile
 8007e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e62:	f383 8811 	msr	BASEPRI, r3
 8007e66:	f3bf 8f6f 	isb	sy
 8007e6a:	f3bf 8f4f 	dsb	sy
 8007e6e:	61fb      	str	r3, [r7, #28]
}
 8007e70:	bf00      	nop
 8007e72:	bf00      	nop
 8007e74:	e7fd      	b.n	8007e72 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007e76:	f001 fc17 	bl	80096a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e82:	429a      	cmp	r2, r3
 8007e84:	d302      	bcc.n	8007e8c <xQueueGenericSend+0xdc>
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	2b02      	cmp	r3, #2
 8007e8a:	d129      	bne.n	8007ee0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007e8c:	683a      	ldr	r2, [r7, #0]
 8007e8e:	68b9      	ldr	r1, [r7, #8]
 8007e90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007e92:	f000 fa91 	bl	80083b8 <prvCopyDataToQueue>
 8007e96:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007e98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d010      	beq.n	8007ec2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea2:	3324      	adds	r3, #36	@ 0x24
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	f000 fff9 	bl	8008e9c <xTaskRemoveFromEventList>
 8007eaa:	4603      	mov	r3, r0
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d013      	beq.n	8007ed8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007eb0:	4b3f      	ldr	r3, [pc, #252]	@ (8007fb0 <xQueueGenericSend+0x200>)
 8007eb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007eb6:	601a      	str	r2, [r3, #0]
 8007eb8:	f3bf 8f4f 	dsb	sy
 8007ebc:	f3bf 8f6f 	isb	sy
 8007ec0:	e00a      	b.n	8007ed8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d007      	beq.n	8007ed8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007ec8:	4b39      	ldr	r3, [pc, #228]	@ (8007fb0 <xQueueGenericSend+0x200>)
 8007eca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ece:	601a      	str	r2, [r3, #0]
 8007ed0:	f3bf 8f4f 	dsb	sy
 8007ed4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007ed8:	f001 fc18 	bl	800970c <vPortExitCritical>
				return pdPASS;
 8007edc:	2301      	movs	r3, #1
 8007ede:	e063      	b.n	8007fa8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d103      	bne.n	8007eee <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007ee6:	f001 fc11 	bl	800970c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007eea:	2300      	movs	r3, #0
 8007eec:	e05c      	b.n	8007fa8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007eee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d106      	bne.n	8007f02 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007ef4:	f107 0314 	add.w	r3, r7, #20
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f001 f833 	bl	8008f64 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007efe:	2301      	movs	r3, #1
 8007f00:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007f02:	f001 fc03 	bl	800970c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007f06:	f000 fdb7 	bl	8008a78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007f0a:	f001 fbcd 	bl	80096a8 <vPortEnterCritical>
 8007f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f10:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007f14:	b25b      	sxtb	r3, r3
 8007f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f1a:	d103      	bne.n	8007f24 <xQueueGenericSend+0x174>
 8007f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f1e:	2200      	movs	r2, #0
 8007f20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f26:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f2a:	b25b      	sxtb	r3, r3
 8007f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f30:	d103      	bne.n	8007f3a <xQueueGenericSend+0x18a>
 8007f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f34:	2200      	movs	r2, #0
 8007f36:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f3a:	f001 fbe7 	bl	800970c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007f3e:	1d3a      	adds	r2, r7, #4
 8007f40:	f107 0314 	add.w	r3, r7, #20
 8007f44:	4611      	mov	r1, r2
 8007f46:	4618      	mov	r0, r3
 8007f48:	f001 f822 	bl	8008f90 <xTaskCheckForTimeOut>
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d124      	bne.n	8007f9c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007f52:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007f54:	f000 fb28 	bl	80085a8 <prvIsQueueFull>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d018      	beq.n	8007f90 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f60:	3310      	adds	r3, #16
 8007f62:	687a      	ldr	r2, [r7, #4]
 8007f64:	4611      	mov	r1, r2
 8007f66:	4618      	mov	r0, r3
 8007f68:	f000 ff72 	bl	8008e50 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007f6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007f6e:	f000 fab3 	bl	80084d8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007f72:	f000 fd8f 	bl	8008a94 <xTaskResumeAll>
 8007f76:	4603      	mov	r3, r0
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	f47f af7c 	bne.w	8007e76 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007f7e:	4b0c      	ldr	r3, [pc, #48]	@ (8007fb0 <xQueueGenericSend+0x200>)
 8007f80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f84:	601a      	str	r2, [r3, #0]
 8007f86:	f3bf 8f4f 	dsb	sy
 8007f8a:	f3bf 8f6f 	isb	sy
 8007f8e:	e772      	b.n	8007e76 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007f90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007f92:	f000 faa1 	bl	80084d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007f96:	f000 fd7d 	bl	8008a94 <xTaskResumeAll>
 8007f9a:	e76c      	b.n	8007e76 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007f9c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007f9e:	f000 fa9b 	bl	80084d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007fa2:	f000 fd77 	bl	8008a94 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007fa6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007fa8:	4618      	mov	r0, r3
 8007faa:	3738      	adds	r7, #56	@ 0x38
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}
 8007fb0:	e000ed04 	.word	0xe000ed04

08007fb4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b090      	sub	sp, #64	@ 0x40
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	60f8      	str	r0, [r7, #12]
 8007fbc:	60b9      	str	r1, [r7, #8]
 8007fbe:	607a      	str	r2, [r7, #4]
 8007fc0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007fc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d10b      	bne.n	8007fe4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007fcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fd0:	f383 8811 	msr	BASEPRI, r3
 8007fd4:	f3bf 8f6f 	isb	sy
 8007fd8:	f3bf 8f4f 	dsb	sy
 8007fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007fde:	bf00      	nop
 8007fe0:	bf00      	nop
 8007fe2:	e7fd      	b.n	8007fe0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d103      	bne.n	8007ff2 <xQueueGenericSendFromISR+0x3e>
 8007fea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d101      	bne.n	8007ff6 <xQueueGenericSendFromISR+0x42>
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	e000      	b.n	8007ff8 <xQueueGenericSendFromISR+0x44>
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d10b      	bne.n	8008014 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007ffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008000:	f383 8811 	msr	BASEPRI, r3
 8008004:	f3bf 8f6f 	isb	sy
 8008008:	f3bf 8f4f 	dsb	sy
 800800c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800800e:	bf00      	nop
 8008010:	bf00      	nop
 8008012:	e7fd      	b.n	8008010 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	2b02      	cmp	r3, #2
 8008018:	d103      	bne.n	8008022 <xQueueGenericSendFromISR+0x6e>
 800801a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800801c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800801e:	2b01      	cmp	r3, #1
 8008020:	d101      	bne.n	8008026 <xQueueGenericSendFromISR+0x72>
 8008022:	2301      	movs	r3, #1
 8008024:	e000      	b.n	8008028 <xQueueGenericSendFromISR+0x74>
 8008026:	2300      	movs	r3, #0
 8008028:	2b00      	cmp	r3, #0
 800802a:	d10b      	bne.n	8008044 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800802c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008030:	f383 8811 	msr	BASEPRI, r3
 8008034:	f3bf 8f6f 	isb	sy
 8008038:	f3bf 8f4f 	dsb	sy
 800803c:	623b      	str	r3, [r7, #32]
}
 800803e:	bf00      	nop
 8008040:	bf00      	nop
 8008042:	e7fd      	b.n	8008040 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008044:	f001 fc10 	bl	8009868 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008048:	f3ef 8211 	mrs	r2, BASEPRI
 800804c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008050:	f383 8811 	msr	BASEPRI, r3
 8008054:	f3bf 8f6f 	isb	sy
 8008058:	f3bf 8f4f 	dsb	sy
 800805c:	61fa      	str	r2, [r7, #28]
 800805e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008060:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008062:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008066:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800806a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800806c:	429a      	cmp	r2, r3
 800806e:	d302      	bcc.n	8008076 <xQueueGenericSendFromISR+0xc2>
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	2b02      	cmp	r3, #2
 8008074:	d12f      	bne.n	80080d6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008078:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800807c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008084:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008086:	683a      	ldr	r2, [r7, #0]
 8008088:	68b9      	ldr	r1, [r7, #8]
 800808a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800808c:	f000 f994 	bl	80083b8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008090:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008094:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008098:	d112      	bne.n	80080c0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800809a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800809c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d016      	beq.n	80080d0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80080a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080a4:	3324      	adds	r3, #36	@ 0x24
 80080a6:	4618      	mov	r0, r3
 80080a8:	f000 fef8 	bl	8008e9c <xTaskRemoveFromEventList>
 80080ac:	4603      	mov	r3, r0
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d00e      	beq.n	80080d0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d00b      	beq.n	80080d0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2201      	movs	r2, #1
 80080bc:	601a      	str	r2, [r3, #0]
 80080be:	e007      	b.n	80080d0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80080c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80080c4:	3301      	adds	r3, #1
 80080c6:	b2db      	uxtb	r3, r3
 80080c8:	b25a      	sxtb	r2, r3
 80080ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80080d0:	2301      	movs	r3, #1
 80080d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80080d4:	e001      	b.n	80080da <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80080d6:	2300      	movs	r3, #0
 80080d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80080da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080dc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80080de:	697b      	ldr	r3, [r7, #20]
 80080e0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80080e4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80080e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3740      	adds	r7, #64	@ 0x40
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}

080080f0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b08c      	sub	sp, #48	@ 0x30
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	60f8      	str	r0, [r7, #12]
 80080f8:	60b9      	str	r1, [r7, #8]
 80080fa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80080fc:	2300      	movs	r3, #0
 80080fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008106:	2b00      	cmp	r3, #0
 8008108:	d10b      	bne.n	8008122 <xQueueReceive+0x32>
	__asm volatile
 800810a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800810e:	f383 8811 	msr	BASEPRI, r3
 8008112:	f3bf 8f6f 	isb	sy
 8008116:	f3bf 8f4f 	dsb	sy
 800811a:	623b      	str	r3, [r7, #32]
}
 800811c:	bf00      	nop
 800811e:	bf00      	nop
 8008120:	e7fd      	b.n	800811e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d103      	bne.n	8008130 <xQueueReceive+0x40>
 8008128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800812a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800812c:	2b00      	cmp	r3, #0
 800812e:	d101      	bne.n	8008134 <xQueueReceive+0x44>
 8008130:	2301      	movs	r3, #1
 8008132:	e000      	b.n	8008136 <xQueueReceive+0x46>
 8008134:	2300      	movs	r3, #0
 8008136:	2b00      	cmp	r3, #0
 8008138:	d10b      	bne.n	8008152 <xQueueReceive+0x62>
	__asm volatile
 800813a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800813e:	f383 8811 	msr	BASEPRI, r3
 8008142:	f3bf 8f6f 	isb	sy
 8008146:	f3bf 8f4f 	dsb	sy
 800814a:	61fb      	str	r3, [r7, #28]
}
 800814c:	bf00      	nop
 800814e:	bf00      	nop
 8008150:	e7fd      	b.n	800814e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008152:	f001 f869 	bl	8009228 <xTaskGetSchedulerState>
 8008156:	4603      	mov	r3, r0
 8008158:	2b00      	cmp	r3, #0
 800815a:	d102      	bne.n	8008162 <xQueueReceive+0x72>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d101      	bne.n	8008166 <xQueueReceive+0x76>
 8008162:	2301      	movs	r3, #1
 8008164:	e000      	b.n	8008168 <xQueueReceive+0x78>
 8008166:	2300      	movs	r3, #0
 8008168:	2b00      	cmp	r3, #0
 800816a:	d10b      	bne.n	8008184 <xQueueReceive+0x94>
	__asm volatile
 800816c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008170:	f383 8811 	msr	BASEPRI, r3
 8008174:	f3bf 8f6f 	isb	sy
 8008178:	f3bf 8f4f 	dsb	sy
 800817c:	61bb      	str	r3, [r7, #24]
}
 800817e:	bf00      	nop
 8008180:	bf00      	nop
 8008182:	e7fd      	b.n	8008180 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008184:	f001 fa90 	bl	80096a8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008188:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800818a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800818c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800818e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008190:	2b00      	cmp	r3, #0
 8008192:	d01f      	beq.n	80081d4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008194:	68b9      	ldr	r1, [r7, #8]
 8008196:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008198:	f000 f978 	bl	800848c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800819c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800819e:	1e5a      	subs	r2, r3, #1
 80081a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081a2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80081a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081a6:	691b      	ldr	r3, [r3, #16]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d00f      	beq.n	80081cc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80081ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081ae:	3310      	adds	r3, #16
 80081b0:	4618      	mov	r0, r3
 80081b2:	f000 fe73 	bl	8008e9c <xTaskRemoveFromEventList>
 80081b6:	4603      	mov	r3, r0
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d007      	beq.n	80081cc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80081bc:	4b3c      	ldr	r3, [pc, #240]	@ (80082b0 <xQueueReceive+0x1c0>)
 80081be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081c2:	601a      	str	r2, [r3, #0]
 80081c4:	f3bf 8f4f 	dsb	sy
 80081c8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80081cc:	f001 fa9e 	bl	800970c <vPortExitCritical>
				return pdPASS;
 80081d0:	2301      	movs	r3, #1
 80081d2:	e069      	b.n	80082a8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d103      	bne.n	80081e2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80081da:	f001 fa97 	bl	800970c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80081de:	2300      	movs	r3, #0
 80081e0:	e062      	b.n	80082a8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80081e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d106      	bne.n	80081f6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80081e8:	f107 0310 	add.w	r3, r7, #16
 80081ec:	4618      	mov	r0, r3
 80081ee:	f000 feb9 	bl	8008f64 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80081f2:	2301      	movs	r3, #1
 80081f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80081f6:	f001 fa89 	bl	800970c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80081fa:	f000 fc3d 	bl	8008a78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80081fe:	f001 fa53 	bl	80096a8 <vPortEnterCritical>
 8008202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008204:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008208:	b25b      	sxtb	r3, r3
 800820a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800820e:	d103      	bne.n	8008218 <xQueueReceive+0x128>
 8008210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008212:	2200      	movs	r2, #0
 8008214:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800821a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800821e:	b25b      	sxtb	r3, r3
 8008220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008224:	d103      	bne.n	800822e <xQueueReceive+0x13e>
 8008226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008228:	2200      	movs	r2, #0
 800822a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800822e:	f001 fa6d 	bl	800970c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008232:	1d3a      	adds	r2, r7, #4
 8008234:	f107 0310 	add.w	r3, r7, #16
 8008238:	4611      	mov	r1, r2
 800823a:	4618      	mov	r0, r3
 800823c:	f000 fea8 	bl	8008f90 <xTaskCheckForTimeOut>
 8008240:	4603      	mov	r3, r0
 8008242:	2b00      	cmp	r3, #0
 8008244:	d123      	bne.n	800828e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008246:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008248:	f000 f998 	bl	800857c <prvIsQueueEmpty>
 800824c:	4603      	mov	r3, r0
 800824e:	2b00      	cmp	r3, #0
 8008250:	d017      	beq.n	8008282 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008254:	3324      	adds	r3, #36	@ 0x24
 8008256:	687a      	ldr	r2, [r7, #4]
 8008258:	4611      	mov	r1, r2
 800825a:	4618      	mov	r0, r3
 800825c:	f000 fdf8 	bl	8008e50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008260:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008262:	f000 f939 	bl	80084d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008266:	f000 fc15 	bl	8008a94 <xTaskResumeAll>
 800826a:	4603      	mov	r3, r0
 800826c:	2b00      	cmp	r3, #0
 800826e:	d189      	bne.n	8008184 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008270:	4b0f      	ldr	r3, [pc, #60]	@ (80082b0 <xQueueReceive+0x1c0>)
 8008272:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008276:	601a      	str	r2, [r3, #0]
 8008278:	f3bf 8f4f 	dsb	sy
 800827c:	f3bf 8f6f 	isb	sy
 8008280:	e780      	b.n	8008184 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008282:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008284:	f000 f928 	bl	80084d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008288:	f000 fc04 	bl	8008a94 <xTaskResumeAll>
 800828c:	e77a      	b.n	8008184 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800828e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008290:	f000 f922 	bl	80084d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008294:	f000 fbfe 	bl	8008a94 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008298:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800829a:	f000 f96f 	bl	800857c <prvIsQueueEmpty>
 800829e:	4603      	mov	r3, r0
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	f43f af6f 	beq.w	8008184 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80082a6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80082a8:	4618      	mov	r0, r3
 80082aa:	3730      	adds	r7, #48	@ 0x30
 80082ac:	46bd      	mov	sp, r7
 80082ae:	bd80      	pop	{r7, pc}
 80082b0:	e000ed04 	.word	0xe000ed04

080082b4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b08e      	sub	sp, #56	@ 0x38
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	60f8      	str	r0, [r7, #12]
 80082bc:	60b9      	str	r1, [r7, #8]
 80082be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80082c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d10b      	bne.n	80082e2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80082ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082ce:	f383 8811 	msr	BASEPRI, r3
 80082d2:	f3bf 8f6f 	isb	sy
 80082d6:	f3bf 8f4f 	dsb	sy
 80082da:	623b      	str	r3, [r7, #32]
}
 80082dc:	bf00      	nop
 80082de:	bf00      	nop
 80082e0:	e7fd      	b.n	80082de <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d103      	bne.n	80082f0 <xQueueReceiveFromISR+0x3c>
 80082e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d101      	bne.n	80082f4 <xQueueReceiveFromISR+0x40>
 80082f0:	2301      	movs	r3, #1
 80082f2:	e000      	b.n	80082f6 <xQueueReceiveFromISR+0x42>
 80082f4:	2300      	movs	r3, #0
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d10b      	bne.n	8008312 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80082fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082fe:	f383 8811 	msr	BASEPRI, r3
 8008302:	f3bf 8f6f 	isb	sy
 8008306:	f3bf 8f4f 	dsb	sy
 800830a:	61fb      	str	r3, [r7, #28]
}
 800830c:	bf00      	nop
 800830e:	bf00      	nop
 8008310:	e7fd      	b.n	800830e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008312:	f001 faa9 	bl	8009868 <vPortValidateInterruptPriority>
	__asm volatile
 8008316:	f3ef 8211 	mrs	r2, BASEPRI
 800831a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800831e:	f383 8811 	msr	BASEPRI, r3
 8008322:	f3bf 8f6f 	isb	sy
 8008326:	f3bf 8f4f 	dsb	sy
 800832a:	61ba      	str	r2, [r7, #24]
 800832c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800832e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008330:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008334:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008336:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800833a:	2b00      	cmp	r3, #0
 800833c:	d02f      	beq.n	800839e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800833e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008340:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008344:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008348:	68b9      	ldr	r1, [r7, #8]
 800834a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800834c:	f000 f89e 	bl	800848c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008352:	1e5a      	subs	r2, r3, #1
 8008354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008356:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008358:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800835c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008360:	d112      	bne.n	8008388 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008364:	691b      	ldr	r3, [r3, #16]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d016      	beq.n	8008398 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800836a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800836c:	3310      	adds	r3, #16
 800836e:	4618      	mov	r0, r3
 8008370:	f000 fd94 	bl	8008e9c <xTaskRemoveFromEventList>
 8008374:	4603      	mov	r3, r0
 8008376:	2b00      	cmp	r3, #0
 8008378:	d00e      	beq.n	8008398 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d00b      	beq.n	8008398 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2201      	movs	r2, #1
 8008384:	601a      	str	r2, [r3, #0]
 8008386:	e007      	b.n	8008398 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008388:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800838c:	3301      	adds	r3, #1
 800838e:	b2db      	uxtb	r3, r3
 8008390:	b25a      	sxtb	r2, r3
 8008392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008394:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8008398:	2301      	movs	r3, #1
 800839a:	637b      	str	r3, [r7, #52]	@ 0x34
 800839c:	e001      	b.n	80083a2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800839e:	2300      	movs	r3, #0
 80083a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80083a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083a4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80083a6:	693b      	ldr	r3, [r7, #16]
 80083a8:	f383 8811 	msr	BASEPRI, r3
}
 80083ac:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80083ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3738      	adds	r7, #56	@ 0x38
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}

080083b8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b086      	sub	sp, #24
 80083bc:	af00      	add	r7, sp, #0
 80083be:	60f8      	str	r0, [r7, #12]
 80083c0:	60b9      	str	r1, [r7, #8]
 80083c2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80083c4:	2300      	movs	r3, #0
 80083c6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083cc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d10d      	bne.n	80083f2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d14d      	bne.n	800847a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	689b      	ldr	r3, [r3, #8]
 80083e2:	4618      	mov	r0, r3
 80083e4:	f000 ff3e 	bl	8009264 <xTaskPriorityDisinherit>
 80083e8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	2200      	movs	r2, #0
 80083ee:	609a      	str	r2, [r3, #8]
 80083f0:	e043      	b.n	800847a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d119      	bne.n	800842c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	6858      	ldr	r0, [r3, #4]
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008400:	461a      	mov	r2, r3
 8008402:	68b9      	ldr	r1, [r7, #8]
 8008404:	f002 fa22 	bl	800a84c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	685a      	ldr	r2, [r3, #4]
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008410:	441a      	add	r2, r3
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	685a      	ldr	r2, [r3, #4]
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	689b      	ldr	r3, [r3, #8]
 800841e:	429a      	cmp	r2, r3
 8008420:	d32b      	bcc.n	800847a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681a      	ldr	r2, [r3, #0]
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	605a      	str	r2, [r3, #4]
 800842a:	e026      	b.n	800847a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	68d8      	ldr	r0, [r3, #12]
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008434:	461a      	mov	r2, r3
 8008436:	68b9      	ldr	r1, [r7, #8]
 8008438:	f002 fa08 	bl	800a84c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	68da      	ldr	r2, [r3, #12]
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008444:	425b      	negs	r3, r3
 8008446:	441a      	add	r2, r3
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	68da      	ldr	r2, [r3, #12]
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	429a      	cmp	r2, r3
 8008456:	d207      	bcs.n	8008468 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	689a      	ldr	r2, [r3, #8]
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008460:	425b      	negs	r3, r3
 8008462:	441a      	add	r2, r3
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2b02      	cmp	r3, #2
 800846c:	d105      	bne.n	800847a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800846e:	693b      	ldr	r3, [r7, #16]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d002      	beq.n	800847a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	3b01      	subs	r3, #1
 8008478:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	1c5a      	adds	r2, r3, #1
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008482:	697b      	ldr	r3, [r7, #20]
}
 8008484:	4618      	mov	r0, r3
 8008486:	3718      	adds	r7, #24
 8008488:	46bd      	mov	sp, r7
 800848a:	bd80      	pop	{r7, pc}

0800848c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b082      	sub	sp, #8
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
 8008494:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800849a:	2b00      	cmp	r3, #0
 800849c:	d018      	beq.n	80084d0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	68da      	ldr	r2, [r3, #12]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084a6:	441a      	add	r2, r3
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	68da      	ldr	r2, [r3, #12]
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	689b      	ldr	r3, [r3, #8]
 80084b4:	429a      	cmp	r2, r3
 80084b6:	d303      	bcc.n	80084c0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681a      	ldr	r2, [r3, #0]
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	68d9      	ldr	r1, [r3, #12]
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084c8:	461a      	mov	r2, r3
 80084ca:	6838      	ldr	r0, [r7, #0]
 80084cc:	f002 f9be 	bl	800a84c <memcpy>
	}
}
 80084d0:	bf00      	nop
 80084d2:	3708      	adds	r7, #8
 80084d4:	46bd      	mov	sp, r7
 80084d6:	bd80      	pop	{r7, pc}

080084d8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b084      	sub	sp, #16
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80084e0:	f001 f8e2 	bl	80096a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80084ea:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80084ec:	e011      	b.n	8008512 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d012      	beq.n	800851c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	3324      	adds	r3, #36	@ 0x24
 80084fa:	4618      	mov	r0, r3
 80084fc:	f000 fcce 	bl	8008e9c <xTaskRemoveFromEventList>
 8008500:	4603      	mov	r3, r0
 8008502:	2b00      	cmp	r3, #0
 8008504:	d001      	beq.n	800850a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008506:	f000 fda7 	bl	8009058 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800850a:	7bfb      	ldrb	r3, [r7, #15]
 800850c:	3b01      	subs	r3, #1
 800850e:	b2db      	uxtb	r3, r3
 8008510:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008512:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008516:	2b00      	cmp	r3, #0
 8008518:	dce9      	bgt.n	80084ee <prvUnlockQueue+0x16>
 800851a:	e000      	b.n	800851e <prvUnlockQueue+0x46>
					break;
 800851c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	22ff      	movs	r2, #255	@ 0xff
 8008522:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008526:	f001 f8f1 	bl	800970c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800852a:	f001 f8bd 	bl	80096a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008534:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008536:	e011      	b.n	800855c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	691b      	ldr	r3, [r3, #16]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d012      	beq.n	8008566 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	3310      	adds	r3, #16
 8008544:	4618      	mov	r0, r3
 8008546:	f000 fca9 	bl	8008e9c <xTaskRemoveFromEventList>
 800854a:	4603      	mov	r3, r0
 800854c:	2b00      	cmp	r3, #0
 800854e:	d001      	beq.n	8008554 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008550:	f000 fd82 	bl	8009058 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008554:	7bbb      	ldrb	r3, [r7, #14]
 8008556:	3b01      	subs	r3, #1
 8008558:	b2db      	uxtb	r3, r3
 800855a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800855c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008560:	2b00      	cmp	r3, #0
 8008562:	dce9      	bgt.n	8008538 <prvUnlockQueue+0x60>
 8008564:	e000      	b.n	8008568 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008566:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	22ff      	movs	r2, #255	@ 0xff
 800856c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008570:	f001 f8cc 	bl	800970c <vPortExitCritical>
}
 8008574:	bf00      	nop
 8008576:	3710      	adds	r7, #16
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}

0800857c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b084      	sub	sp, #16
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008584:	f001 f890 	bl	80096a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800858c:	2b00      	cmp	r3, #0
 800858e:	d102      	bne.n	8008596 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008590:	2301      	movs	r3, #1
 8008592:	60fb      	str	r3, [r7, #12]
 8008594:	e001      	b.n	800859a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008596:	2300      	movs	r3, #0
 8008598:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800859a:	f001 f8b7 	bl	800970c <vPortExitCritical>

	return xReturn;
 800859e:	68fb      	ldr	r3, [r7, #12]
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3710      	adds	r7, #16
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}

080085a8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b084      	sub	sp, #16
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80085b0:	f001 f87a 	bl	80096a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085bc:	429a      	cmp	r2, r3
 80085be:	d102      	bne.n	80085c6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80085c0:	2301      	movs	r3, #1
 80085c2:	60fb      	str	r3, [r7, #12]
 80085c4:	e001      	b.n	80085ca <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80085c6:	2300      	movs	r3, #0
 80085c8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80085ca:	f001 f89f 	bl	800970c <vPortExitCritical>

	return xReturn;
 80085ce:	68fb      	ldr	r3, [r7, #12]
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	3710      	adds	r7, #16
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}

080085d8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b08e      	sub	sp, #56	@ 0x38
 80085dc:	af04      	add	r7, sp, #16
 80085de:	60f8      	str	r0, [r7, #12]
 80085e0:	60b9      	str	r1, [r7, #8]
 80085e2:	607a      	str	r2, [r7, #4]
 80085e4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80085e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d10b      	bne.n	8008604 <xTaskCreateStatic+0x2c>
	__asm volatile
 80085ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085f0:	f383 8811 	msr	BASEPRI, r3
 80085f4:	f3bf 8f6f 	isb	sy
 80085f8:	f3bf 8f4f 	dsb	sy
 80085fc:	623b      	str	r3, [r7, #32]
}
 80085fe:	bf00      	nop
 8008600:	bf00      	nop
 8008602:	e7fd      	b.n	8008600 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008606:	2b00      	cmp	r3, #0
 8008608:	d10b      	bne.n	8008622 <xTaskCreateStatic+0x4a>
	__asm volatile
 800860a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800860e:	f383 8811 	msr	BASEPRI, r3
 8008612:	f3bf 8f6f 	isb	sy
 8008616:	f3bf 8f4f 	dsb	sy
 800861a:	61fb      	str	r3, [r7, #28]
}
 800861c:	bf00      	nop
 800861e:	bf00      	nop
 8008620:	e7fd      	b.n	800861e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008622:	23a0      	movs	r3, #160	@ 0xa0
 8008624:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008626:	693b      	ldr	r3, [r7, #16]
 8008628:	2ba0      	cmp	r3, #160	@ 0xa0
 800862a:	d00b      	beq.n	8008644 <xTaskCreateStatic+0x6c>
	__asm volatile
 800862c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008630:	f383 8811 	msr	BASEPRI, r3
 8008634:	f3bf 8f6f 	isb	sy
 8008638:	f3bf 8f4f 	dsb	sy
 800863c:	61bb      	str	r3, [r7, #24]
}
 800863e:	bf00      	nop
 8008640:	bf00      	nop
 8008642:	e7fd      	b.n	8008640 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008644:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008648:	2b00      	cmp	r3, #0
 800864a:	d01e      	beq.n	800868a <xTaskCreateStatic+0xb2>
 800864c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800864e:	2b00      	cmp	r3, #0
 8008650:	d01b      	beq.n	800868a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008654:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008658:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800865a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800865c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800865e:	2202      	movs	r2, #2
 8008660:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008664:	2300      	movs	r3, #0
 8008666:	9303      	str	r3, [sp, #12]
 8008668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800866a:	9302      	str	r3, [sp, #8]
 800866c:	f107 0314 	add.w	r3, r7, #20
 8008670:	9301      	str	r3, [sp, #4]
 8008672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008674:	9300      	str	r3, [sp, #0]
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	687a      	ldr	r2, [r7, #4]
 800867a:	68b9      	ldr	r1, [r7, #8]
 800867c:	68f8      	ldr	r0, [r7, #12]
 800867e:	f000 f851 	bl	8008724 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008682:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008684:	f000 f8ee 	bl	8008864 <prvAddNewTaskToReadyList>
 8008688:	e001      	b.n	800868e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800868a:	2300      	movs	r3, #0
 800868c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800868e:	697b      	ldr	r3, [r7, #20]
	}
 8008690:	4618      	mov	r0, r3
 8008692:	3728      	adds	r7, #40	@ 0x28
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}

08008698 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008698:	b580      	push	{r7, lr}
 800869a:	b08c      	sub	sp, #48	@ 0x30
 800869c:	af04      	add	r7, sp, #16
 800869e:	60f8      	str	r0, [r7, #12]
 80086a0:	60b9      	str	r1, [r7, #8]
 80086a2:	603b      	str	r3, [r7, #0]
 80086a4:	4613      	mov	r3, r2
 80086a6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80086a8:	88fb      	ldrh	r3, [r7, #6]
 80086aa:	009b      	lsls	r3, r3, #2
 80086ac:	4618      	mov	r0, r3
 80086ae:	f001 f91d 	bl	80098ec <pvPortMalloc>
 80086b2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80086b4:	697b      	ldr	r3, [r7, #20]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d00e      	beq.n	80086d8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80086ba:	20a0      	movs	r0, #160	@ 0xa0
 80086bc:	f001 f916 	bl	80098ec <pvPortMalloc>
 80086c0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80086c2:	69fb      	ldr	r3, [r7, #28]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d003      	beq.n	80086d0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80086c8:	69fb      	ldr	r3, [r7, #28]
 80086ca:	697a      	ldr	r2, [r7, #20]
 80086cc:	631a      	str	r2, [r3, #48]	@ 0x30
 80086ce:	e005      	b.n	80086dc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80086d0:	6978      	ldr	r0, [r7, #20]
 80086d2:	f001 f9d9 	bl	8009a88 <vPortFree>
 80086d6:	e001      	b.n	80086dc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80086d8:	2300      	movs	r3, #0
 80086da:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80086dc:	69fb      	ldr	r3, [r7, #28]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d017      	beq.n	8008712 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80086e2:	69fb      	ldr	r3, [r7, #28]
 80086e4:	2200      	movs	r2, #0
 80086e6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80086ea:	88fa      	ldrh	r2, [r7, #6]
 80086ec:	2300      	movs	r3, #0
 80086ee:	9303      	str	r3, [sp, #12]
 80086f0:	69fb      	ldr	r3, [r7, #28]
 80086f2:	9302      	str	r3, [sp, #8]
 80086f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086f6:	9301      	str	r3, [sp, #4]
 80086f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086fa:	9300      	str	r3, [sp, #0]
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	68b9      	ldr	r1, [r7, #8]
 8008700:	68f8      	ldr	r0, [r7, #12]
 8008702:	f000 f80f 	bl	8008724 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008706:	69f8      	ldr	r0, [r7, #28]
 8008708:	f000 f8ac 	bl	8008864 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800870c:	2301      	movs	r3, #1
 800870e:	61bb      	str	r3, [r7, #24]
 8008710:	e002      	b.n	8008718 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008712:	f04f 33ff 	mov.w	r3, #4294967295
 8008716:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008718:	69bb      	ldr	r3, [r7, #24]
	}
 800871a:	4618      	mov	r0, r3
 800871c:	3720      	adds	r7, #32
 800871e:	46bd      	mov	sp, r7
 8008720:	bd80      	pop	{r7, pc}
	...

08008724 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b088      	sub	sp, #32
 8008728:	af00      	add	r7, sp, #0
 800872a:	60f8      	str	r0, [r7, #12]
 800872c:	60b9      	str	r1, [r7, #8]
 800872e:	607a      	str	r2, [r7, #4]
 8008730:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008734:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800873c:	3b01      	subs	r3, #1
 800873e:	009b      	lsls	r3, r3, #2
 8008740:	4413      	add	r3, r2
 8008742:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008744:	69bb      	ldr	r3, [r7, #24]
 8008746:	f023 0307 	bic.w	r3, r3, #7
 800874a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800874c:	69bb      	ldr	r3, [r7, #24]
 800874e:	f003 0307 	and.w	r3, r3, #7
 8008752:	2b00      	cmp	r3, #0
 8008754:	d00b      	beq.n	800876e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8008756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800875a:	f383 8811 	msr	BASEPRI, r3
 800875e:	f3bf 8f6f 	isb	sy
 8008762:	f3bf 8f4f 	dsb	sy
 8008766:	617b      	str	r3, [r7, #20]
}
 8008768:	bf00      	nop
 800876a:	bf00      	nop
 800876c:	e7fd      	b.n	800876a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d01f      	beq.n	80087b4 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008774:	2300      	movs	r3, #0
 8008776:	61fb      	str	r3, [r7, #28]
 8008778:	e012      	b.n	80087a0 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800877a:	68ba      	ldr	r2, [r7, #8]
 800877c:	69fb      	ldr	r3, [r7, #28]
 800877e:	4413      	add	r3, r2
 8008780:	7819      	ldrb	r1, [r3, #0]
 8008782:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008784:	69fb      	ldr	r3, [r7, #28]
 8008786:	4413      	add	r3, r2
 8008788:	3334      	adds	r3, #52	@ 0x34
 800878a:	460a      	mov	r2, r1
 800878c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800878e:	68ba      	ldr	r2, [r7, #8]
 8008790:	69fb      	ldr	r3, [r7, #28]
 8008792:	4413      	add	r3, r2
 8008794:	781b      	ldrb	r3, [r3, #0]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d006      	beq.n	80087a8 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800879a:	69fb      	ldr	r3, [r7, #28]
 800879c:	3301      	adds	r3, #1
 800879e:	61fb      	str	r3, [r7, #28]
 80087a0:	69fb      	ldr	r3, [r7, #28]
 80087a2:	2b0f      	cmp	r3, #15
 80087a4:	d9e9      	bls.n	800877a <prvInitialiseNewTask+0x56>
 80087a6:	e000      	b.n	80087aa <prvInitialiseNewTask+0x86>
			{
				break;
 80087a8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80087aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ac:	2200      	movs	r2, #0
 80087ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80087b2:	e003      	b.n	80087bc <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80087b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087b6:	2200      	movs	r2, #0
 80087b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80087bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087be:	2b06      	cmp	r3, #6
 80087c0:	d901      	bls.n	80087c6 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80087c2:	2306      	movs	r3, #6
 80087c4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80087c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80087ca:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80087cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80087d0:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80087d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d4:	2200      	movs	r2, #0
 80087d6:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80087d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087da:	3304      	adds	r3, #4
 80087dc:	4618      	mov	r0, r3
 80087de:	f7ff f911 	bl	8007a04 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80087e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e4:	3318      	adds	r3, #24
 80087e6:	4618      	mov	r0, r3
 80087e8:	f7ff f90c 	bl	8007a04 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80087ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087f0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087f4:	f1c3 0207 	rsb	r2, r3, #7
 80087f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087fa:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80087fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008800:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008804:	2200      	movs	r2, #0
 8008806:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800880a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800880c:	2200      	movs	r2, #0
 800880e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008814:	334c      	adds	r3, #76	@ 0x4c
 8008816:	224c      	movs	r2, #76	@ 0x4c
 8008818:	2100      	movs	r1, #0
 800881a:	4618      	mov	r0, r3
 800881c:	f001 ff84 	bl	800a728 <memset>
 8008820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008822:	4a0d      	ldr	r2, [pc, #52]	@ (8008858 <prvInitialiseNewTask+0x134>)
 8008824:	651a      	str	r2, [r3, #80]	@ 0x50
 8008826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008828:	4a0c      	ldr	r2, [pc, #48]	@ (800885c <prvInitialiseNewTask+0x138>)
 800882a:	655a      	str	r2, [r3, #84]	@ 0x54
 800882c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800882e:	4a0c      	ldr	r2, [pc, #48]	@ (8008860 <prvInitialiseNewTask+0x13c>)
 8008830:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008832:	683a      	ldr	r2, [r7, #0]
 8008834:	68f9      	ldr	r1, [r7, #12]
 8008836:	69b8      	ldr	r0, [r7, #24]
 8008838:	f000 fe02 	bl	8009440 <pxPortInitialiseStack>
 800883c:	4602      	mov	r2, r0
 800883e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008840:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008844:	2b00      	cmp	r3, #0
 8008846:	d002      	beq.n	800884e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800884a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800884c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800884e:	bf00      	nop
 8008850:	3720      	adds	r7, #32
 8008852:	46bd      	mov	sp, r7
 8008854:	bd80      	pop	{r7, pc}
 8008856:	bf00      	nop
 8008858:	20005dec 	.word	0x20005dec
 800885c:	20005e54 	.word	0x20005e54
 8008860:	20005ebc 	.word	0x20005ebc

08008864 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008864:	b580      	push	{r7, lr}
 8008866:	b082      	sub	sp, #8
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800886c:	f000 ff1c 	bl	80096a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008870:	4b2a      	ldr	r3, [pc, #168]	@ (800891c <prvAddNewTaskToReadyList+0xb8>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	3301      	adds	r3, #1
 8008876:	4a29      	ldr	r2, [pc, #164]	@ (800891c <prvAddNewTaskToReadyList+0xb8>)
 8008878:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800887a:	4b29      	ldr	r3, [pc, #164]	@ (8008920 <prvAddNewTaskToReadyList+0xbc>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d109      	bne.n	8008896 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008882:	4a27      	ldr	r2, [pc, #156]	@ (8008920 <prvAddNewTaskToReadyList+0xbc>)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008888:	4b24      	ldr	r3, [pc, #144]	@ (800891c <prvAddNewTaskToReadyList+0xb8>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	2b01      	cmp	r3, #1
 800888e:	d110      	bne.n	80088b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008890:	f000 fc06 	bl	80090a0 <prvInitialiseTaskLists>
 8008894:	e00d      	b.n	80088b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008896:	4b23      	ldr	r3, [pc, #140]	@ (8008924 <prvAddNewTaskToReadyList+0xc0>)
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d109      	bne.n	80088b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800889e:	4b20      	ldr	r3, [pc, #128]	@ (8008920 <prvAddNewTaskToReadyList+0xbc>)
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088a8:	429a      	cmp	r2, r3
 80088aa:	d802      	bhi.n	80088b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80088ac:	4a1c      	ldr	r2, [pc, #112]	@ (8008920 <prvAddNewTaskToReadyList+0xbc>)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80088b2:	4b1d      	ldr	r3, [pc, #116]	@ (8008928 <prvAddNewTaskToReadyList+0xc4>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	3301      	adds	r3, #1
 80088b8:	4a1b      	ldr	r2, [pc, #108]	@ (8008928 <prvAddNewTaskToReadyList+0xc4>)
 80088ba:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088c0:	2201      	movs	r2, #1
 80088c2:	409a      	lsls	r2, r3
 80088c4:	4b19      	ldr	r3, [pc, #100]	@ (800892c <prvAddNewTaskToReadyList+0xc8>)
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	4313      	orrs	r3, r2
 80088ca:	4a18      	ldr	r2, [pc, #96]	@ (800892c <prvAddNewTaskToReadyList+0xc8>)
 80088cc:	6013      	str	r3, [r2, #0]
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088d2:	4613      	mov	r3, r2
 80088d4:	009b      	lsls	r3, r3, #2
 80088d6:	4413      	add	r3, r2
 80088d8:	009b      	lsls	r3, r3, #2
 80088da:	4a15      	ldr	r2, [pc, #84]	@ (8008930 <prvAddNewTaskToReadyList+0xcc>)
 80088dc:	441a      	add	r2, r3
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	3304      	adds	r3, #4
 80088e2:	4619      	mov	r1, r3
 80088e4:	4610      	mov	r0, r2
 80088e6:	f7ff f89a 	bl	8007a1e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80088ea:	f000 ff0f 	bl	800970c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80088ee:	4b0d      	ldr	r3, [pc, #52]	@ (8008924 <prvAddNewTaskToReadyList+0xc0>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d00e      	beq.n	8008914 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80088f6:	4b0a      	ldr	r3, [pc, #40]	@ (8008920 <prvAddNewTaskToReadyList+0xbc>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008900:	429a      	cmp	r2, r3
 8008902:	d207      	bcs.n	8008914 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008904:	4b0b      	ldr	r3, [pc, #44]	@ (8008934 <prvAddNewTaskToReadyList+0xd0>)
 8008906:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800890a:	601a      	str	r2, [r3, #0]
 800890c:	f3bf 8f4f 	dsb	sy
 8008910:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008914:	bf00      	nop
 8008916:	3708      	adds	r7, #8
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}
 800891c:	200005b8 	.word	0x200005b8
 8008920:	200004b8 	.word	0x200004b8
 8008924:	200005c4 	.word	0x200005c4
 8008928:	200005d4 	.word	0x200005d4
 800892c:	200005c0 	.word	0x200005c0
 8008930:	200004bc 	.word	0x200004bc
 8008934:	e000ed04 	.word	0xe000ed04

08008938 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008938:	b580      	push	{r7, lr}
 800893a:	b084      	sub	sp, #16
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008940:	2300      	movs	r3, #0
 8008942:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d018      	beq.n	800897c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800894a:	4b14      	ldr	r3, [pc, #80]	@ (800899c <vTaskDelay+0x64>)
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d00b      	beq.n	800896a <vTaskDelay+0x32>
	__asm volatile
 8008952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008956:	f383 8811 	msr	BASEPRI, r3
 800895a:	f3bf 8f6f 	isb	sy
 800895e:	f3bf 8f4f 	dsb	sy
 8008962:	60bb      	str	r3, [r7, #8]
}
 8008964:	bf00      	nop
 8008966:	bf00      	nop
 8008968:	e7fd      	b.n	8008966 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800896a:	f000 f885 	bl	8008a78 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800896e:	2100      	movs	r1, #0
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f000 fcff 	bl	8009374 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008976:	f000 f88d 	bl	8008a94 <xTaskResumeAll>
 800897a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d107      	bne.n	8008992 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008982:	4b07      	ldr	r3, [pc, #28]	@ (80089a0 <vTaskDelay+0x68>)
 8008984:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008988:	601a      	str	r2, [r3, #0]
 800898a:	f3bf 8f4f 	dsb	sy
 800898e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008992:	bf00      	nop
 8008994:	3710      	adds	r7, #16
 8008996:	46bd      	mov	sp, r7
 8008998:	bd80      	pop	{r7, pc}
 800899a:	bf00      	nop
 800899c:	200005e0 	.word	0x200005e0
 80089a0:	e000ed04 	.word	0xe000ed04

080089a4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b08a      	sub	sp, #40	@ 0x28
 80089a8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80089aa:	2300      	movs	r3, #0
 80089ac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80089ae:	2300      	movs	r3, #0
 80089b0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80089b2:	463a      	mov	r2, r7
 80089b4:	1d39      	adds	r1, r7, #4
 80089b6:	f107 0308 	add.w	r3, r7, #8
 80089ba:	4618      	mov	r0, r3
 80089bc:	f7f7 fdfe 	bl	80005bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80089c0:	6839      	ldr	r1, [r7, #0]
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	68ba      	ldr	r2, [r7, #8]
 80089c6:	9202      	str	r2, [sp, #8]
 80089c8:	9301      	str	r3, [sp, #4]
 80089ca:	2300      	movs	r3, #0
 80089cc:	9300      	str	r3, [sp, #0]
 80089ce:	2300      	movs	r3, #0
 80089d0:	460a      	mov	r2, r1
 80089d2:	4921      	ldr	r1, [pc, #132]	@ (8008a58 <vTaskStartScheduler+0xb4>)
 80089d4:	4821      	ldr	r0, [pc, #132]	@ (8008a5c <vTaskStartScheduler+0xb8>)
 80089d6:	f7ff fdff 	bl	80085d8 <xTaskCreateStatic>
 80089da:	4603      	mov	r3, r0
 80089dc:	4a20      	ldr	r2, [pc, #128]	@ (8008a60 <vTaskStartScheduler+0xbc>)
 80089de:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80089e0:	4b1f      	ldr	r3, [pc, #124]	@ (8008a60 <vTaskStartScheduler+0xbc>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d002      	beq.n	80089ee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80089e8:	2301      	movs	r3, #1
 80089ea:	617b      	str	r3, [r7, #20]
 80089ec:	e001      	b.n	80089f2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80089ee:	2300      	movs	r3, #0
 80089f0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	2b01      	cmp	r3, #1
 80089f6:	d11b      	bne.n	8008a30 <vTaskStartScheduler+0x8c>
	__asm volatile
 80089f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089fc:	f383 8811 	msr	BASEPRI, r3
 8008a00:	f3bf 8f6f 	isb	sy
 8008a04:	f3bf 8f4f 	dsb	sy
 8008a08:	613b      	str	r3, [r7, #16]
}
 8008a0a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008a0c:	4b15      	ldr	r3, [pc, #84]	@ (8008a64 <vTaskStartScheduler+0xc0>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	334c      	adds	r3, #76	@ 0x4c
 8008a12:	4a15      	ldr	r2, [pc, #84]	@ (8008a68 <vTaskStartScheduler+0xc4>)
 8008a14:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008a16:	4b15      	ldr	r3, [pc, #84]	@ (8008a6c <vTaskStartScheduler+0xc8>)
 8008a18:	f04f 32ff 	mov.w	r2, #4294967295
 8008a1c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008a1e:	4b14      	ldr	r3, [pc, #80]	@ (8008a70 <vTaskStartScheduler+0xcc>)
 8008a20:	2201      	movs	r2, #1
 8008a22:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008a24:	4b13      	ldr	r3, [pc, #76]	@ (8008a74 <vTaskStartScheduler+0xd0>)
 8008a26:	2200      	movs	r2, #0
 8008a28:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008a2a:	f000 fd99 	bl	8009560 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008a2e:	e00f      	b.n	8008a50 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a36:	d10b      	bne.n	8008a50 <vTaskStartScheduler+0xac>
	__asm volatile
 8008a38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a3c:	f383 8811 	msr	BASEPRI, r3
 8008a40:	f3bf 8f6f 	isb	sy
 8008a44:	f3bf 8f4f 	dsb	sy
 8008a48:	60fb      	str	r3, [r7, #12]
}
 8008a4a:	bf00      	nop
 8008a4c:	bf00      	nop
 8008a4e:	e7fd      	b.n	8008a4c <vTaskStartScheduler+0xa8>
}
 8008a50:	bf00      	nop
 8008a52:	3718      	adds	r7, #24
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}
 8008a58:	0800b2a4 	.word	0x0800b2a4
 8008a5c:	08009071 	.word	0x08009071
 8008a60:	200005dc 	.word	0x200005dc
 8008a64:	200004b8 	.word	0x200004b8
 8008a68:	20000100 	.word	0x20000100
 8008a6c:	200005d8 	.word	0x200005d8
 8008a70:	200005c4 	.word	0x200005c4
 8008a74:	200005bc 	.word	0x200005bc

08008a78 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008a78:	b480      	push	{r7}
 8008a7a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008a7c:	4b04      	ldr	r3, [pc, #16]	@ (8008a90 <vTaskSuspendAll+0x18>)
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	3301      	adds	r3, #1
 8008a82:	4a03      	ldr	r2, [pc, #12]	@ (8008a90 <vTaskSuspendAll+0x18>)
 8008a84:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008a86:	bf00      	nop
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8e:	4770      	bx	lr
 8008a90:	200005e0 	.word	0x200005e0

08008a94 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b084      	sub	sp, #16
 8008a98:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008aa2:	4b42      	ldr	r3, [pc, #264]	@ (8008bac <xTaskResumeAll+0x118>)
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d10b      	bne.n	8008ac2 <xTaskResumeAll+0x2e>
	__asm volatile
 8008aaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aae:	f383 8811 	msr	BASEPRI, r3
 8008ab2:	f3bf 8f6f 	isb	sy
 8008ab6:	f3bf 8f4f 	dsb	sy
 8008aba:	603b      	str	r3, [r7, #0]
}
 8008abc:	bf00      	nop
 8008abe:	bf00      	nop
 8008ac0:	e7fd      	b.n	8008abe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008ac2:	f000 fdf1 	bl	80096a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008ac6:	4b39      	ldr	r3, [pc, #228]	@ (8008bac <xTaskResumeAll+0x118>)
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	3b01      	subs	r3, #1
 8008acc:	4a37      	ldr	r2, [pc, #220]	@ (8008bac <xTaskResumeAll+0x118>)
 8008ace:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ad0:	4b36      	ldr	r3, [pc, #216]	@ (8008bac <xTaskResumeAll+0x118>)
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d161      	bne.n	8008b9c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008ad8:	4b35      	ldr	r3, [pc, #212]	@ (8008bb0 <xTaskResumeAll+0x11c>)
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d05d      	beq.n	8008b9c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008ae0:	e02e      	b.n	8008b40 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ae2:	4b34      	ldr	r3, [pc, #208]	@ (8008bb4 <xTaskResumeAll+0x120>)
 8008ae4:	68db      	ldr	r3, [r3, #12]
 8008ae6:	68db      	ldr	r3, [r3, #12]
 8008ae8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	3318      	adds	r3, #24
 8008aee:	4618      	mov	r0, r3
 8008af0:	f7fe fff2 	bl	8007ad8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	3304      	adds	r3, #4
 8008af8:	4618      	mov	r0, r3
 8008afa:	f7fe ffed 	bl	8007ad8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b02:	2201      	movs	r2, #1
 8008b04:	409a      	lsls	r2, r3
 8008b06:	4b2c      	ldr	r3, [pc, #176]	@ (8008bb8 <xTaskResumeAll+0x124>)
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	4313      	orrs	r3, r2
 8008b0c:	4a2a      	ldr	r2, [pc, #168]	@ (8008bb8 <xTaskResumeAll+0x124>)
 8008b0e:	6013      	str	r3, [r2, #0]
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b14:	4613      	mov	r3, r2
 8008b16:	009b      	lsls	r3, r3, #2
 8008b18:	4413      	add	r3, r2
 8008b1a:	009b      	lsls	r3, r3, #2
 8008b1c:	4a27      	ldr	r2, [pc, #156]	@ (8008bbc <xTaskResumeAll+0x128>)
 8008b1e:	441a      	add	r2, r3
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	3304      	adds	r3, #4
 8008b24:	4619      	mov	r1, r3
 8008b26:	4610      	mov	r0, r2
 8008b28:	f7fe ff79 	bl	8007a1e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b30:	4b23      	ldr	r3, [pc, #140]	@ (8008bc0 <xTaskResumeAll+0x12c>)
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b36:	429a      	cmp	r2, r3
 8008b38:	d302      	bcc.n	8008b40 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008b3a:	4b22      	ldr	r3, [pc, #136]	@ (8008bc4 <xTaskResumeAll+0x130>)
 8008b3c:	2201      	movs	r2, #1
 8008b3e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008b40:	4b1c      	ldr	r3, [pc, #112]	@ (8008bb4 <xTaskResumeAll+0x120>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d1cc      	bne.n	8008ae2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d001      	beq.n	8008b52 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008b4e:	f000 fb4b 	bl	80091e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008b52:	4b1d      	ldr	r3, [pc, #116]	@ (8008bc8 <xTaskResumeAll+0x134>)
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d010      	beq.n	8008b80 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008b5e:	f000 f859 	bl	8008c14 <xTaskIncrementTick>
 8008b62:	4603      	mov	r3, r0
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d002      	beq.n	8008b6e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008b68:	4b16      	ldr	r3, [pc, #88]	@ (8008bc4 <xTaskResumeAll+0x130>)
 8008b6a:	2201      	movs	r2, #1
 8008b6c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	3b01      	subs	r3, #1
 8008b72:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d1f1      	bne.n	8008b5e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008b7a:	4b13      	ldr	r3, [pc, #76]	@ (8008bc8 <xTaskResumeAll+0x134>)
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008b80:	4b10      	ldr	r3, [pc, #64]	@ (8008bc4 <xTaskResumeAll+0x130>)
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d009      	beq.n	8008b9c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008b88:	2301      	movs	r3, #1
 8008b8a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008b8c:	4b0f      	ldr	r3, [pc, #60]	@ (8008bcc <xTaskResumeAll+0x138>)
 8008b8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b92:	601a      	str	r2, [r3, #0]
 8008b94:	f3bf 8f4f 	dsb	sy
 8008b98:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008b9c:	f000 fdb6 	bl	800970c <vPortExitCritical>

	return xAlreadyYielded;
 8008ba0:	68bb      	ldr	r3, [r7, #8]
}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3710      	adds	r7, #16
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}
 8008baa:	bf00      	nop
 8008bac:	200005e0 	.word	0x200005e0
 8008bb0:	200005b8 	.word	0x200005b8
 8008bb4:	20000578 	.word	0x20000578
 8008bb8:	200005c0 	.word	0x200005c0
 8008bbc:	200004bc 	.word	0x200004bc
 8008bc0:	200004b8 	.word	0x200004b8
 8008bc4:	200005cc 	.word	0x200005cc
 8008bc8:	200005c8 	.word	0x200005c8
 8008bcc:	e000ed04 	.word	0xe000ed04

08008bd0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b083      	sub	sp, #12
 8008bd4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008bd6:	4b05      	ldr	r3, [pc, #20]	@ (8008bec <xTaskGetTickCount+0x1c>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008bdc:	687b      	ldr	r3, [r7, #4]
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	370c      	adds	r7, #12
 8008be2:	46bd      	mov	sp, r7
 8008be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be8:	4770      	bx	lr
 8008bea:	bf00      	nop
 8008bec:	200005bc 	.word	0x200005bc

08008bf0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b082      	sub	sp, #8
 8008bf4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008bf6:	f000 fe37 	bl	8009868 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8008bfe:	4b04      	ldr	r3, [pc, #16]	@ (8008c10 <xTaskGetTickCountFromISR+0x20>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008c04:	683b      	ldr	r3, [r7, #0]
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	3708      	adds	r7, #8
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bd80      	pop	{r7, pc}
 8008c0e:	bf00      	nop
 8008c10:	200005bc 	.word	0x200005bc

08008c14 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b086      	sub	sp, #24
 8008c18:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c1e:	4b4f      	ldr	r3, [pc, #316]	@ (8008d5c <xTaskIncrementTick+0x148>)
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	f040 808f 	bne.w	8008d46 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008c28:	4b4d      	ldr	r3, [pc, #308]	@ (8008d60 <xTaskIncrementTick+0x14c>)
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	3301      	adds	r3, #1
 8008c2e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008c30:	4a4b      	ldr	r2, [pc, #300]	@ (8008d60 <xTaskIncrementTick+0x14c>)
 8008c32:	693b      	ldr	r3, [r7, #16]
 8008c34:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008c36:	693b      	ldr	r3, [r7, #16]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d121      	bne.n	8008c80 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008c3c:	4b49      	ldr	r3, [pc, #292]	@ (8008d64 <xTaskIncrementTick+0x150>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d00b      	beq.n	8008c5e <xTaskIncrementTick+0x4a>
	__asm volatile
 8008c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c4a:	f383 8811 	msr	BASEPRI, r3
 8008c4e:	f3bf 8f6f 	isb	sy
 8008c52:	f3bf 8f4f 	dsb	sy
 8008c56:	603b      	str	r3, [r7, #0]
}
 8008c58:	bf00      	nop
 8008c5a:	bf00      	nop
 8008c5c:	e7fd      	b.n	8008c5a <xTaskIncrementTick+0x46>
 8008c5e:	4b41      	ldr	r3, [pc, #260]	@ (8008d64 <xTaskIncrementTick+0x150>)
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	60fb      	str	r3, [r7, #12]
 8008c64:	4b40      	ldr	r3, [pc, #256]	@ (8008d68 <xTaskIncrementTick+0x154>)
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4a3e      	ldr	r2, [pc, #248]	@ (8008d64 <xTaskIncrementTick+0x150>)
 8008c6a:	6013      	str	r3, [r2, #0]
 8008c6c:	4a3e      	ldr	r2, [pc, #248]	@ (8008d68 <xTaskIncrementTick+0x154>)
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	6013      	str	r3, [r2, #0]
 8008c72:	4b3e      	ldr	r3, [pc, #248]	@ (8008d6c <xTaskIncrementTick+0x158>)
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	3301      	adds	r3, #1
 8008c78:	4a3c      	ldr	r2, [pc, #240]	@ (8008d6c <xTaskIncrementTick+0x158>)
 8008c7a:	6013      	str	r3, [r2, #0]
 8008c7c:	f000 fab4 	bl	80091e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008c80:	4b3b      	ldr	r3, [pc, #236]	@ (8008d70 <xTaskIncrementTick+0x15c>)
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	693a      	ldr	r2, [r7, #16]
 8008c86:	429a      	cmp	r2, r3
 8008c88:	d348      	bcc.n	8008d1c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008c8a:	4b36      	ldr	r3, [pc, #216]	@ (8008d64 <xTaskIncrementTick+0x150>)
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d104      	bne.n	8008c9e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c94:	4b36      	ldr	r3, [pc, #216]	@ (8008d70 <xTaskIncrementTick+0x15c>)
 8008c96:	f04f 32ff 	mov.w	r2, #4294967295
 8008c9a:	601a      	str	r2, [r3, #0]
					break;
 8008c9c:	e03e      	b.n	8008d1c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c9e:	4b31      	ldr	r3, [pc, #196]	@ (8008d64 <xTaskIncrementTick+0x150>)
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	68db      	ldr	r3, [r3, #12]
 8008ca4:	68db      	ldr	r3, [r3, #12]
 8008ca6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008ca8:	68bb      	ldr	r3, [r7, #8]
 8008caa:	685b      	ldr	r3, [r3, #4]
 8008cac:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008cae:	693a      	ldr	r2, [r7, #16]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	d203      	bcs.n	8008cbe <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008cb6:	4a2e      	ldr	r2, [pc, #184]	@ (8008d70 <xTaskIncrementTick+0x15c>)
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008cbc:	e02e      	b.n	8008d1c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	3304      	adds	r3, #4
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f7fe ff08 	bl	8007ad8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d004      	beq.n	8008cda <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008cd0:	68bb      	ldr	r3, [r7, #8]
 8008cd2:	3318      	adds	r3, #24
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	f7fe feff 	bl	8007ad8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cde:	2201      	movs	r2, #1
 8008ce0:	409a      	lsls	r2, r3
 8008ce2:	4b24      	ldr	r3, [pc, #144]	@ (8008d74 <xTaskIncrementTick+0x160>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	4313      	orrs	r3, r2
 8008ce8:	4a22      	ldr	r2, [pc, #136]	@ (8008d74 <xTaskIncrementTick+0x160>)
 8008cea:	6013      	str	r3, [r2, #0]
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cf0:	4613      	mov	r3, r2
 8008cf2:	009b      	lsls	r3, r3, #2
 8008cf4:	4413      	add	r3, r2
 8008cf6:	009b      	lsls	r3, r3, #2
 8008cf8:	4a1f      	ldr	r2, [pc, #124]	@ (8008d78 <xTaskIncrementTick+0x164>)
 8008cfa:	441a      	add	r2, r3
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	3304      	adds	r3, #4
 8008d00:	4619      	mov	r1, r3
 8008d02:	4610      	mov	r0, r2
 8008d04:	f7fe fe8b 	bl	8007a1e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d0c:	4b1b      	ldr	r3, [pc, #108]	@ (8008d7c <xTaskIncrementTick+0x168>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d12:	429a      	cmp	r2, r3
 8008d14:	d3b9      	bcc.n	8008c8a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008d16:	2301      	movs	r3, #1
 8008d18:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008d1a:	e7b6      	b.n	8008c8a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008d1c:	4b17      	ldr	r3, [pc, #92]	@ (8008d7c <xTaskIncrementTick+0x168>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d22:	4915      	ldr	r1, [pc, #84]	@ (8008d78 <xTaskIncrementTick+0x164>)
 8008d24:	4613      	mov	r3, r2
 8008d26:	009b      	lsls	r3, r3, #2
 8008d28:	4413      	add	r3, r2
 8008d2a:	009b      	lsls	r3, r3, #2
 8008d2c:	440b      	add	r3, r1
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	2b01      	cmp	r3, #1
 8008d32:	d901      	bls.n	8008d38 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008d34:	2301      	movs	r3, #1
 8008d36:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008d38:	4b11      	ldr	r3, [pc, #68]	@ (8008d80 <xTaskIncrementTick+0x16c>)
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d007      	beq.n	8008d50 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008d40:	2301      	movs	r3, #1
 8008d42:	617b      	str	r3, [r7, #20]
 8008d44:	e004      	b.n	8008d50 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008d46:	4b0f      	ldr	r3, [pc, #60]	@ (8008d84 <xTaskIncrementTick+0x170>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	3301      	adds	r3, #1
 8008d4c:	4a0d      	ldr	r2, [pc, #52]	@ (8008d84 <xTaskIncrementTick+0x170>)
 8008d4e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008d50:	697b      	ldr	r3, [r7, #20]
}
 8008d52:	4618      	mov	r0, r3
 8008d54:	3718      	adds	r7, #24
 8008d56:	46bd      	mov	sp, r7
 8008d58:	bd80      	pop	{r7, pc}
 8008d5a:	bf00      	nop
 8008d5c:	200005e0 	.word	0x200005e0
 8008d60:	200005bc 	.word	0x200005bc
 8008d64:	20000570 	.word	0x20000570
 8008d68:	20000574 	.word	0x20000574
 8008d6c:	200005d0 	.word	0x200005d0
 8008d70:	200005d8 	.word	0x200005d8
 8008d74:	200005c0 	.word	0x200005c0
 8008d78:	200004bc 	.word	0x200004bc
 8008d7c:	200004b8 	.word	0x200004b8
 8008d80:	200005cc 	.word	0x200005cc
 8008d84:	200005c8 	.word	0x200005c8

08008d88 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b087      	sub	sp, #28
 8008d8c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008d8e:	4b2a      	ldr	r3, [pc, #168]	@ (8008e38 <vTaskSwitchContext+0xb0>)
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d003      	beq.n	8008d9e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008d96:	4b29      	ldr	r3, [pc, #164]	@ (8008e3c <vTaskSwitchContext+0xb4>)
 8008d98:	2201      	movs	r2, #1
 8008d9a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008d9c:	e045      	b.n	8008e2a <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8008d9e:	4b27      	ldr	r3, [pc, #156]	@ (8008e3c <vTaskSwitchContext+0xb4>)
 8008da0:	2200      	movs	r2, #0
 8008da2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008da4:	4b26      	ldr	r3, [pc, #152]	@ (8008e40 <vTaskSwitchContext+0xb8>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	fab3 f383 	clz	r3, r3
 8008db0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008db2:	7afb      	ldrb	r3, [r7, #11]
 8008db4:	f1c3 031f 	rsb	r3, r3, #31
 8008db8:	617b      	str	r3, [r7, #20]
 8008dba:	4922      	ldr	r1, [pc, #136]	@ (8008e44 <vTaskSwitchContext+0xbc>)
 8008dbc:	697a      	ldr	r2, [r7, #20]
 8008dbe:	4613      	mov	r3, r2
 8008dc0:	009b      	lsls	r3, r3, #2
 8008dc2:	4413      	add	r3, r2
 8008dc4:	009b      	lsls	r3, r3, #2
 8008dc6:	440b      	add	r3, r1
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d10b      	bne.n	8008de6 <vTaskSwitchContext+0x5e>
	__asm volatile
 8008dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dd2:	f383 8811 	msr	BASEPRI, r3
 8008dd6:	f3bf 8f6f 	isb	sy
 8008dda:	f3bf 8f4f 	dsb	sy
 8008dde:	607b      	str	r3, [r7, #4]
}
 8008de0:	bf00      	nop
 8008de2:	bf00      	nop
 8008de4:	e7fd      	b.n	8008de2 <vTaskSwitchContext+0x5a>
 8008de6:	697a      	ldr	r2, [r7, #20]
 8008de8:	4613      	mov	r3, r2
 8008dea:	009b      	lsls	r3, r3, #2
 8008dec:	4413      	add	r3, r2
 8008dee:	009b      	lsls	r3, r3, #2
 8008df0:	4a14      	ldr	r2, [pc, #80]	@ (8008e44 <vTaskSwitchContext+0xbc>)
 8008df2:	4413      	add	r3, r2
 8008df4:	613b      	str	r3, [r7, #16]
 8008df6:	693b      	ldr	r3, [r7, #16]
 8008df8:	685b      	ldr	r3, [r3, #4]
 8008dfa:	685a      	ldr	r2, [r3, #4]
 8008dfc:	693b      	ldr	r3, [r7, #16]
 8008dfe:	605a      	str	r2, [r3, #4]
 8008e00:	693b      	ldr	r3, [r7, #16]
 8008e02:	685a      	ldr	r2, [r3, #4]
 8008e04:	693b      	ldr	r3, [r7, #16]
 8008e06:	3308      	adds	r3, #8
 8008e08:	429a      	cmp	r2, r3
 8008e0a:	d104      	bne.n	8008e16 <vTaskSwitchContext+0x8e>
 8008e0c:	693b      	ldr	r3, [r7, #16]
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	685a      	ldr	r2, [r3, #4]
 8008e12:	693b      	ldr	r3, [r7, #16]
 8008e14:	605a      	str	r2, [r3, #4]
 8008e16:	693b      	ldr	r3, [r7, #16]
 8008e18:	685b      	ldr	r3, [r3, #4]
 8008e1a:	68db      	ldr	r3, [r3, #12]
 8008e1c:	4a0a      	ldr	r2, [pc, #40]	@ (8008e48 <vTaskSwitchContext+0xc0>)
 8008e1e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008e20:	4b09      	ldr	r3, [pc, #36]	@ (8008e48 <vTaskSwitchContext+0xc0>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	334c      	adds	r3, #76	@ 0x4c
 8008e26:	4a09      	ldr	r2, [pc, #36]	@ (8008e4c <vTaskSwitchContext+0xc4>)
 8008e28:	6013      	str	r3, [r2, #0]
}
 8008e2a:	bf00      	nop
 8008e2c:	371c      	adds	r7, #28
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e34:	4770      	bx	lr
 8008e36:	bf00      	nop
 8008e38:	200005e0 	.word	0x200005e0
 8008e3c:	200005cc 	.word	0x200005cc
 8008e40:	200005c0 	.word	0x200005c0
 8008e44:	200004bc 	.word	0x200004bc
 8008e48:	200004b8 	.word	0x200004b8
 8008e4c:	20000100 	.word	0x20000100

08008e50 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b084      	sub	sp, #16
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
 8008e58:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d10b      	bne.n	8008e78 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e64:	f383 8811 	msr	BASEPRI, r3
 8008e68:	f3bf 8f6f 	isb	sy
 8008e6c:	f3bf 8f4f 	dsb	sy
 8008e70:	60fb      	str	r3, [r7, #12]
}
 8008e72:	bf00      	nop
 8008e74:	bf00      	nop
 8008e76:	e7fd      	b.n	8008e74 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008e78:	4b07      	ldr	r3, [pc, #28]	@ (8008e98 <vTaskPlaceOnEventList+0x48>)
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	3318      	adds	r3, #24
 8008e7e:	4619      	mov	r1, r3
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f7fe fdf0 	bl	8007a66 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008e86:	2101      	movs	r1, #1
 8008e88:	6838      	ldr	r0, [r7, #0]
 8008e8a:	f000 fa73 	bl	8009374 <prvAddCurrentTaskToDelayedList>
}
 8008e8e:	bf00      	nop
 8008e90:	3710      	adds	r7, #16
 8008e92:	46bd      	mov	sp, r7
 8008e94:	bd80      	pop	{r7, pc}
 8008e96:	bf00      	nop
 8008e98:	200004b8 	.word	0x200004b8

08008e9c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b086      	sub	sp, #24
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	68db      	ldr	r3, [r3, #12]
 8008ea8:	68db      	ldr	r3, [r3, #12]
 8008eaa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008eac:	693b      	ldr	r3, [r7, #16]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d10b      	bne.n	8008eca <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eb6:	f383 8811 	msr	BASEPRI, r3
 8008eba:	f3bf 8f6f 	isb	sy
 8008ebe:	f3bf 8f4f 	dsb	sy
 8008ec2:	60fb      	str	r3, [r7, #12]
}
 8008ec4:	bf00      	nop
 8008ec6:	bf00      	nop
 8008ec8:	e7fd      	b.n	8008ec6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008eca:	693b      	ldr	r3, [r7, #16]
 8008ecc:	3318      	adds	r3, #24
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f7fe fe02 	bl	8007ad8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ed4:	4b1d      	ldr	r3, [pc, #116]	@ (8008f4c <xTaskRemoveFromEventList+0xb0>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d11c      	bne.n	8008f16 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008edc:	693b      	ldr	r3, [r7, #16]
 8008ede:	3304      	adds	r3, #4
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	f7fe fdf9 	bl	8007ad8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008ee6:	693b      	ldr	r3, [r7, #16]
 8008ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eea:	2201      	movs	r2, #1
 8008eec:	409a      	lsls	r2, r3
 8008eee:	4b18      	ldr	r3, [pc, #96]	@ (8008f50 <xTaskRemoveFromEventList+0xb4>)
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	4313      	orrs	r3, r2
 8008ef4:	4a16      	ldr	r2, [pc, #88]	@ (8008f50 <xTaskRemoveFromEventList+0xb4>)
 8008ef6:	6013      	str	r3, [r2, #0]
 8008ef8:	693b      	ldr	r3, [r7, #16]
 8008efa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008efc:	4613      	mov	r3, r2
 8008efe:	009b      	lsls	r3, r3, #2
 8008f00:	4413      	add	r3, r2
 8008f02:	009b      	lsls	r3, r3, #2
 8008f04:	4a13      	ldr	r2, [pc, #76]	@ (8008f54 <xTaskRemoveFromEventList+0xb8>)
 8008f06:	441a      	add	r2, r3
 8008f08:	693b      	ldr	r3, [r7, #16]
 8008f0a:	3304      	adds	r3, #4
 8008f0c:	4619      	mov	r1, r3
 8008f0e:	4610      	mov	r0, r2
 8008f10:	f7fe fd85 	bl	8007a1e <vListInsertEnd>
 8008f14:	e005      	b.n	8008f22 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008f16:	693b      	ldr	r3, [r7, #16]
 8008f18:	3318      	adds	r3, #24
 8008f1a:	4619      	mov	r1, r3
 8008f1c:	480e      	ldr	r0, [pc, #56]	@ (8008f58 <xTaskRemoveFromEventList+0xbc>)
 8008f1e:	f7fe fd7e 	bl	8007a1e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008f22:	693b      	ldr	r3, [r7, #16]
 8008f24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f26:	4b0d      	ldr	r3, [pc, #52]	@ (8008f5c <xTaskRemoveFromEventList+0xc0>)
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f2c:	429a      	cmp	r2, r3
 8008f2e:	d905      	bls.n	8008f3c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008f30:	2301      	movs	r3, #1
 8008f32:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008f34:	4b0a      	ldr	r3, [pc, #40]	@ (8008f60 <xTaskRemoveFromEventList+0xc4>)
 8008f36:	2201      	movs	r2, #1
 8008f38:	601a      	str	r2, [r3, #0]
 8008f3a:	e001      	b.n	8008f40 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008f40:	697b      	ldr	r3, [r7, #20]
}
 8008f42:	4618      	mov	r0, r3
 8008f44:	3718      	adds	r7, #24
 8008f46:	46bd      	mov	sp, r7
 8008f48:	bd80      	pop	{r7, pc}
 8008f4a:	bf00      	nop
 8008f4c:	200005e0 	.word	0x200005e0
 8008f50:	200005c0 	.word	0x200005c0
 8008f54:	200004bc 	.word	0x200004bc
 8008f58:	20000578 	.word	0x20000578
 8008f5c:	200004b8 	.word	0x200004b8
 8008f60:	200005cc 	.word	0x200005cc

08008f64 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008f64:	b480      	push	{r7}
 8008f66:	b083      	sub	sp, #12
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008f6c:	4b06      	ldr	r3, [pc, #24]	@ (8008f88 <vTaskInternalSetTimeOutState+0x24>)
 8008f6e:	681a      	ldr	r2, [r3, #0]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008f74:	4b05      	ldr	r3, [pc, #20]	@ (8008f8c <vTaskInternalSetTimeOutState+0x28>)
 8008f76:	681a      	ldr	r2, [r3, #0]
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	605a      	str	r2, [r3, #4]
}
 8008f7c:	bf00      	nop
 8008f7e:	370c      	adds	r7, #12
 8008f80:	46bd      	mov	sp, r7
 8008f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f86:	4770      	bx	lr
 8008f88:	200005d0 	.word	0x200005d0
 8008f8c:	200005bc 	.word	0x200005bc

08008f90 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b088      	sub	sp, #32
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
 8008f98:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d10b      	bne.n	8008fb8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008fa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fa4:	f383 8811 	msr	BASEPRI, r3
 8008fa8:	f3bf 8f6f 	isb	sy
 8008fac:	f3bf 8f4f 	dsb	sy
 8008fb0:	613b      	str	r3, [r7, #16]
}
 8008fb2:	bf00      	nop
 8008fb4:	bf00      	nop
 8008fb6:	e7fd      	b.n	8008fb4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d10b      	bne.n	8008fd6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fc2:	f383 8811 	msr	BASEPRI, r3
 8008fc6:	f3bf 8f6f 	isb	sy
 8008fca:	f3bf 8f4f 	dsb	sy
 8008fce:	60fb      	str	r3, [r7, #12]
}
 8008fd0:	bf00      	nop
 8008fd2:	bf00      	nop
 8008fd4:	e7fd      	b.n	8008fd2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008fd6:	f000 fb67 	bl	80096a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008fda:	4b1d      	ldr	r3, [pc, #116]	@ (8009050 <xTaskCheckForTimeOut+0xc0>)
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	685b      	ldr	r3, [r3, #4]
 8008fe4:	69ba      	ldr	r2, [r7, #24]
 8008fe6:	1ad3      	subs	r3, r2, r3
 8008fe8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ff2:	d102      	bne.n	8008ffa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	61fb      	str	r3, [r7, #28]
 8008ff8:	e023      	b.n	8009042 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681a      	ldr	r2, [r3, #0]
 8008ffe:	4b15      	ldr	r3, [pc, #84]	@ (8009054 <xTaskCheckForTimeOut+0xc4>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	429a      	cmp	r2, r3
 8009004:	d007      	beq.n	8009016 <xTaskCheckForTimeOut+0x86>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	685b      	ldr	r3, [r3, #4]
 800900a:	69ba      	ldr	r2, [r7, #24]
 800900c:	429a      	cmp	r2, r3
 800900e:	d302      	bcc.n	8009016 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009010:	2301      	movs	r3, #1
 8009012:	61fb      	str	r3, [r7, #28]
 8009014:	e015      	b.n	8009042 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	697a      	ldr	r2, [r7, #20]
 800901c:	429a      	cmp	r2, r3
 800901e:	d20b      	bcs.n	8009038 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	681a      	ldr	r2, [r3, #0]
 8009024:	697b      	ldr	r3, [r7, #20]
 8009026:	1ad2      	subs	r2, r2, r3
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800902c:	6878      	ldr	r0, [r7, #4]
 800902e:	f7ff ff99 	bl	8008f64 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009032:	2300      	movs	r3, #0
 8009034:	61fb      	str	r3, [r7, #28]
 8009036:	e004      	b.n	8009042 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	2200      	movs	r2, #0
 800903c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800903e:	2301      	movs	r3, #1
 8009040:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009042:	f000 fb63 	bl	800970c <vPortExitCritical>

	return xReturn;
 8009046:	69fb      	ldr	r3, [r7, #28]
}
 8009048:	4618      	mov	r0, r3
 800904a:	3720      	adds	r7, #32
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}
 8009050:	200005bc 	.word	0x200005bc
 8009054:	200005d0 	.word	0x200005d0

08009058 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009058:	b480      	push	{r7}
 800905a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800905c:	4b03      	ldr	r3, [pc, #12]	@ (800906c <vTaskMissedYield+0x14>)
 800905e:	2201      	movs	r2, #1
 8009060:	601a      	str	r2, [r3, #0]
}
 8009062:	bf00      	nop
 8009064:	46bd      	mov	sp, r7
 8009066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906a:	4770      	bx	lr
 800906c:	200005cc 	.word	0x200005cc

08009070 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b082      	sub	sp, #8
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009078:	f000 f852 	bl	8009120 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800907c:	4b06      	ldr	r3, [pc, #24]	@ (8009098 <prvIdleTask+0x28>)
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	2b01      	cmp	r3, #1
 8009082:	d9f9      	bls.n	8009078 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009084:	4b05      	ldr	r3, [pc, #20]	@ (800909c <prvIdleTask+0x2c>)
 8009086:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800908a:	601a      	str	r2, [r3, #0]
 800908c:	f3bf 8f4f 	dsb	sy
 8009090:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009094:	e7f0      	b.n	8009078 <prvIdleTask+0x8>
 8009096:	bf00      	nop
 8009098:	200004bc 	.word	0x200004bc
 800909c:	e000ed04 	.word	0xe000ed04

080090a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b082      	sub	sp, #8
 80090a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80090a6:	2300      	movs	r3, #0
 80090a8:	607b      	str	r3, [r7, #4]
 80090aa:	e00c      	b.n	80090c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80090ac:	687a      	ldr	r2, [r7, #4]
 80090ae:	4613      	mov	r3, r2
 80090b0:	009b      	lsls	r3, r3, #2
 80090b2:	4413      	add	r3, r2
 80090b4:	009b      	lsls	r3, r3, #2
 80090b6:	4a12      	ldr	r2, [pc, #72]	@ (8009100 <prvInitialiseTaskLists+0x60>)
 80090b8:	4413      	add	r3, r2
 80090ba:	4618      	mov	r0, r3
 80090bc:	f7fe fc82 	bl	80079c4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	3301      	adds	r3, #1
 80090c4:	607b      	str	r3, [r7, #4]
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	2b06      	cmp	r3, #6
 80090ca:	d9ef      	bls.n	80090ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80090cc:	480d      	ldr	r0, [pc, #52]	@ (8009104 <prvInitialiseTaskLists+0x64>)
 80090ce:	f7fe fc79 	bl	80079c4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80090d2:	480d      	ldr	r0, [pc, #52]	@ (8009108 <prvInitialiseTaskLists+0x68>)
 80090d4:	f7fe fc76 	bl	80079c4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80090d8:	480c      	ldr	r0, [pc, #48]	@ (800910c <prvInitialiseTaskLists+0x6c>)
 80090da:	f7fe fc73 	bl	80079c4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80090de:	480c      	ldr	r0, [pc, #48]	@ (8009110 <prvInitialiseTaskLists+0x70>)
 80090e0:	f7fe fc70 	bl	80079c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80090e4:	480b      	ldr	r0, [pc, #44]	@ (8009114 <prvInitialiseTaskLists+0x74>)
 80090e6:	f7fe fc6d 	bl	80079c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80090ea:	4b0b      	ldr	r3, [pc, #44]	@ (8009118 <prvInitialiseTaskLists+0x78>)
 80090ec:	4a05      	ldr	r2, [pc, #20]	@ (8009104 <prvInitialiseTaskLists+0x64>)
 80090ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80090f0:	4b0a      	ldr	r3, [pc, #40]	@ (800911c <prvInitialiseTaskLists+0x7c>)
 80090f2:	4a05      	ldr	r2, [pc, #20]	@ (8009108 <prvInitialiseTaskLists+0x68>)
 80090f4:	601a      	str	r2, [r3, #0]
}
 80090f6:	bf00      	nop
 80090f8:	3708      	adds	r7, #8
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}
 80090fe:	bf00      	nop
 8009100:	200004bc 	.word	0x200004bc
 8009104:	20000548 	.word	0x20000548
 8009108:	2000055c 	.word	0x2000055c
 800910c:	20000578 	.word	0x20000578
 8009110:	2000058c 	.word	0x2000058c
 8009114:	200005a4 	.word	0x200005a4
 8009118:	20000570 	.word	0x20000570
 800911c:	20000574 	.word	0x20000574

08009120 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009120:	b580      	push	{r7, lr}
 8009122:	b082      	sub	sp, #8
 8009124:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009126:	e019      	b.n	800915c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009128:	f000 fabe 	bl	80096a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800912c:	4b10      	ldr	r3, [pc, #64]	@ (8009170 <prvCheckTasksWaitingTermination+0x50>)
 800912e:	68db      	ldr	r3, [r3, #12]
 8009130:	68db      	ldr	r3, [r3, #12]
 8009132:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	3304      	adds	r3, #4
 8009138:	4618      	mov	r0, r3
 800913a:	f7fe fccd 	bl	8007ad8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800913e:	4b0d      	ldr	r3, [pc, #52]	@ (8009174 <prvCheckTasksWaitingTermination+0x54>)
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	3b01      	subs	r3, #1
 8009144:	4a0b      	ldr	r2, [pc, #44]	@ (8009174 <prvCheckTasksWaitingTermination+0x54>)
 8009146:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009148:	4b0b      	ldr	r3, [pc, #44]	@ (8009178 <prvCheckTasksWaitingTermination+0x58>)
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	3b01      	subs	r3, #1
 800914e:	4a0a      	ldr	r2, [pc, #40]	@ (8009178 <prvCheckTasksWaitingTermination+0x58>)
 8009150:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009152:	f000 fadb 	bl	800970c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009156:	6878      	ldr	r0, [r7, #4]
 8009158:	f000 f810 	bl	800917c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800915c:	4b06      	ldr	r3, [pc, #24]	@ (8009178 <prvCheckTasksWaitingTermination+0x58>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d1e1      	bne.n	8009128 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009164:	bf00      	nop
 8009166:	bf00      	nop
 8009168:	3708      	adds	r7, #8
 800916a:	46bd      	mov	sp, r7
 800916c:	bd80      	pop	{r7, pc}
 800916e:	bf00      	nop
 8009170:	2000058c 	.word	0x2000058c
 8009174:	200005b8 	.word	0x200005b8
 8009178:	200005a0 	.word	0x200005a0

0800917c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800917c:	b580      	push	{r7, lr}
 800917e:	b084      	sub	sp, #16
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	334c      	adds	r3, #76	@ 0x4c
 8009188:	4618      	mov	r0, r3
 800918a:	f001 fad5 	bl	800a738 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009194:	2b00      	cmp	r3, #0
 8009196:	d108      	bne.n	80091aa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800919c:	4618      	mov	r0, r3
 800919e:	f000 fc73 	bl	8009a88 <vPortFree>
				vPortFree( pxTCB );
 80091a2:	6878      	ldr	r0, [r7, #4]
 80091a4:	f000 fc70 	bl	8009a88 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80091a8:	e019      	b.n	80091de <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80091b0:	2b01      	cmp	r3, #1
 80091b2:	d103      	bne.n	80091bc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80091b4:	6878      	ldr	r0, [r7, #4]
 80091b6:	f000 fc67 	bl	8009a88 <vPortFree>
	}
 80091ba:	e010      	b.n	80091de <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80091c2:	2b02      	cmp	r3, #2
 80091c4:	d00b      	beq.n	80091de <prvDeleteTCB+0x62>
	__asm volatile
 80091c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091ca:	f383 8811 	msr	BASEPRI, r3
 80091ce:	f3bf 8f6f 	isb	sy
 80091d2:	f3bf 8f4f 	dsb	sy
 80091d6:	60fb      	str	r3, [r7, #12]
}
 80091d8:	bf00      	nop
 80091da:	bf00      	nop
 80091dc:	e7fd      	b.n	80091da <prvDeleteTCB+0x5e>
	}
 80091de:	bf00      	nop
 80091e0:	3710      	adds	r7, #16
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bd80      	pop	{r7, pc}
	...

080091e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80091e8:	b480      	push	{r7}
 80091ea:	b083      	sub	sp, #12
 80091ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80091ee:	4b0c      	ldr	r3, [pc, #48]	@ (8009220 <prvResetNextTaskUnblockTime+0x38>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d104      	bne.n	8009202 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80091f8:	4b0a      	ldr	r3, [pc, #40]	@ (8009224 <prvResetNextTaskUnblockTime+0x3c>)
 80091fa:	f04f 32ff 	mov.w	r2, #4294967295
 80091fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009200:	e008      	b.n	8009214 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009202:	4b07      	ldr	r3, [pc, #28]	@ (8009220 <prvResetNextTaskUnblockTime+0x38>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	68db      	ldr	r3, [r3, #12]
 8009208:	68db      	ldr	r3, [r3, #12]
 800920a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	685b      	ldr	r3, [r3, #4]
 8009210:	4a04      	ldr	r2, [pc, #16]	@ (8009224 <prvResetNextTaskUnblockTime+0x3c>)
 8009212:	6013      	str	r3, [r2, #0]
}
 8009214:	bf00      	nop
 8009216:	370c      	adds	r7, #12
 8009218:	46bd      	mov	sp, r7
 800921a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921e:	4770      	bx	lr
 8009220:	20000570 	.word	0x20000570
 8009224:	200005d8 	.word	0x200005d8

08009228 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009228:	b480      	push	{r7}
 800922a:	b083      	sub	sp, #12
 800922c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800922e:	4b0b      	ldr	r3, [pc, #44]	@ (800925c <xTaskGetSchedulerState+0x34>)
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d102      	bne.n	800923c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009236:	2301      	movs	r3, #1
 8009238:	607b      	str	r3, [r7, #4]
 800923a:	e008      	b.n	800924e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800923c:	4b08      	ldr	r3, [pc, #32]	@ (8009260 <xTaskGetSchedulerState+0x38>)
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d102      	bne.n	800924a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009244:	2302      	movs	r3, #2
 8009246:	607b      	str	r3, [r7, #4]
 8009248:	e001      	b.n	800924e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800924a:	2300      	movs	r3, #0
 800924c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800924e:	687b      	ldr	r3, [r7, #4]
	}
 8009250:	4618      	mov	r0, r3
 8009252:	370c      	adds	r7, #12
 8009254:	46bd      	mov	sp, r7
 8009256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925a:	4770      	bx	lr
 800925c:	200005c4 	.word	0x200005c4
 8009260:	200005e0 	.word	0x200005e0

08009264 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009264:	b580      	push	{r7, lr}
 8009266:	b086      	sub	sp, #24
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009270:	2300      	movs	r3, #0
 8009272:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d070      	beq.n	800935c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800927a:	4b3b      	ldr	r3, [pc, #236]	@ (8009368 <xTaskPriorityDisinherit+0x104>)
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	693a      	ldr	r2, [r7, #16]
 8009280:	429a      	cmp	r2, r3
 8009282:	d00b      	beq.n	800929c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009288:	f383 8811 	msr	BASEPRI, r3
 800928c:	f3bf 8f6f 	isb	sy
 8009290:	f3bf 8f4f 	dsb	sy
 8009294:	60fb      	str	r3, [r7, #12]
}
 8009296:	bf00      	nop
 8009298:	bf00      	nop
 800929a:	e7fd      	b.n	8009298 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800929c:	693b      	ldr	r3, [r7, #16]
 800929e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d10b      	bne.n	80092bc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80092a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092a8:	f383 8811 	msr	BASEPRI, r3
 80092ac:	f3bf 8f6f 	isb	sy
 80092b0:	f3bf 8f4f 	dsb	sy
 80092b4:	60bb      	str	r3, [r7, #8]
}
 80092b6:	bf00      	nop
 80092b8:	bf00      	nop
 80092ba:	e7fd      	b.n	80092b8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80092bc:	693b      	ldr	r3, [r7, #16]
 80092be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80092c0:	1e5a      	subs	r2, r3, #1
 80092c2:	693b      	ldr	r3, [r7, #16]
 80092c4:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80092c6:	693b      	ldr	r3, [r7, #16]
 80092c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092ca:	693b      	ldr	r3, [r7, #16]
 80092cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092ce:	429a      	cmp	r2, r3
 80092d0:	d044      	beq.n	800935c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80092d2:	693b      	ldr	r3, [r7, #16]
 80092d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d140      	bne.n	800935c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80092da:	693b      	ldr	r3, [r7, #16]
 80092dc:	3304      	adds	r3, #4
 80092de:	4618      	mov	r0, r3
 80092e0:	f7fe fbfa 	bl	8007ad8 <uxListRemove>
 80092e4:	4603      	mov	r3, r0
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d115      	bne.n	8009316 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80092ea:	693b      	ldr	r3, [r7, #16]
 80092ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092ee:	491f      	ldr	r1, [pc, #124]	@ (800936c <xTaskPriorityDisinherit+0x108>)
 80092f0:	4613      	mov	r3, r2
 80092f2:	009b      	lsls	r3, r3, #2
 80092f4:	4413      	add	r3, r2
 80092f6:	009b      	lsls	r3, r3, #2
 80092f8:	440b      	add	r3, r1
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d10a      	bne.n	8009316 <xTaskPriorityDisinherit+0xb2>
 8009300:	693b      	ldr	r3, [r7, #16]
 8009302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009304:	2201      	movs	r2, #1
 8009306:	fa02 f303 	lsl.w	r3, r2, r3
 800930a:	43da      	mvns	r2, r3
 800930c:	4b18      	ldr	r3, [pc, #96]	@ (8009370 <xTaskPriorityDisinherit+0x10c>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	4013      	ands	r3, r2
 8009312:	4a17      	ldr	r2, [pc, #92]	@ (8009370 <xTaskPriorityDisinherit+0x10c>)
 8009314:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009316:	693b      	ldr	r3, [r7, #16]
 8009318:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800931a:	693b      	ldr	r3, [r7, #16]
 800931c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800931e:	693b      	ldr	r3, [r7, #16]
 8009320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009322:	f1c3 0207 	rsb	r2, r3, #7
 8009326:	693b      	ldr	r3, [r7, #16]
 8009328:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800932a:	693b      	ldr	r3, [r7, #16]
 800932c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800932e:	2201      	movs	r2, #1
 8009330:	409a      	lsls	r2, r3
 8009332:	4b0f      	ldr	r3, [pc, #60]	@ (8009370 <xTaskPriorityDisinherit+0x10c>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	4313      	orrs	r3, r2
 8009338:	4a0d      	ldr	r2, [pc, #52]	@ (8009370 <xTaskPriorityDisinherit+0x10c>)
 800933a:	6013      	str	r3, [r2, #0]
 800933c:	693b      	ldr	r3, [r7, #16]
 800933e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009340:	4613      	mov	r3, r2
 8009342:	009b      	lsls	r3, r3, #2
 8009344:	4413      	add	r3, r2
 8009346:	009b      	lsls	r3, r3, #2
 8009348:	4a08      	ldr	r2, [pc, #32]	@ (800936c <xTaskPriorityDisinherit+0x108>)
 800934a:	441a      	add	r2, r3
 800934c:	693b      	ldr	r3, [r7, #16]
 800934e:	3304      	adds	r3, #4
 8009350:	4619      	mov	r1, r3
 8009352:	4610      	mov	r0, r2
 8009354:	f7fe fb63 	bl	8007a1e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009358:	2301      	movs	r3, #1
 800935a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800935c:	697b      	ldr	r3, [r7, #20]
	}
 800935e:	4618      	mov	r0, r3
 8009360:	3718      	adds	r7, #24
 8009362:	46bd      	mov	sp, r7
 8009364:	bd80      	pop	{r7, pc}
 8009366:	bf00      	nop
 8009368:	200004b8 	.word	0x200004b8
 800936c:	200004bc 	.word	0x200004bc
 8009370:	200005c0 	.word	0x200005c0

08009374 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b084      	sub	sp, #16
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
 800937c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800937e:	4b29      	ldr	r3, [pc, #164]	@ (8009424 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009384:	4b28      	ldr	r3, [pc, #160]	@ (8009428 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	3304      	adds	r3, #4
 800938a:	4618      	mov	r0, r3
 800938c:	f7fe fba4 	bl	8007ad8 <uxListRemove>
 8009390:	4603      	mov	r3, r0
 8009392:	2b00      	cmp	r3, #0
 8009394:	d10b      	bne.n	80093ae <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8009396:	4b24      	ldr	r3, [pc, #144]	@ (8009428 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800939c:	2201      	movs	r2, #1
 800939e:	fa02 f303 	lsl.w	r3, r2, r3
 80093a2:	43da      	mvns	r2, r3
 80093a4:	4b21      	ldr	r3, [pc, #132]	@ (800942c <prvAddCurrentTaskToDelayedList+0xb8>)
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	4013      	ands	r3, r2
 80093aa:	4a20      	ldr	r2, [pc, #128]	@ (800942c <prvAddCurrentTaskToDelayedList+0xb8>)
 80093ac:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093b4:	d10a      	bne.n	80093cc <prvAddCurrentTaskToDelayedList+0x58>
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d007      	beq.n	80093cc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80093bc:	4b1a      	ldr	r3, [pc, #104]	@ (8009428 <prvAddCurrentTaskToDelayedList+0xb4>)
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	3304      	adds	r3, #4
 80093c2:	4619      	mov	r1, r3
 80093c4:	481a      	ldr	r0, [pc, #104]	@ (8009430 <prvAddCurrentTaskToDelayedList+0xbc>)
 80093c6:	f7fe fb2a 	bl	8007a1e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80093ca:	e026      	b.n	800941a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80093cc:	68fa      	ldr	r2, [r7, #12]
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	4413      	add	r3, r2
 80093d2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80093d4:	4b14      	ldr	r3, [pc, #80]	@ (8009428 <prvAddCurrentTaskToDelayedList+0xb4>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	68ba      	ldr	r2, [r7, #8]
 80093da:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80093dc:	68ba      	ldr	r2, [r7, #8]
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	429a      	cmp	r2, r3
 80093e2:	d209      	bcs.n	80093f8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80093e4:	4b13      	ldr	r3, [pc, #76]	@ (8009434 <prvAddCurrentTaskToDelayedList+0xc0>)
 80093e6:	681a      	ldr	r2, [r3, #0]
 80093e8:	4b0f      	ldr	r3, [pc, #60]	@ (8009428 <prvAddCurrentTaskToDelayedList+0xb4>)
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	3304      	adds	r3, #4
 80093ee:	4619      	mov	r1, r3
 80093f0:	4610      	mov	r0, r2
 80093f2:	f7fe fb38 	bl	8007a66 <vListInsert>
}
 80093f6:	e010      	b.n	800941a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80093f8:	4b0f      	ldr	r3, [pc, #60]	@ (8009438 <prvAddCurrentTaskToDelayedList+0xc4>)
 80093fa:	681a      	ldr	r2, [r3, #0]
 80093fc:	4b0a      	ldr	r3, [pc, #40]	@ (8009428 <prvAddCurrentTaskToDelayedList+0xb4>)
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	3304      	adds	r3, #4
 8009402:	4619      	mov	r1, r3
 8009404:	4610      	mov	r0, r2
 8009406:	f7fe fb2e 	bl	8007a66 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800940a:	4b0c      	ldr	r3, [pc, #48]	@ (800943c <prvAddCurrentTaskToDelayedList+0xc8>)
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	68ba      	ldr	r2, [r7, #8]
 8009410:	429a      	cmp	r2, r3
 8009412:	d202      	bcs.n	800941a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009414:	4a09      	ldr	r2, [pc, #36]	@ (800943c <prvAddCurrentTaskToDelayedList+0xc8>)
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	6013      	str	r3, [r2, #0]
}
 800941a:	bf00      	nop
 800941c:	3710      	adds	r7, #16
 800941e:	46bd      	mov	sp, r7
 8009420:	bd80      	pop	{r7, pc}
 8009422:	bf00      	nop
 8009424:	200005bc 	.word	0x200005bc
 8009428:	200004b8 	.word	0x200004b8
 800942c:	200005c0 	.word	0x200005c0
 8009430:	200005a4 	.word	0x200005a4
 8009434:	20000574 	.word	0x20000574
 8009438:	20000570 	.word	0x20000570
 800943c:	200005d8 	.word	0x200005d8

08009440 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009440:	b480      	push	{r7}
 8009442:	b085      	sub	sp, #20
 8009444:	af00      	add	r7, sp, #0
 8009446:	60f8      	str	r0, [r7, #12]
 8009448:	60b9      	str	r1, [r7, #8]
 800944a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	3b04      	subs	r3, #4
 8009450:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009458:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	3b04      	subs	r3, #4
 800945e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009460:	68bb      	ldr	r3, [r7, #8]
 8009462:	f023 0201 	bic.w	r2, r3, #1
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	3b04      	subs	r3, #4
 800946e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009470:	4a0c      	ldr	r2, [pc, #48]	@ (80094a4 <pxPortInitialiseStack+0x64>)
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	3b14      	subs	r3, #20
 800947a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800947c:	687a      	ldr	r2, [r7, #4]
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	3b04      	subs	r3, #4
 8009486:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	f06f 0202 	mvn.w	r2, #2
 800948e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	3b20      	subs	r3, #32
 8009494:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009496:	68fb      	ldr	r3, [r7, #12]
}
 8009498:	4618      	mov	r0, r3
 800949a:	3714      	adds	r7, #20
 800949c:	46bd      	mov	sp, r7
 800949e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a2:	4770      	bx	lr
 80094a4:	080094a9 	.word	0x080094a9

080094a8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80094a8:	b480      	push	{r7}
 80094aa:	b085      	sub	sp, #20
 80094ac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80094ae:	2300      	movs	r3, #0
 80094b0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80094b2:	4b13      	ldr	r3, [pc, #76]	@ (8009500 <prvTaskExitError+0x58>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094ba:	d00b      	beq.n	80094d4 <prvTaskExitError+0x2c>
	__asm volatile
 80094bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094c0:	f383 8811 	msr	BASEPRI, r3
 80094c4:	f3bf 8f6f 	isb	sy
 80094c8:	f3bf 8f4f 	dsb	sy
 80094cc:	60fb      	str	r3, [r7, #12]
}
 80094ce:	bf00      	nop
 80094d0:	bf00      	nop
 80094d2:	e7fd      	b.n	80094d0 <prvTaskExitError+0x28>
	__asm volatile
 80094d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094d8:	f383 8811 	msr	BASEPRI, r3
 80094dc:	f3bf 8f6f 	isb	sy
 80094e0:	f3bf 8f4f 	dsb	sy
 80094e4:	60bb      	str	r3, [r7, #8]
}
 80094e6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80094e8:	bf00      	nop
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d0fc      	beq.n	80094ea <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80094f0:	bf00      	nop
 80094f2:	bf00      	nop
 80094f4:	3714      	adds	r7, #20
 80094f6:	46bd      	mov	sp, r7
 80094f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fc:	4770      	bx	lr
 80094fe:	bf00      	nop
 8009500:	20000098 	.word	0x20000098
	...

08009510 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009510:	4b07      	ldr	r3, [pc, #28]	@ (8009530 <pxCurrentTCBConst2>)
 8009512:	6819      	ldr	r1, [r3, #0]
 8009514:	6808      	ldr	r0, [r1, #0]
 8009516:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800951a:	f380 8809 	msr	PSP, r0
 800951e:	f3bf 8f6f 	isb	sy
 8009522:	f04f 0000 	mov.w	r0, #0
 8009526:	f380 8811 	msr	BASEPRI, r0
 800952a:	4770      	bx	lr
 800952c:	f3af 8000 	nop.w

08009530 <pxCurrentTCBConst2>:
 8009530:	200004b8 	.word	0x200004b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009534:	bf00      	nop
 8009536:	bf00      	nop

08009538 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009538:	4808      	ldr	r0, [pc, #32]	@ (800955c <prvPortStartFirstTask+0x24>)
 800953a:	6800      	ldr	r0, [r0, #0]
 800953c:	6800      	ldr	r0, [r0, #0]
 800953e:	f380 8808 	msr	MSP, r0
 8009542:	f04f 0000 	mov.w	r0, #0
 8009546:	f380 8814 	msr	CONTROL, r0
 800954a:	b662      	cpsie	i
 800954c:	b661      	cpsie	f
 800954e:	f3bf 8f4f 	dsb	sy
 8009552:	f3bf 8f6f 	isb	sy
 8009556:	df00      	svc	0
 8009558:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800955a:	bf00      	nop
 800955c:	e000ed08 	.word	0xe000ed08

08009560 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b086      	sub	sp, #24
 8009564:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009566:	4b47      	ldr	r3, [pc, #284]	@ (8009684 <xPortStartScheduler+0x124>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4a47      	ldr	r2, [pc, #284]	@ (8009688 <xPortStartScheduler+0x128>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d10b      	bne.n	8009588 <xPortStartScheduler+0x28>
	__asm volatile
 8009570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009574:	f383 8811 	msr	BASEPRI, r3
 8009578:	f3bf 8f6f 	isb	sy
 800957c:	f3bf 8f4f 	dsb	sy
 8009580:	60fb      	str	r3, [r7, #12]
}
 8009582:	bf00      	nop
 8009584:	bf00      	nop
 8009586:	e7fd      	b.n	8009584 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009588:	4b3e      	ldr	r3, [pc, #248]	@ (8009684 <xPortStartScheduler+0x124>)
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	4a3f      	ldr	r2, [pc, #252]	@ (800968c <xPortStartScheduler+0x12c>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d10b      	bne.n	80095aa <xPortStartScheduler+0x4a>
	__asm volatile
 8009592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009596:	f383 8811 	msr	BASEPRI, r3
 800959a:	f3bf 8f6f 	isb	sy
 800959e:	f3bf 8f4f 	dsb	sy
 80095a2:	613b      	str	r3, [r7, #16]
}
 80095a4:	bf00      	nop
 80095a6:	bf00      	nop
 80095a8:	e7fd      	b.n	80095a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80095aa:	4b39      	ldr	r3, [pc, #228]	@ (8009690 <xPortStartScheduler+0x130>)
 80095ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80095ae:	697b      	ldr	r3, [r7, #20]
 80095b0:	781b      	ldrb	r3, [r3, #0]
 80095b2:	b2db      	uxtb	r3, r3
 80095b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80095b6:	697b      	ldr	r3, [r7, #20]
 80095b8:	22ff      	movs	r2, #255	@ 0xff
 80095ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80095bc:	697b      	ldr	r3, [r7, #20]
 80095be:	781b      	ldrb	r3, [r3, #0]
 80095c0:	b2db      	uxtb	r3, r3
 80095c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80095c4:	78fb      	ldrb	r3, [r7, #3]
 80095c6:	b2db      	uxtb	r3, r3
 80095c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80095cc:	b2da      	uxtb	r2, r3
 80095ce:	4b31      	ldr	r3, [pc, #196]	@ (8009694 <xPortStartScheduler+0x134>)
 80095d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80095d2:	4b31      	ldr	r3, [pc, #196]	@ (8009698 <xPortStartScheduler+0x138>)
 80095d4:	2207      	movs	r2, #7
 80095d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80095d8:	e009      	b.n	80095ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80095da:	4b2f      	ldr	r3, [pc, #188]	@ (8009698 <xPortStartScheduler+0x138>)
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	3b01      	subs	r3, #1
 80095e0:	4a2d      	ldr	r2, [pc, #180]	@ (8009698 <xPortStartScheduler+0x138>)
 80095e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80095e4:	78fb      	ldrb	r3, [r7, #3]
 80095e6:	b2db      	uxtb	r3, r3
 80095e8:	005b      	lsls	r3, r3, #1
 80095ea:	b2db      	uxtb	r3, r3
 80095ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80095ee:	78fb      	ldrb	r3, [r7, #3]
 80095f0:	b2db      	uxtb	r3, r3
 80095f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095f6:	2b80      	cmp	r3, #128	@ 0x80
 80095f8:	d0ef      	beq.n	80095da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80095fa:	4b27      	ldr	r3, [pc, #156]	@ (8009698 <xPortStartScheduler+0x138>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	f1c3 0307 	rsb	r3, r3, #7
 8009602:	2b04      	cmp	r3, #4
 8009604:	d00b      	beq.n	800961e <xPortStartScheduler+0xbe>
	__asm volatile
 8009606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800960a:	f383 8811 	msr	BASEPRI, r3
 800960e:	f3bf 8f6f 	isb	sy
 8009612:	f3bf 8f4f 	dsb	sy
 8009616:	60bb      	str	r3, [r7, #8]
}
 8009618:	bf00      	nop
 800961a:	bf00      	nop
 800961c:	e7fd      	b.n	800961a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800961e:	4b1e      	ldr	r3, [pc, #120]	@ (8009698 <xPortStartScheduler+0x138>)
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	021b      	lsls	r3, r3, #8
 8009624:	4a1c      	ldr	r2, [pc, #112]	@ (8009698 <xPortStartScheduler+0x138>)
 8009626:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009628:	4b1b      	ldr	r3, [pc, #108]	@ (8009698 <xPortStartScheduler+0x138>)
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009630:	4a19      	ldr	r2, [pc, #100]	@ (8009698 <xPortStartScheduler+0x138>)
 8009632:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	b2da      	uxtb	r2, r3
 8009638:	697b      	ldr	r3, [r7, #20]
 800963a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800963c:	4b17      	ldr	r3, [pc, #92]	@ (800969c <xPortStartScheduler+0x13c>)
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	4a16      	ldr	r2, [pc, #88]	@ (800969c <xPortStartScheduler+0x13c>)
 8009642:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009646:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009648:	4b14      	ldr	r3, [pc, #80]	@ (800969c <xPortStartScheduler+0x13c>)
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	4a13      	ldr	r2, [pc, #76]	@ (800969c <xPortStartScheduler+0x13c>)
 800964e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009652:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009654:	f000 f8da 	bl	800980c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009658:	4b11      	ldr	r3, [pc, #68]	@ (80096a0 <xPortStartScheduler+0x140>)
 800965a:	2200      	movs	r2, #0
 800965c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800965e:	f000 f8f9 	bl	8009854 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009662:	4b10      	ldr	r3, [pc, #64]	@ (80096a4 <xPortStartScheduler+0x144>)
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	4a0f      	ldr	r2, [pc, #60]	@ (80096a4 <xPortStartScheduler+0x144>)
 8009668:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800966c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800966e:	f7ff ff63 	bl	8009538 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009672:	f7ff fb89 	bl	8008d88 <vTaskSwitchContext>
	prvTaskExitError();
 8009676:	f7ff ff17 	bl	80094a8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800967a:	2300      	movs	r3, #0
}
 800967c:	4618      	mov	r0, r3
 800967e:	3718      	adds	r7, #24
 8009680:	46bd      	mov	sp, r7
 8009682:	bd80      	pop	{r7, pc}
 8009684:	e000ed00 	.word	0xe000ed00
 8009688:	410fc271 	.word	0x410fc271
 800968c:	410fc270 	.word	0x410fc270
 8009690:	e000e400 	.word	0xe000e400
 8009694:	200005e4 	.word	0x200005e4
 8009698:	200005e8 	.word	0x200005e8
 800969c:	e000ed20 	.word	0xe000ed20
 80096a0:	20000098 	.word	0x20000098
 80096a4:	e000ef34 	.word	0xe000ef34

080096a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80096a8:	b480      	push	{r7}
 80096aa:	b083      	sub	sp, #12
 80096ac:	af00      	add	r7, sp, #0
	__asm volatile
 80096ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096b2:	f383 8811 	msr	BASEPRI, r3
 80096b6:	f3bf 8f6f 	isb	sy
 80096ba:	f3bf 8f4f 	dsb	sy
 80096be:	607b      	str	r3, [r7, #4]
}
 80096c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80096c2:	4b10      	ldr	r3, [pc, #64]	@ (8009704 <vPortEnterCritical+0x5c>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	3301      	adds	r3, #1
 80096c8:	4a0e      	ldr	r2, [pc, #56]	@ (8009704 <vPortEnterCritical+0x5c>)
 80096ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80096cc:	4b0d      	ldr	r3, [pc, #52]	@ (8009704 <vPortEnterCritical+0x5c>)
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	2b01      	cmp	r3, #1
 80096d2:	d110      	bne.n	80096f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80096d4:	4b0c      	ldr	r3, [pc, #48]	@ (8009708 <vPortEnterCritical+0x60>)
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	b2db      	uxtb	r3, r3
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d00b      	beq.n	80096f6 <vPortEnterCritical+0x4e>
	__asm volatile
 80096de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096e2:	f383 8811 	msr	BASEPRI, r3
 80096e6:	f3bf 8f6f 	isb	sy
 80096ea:	f3bf 8f4f 	dsb	sy
 80096ee:	603b      	str	r3, [r7, #0]
}
 80096f0:	bf00      	nop
 80096f2:	bf00      	nop
 80096f4:	e7fd      	b.n	80096f2 <vPortEnterCritical+0x4a>
	}
}
 80096f6:	bf00      	nop
 80096f8:	370c      	adds	r7, #12
 80096fa:	46bd      	mov	sp, r7
 80096fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009700:	4770      	bx	lr
 8009702:	bf00      	nop
 8009704:	20000098 	.word	0x20000098
 8009708:	e000ed04 	.word	0xe000ed04

0800970c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800970c:	b480      	push	{r7}
 800970e:	b083      	sub	sp, #12
 8009710:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009712:	4b12      	ldr	r3, [pc, #72]	@ (800975c <vPortExitCritical+0x50>)
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	2b00      	cmp	r3, #0
 8009718:	d10b      	bne.n	8009732 <vPortExitCritical+0x26>
	__asm volatile
 800971a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800971e:	f383 8811 	msr	BASEPRI, r3
 8009722:	f3bf 8f6f 	isb	sy
 8009726:	f3bf 8f4f 	dsb	sy
 800972a:	607b      	str	r3, [r7, #4]
}
 800972c:	bf00      	nop
 800972e:	bf00      	nop
 8009730:	e7fd      	b.n	800972e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009732:	4b0a      	ldr	r3, [pc, #40]	@ (800975c <vPortExitCritical+0x50>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	3b01      	subs	r3, #1
 8009738:	4a08      	ldr	r2, [pc, #32]	@ (800975c <vPortExitCritical+0x50>)
 800973a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800973c:	4b07      	ldr	r3, [pc, #28]	@ (800975c <vPortExitCritical+0x50>)
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d105      	bne.n	8009750 <vPortExitCritical+0x44>
 8009744:	2300      	movs	r3, #0
 8009746:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	f383 8811 	msr	BASEPRI, r3
}
 800974e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009750:	bf00      	nop
 8009752:	370c      	adds	r7, #12
 8009754:	46bd      	mov	sp, r7
 8009756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975a:	4770      	bx	lr
 800975c:	20000098 	.word	0x20000098

08009760 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009760:	f3ef 8009 	mrs	r0, PSP
 8009764:	f3bf 8f6f 	isb	sy
 8009768:	4b15      	ldr	r3, [pc, #84]	@ (80097c0 <pxCurrentTCBConst>)
 800976a:	681a      	ldr	r2, [r3, #0]
 800976c:	f01e 0f10 	tst.w	lr, #16
 8009770:	bf08      	it	eq
 8009772:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009776:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800977a:	6010      	str	r0, [r2, #0]
 800977c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009780:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009784:	f380 8811 	msr	BASEPRI, r0
 8009788:	f3bf 8f4f 	dsb	sy
 800978c:	f3bf 8f6f 	isb	sy
 8009790:	f7ff fafa 	bl	8008d88 <vTaskSwitchContext>
 8009794:	f04f 0000 	mov.w	r0, #0
 8009798:	f380 8811 	msr	BASEPRI, r0
 800979c:	bc09      	pop	{r0, r3}
 800979e:	6819      	ldr	r1, [r3, #0]
 80097a0:	6808      	ldr	r0, [r1, #0]
 80097a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097a6:	f01e 0f10 	tst.w	lr, #16
 80097aa:	bf08      	it	eq
 80097ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80097b0:	f380 8809 	msr	PSP, r0
 80097b4:	f3bf 8f6f 	isb	sy
 80097b8:	4770      	bx	lr
 80097ba:	bf00      	nop
 80097bc:	f3af 8000 	nop.w

080097c0 <pxCurrentTCBConst>:
 80097c0:	200004b8 	.word	0x200004b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80097c4:	bf00      	nop
 80097c6:	bf00      	nop

080097c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b082      	sub	sp, #8
 80097cc:	af00      	add	r7, sp, #0
	__asm volatile
 80097ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097d2:	f383 8811 	msr	BASEPRI, r3
 80097d6:	f3bf 8f6f 	isb	sy
 80097da:	f3bf 8f4f 	dsb	sy
 80097de:	607b      	str	r3, [r7, #4]
}
 80097e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80097e2:	f7ff fa17 	bl	8008c14 <xTaskIncrementTick>
 80097e6:	4603      	mov	r3, r0
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d003      	beq.n	80097f4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80097ec:	4b06      	ldr	r3, [pc, #24]	@ (8009808 <SysTick_Handler+0x40>)
 80097ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097f2:	601a      	str	r2, [r3, #0]
 80097f4:	2300      	movs	r3, #0
 80097f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80097f8:	683b      	ldr	r3, [r7, #0]
 80097fa:	f383 8811 	msr	BASEPRI, r3
}
 80097fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009800:	bf00      	nop
 8009802:	3708      	adds	r7, #8
 8009804:	46bd      	mov	sp, r7
 8009806:	bd80      	pop	{r7, pc}
 8009808:	e000ed04 	.word	0xe000ed04

0800980c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800980c:	b480      	push	{r7}
 800980e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009810:	4b0b      	ldr	r3, [pc, #44]	@ (8009840 <vPortSetupTimerInterrupt+0x34>)
 8009812:	2200      	movs	r2, #0
 8009814:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009816:	4b0b      	ldr	r3, [pc, #44]	@ (8009844 <vPortSetupTimerInterrupt+0x38>)
 8009818:	2200      	movs	r2, #0
 800981a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800981c:	4b0a      	ldr	r3, [pc, #40]	@ (8009848 <vPortSetupTimerInterrupt+0x3c>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	4a0a      	ldr	r2, [pc, #40]	@ (800984c <vPortSetupTimerInterrupt+0x40>)
 8009822:	fba2 2303 	umull	r2, r3, r2, r3
 8009826:	099b      	lsrs	r3, r3, #6
 8009828:	4a09      	ldr	r2, [pc, #36]	@ (8009850 <vPortSetupTimerInterrupt+0x44>)
 800982a:	3b01      	subs	r3, #1
 800982c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800982e:	4b04      	ldr	r3, [pc, #16]	@ (8009840 <vPortSetupTimerInterrupt+0x34>)
 8009830:	2207      	movs	r2, #7
 8009832:	601a      	str	r2, [r3, #0]
}
 8009834:	bf00      	nop
 8009836:	46bd      	mov	sp, r7
 8009838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983c:	4770      	bx	lr
 800983e:	bf00      	nop
 8009840:	e000e010 	.word	0xe000e010
 8009844:	e000e018 	.word	0xe000e018
 8009848:	20000000 	.word	0x20000000
 800984c:	10624dd3 	.word	0x10624dd3
 8009850:	e000e014 	.word	0xe000e014

08009854 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009854:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009864 <vPortEnableVFP+0x10>
 8009858:	6801      	ldr	r1, [r0, #0]
 800985a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800985e:	6001      	str	r1, [r0, #0]
 8009860:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009862:	bf00      	nop
 8009864:	e000ed88 	.word	0xe000ed88

08009868 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009868:	b480      	push	{r7}
 800986a:	b085      	sub	sp, #20
 800986c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800986e:	f3ef 8305 	mrs	r3, IPSR
 8009872:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	2b0f      	cmp	r3, #15
 8009878:	d915      	bls.n	80098a6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800987a:	4a18      	ldr	r2, [pc, #96]	@ (80098dc <vPortValidateInterruptPriority+0x74>)
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	4413      	add	r3, r2
 8009880:	781b      	ldrb	r3, [r3, #0]
 8009882:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009884:	4b16      	ldr	r3, [pc, #88]	@ (80098e0 <vPortValidateInterruptPriority+0x78>)
 8009886:	781b      	ldrb	r3, [r3, #0]
 8009888:	7afa      	ldrb	r2, [r7, #11]
 800988a:	429a      	cmp	r2, r3
 800988c:	d20b      	bcs.n	80098a6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800988e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009892:	f383 8811 	msr	BASEPRI, r3
 8009896:	f3bf 8f6f 	isb	sy
 800989a:	f3bf 8f4f 	dsb	sy
 800989e:	607b      	str	r3, [r7, #4]
}
 80098a0:	bf00      	nop
 80098a2:	bf00      	nop
 80098a4:	e7fd      	b.n	80098a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80098a6:	4b0f      	ldr	r3, [pc, #60]	@ (80098e4 <vPortValidateInterruptPriority+0x7c>)
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80098ae:	4b0e      	ldr	r3, [pc, #56]	@ (80098e8 <vPortValidateInterruptPriority+0x80>)
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	429a      	cmp	r2, r3
 80098b4:	d90b      	bls.n	80098ce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80098b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098ba:	f383 8811 	msr	BASEPRI, r3
 80098be:	f3bf 8f6f 	isb	sy
 80098c2:	f3bf 8f4f 	dsb	sy
 80098c6:	603b      	str	r3, [r7, #0]
}
 80098c8:	bf00      	nop
 80098ca:	bf00      	nop
 80098cc:	e7fd      	b.n	80098ca <vPortValidateInterruptPriority+0x62>
	}
 80098ce:	bf00      	nop
 80098d0:	3714      	adds	r7, #20
 80098d2:	46bd      	mov	sp, r7
 80098d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d8:	4770      	bx	lr
 80098da:	bf00      	nop
 80098dc:	e000e3f0 	.word	0xe000e3f0
 80098e0:	200005e4 	.word	0x200005e4
 80098e4:	e000ed0c 	.word	0xe000ed0c
 80098e8:	200005e8 	.word	0x200005e8

080098ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b08a      	sub	sp, #40	@ 0x28
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80098f4:	2300      	movs	r3, #0
 80098f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80098f8:	f7ff f8be 	bl	8008a78 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80098fc:	4b5c      	ldr	r3, [pc, #368]	@ (8009a70 <pvPortMalloc+0x184>)
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d101      	bne.n	8009908 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009904:	f000 f924 	bl	8009b50 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009908:	4b5a      	ldr	r3, [pc, #360]	@ (8009a74 <pvPortMalloc+0x188>)
 800990a:	681a      	ldr	r2, [r3, #0]
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	4013      	ands	r3, r2
 8009910:	2b00      	cmp	r3, #0
 8009912:	f040 8095 	bne.w	8009a40 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d01e      	beq.n	800995a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800991c:	2208      	movs	r2, #8
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	4413      	add	r3, r2
 8009922:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	f003 0307 	and.w	r3, r3, #7
 800992a:	2b00      	cmp	r3, #0
 800992c:	d015      	beq.n	800995a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	f023 0307 	bic.w	r3, r3, #7
 8009934:	3308      	adds	r3, #8
 8009936:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	f003 0307 	and.w	r3, r3, #7
 800993e:	2b00      	cmp	r3, #0
 8009940:	d00b      	beq.n	800995a <pvPortMalloc+0x6e>
	__asm volatile
 8009942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009946:	f383 8811 	msr	BASEPRI, r3
 800994a:	f3bf 8f6f 	isb	sy
 800994e:	f3bf 8f4f 	dsb	sy
 8009952:	617b      	str	r3, [r7, #20]
}
 8009954:	bf00      	nop
 8009956:	bf00      	nop
 8009958:	e7fd      	b.n	8009956 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d06f      	beq.n	8009a40 <pvPortMalloc+0x154>
 8009960:	4b45      	ldr	r3, [pc, #276]	@ (8009a78 <pvPortMalloc+0x18c>)
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	687a      	ldr	r2, [r7, #4]
 8009966:	429a      	cmp	r2, r3
 8009968:	d86a      	bhi.n	8009a40 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800996a:	4b44      	ldr	r3, [pc, #272]	@ (8009a7c <pvPortMalloc+0x190>)
 800996c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800996e:	4b43      	ldr	r3, [pc, #268]	@ (8009a7c <pvPortMalloc+0x190>)
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009974:	e004      	b.n	8009980 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009978:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800997a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009982:	685b      	ldr	r3, [r3, #4]
 8009984:	687a      	ldr	r2, [r7, #4]
 8009986:	429a      	cmp	r2, r3
 8009988:	d903      	bls.n	8009992 <pvPortMalloc+0xa6>
 800998a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d1f1      	bne.n	8009976 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009992:	4b37      	ldr	r3, [pc, #220]	@ (8009a70 <pvPortMalloc+0x184>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009998:	429a      	cmp	r2, r3
 800999a:	d051      	beq.n	8009a40 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800999c:	6a3b      	ldr	r3, [r7, #32]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	2208      	movs	r2, #8
 80099a2:	4413      	add	r3, r2
 80099a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80099a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099a8:	681a      	ldr	r2, [r3, #0]
 80099aa:	6a3b      	ldr	r3, [r7, #32]
 80099ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80099ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099b0:	685a      	ldr	r2, [r3, #4]
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	1ad2      	subs	r2, r2, r3
 80099b6:	2308      	movs	r3, #8
 80099b8:	005b      	lsls	r3, r3, #1
 80099ba:	429a      	cmp	r2, r3
 80099bc:	d920      	bls.n	8009a00 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80099be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	4413      	add	r3, r2
 80099c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80099c6:	69bb      	ldr	r3, [r7, #24]
 80099c8:	f003 0307 	and.w	r3, r3, #7
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d00b      	beq.n	80099e8 <pvPortMalloc+0xfc>
	__asm volatile
 80099d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099d4:	f383 8811 	msr	BASEPRI, r3
 80099d8:	f3bf 8f6f 	isb	sy
 80099dc:	f3bf 8f4f 	dsb	sy
 80099e0:	613b      	str	r3, [r7, #16]
}
 80099e2:	bf00      	nop
 80099e4:	bf00      	nop
 80099e6:	e7fd      	b.n	80099e4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80099e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ea:	685a      	ldr	r2, [r3, #4]
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	1ad2      	subs	r2, r2, r3
 80099f0:	69bb      	ldr	r3, [r7, #24]
 80099f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80099f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099f6:	687a      	ldr	r2, [r7, #4]
 80099f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80099fa:	69b8      	ldr	r0, [r7, #24]
 80099fc:	f000 f90a 	bl	8009c14 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009a00:	4b1d      	ldr	r3, [pc, #116]	@ (8009a78 <pvPortMalloc+0x18c>)
 8009a02:	681a      	ldr	r2, [r3, #0]
 8009a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a06:	685b      	ldr	r3, [r3, #4]
 8009a08:	1ad3      	subs	r3, r2, r3
 8009a0a:	4a1b      	ldr	r2, [pc, #108]	@ (8009a78 <pvPortMalloc+0x18c>)
 8009a0c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009a0e:	4b1a      	ldr	r3, [pc, #104]	@ (8009a78 <pvPortMalloc+0x18c>)
 8009a10:	681a      	ldr	r2, [r3, #0]
 8009a12:	4b1b      	ldr	r3, [pc, #108]	@ (8009a80 <pvPortMalloc+0x194>)
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	429a      	cmp	r2, r3
 8009a18:	d203      	bcs.n	8009a22 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009a1a:	4b17      	ldr	r3, [pc, #92]	@ (8009a78 <pvPortMalloc+0x18c>)
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	4a18      	ldr	r2, [pc, #96]	@ (8009a80 <pvPortMalloc+0x194>)
 8009a20:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a24:	685a      	ldr	r2, [r3, #4]
 8009a26:	4b13      	ldr	r3, [pc, #76]	@ (8009a74 <pvPortMalloc+0x188>)
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	431a      	orrs	r2, r3
 8009a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a2e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a32:	2200      	movs	r2, #0
 8009a34:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009a36:	4b13      	ldr	r3, [pc, #76]	@ (8009a84 <pvPortMalloc+0x198>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	3301      	adds	r3, #1
 8009a3c:	4a11      	ldr	r2, [pc, #68]	@ (8009a84 <pvPortMalloc+0x198>)
 8009a3e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009a40:	f7ff f828 	bl	8008a94 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009a44:	69fb      	ldr	r3, [r7, #28]
 8009a46:	f003 0307 	and.w	r3, r3, #7
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d00b      	beq.n	8009a66 <pvPortMalloc+0x17a>
	__asm volatile
 8009a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a52:	f383 8811 	msr	BASEPRI, r3
 8009a56:	f3bf 8f6f 	isb	sy
 8009a5a:	f3bf 8f4f 	dsb	sy
 8009a5e:	60fb      	str	r3, [r7, #12]
}
 8009a60:	bf00      	nop
 8009a62:	bf00      	nop
 8009a64:	e7fd      	b.n	8009a62 <pvPortMalloc+0x176>
	return pvReturn;
 8009a66:	69fb      	ldr	r3, [r7, #28]
}
 8009a68:	4618      	mov	r0, r3
 8009a6a:	3728      	adds	r7, #40	@ 0x28
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	bd80      	pop	{r7, pc}
 8009a70:	200041f4 	.word	0x200041f4
 8009a74:	20004208 	.word	0x20004208
 8009a78:	200041f8 	.word	0x200041f8
 8009a7c:	200041ec 	.word	0x200041ec
 8009a80:	200041fc 	.word	0x200041fc
 8009a84:	20004200 	.word	0x20004200

08009a88 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b086      	sub	sp, #24
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d04f      	beq.n	8009b3a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009a9a:	2308      	movs	r3, #8
 8009a9c:	425b      	negs	r3, r3
 8009a9e:	697a      	ldr	r2, [r7, #20]
 8009aa0:	4413      	add	r3, r2
 8009aa2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009aa4:	697b      	ldr	r3, [r7, #20]
 8009aa6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009aa8:	693b      	ldr	r3, [r7, #16]
 8009aaa:	685a      	ldr	r2, [r3, #4]
 8009aac:	4b25      	ldr	r3, [pc, #148]	@ (8009b44 <vPortFree+0xbc>)
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	4013      	ands	r3, r2
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d10b      	bne.n	8009ace <vPortFree+0x46>
	__asm volatile
 8009ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aba:	f383 8811 	msr	BASEPRI, r3
 8009abe:	f3bf 8f6f 	isb	sy
 8009ac2:	f3bf 8f4f 	dsb	sy
 8009ac6:	60fb      	str	r3, [r7, #12]
}
 8009ac8:	bf00      	nop
 8009aca:	bf00      	nop
 8009acc:	e7fd      	b.n	8009aca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009ace:	693b      	ldr	r3, [r7, #16]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d00b      	beq.n	8009aee <vPortFree+0x66>
	__asm volatile
 8009ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ada:	f383 8811 	msr	BASEPRI, r3
 8009ade:	f3bf 8f6f 	isb	sy
 8009ae2:	f3bf 8f4f 	dsb	sy
 8009ae6:	60bb      	str	r3, [r7, #8]
}
 8009ae8:	bf00      	nop
 8009aea:	bf00      	nop
 8009aec:	e7fd      	b.n	8009aea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009aee:	693b      	ldr	r3, [r7, #16]
 8009af0:	685a      	ldr	r2, [r3, #4]
 8009af2:	4b14      	ldr	r3, [pc, #80]	@ (8009b44 <vPortFree+0xbc>)
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	4013      	ands	r3, r2
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d01e      	beq.n	8009b3a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d11a      	bne.n	8009b3a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	685a      	ldr	r2, [r3, #4]
 8009b08:	4b0e      	ldr	r3, [pc, #56]	@ (8009b44 <vPortFree+0xbc>)
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	43db      	mvns	r3, r3
 8009b0e:	401a      	ands	r2, r3
 8009b10:	693b      	ldr	r3, [r7, #16]
 8009b12:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009b14:	f7fe ffb0 	bl	8008a78 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009b18:	693b      	ldr	r3, [r7, #16]
 8009b1a:	685a      	ldr	r2, [r3, #4]
 8009b1c:	4b0a      	ldr	r3, [pc, #40]	@ (8009b48 <vPortFree+0xc0>)
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	4413      	add	r3, r2
 8009b22:	4a09      	ldr	r2, [pc, #36]	@ (8009b48 <vPortFree+0xc0>)
 8009b24:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009b26:	6938      	ldr	r0, [r7, #16]
 8009b28:	f000 f874 	bl	8009c14 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009b2c:	4b07      	ldr	r3, [pc, #28]	@ (8009b4c <vPortFree+0xc4>)
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	3301      	adds	r3, #1
 8009b32:	4a06      	ldr	r2, [pc, #24]	@ (8009b4c <vPortFree+0xc4>)
 8009b34:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009b36:	f7fe ffad 	bl	8008a94 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009b3a:	bf00      	nop
 8009b3c:	3718      	adds	r7, #24
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	bd80      	pop	{r7, pc}
 8009b42:	bf00      	nop
 8009b44:	20004208 	.word	0x20004208
 8009b48:	200041f8 	.word	0x200041f8
 8009b4c:	20004204 	.word	0x20004204

08009b50 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009b50:	b480      	push	{r7}
 8009b52:	b085      	sub	sp, #20
 8009b54:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009b56:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8009b5a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009b5c:	4b27      	ldr	r3, [pc, #156]	@ (8009bfc <prvHeapInit+0xac>)
 8009b5e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	f003 0307 	and.w	r3, r3, #7
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d00c      	beq.n	8009b84 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	3307      	adds	r3, #7
 8009b6e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	f023 0307 	bic.w	r3, r3, #7
 8009b76:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009b78:	68ba      	ldr	r2, [r7, #8]
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	1ad3      	subs	r3, r2, r3
 8009b7e:	4a1f      	ldr	r2, [pc, #124]	@ (8009bfc <prvHeapInit+0xac>)
 8009b80:	4413      	add	r3, r2
 8009b82:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009b88:	4a1d      	ldr	r2, [pc, #116]	@ (8009c00 <prvHeapInit+0xb0>)
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009b8e:	4b1c      	ldr	r3, [pc, #112]	@ (8009c00 <prvHeapInit+0xb0>)
 8009b90:	2200      	movs	r2, #0
 8009b92:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	68ba      	ldr	r2, [r7, #8]
 8009b98:	4413      	add	r3, r2
 8009b9a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009b9c:	2208      	movs	r2, #8
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	1a9b      	subs	r3, r3, r2
 8009ba2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	f023 0307 	bic.w	r3, r3, #7
 8009baa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	4a15      	ldr	r2, [pc, #84]	@ (8009c04 <prvHeapInit+0xb4>)
 8009bb0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009bb2:	4b14      	ldr	r3, [pc, #80]	@ (8009c04 <prvHeapInit+0xb4>)
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009bba:	4b12      	ldr	r3, [pc, #72]	@ (8009c04 <prvHeapInit+0xb4>)
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	68fa      	ldr	r2, [r7, #12]
 8009bca:	1ad2      	subs	r2, r2, r3
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8009c04 <prvHeapInit+0xb4>)
 8009bd2:	681a      	ldr	r2, [r3, #0]
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	685b      	ldr	r3, [r3, #4]
 8009bdc:	4a0a      	ldr	r2, [pc, #40]	@ (8009c08 <prvHeapInit+0xb8>)
 8009bde:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	685b      	ldr	r3, [r3, #4]
 8009be4:	4a09      	ldr	r2, [pc, #36]	@ (8009c0c <prvHeapInit+0xbc>)
 8009be6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009be8:	4b09      	ldr	r3, [pc, #36]	@ (8009c10 <prvHeapInit+0xc0>)
 8009bea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009bee:	601a      	str	r2, [r3, #0]
}
 8009bf0:	bf00      	nop
 8009bf2:	3714      	adds	r7, #20
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfa:	4770      	bx	lr
 8009bfc:	200005ec 	.word	0x200005ec
 8009c00:	200041ec 	.word	0x200041ec
 8009c04:	200041f4 	.word	0x200041f4
 8009c08:	200041fc 	.word	0x200041fc
 8009c0c:	200041f8 	.word	0x200041f8
 8009c10:	20004208 	.word	0x20004208

08009c14 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009c14:	b480      	push	{r7}
 8009c16:	b085      	sub	sp, #20
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009c1c:	4b28      	ldr	r3, [pc, #160]	@ (8009cc0 <prvInsertBlockIntoFreeList+0xac>)
 8009c1e:	60fb      	str	r3, [r7, #12]
 8009c20:	e002      	b.n	8009c28 <prvInsertBlockIntoFreeList+0x14>
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	60fb      	str	r3, [r7, #12]
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	687a      	ldr	r2, [r7, #4]
 8009c2e:	429a      	cmp	r2, r3
 8009c30:	d8f7      	bhi.n	8009c22 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	685b      	ldr	r3, [r3, #4]
 8009c3a:	68ba      	ldr	r2, [r7, #8]
 8009c3c:	4413      	add	r3, r2
 8009c3e:	687a      	ldr	r2, [r7, #4]
 8009c40:	429a      	cmp	r2, r3
 8009c42:	d108      	bne.n	8009c56 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	685a      	ldr	r2, [r3, #4]
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	685b      	ldr	r3, [r3, #4]
 8009c4c:	441a      	add	r2, r3
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	685b      	ldr	r3, [r3, #4]
 8009c5e:	68ba      	ldr	r2, [r7, #8]
 8009c60:	441a      	add	r2, r3
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	429a      	cmp	r2, r3
 8009c68:	d118      	bne.n	8009c9c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	681a      	ldr	r2, [r3, #0]
 8009c6e:	4b15      	ldr	r3, [pc, #84]	@ (8009cc4 <prvInsertBlockIntoFreeList+0xb0>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	429a      	cmp	r2, r3
 8009c74:	d00d      	beq.n	8009c92 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	685a      	ldr	r2, [r3, #4]
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	685b      	ldr	r3, [r3, #4]
 8009c80:	441a      	add	r2, r3
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	681a      	ldr	r2, [r3, #0]
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	601a      	str	r2, [r3, #0]
 8009c90:	e008      	b.n	8009ca4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009c92:	4b0c      	ldr	r3, [pc, #48]	@ (8009cc4 <prvInsertBlockIntoFreeList+0xb0>)
 8009c94:	681a      	ldr	r2, [r3, #0]
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	601a      	str	r2, [r3, #0]
 8009c9a:	e003      	b.n	8009ca4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	681a      	ldr	r2, [r3, #0]
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009ca4:	68fa      	ldr	r2, [r7, #12]
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	429a      	cmp	r2, r3
 8009caa:	d002      	beq.n	8009cb2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	687a      	ldr	r2, [r7, #4]
 8009cb0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009cb2:	bf00      	nop
 8009cb4:	3714      	adds	r7, #20
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbc:	4770      	bx	lr
 8009cbe:	bf00      	nop
 8009cc0:	200041ec 	.word	0x200041ec
 8009cc4:	200041f4 	.word	0x200041f4

08009cc8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009ccc:	2200      	movs	r2, #0
 8009cce:	4912      	ldr	r1, [pc, #72]	@ (8009d18 <MX_USB_DEVICE_Init+0x50>)
 8009cd0:	4812      	ldr	r0, [pc, #72]	@ (8009d1c <MX_USB_DEVICE_Init+0x54>)
 8009cd2:	f7fc f9db 	bl	800608c <USBD_Init>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d001      	beq.n	8009ce0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009cdc:	f7f6 ff92 	bl	8000c04 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009ce0:	490f      	ldr	r1, [pc, #60]	@ (8009d20 <MX_USB_DEVICE_Init+0x58>)
 8009ce2:	480e      	ldr	r0, [pc, #56]	@ (8009d1c <MX_USB_DEVICE_Init+0x54>)
 8009ce4:	f7fc fa02 	bl	80060ec <USBD_RegisterClass>
 8009ce8:	4603      	mov	r3, r0
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d001      	beq.n	8009cf2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009cee:	f7f6 ff89 	bl	8000c04 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009cf2:	490c      	ldr	r1, [pc, #48]	@ (8009d24 <MX_USB_DEVICE_Init+0x5c>)
 8009cf4:	4809      	ldr	r0, [pc, #36]	@ (8009d1c <MX_USB_DEVICE_Init+0x54>)
 8009cf6:	f7fc f8f9 	bl	8005eec <USBD_CDC_RegisterInterface>
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d001      	beq.n	8009d04 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009d00:	f7f6 ff80 	bl	8000c04 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009d04:	4805      	ldr	r0, [pc, #20]	@ (8009d1c <MX_USB_DEVICE_Init+0x54>)
 8009d06:	f7fc fa27 	bl	8006158 <USBD_Start>
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d001      	beq.n	8009d14 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009d10:	f7f6 ff78 	bl	8000c04 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009d14:	bf00      	nop
 8009d16:	bd80      	pop	{r7, pc}
 8009d18:	200000b0 	.word	0x200000b0
 8009d1c:	2000420c 	.word	0x2000420c
 8009d20:	20000018 	.word	0x20000018
 8009d24:	2000009c 	.word	0x2000009c

08009d28 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	4905      	ldr	r1, [pc, #20]	@ (8009d44 <CDC_Init_FS+0x1c>)
 8009d30:	4805      	ldr	r0, [pc, #20]	@ (8009d48 <CDC_Init_FS+0x20>)
 8009d32:	f7fc f8f5 	bl	8005f20 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009d36:	4905      	ldr	r1, [pc, #20]	@ (8009d4c <CDC_Init_FS+0x24>)
 8009d38:	4803      	ldr	r0, [pc, #12]	@ (8009d48 <CDC_Init_FS+0x20>)
 8009d3a:	f7fc f913 	bl	8005f64 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009d3e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009d40:	4618      	mov	r0, r3
 8009d42:	bd80      	pop	{r7, pc}
 8009d44:	20004ce8 	.word	0x20004ce8
 8009d48:	2000420c 	.word	0x2000420c
 8009d4c:	200044e8 	.word	0x200044e8

08009d50 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009d50:	b480      	push	{r7}
 8009d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009d54:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009d56:	4618      	mov	r0, r3
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5e:	4770      	bx	lr

08009d60 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009d60:	b480      	push	{r7}
 8009d62:	b083      	sub	sp, #12
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	4603      	mov	r3, r0
 8009d68:	6039      	str	r1, [r7, #0]
 8009d6a:	71fb      	strb	r3, [r7, #7]
 8009d6c:	4613      	mov	r3, r2
 8009d6e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009d70:	79fb      	ldrb	r3, [r7, #7]
 8009d72:	2b23      	cmp	r3, #35	@ 0x23
 8009d74:	d84a      	bhi.n	8009e0c <CDC_Control_FS+0xac>
 8009d76:	a201      	add	r2, pc, #4	@ (adr r2, 8009d7c <CDC_Control_FS+0x1c>)
 8009d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d7c:	08009e0d 	.word	0x08009e0d
 8009d80:	08009e0d 	.word	0x08009e0d
 8009d84:	08009e0d 	.word	0x08009e0d
 8009d88:	08009e0d 	.word	0x08009e0d
 8009d8c:	08009e0d 	.word	0x08009e0d
 8009d90:	08009e0d 	.word	0x08009e0d
 8009d94:	08009e0d 	.word	0x08009e0d
 8009d98:	08009e0d 	.word	0x08009e0d
 8009d9c:	08009e0d 	.word	0x08009e0d
 8009da0:	08009e0d 	.word	0x08009e0d
 8009da4:	08009e0d 	.word	0x08009e0d
 8009da8:	08009e0d 	.word	0x08009e0d
 8009dac:	08009e0d 	.word	0x08009e0d
 8009db0:	08009e0d 	.word	0x08009e0d
 8009db4:	08009e0d 	.word	0x08009e0d
 8009db8:	08009e0d 	.word	0x08009e0d
 8009dbc:	08009e0d 	.word	0x08009e0d
 8009dc0:	08009e0d 	.word	0x08009e0d
 8009dc4:	08009e0d 	.word	0x08009e0d
 8009dc8:	08009e0d 	.word	0x08009e0d
 8009dcc:	08009e0d 	.word	0x08009e0d
 8009dd0:	08009e0d 	.word	0x08009e0d
 8009dd4:	08009e0d 	.word	0x08009e0d
 8009dd8:	08009e0d 	.word	0x08009e0d
 8009ddc:	08009e0d 	.word	0x08009e0d
 8009de0:	08009e0d 	.word	0x08009e0d
 8009de4:	08009e0d 	.word	0x08009e0d
 8009de8:	08009e0d 	.word	0x08009e0d
 8009dec:	08009e0d 	.word	0x08009e0d
 8009df0:	08009e0d 	.word	0x08009e0d
 8009df4:	08009e0d 	.word	0x08009e0d
 8009df8:	08009e0d 	.word	0x08009e0d
 8009dfc:	08009e0d 	.word	0x08009e0d
 8009e00:	08009e0d 	.word	0x08009e0d
 8009e04:	08009e0d 	.word	0x08009e0d
 8009e08:	08009e0d 	.word	0x08009e0d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009e0c:	bf00      	nop
  }

  return (USBD_OK);
 8009e0e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009e10:	4618      	mov	r0, r3
 8009e12:	370c      	adds	r7, #12
 8009e14:	46bd      	mov	sp, r7
 8009e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e1a:	4770      	bx	lr

08009e1c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b082      	sub	sp, #8
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
 8009e24:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009e26:	6879      	ldr	r1, [r7, #4]
 8009e28:	4805      	ldr	r0, [pc, #20]	@ (8009e40 <CDC_Receive_FS+0x24>)
 8009e2a:	f7fc f89b 	bl	8005f64 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009e2e:	4804      	ldr	r0, [pc, #16]	@ (8009e40 <CDC_Receive_FS+0x24>)
 8009e30:	f7fc f8f6 	bl	8006020 <USBD_CDC_ReceivePacket>


  //para receber informaçao.

  return (USBD_OK);
 8009e34:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009e36:	4618      	mov	r0, r3
 8009e38:	3708      	adds	r7, #8
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	bd80      	pop	{r7, pc}
 8009e3e:	bf00      	nop
 8009e40:	2000420c 	.word	0x2000420c

08009e44 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b084      	sub	sp, #16
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
 8009e4c:	460b      	mov	r3, r1
 8009e4e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009e50:	2300      	movs	r3, #0
 8009e52:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009e54:	4b0d      	ldr	r3, [pc, #52]	@ (8009e8c <CDC_Transmit_FS+0x48>)
 8009e56:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009e5a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009e5c:	68bb      	ldr	r3, [r7, #8]
 8009e5e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d001      	beq.n	8009e6a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009e66:	2301      	movs	r3, #1
 8009e68:	e00b      	b.n	8009e82 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009e6a:	887b      	ldrh	r3, [r7, #2]
 8009e6c:	461a      	mov	r2, r3
 8009e6e:	6879      	ldr	r1, [r7, #4]
 8009e70:	4806      	ldr	r0, [pc, #24]	@ (8009e8c <CDC_Transmit_FS+0x48>)
 8009e72:	f7fc f855 	bl	8005f20 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009e76:	4805      	ldr	r0, [pc, #20]	@ (8009e8c <CDC_Transmit_FS+0x48>)
 8009e78:	f7fc f892 	bl	8005fa0 <USBD_CDC_TransmitPacket>
 8009e7c:	4603      	mov	r3, r0
 8009e7e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009e80:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e82:	4618      	mov	r0, r3
 8009e84:	3710      	adds	r7, #16
 8009e86:	46bd      	mov	sp, r7
 8009e88:	bd80      	pop	{r7, pc}
 8009e8a:	bf00      	nop
 8009e8c:	2000420c 	.word	0x2000420c

08009e90 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009e90:	b480      	push	{r7}
 8009e92:	b087      	sub	sp, #28
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	60f8      	str	r0, [r7, #12]
 8009e98:	60b9      	str	r1, [r7, #8]
 8009e9a:	4613      	mov	r3, r2
 8009e9c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009ea2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	371c      	adds	r7, #28
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb0:	4770      	bx	lr
	...

08009eb4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009eb4:	b480      	push	{r7}
 8009eb6:	b083      	sub	sp, #12
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	4603      	mov	r3, r0
 8009ebc:	6039      	str	r1, [r7, #0]
 8009ebe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	2212      	movs	r2, #18
 8009ec4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009ec6:	4b03      	ldr	r3, [pc, #12]	@ (8009ed4 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009ec8:	4618      	mov	r0, r3
 8009eca:	370c      	adds	r7, #12
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed2:	4770      	bx	lr
 8009ed4:	200000cc 	.word	0x200000cc

08009ed8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009ed8:	b480      	push	{r7}
 8009eda:	b083      	sub	sp, #12
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	4603      	mov	r3, r0
 8009ee0:	6039      	str	r1, [r7, #0]
 8009ee2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	2204      	movs	r2, #4
 8009ee8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009eea:	4b03      	ldr	r3, [pc, #12]	@ (8009ef8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009eec:	4618      	mov	r0, r3
 8009eee:	370c      	adds	r7, #12
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef6:	4770      	bx	lr
 8009ef8:	200000e0 	.word	0x200000e0

08009efc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b082      	sub	sp, #8
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	4603      	mov	r3, r0
 8009f04:	6039      	str	r1, [r7, #0]
 8009f06:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009f08:	79fb      	ldrb	r3, [r7, #7]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d105      	bne.n	8009f1a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009f0e:	683a      	ldr	r2, [r7, #0]
 8009f10:	4907      	ldr	r1, [pc, #28]	@ (8009f30 <USBD_FS_ProductStrDescriptor+0x34>)
 8009f12:	4808      	ldr	r0, [pc, #32]	@ (8009f34 <USBD_FS_ProductStrDescriptor+0x38>)
 8009f14:	f7fd fae6 	bl	80074e4 <USBD_GetString>
 8009f18:	e004      	b.n	8009f24 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009f1a:	683a      	ldr	r2, [r7, #0]
 8009f1c:	4904      	ldr	r1, [pc, #16]	@ (8009f30 <USBD_FS_ProductStrDescriptor+0x34>)
 8009f1e:	4805      	ldr	r0, [pc, #20]	@ (8009f34 <USBD_FS_ProductStrDescriptor+0x38>)
 8009f20:	f7fd fae0 	bl	80074e4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009f24:	4b02      	ldr	r3, [pc, #8]	@ (8009f30 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009f26:	4618      	mov	r0, r3
 8009f28:	3708      	adds	r7, #8
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	bd80      	pop	{r7, pc}
 8009f2e:	bf00      	nop
 8009f30:	200054e8 	.word	0x200054e8
 8009f34:	0800b2ac 	.word	0x0800b2ac

08009f38 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b082      	sub	sp, #8
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	4603      	mov	r3, r0
 8009f40:	6039      	str	r1, [r7, #0]
 8009f42:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009f44:	683a      	ldr	r2, [r7, #0]
 8009f46:	4904      	ldr	r1, [pc, #16]	@ (8009f58 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009f48:	4804      	ldr	r0, [pc, #16]	@ (8009f5c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009f4a:	f7fd facb 	bl	80074e4 <USBD_GetString>
  return USBD_StrDesc;
 8009f4e:	4b02      	ldr	r3, [pc, #8]	@ (8009f58 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	3708      	adds	r7, #8
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd80      	pop	{r7, pc}
 8009f58:	200054e8 	.word	0x200054e8
 8009f5c:	0800b2c4 	.word	0x0800b2c4

08009f60 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b082      	sub	sp, #8
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	4603      	mov	r3, r0
 8009f68:	6039      	str	r1, [r7, #0]
 8009f6a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009f6c:	683b      	ldr	r3, [r7, #0]
 8009f6e:	221a      	movs	r2, #26
 8009f70:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009f72:	f000 f843 	bl	8009ffc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009f76:	4b02      	ldr	r3, [pc, #8]	@ (8009f80 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009f78:	4618      	mov	r0, r3
 8009f7a:	3708      	adds	r7, #8
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	bd80      	pop	{r7, pc}
 8009f80:	200000e4 	.word	0x200000e4

08009f84 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009f84:	b580      	push	{r7, lr}
 8009f86:	b082      	sub	sp, #8
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	6039      	str	r1, [r7, #0]
 8009f8e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009f90:	79fb      	ldrb	r3, [r7, #7]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d105      	bne.n	8009fa2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009f96:	683a      	ldr	r2, [r7, #0]
 8009f98:	4907      	ldr	r1, [pc, #28]	@ (8009fb8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009f9a:	4808      	ldr	r0, [pc, #32]	@ (8009fbc <USBD_FS_ConfigStrDescriptor+0x38>)
 8009f9c:	f7fd faa2 	bl	80074e4 <USBD_GetString>
 8009fa0:	e004      	b.n	8009fac <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009fa2:	683a      	ldr	r2, [r7, #0]
 8009fa4:	4904      	ldr	r1, [pc, #16]	@ (8009fb8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009fa6:	4805      	ldr	r0, [pc, #20]	@ (8009fbc <USBD_FS_ConfigStrDescriptor+0x38>)
 8009fa8:	f7fd fa9c 	bl	80074e4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009fac:	4b02      	ldr	r3, [pc, #8]	@ (8009fb8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	3708      	adds	r7, #8
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bd80      	pop	{r7, pc}
 8009fb6:	bf00      	nop
 8009fb8:	200054e8 	.word	0x200054e8
 8009fbc:	0800b2d8 	.word	0x0800b2d8

08009fc0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b082      	sub	sp, #8
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	4603      	mov	r3, r0
 8009fc8:	6039      	str	r1, [r7, #0]
 8009fca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009fcc:	79fb      	ldrb	r3, [r7, #7]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d105      	bne.n	8009fde <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009fd2:	683a      	ldr	r2, [r7, #0]
 8009fd4:	4907      	ldr	r1, [pc, #28]	@ (8009ff4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009fd6:	4808      	ldr	r0, [pc, #32]	@ (8009ff8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009fd8:	f7fd fa84 	bl	80074e4 <USBD_GetString>
 8009fdc:	e004      	b.n	8009fe8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009fde:	683a      	ldr	r2, [r7, #0]
 8009fe0:	4904      	ldr	r1, [pc, #16]	@ (8009ff4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009fe2:	4805      	ldr	r0, [pc, #20]	@ (8009ff8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009fe4:	f7fd fa7e 	bl	80074e4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009fe8:	4b02      	ldr	r3, [pc, #8]	@ (8009ff4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009fea:	4618      	mov	r0, r3
 8009fec:	3708      	adds	r7, #8
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}
 8009ff2:	bf00      	nop
 8009ff4:	200054e8 	.word	0x200054e8
 8009ff8:	0800b2e4 	.word	0x0800b2e4

08009ffc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b084      	sub	sp, #16
 800a000:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a002:	4b0f      	ldr	r3, [pc, #60]	@ (800a040 <Get_SerialNum+0x44>)
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a008:	4b0e      	ldr	r3, [pc, #56]	@ (800a044 <Get_SerialNum+0x48>)
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a00e:	4b0e      	ldr	r3, [pc, #56]	@ (800a048 <Get_SerialNum+0x4c>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a014:	68fa      	ldr	r2, [r7, #12]
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	4413      	add	r3, r2
 800a01a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d009      	beq.n	800a036 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a022:	2208      	movs	r2, #8
 800a024:	4909      	ldr	r1, [pc, #36]	@ (800a04c <Get_SerialNum+0x50>)
 800a026:	68f8      	ldr	r0, [r7, #12]
 800a028:	f000 f814 	bl	800a054 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a02c:	2204      	movs	r2, #4
 800a02e:	4908      	ldr	r1, [pc, #32]	@ (800a050 <Get_SerialNum+0x54>)
 800a030:	68b8      	ldr	r0, [r7, #8]
 800a032:	f000 f80f 	bl	800a054 <IntToUnicode>
  }
}
 800a036:	bf00      	nop
 800a038:	3710      	adds	r7, #16
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}
 800a03e:	bf00      	nop
 800a040:	1fff7a10 	.word	0x1fff7a10
 800a044:	1fff7a14 	.word	0x1fff7a14
 800a048:	1fff7a18 	.word	0x1fff7a18
 800a04c:	200000e6 	.word	0x200000e6
 800a050:	200000f6 	.word	0x200000f6

0800a054 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a054:	b480      	push	{r7}
 800a056:	b087      	sub	sp, #28
 800a058:	af00      	add	r7, sp, #0
 800a05a:	60f8      	str	r0, [r7, #12]
 800a05c:	60b9      	str	r1, [r7, #8]
 800a05e:	4613      	mov	r3, r2
 800a060:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a062:	2300      	movs	r3, #0
 800a064:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a066:	2300      	movs	r3, #0
 800a068:	75fb      	strb	r3, [r7, #23]
 800a06a:	e027      	b.n	800a0bc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	0f1b      	lsrs	r3, r3, #28
 800a070:	2b09      	cmp	r3, #9
 800a072:	d80b      	bhi.n	800a08c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	0f1b      	lsrs	r3, r3, #28
 800a078:	b2da      	uxtb	r2, r3
 800a07a:	7dfb      	ldrb	r3, [r7, #23]
 800a07c:	005b      	lsls	r3, r3, #1
 800a07e:	4619      	mov	r1, r3
 800a080:	68bb      	ldr	r3, [r7, #8]
 800a082:	440b      	add	r3, r1
 800a084:	3230      	adds	r2, #48	@ 0x30
 800a086:	b2d2      	uxtb	r2, r2
 800a088:	701a      	strb	r2, [r3, #0]
 800a08a:	e00a      	b.n	800a0a2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	0f1b      	lsrs	r3, r3, #28
 800a090:	b2da      	uxtb	r2, r3
 800a092:	7dfb      	ldrb	r3, [r7, #23]
 800a094:	005b      	lsls	r3, r3, #1
 800a096:	4619      	mov	r1, r3
 800a098:	68bb      	ldr	r3, [r7, #8]
 800a09a:	440b      	add	r3, r1
 800a09c:	3237      	adds	r2, #55	@ 0x37
 800a09e:	b2d2      	uxtb	r2, r2
 800a0a0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	011b      	lsls	r3, r3, #4
 800a0a6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a0a8:	7dfb      	ldrb	r3, [r7, #23]
 800a0aa:	005b      	lsls	r3, r3, #1
 800a0ac:	3301      	adds	r3, #1
 800a0ae:	68ba      	ldr	r2, [r7, #8]
 800a0b0:	4413      	add	r3, r2
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a0b6:	7dfb      	ldrb	r3, [r7, #23]
 800a0b8:	3301      	adds	r3, #1
 800a0ba:	75fb      	strb	r3, [r7, #23]
 800a0bc:	7dfa      	ldrb	r2, [r7, #23]
 800a0be:	79fb      	ldrb	r3, [r7, #7]
 800a0c0:	429a      	cmp	r2, r3
 800a0c2:	d3d3      	bcc.n	800a06c <IntToUnicode+0x18>
  }
}
 800a0c4:	bf00      	nop
 800a0c6:	bf00      	nop
 800a0c8:	371c      	adds	r7, #28
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d0:	4770      	bx	lr
	...

0800a0d4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b08a      	sub	sp, #40	@ 0x28
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a0dc:	f107 0314 	add.w	r3, r7, #20
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	601a      	str	r2, [r3, #0]
 800a0e4:	605a      	str	r2, [r3, #4]
 800a0e6:	609a      	str	r2, [r3, #8]
 800a0e8:	60da      	str	r2, [r3, #12]
 800a0ea:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a0f4:	d13a      	bne.n	800a16c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	613b      	str	r3, [r7, #16]
 800a0fa:	4b1e      	ldr	r3, [pc, #120]	@ (800a174 <HAL_PCD_MspInit+0xa0>)
 800a0fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0fe:	4a1d      	ldr	r2, [pc, #116]	@ (800a174 <HAL_PCD_MspInit+0xa0>)
 800a100:	f043 0301 	orr.w	r3, r3, #1
 800a104:	6313      	str	r3, [r2, #48]	@ 0x30
 800a106:	4b1b      	ldr	r3, [pc, #108]	@ (800a174 <HAL_PCD_MspInit+0xa0>)
 800a108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a10a:	f003 0301 	and.w	r3, r3, #1
 800a10e:	613b      	str	r3, [r7, #16]
 800a110:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a112:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a116:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a118:	2302      	movs	r3, #2
 800a11a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a11c:	2300      	movs	r3, #0
 800a11e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a120:	2303      	movs	r3, #3
 800a122:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a124:	230a      	movs	r3, #10
 800a126:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a128:	f107 0314 	add.w	r3, r7, #20
 800a12c:	4619      	mov	r1, r3
 800a12e:	4812      	ldr	r0, [pc, #72]	@ (800a178 <HAL_PCD_MspInit+0xa4>)
 800a130:	f7f7 f868 	bl	8001204 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a134:	4b0f      	ldr	r3, [pc, #60]	@ (800a174 <HAL_PCD_MspInit+0xa0>)
 800a136:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a138:	4a0e      	ldr	r2, [pc, #56]	@ (800a174 <HAL_PCD_MspInit+0xa0>)
 800a13a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a13e:	6353      	str	r3, [r2, #52]	@ 0x34
 800a140:	2300      	movs	r3, #0
 800a142:	60fb      	str	r3, [r7, #12]
 800a144:	4b0b      	ldr	r3, [pc, #44]	@ (800a174 <HAL_PCD_MspInit+0xa0>)
 800a146:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a148:	4a0a      	ldr	r2, [pc, #40]	@ (800a174 <HAL_PCD_MspInit+0xa0>)
 800a14a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a14e:	6453      	str	r3, [r2, #68]	@ 0x44
 800a150:	4b08      	ldr	r3, [pc, #32]	@ (800a174 <HAL_PCD_MspInit+0xa0>)
 800a152:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a154:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a158:	60fb      	str	r3, [r7, #12]
 800a15a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800a15c:	2200      	movs	r2, #0
 800a15e:	2105      	movs	r1, #5
 800a160:	2043      	movs	r0, #67	@ 0x43
 800a162:	f7f7 f825 	bl	80011b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a166:	2043      	movs	r0, #67	@ 0x43
 800a168:	f7f7 f83e 	bl	80011e8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a16c:	bf00      	nop
 800a16e:	3728      	adds	r7, #40	@ 0x28
 800a170:	46bd      	mov	sp, r7
 800a172:	bd80      	pop	{r7, pc}
 800a174:	40023800 	.word	0x40023800
 800a178:	40020000 	.word	0x40020000

0800a17c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a17c:	b580      	push	{r7, lr}
 800a17e:	b082      	sub	sp, #8
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a190:	4619      	mov	r1, r3
 800a192:	4610      	mov	r0, r2
 800a194:	f7fc f82d 	bl	80061f2 <USBD_LL_SetupStage>
}
 800a198:	bf00      	nop
 800a19a:	3708      	adds	r7, #8
 800a19c:	46bd      	mov	sp, r7
 800a19e:	bd80      	pop	{r7, pc}

0800a1a0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b082      	sub	sp, #8
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
 800a1a8:	460b      	mov	r3, r1
 800a1aa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a1b2:	78fa      	ldrb	r2, [r7, #3]
 800a1b4:	6879      	ldr	r1, [r7, #4]
 800a1b6:	4613      	mov	r3, r2
 800a1b8:	00db      	lsls	r3, r3, #3
 800a1ba:	4413      	add	r3, r2
 800a1bc:	009b      	lsls	r3, r3, #2
 800a1be:	440b      	add	r3, r1
 800a1c0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a1c4:	681a      	ldr	r2, [r3, #0]
 800a1c6:	78fb      	ldrb	r3, [r7, #3]
 800a1c8:	4619      	mov	r1, r3
 800a1ca:	f7fc f867 	bl	800629c <USBD_LL_DataOutStage>
}
 800a1ce:	bf00      	nop
 800a1d0:	3708      	adds	r7, #8
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	bd80      	pop	{r7, pc}

0800a1d6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a1d6:	b580      	push	{r7, lr}
 800a1d8:	b082      	sub	sp, #8
 800a1da:	af00      	add	r7, sp, #0
 800a1dc:	6078      	str	r0, [r7, #4]
 800a1de:	460b      	mov	r3, r1
 800a1e0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a1e8:	78fa      	ldrb	r2, [r7, #3]
 800a1ea:	6879      	ldr	r1, [r7, #4]
 800a1ec:	4613      	mov	r3, r2
 800a1ee:	00db      	lsls	r3, r3, #3
 800a1f0:	4413      	add	r3, r2
 800a1f2:	009b      	lsls	r3, r3, #2
 800a1f4:	440b      	add	r3, r1
 800a1f6:	3320      	adds	r3, #32
 800a1f8:	681a      	ldr	r2, [r3, #0]
 800a1fa:	78fb      	ldrb	r3, [r7, #3]
 800a1fc:	4619      	mov	r1, r3
 800a1fe:	f7fc f909 	bl	8006414 <USBD_LL_DataInStage>
}
 800a202:	bf00      	nop
 800a204:	3708      	adds	r7, #8
 800a206:	46bd      	mov	sp, r7
 800a208:	bd80      	pop	{r7, pc}

0800a20a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a20a:	b580      	push	{r7, lr}
 800a20c:	b082      	sub	sp, #8
 800a20e:	af00      	add	r7, sp, #0
 800a210:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a218:	4618      	mov	r0, r3
 800a21a:	f7fc fa4d 	bl	80066b8 <USBD_LL_SOF>
}
 800a21e:	bf00      	nop
 800a220:	3708      	adds	r7, #8
 800a222:	46bd      	mov	sp, r7
 800a224:	bd80      	pop	{r7, pc}

0800a226 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a226:	b580      	push	{r7, lr}
 800a228:	b084      	sub	sp, #16
 800a22a:	af00      	add	r7, sp, #0
 800a22c:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a22e:	2301      	movs	r3, #1
 800a230:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	79db      	ldrb	r3, [r3, #7]
 800a236:	2b02      	cmp	r3, #2
 800a238:	d001      	beq.n	800a23e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a23a:	f7f6 fce3 	bl	8000c04 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a244:	7bfa      	ldrb	r2, [r7, #15]
 800a246:	4611      	mov	r1, r2
 800a248:	4618      	mov	r0, r3
 800a24a:	f7fc f9f1 	bl	8006630 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a254:	4618      	mov	r0, r3
 800a256:	f7fc f998 	bl	800658a <USBD_LL_Reset>
}
 800a25a:	bf00      	nop
 800a25c:	3710      	adds	r7, #16
 800a25e:	46bd      	mov	sp, r7
 800a260:	bd80      	pop	{r7, pc}
	...

0800a264 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b082      	sub	sp, #8
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a272:	4618      	mov	r0, r3
 800a274:	f7fc f9ec 	bl	8006650 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	687a      	ldr	r2, [r7, #4]
 800a284:	6812      	ldr	r2, [r2, #0]
 800a286:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a28a:	f043 0301 	orr.w	r3, r3, #1
 800a28e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	7adb      	ldrb	r3, [r3, #11]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d005      	beq.n	800a2a4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a298:	4b04      	ldr	r3, [pc, #16]	@ (800a2ac <HAL_PCD_SuspendCallback+0x48>)
 800a29a:	691b      	ldr	r3, [r3, #16]
 800a29c:	4a03      	ldr	r2, [pc, #12]	@ (800a2ac <HAL_PCD_SuspendCallback+0x48>)
 800a29e:	f043 0306 	orr.w	r3, r3, #6
 800a2a2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a2a4:	bf00      	nop
 800a2a6:	3708      	adds	r7, #8
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	bd80      	pop	{r7, pc}
 800a2ac:	e000ed00 	.word	0xe000ed00

0800a2b0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b082      	sub	sp, #8
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a2be:	4618      	mov	r0, r3
 800a2c0:	f7fc f9e2 	bl	8006688 <USBD_LL_Resume>
}
 800a2c4:	bf00      	nop
 800a2c6:	3708      	adds	r7, #8
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bd80      	pop	{r7, pc}

0800a2cc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b082      	sub	sp, #8
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]
 800a2d4:	460b      	mov	r3, r1
 800a2d6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a2de:	78fa      	ldrb	r2, [r7, #3]
 800a2e0:	4611      	mov	r1, r2
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	f7fc fa3a 	bl	800675c <USBD_LL_IsoOUTIncomplete>
}
 800a2e8:	bf00      	nop
 800a2ea:	3708      	adds	r7, #8
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bd80      	pop	{r7, pc}

0800a2f0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b082      	sub	sp, #8
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
 800a2f8:	460b      	mov	r3, r1
 800a2fa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a302:	78fa      	ldrb	r2, [r7, #3]
 800a304:	4611      	mov	r1, r2
 800a306:	4618      	mov	r0, r3
 800a308:	f7fc f9f6 	bl	80066f8 <USBD_LL_IsoINIncomplete>
}
 800a30c:	bf00      	nop
 800a30e:	3708      	adds	r7, #8
 800a310:	46bd      	mov	sp, r7
 800a312:	bd80      	pop	{r7, pc}

0800a314 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a314:	b580      	push	{r7, lr}
 800a316:	b082      	sub	sp, #8
 800a318:	af00      	add	r7, sp, #0
 800a31a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a322:	4618      	mov	r0, r3
 800a324:	f7fc fa4c 	bl	80067c0 <USBD_LL_DevConnected>
}
 800a328:	bf00      	nop
 800a32a:	3708      	adds	r7, #8
 800a32c:	46bd      	mov	sp, r7
 800a32e:	bd80      	pop	{r7, pc}

0800a330 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b082      	sub	sp, #8
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a33e:	4618      	mov	r0, r3
 800a340:	f7fc fa49 	bl	80067d6 <USBD_LL_DevDisconnected>
}
 800a344:	bf00      	nop
 800a346:	3708      	adds	r7, #8
 800a348:	46bd      	mov	sp, r7
 800a34a:	bd80      	pop	{r7, pc}

0800a34c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b082      	sub	sp, #8
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	781b      	ldrb	r3, [r3, #0]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d13c      	bne.n	800a3d6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a35c:	4a20      	ldr	r2, [pc, #128]	@ (800a3e0 <USBD_LL_Init+0x94>)
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	4a1e      	ldr	r2, [pc, #120]	@ (800a3e0 <USBD_LL_Init+0x94>)
 800a368:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a36c:	4b1c      	ldr	r3, [pc, #112]	@ (800a3e0 <USBD_LL_Init+0x94>)
 800a36e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a372:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a374:	4b1a      	ldr	r3, [pc, #104]	@ (800a3e0 <USBD_LL_Init+0x94>)
 800a376:	2204      	movs	r2, #4
 800a378:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a37a:	4b19      	ldr	r3, [pc, #100]	@ (800a3e0 <USBD_LL_Init+0x94>)
 800a37c:	2202      	movs	r2, #2
 800a37e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a380:	4b17      	ldr	r3, [pc, #92]	@ (800a3e0 <USBD_LL_Init+0x94>)
 800a382:	2200      	movs	r2, #0
 800a384:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a386:	4b16      	ldr	r3, [pc, #88]	@ (800a3e0 <USBD_LL_Init+0x94>)
 800a388:	2202      	movs	r2, #2
 800a38a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a38c:	4b14      	ldr	r3, [pc, #80]	@ (800a3e0 <USBD_LL_Init+0x94>)
 800a38e:	2200      	movs	r2, #0
 800a390:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a392:	4b13      	ldr	r3, [pc, #76]	@ (800a3e0 <USBD_LL_Init+0x94>)
 800a394:	2200      	movs	r2, #0
 800a396:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a398:	4b11      	ldr	r3, [pc, #68]	@ (800a3e0 <USBD_LL_Init+0x94>)
 800a39a:	2200      	movs	r2, #0
 800a39c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a39e:	4b10      	ldr	r3, [pc, #64]	@ (800a3e0 <USBD_LL_Init+0x94>)
 800a3a0:	2200      	movs	r2, #0
 800a3a2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a3a4:	4b0e      	ldr	r3, [pc, #56]	@ (800a3e0 <USBD_LL_Init+0x94>)
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a3aa:	480d      	ldr	r0, [pc, #52]	@ (800a3e0 <USBD_LL_Init+0x94>)
 800a3ac:	f7f7 f8f9 	bl	80015a2 <HAL_PCD_Init>
 800a3b0:	4603      	mov	r3, r0
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d001      	beq.n	800a3ba <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a3b6:	f7f6 fc25 	bl	8000c04 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a3ba:	2180      	movs	r1, #128	@ 0x80
 800a3bc:	4808      	ldr	r0, [pc, #32]	@ (800a3e0 <USBD_LL_Init+0x94>)
 800a3be:	f7f8 fb26 	bl	8002a0e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a3c2:	2240      	movs	r2, #64	@ 0x40
 800a3c4:	2100      	movs	r1, #0
 800a3c6:	4806      	ldr	r0, [pc, #24]	@ (800a3e0 <USBD_LL_Init+0x94>)
 800a3c8:	f7f8 fada 	bl	8002980 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a3cc:	2280      	movs	r2, #128	@ 0x80
 800a3ce:	2101      	movs	r1, #1
 800a3d0:	4803      	ldr	r0, [pc, #12]	@ (800a3e0 <USBD_LL_Init+0x94>)
 800a3d2:	f7f8 fad5 	bl	8002980 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a3d6:	2300      	movs	r3, #0
}
 800a3d8:	4618      	mov	r0, r3
 800a3da:	3708      	adds	r7, #8
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	bd80      	pop	{r7, pc}
 800a3e0:	200056e8 	.word	0x200056e8

0800a3e4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a3e4:	b580      	push	{r7, lr}
 800a3e6:	b084      	sub	sp, #16
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	f7f7 f9e0 	bl	80017c0 <HAL_PCD_Start>
 800a400:	4603      	mov	r3, r0
 800a402:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a404:	7bfb      	ldrb	r3, [r7, #15]
 800a406:	4618      	mov	r0, r3
 800a408:	f000 f942 	bl	800a690 <USBD_Get_USB_Status>
 800a40c:	4603      	mov	r3, r0
 800a40e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a410:	7bbb      	ldrb	r3, [r7, #14]
}
 800a412:	4618      	mov	r0, r3
 800a414:	3710      	adds	r7, #16
 800a416:	46bd      	mov	sp, r7
 800a418:	bd80      	pop	{r7, pc}

0800a41a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a41a:	b580      	push	{r7, lr}
 800a41c:	b084      	sub	sp, #16
 800a41e:	af00      	add	r7, sp, #0
 800a420:	6078      	str	r0, [r7, #4]
 800a422:	4608      	mov	r0, r1
 800a424:	4611      	mov	r1, r2
 800a426:	461a      	mov	r2, r3
 800a428:	4603      	mov	r3, r0
 800a42a:	70fb      	strb	r3, [r7, #3]
 800a42c:	460b      	mov	r3, r1
 800a42e:	70bb      	strb	r3, [r7, #2]
 800a430:	4613      	mov	r3, r2
 800a432:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a434:	2300      	movs	r3, #0
 800a436:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a438:	2300      	movs	r3, #0
 800a43a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a442:	78bb      	ldrb	r3, [r7, #2]
 800a444:	883a      	ldrh	r2, [r7, #0]
 800a446:	78f9      	ldrb	r1, [r7, #3]
 800a448:	f7f7 feb4 	bl	80021b4 <HAL_PCD_EP_Open>
 800a44c:	4603      	mov	r3, r0
 800a44e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a450:	7bfb      	ldrb	r3, [r7, #15]
 800a452:	4618      	mov	r0, r3
 800a454:	f000 f91c 	bl	800a690 <USBD_Get_USB_Status>
 800a458:	4603      	mov	r3, r0
 800a45a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a45c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a45e:	4618      	mov	r0, r3
 800a460:	3710      	adds	r7, #16
 800a462:	46bd      	mov	sp, r7
 800a464:	bd80      	pop	{r7, pc}

0800a466 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a466:	b580      	push	{r7, lr}
 800a468:	b084      	sub	sp, #16
 800a46a:	af00      	add	r7, sp, #0
 800a46c:	6078      	str	r0, [r7, #4]
 800a46e:	460b      	mov	r3, r1
 800a470:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a472:	2300      	movs	r3, #0
 800a474:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a476:	2300      	movs	r3, #0
 800a478:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a480:	78fa      	ldrb	r2, [r7, #3]
 800a482:	4611      	mov	r1, r2
 800a484:	4618      	mov	r0, r3
 800a486:	f7f7 feff 	bl	8002288 <HAL_PCD_EP_Close>
 800a48a:	4603      	mov	r3, r0
 800a48c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a48e:	7bfb      	ldrb	r3, [r7, #15]
 800a490:	4618      	mov	r0, r3
 800a492:	f000 f8fd 	bl	800a690 <USBD_Get_USB_Status>
 800a496:	4603      	mov	r3, r0
 800a498:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a49a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	3710      	adds	r7, #16
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	bd80      	pop	{r7, pc}

0800a4a4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a4a4:	b580      	push	{r7, lr}
 800a4a6:	b084      	sub	sp, #16
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
 800a4ac:	460b      	mov	r3, r1
 800a4ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a4be:	78fa      	ldrb	r2, [r7, #3]
 800a4c0:	4611      	mov	r1, r2
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	f7f7 ffb7 	bl	8002436 <HAL_PCD_EP_SetStall>
 800a4c8:	4603      	mov	r3, r0
 800a4ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a4cc:	7bfb      	ldrb	r3, [r7, #15]
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	f000 f8de 	bl	800a690 <USBD_Get_USB_Status>
 800a4d4:	4603      	mov	r3, r0
 800a4d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a4d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800a4da:	4618      	mov	r0, r3
 800a4dc:	3710      	adds	r7, #16
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	bd80      	pop	{r7, pc}

0800a4e2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a4e2:	b580      	push	{r7, lr}
 800a4e4:	b084      	sub	sp, #16
 800a4e6:	af00      	add	r7, sp, #0
 800a4e8:	6078      	str	r0, [r7, #4]
 800a4ea:	460b      	mov	r3, r1
 800a4ec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a4fc:	78fa      	ldrb	r2, [r7, #3]
 800a4fe:	4611      	mov	r1, r2
 800a500:	4618      	mov	r0, r3
 800a502:	f7f7 fffb 	bl	80024fc <HAL_PCD_EP_ClrStall>
 800a506:	4603      	mov	r3, r0
 800a508:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a50a:	7bfb      	ldrb	r3, [r7, #15]
 800a50c:	4618      	mov	r0, r3
 800a50e:	f000 f8bf 	bl	800a690 <USBD_Get_USB_Status>
 800a512:	4603      	mov	r3, r0
 800a514:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a516:	7bbb      	ldrb	r3, [r7, #14]
}
 800a518:	4618      	mov	r0, r3
 800a51a:	3710      	adds	r7, #16
 800a51c:	46bd      	mov	sp, r7
 800a51e:	bd80      	pop	{r7, pc}

0800a520 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a520:	b480      	push	{r7}
 800a522:	b085      	sub	sp, #20
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
 800a528:	460b      	mov	r3, r1
 800a52a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a532:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a534:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	da0b      	bge.n	800a554 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a53c:	78fb      	ldrb	r3, [r7, #3]
 800a53e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a542:	68f9      	ldr	r1, [r7, #12]
 800a544:	4613      	mov	r3, r2
 800a546:	00db      	lsls	r3, r3, #3
 800a548:	4413      	add	r3, r2
 800a54a:	009b      	lsls	r3, r3, #2
 800a54c:	440b      	add	r3, r1
 800a54e:	3316      	adds	r3, #22
 800a550:	781b      	ldrb	r3, [r3, #0]
 800a552:	e00b      	b.n	800a56c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a554:	78fb      	ldrb	r3, [r7, #3]
 800a556:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a55a:	68f9      	ldr	r1, [r7, #12]
 800a55c:	4613      	mov	r3, r2
 800a55e:	00db      	lsls	r3, r3, #3
 800a560:	4413      	add	r3, r2
 800a562:	009b      	lsls	r3, r3, #2
 800a564:	440b      	add	r3, r1
 800a566:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a56a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a56c:	4618      	mov	r0, r3
 800a56e:	3714      	adds	r7, #20
 800a570:	46bd      	mov	sp, r7
 800a572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a576:	4770      	bx	lr

0800a578 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b084      	sub	sp, #16
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
 800a580:	460b      	mov	r3, r1
 800a582:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a584:	2300      	movs	r3, #0
 800a586:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a588:	2300      	movs	r3, #0
 800a58a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a592:	78fa      	ldrb	r2, [r7, #3]
 800a594:	4611      	mov	r1, r2
 800a596:	4618      	mov	r0, r3
 800a598:	f7f7 fde8 	bl	800216c <HAL_PCD_SetAddress>
 800a59c:	4603      	mov	r3, r0
 800a59e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a5a0:	7bfb      	ldrb	r3, [r7, #15]
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	f000 f874 	bl	800a690 <USBD_Get_USB_Status>
 800a5a8:	4603      	mov	r3, r0
 800a5aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a5ac:	7bbb      	ldrb	r3, [r7, #14]
}
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	3710      	adds	r7, #16
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	bd80      	pop	{r7, pc}

0800a5b6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a5b6:	b580      	push	{r7, lr}
 800a5b8:	b086      	sub	sp, #24
 800a5ba:	af00      	add	r7, sp, #0
 800a5bc:	60f8      	str	r0, [r7, #12]
 800a5be:	607a      	str	r2, [r7, #4]
 800a5c0:	603b      	str	r3, [r7, #0]
 800a5c2:	460b      	mov	r3, r1
 800a5c4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a5d4:	7af9      	ldrb	r1, [r7, #11]
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	687a      	ldr	r2, [r7, #4]
 800a5da:	f7f7 fef2 	bl	80023c2 <HAL_PCD_EP_Transmit>
 800a5de:	4603      	mov	r3, r0
 800a5e0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a5e2:	7dfb      	ldrb	r3, [r7, #23]
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	f000 f853 	bl	800a690 <USBD_Get_USB_Status>
 800a5ea:	4603      	mov	r3, r0
 800a5ec:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a5ee:	7dbb      	ldrb	r3, [r7, #22]
}
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	3718      	adds	r7, #24
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	bd80      	pop	{r7, pc}

0800a5f8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	b086      	sub	sp, #24
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	60f8      	str	r0, [r7, #12]
 800a600:	607a      	str	r2, [r7, #4]
 800a602:	603b      	str	r3, [r7, #0]
 800a604:	460b      	mov	r3, r1
 800a606:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a608:	2300      	movs	r3, #0
 800a60a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a60c:	2300      	movs	r3, #0
 800a60e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a616:	7af9      	ldrb	r1, [r7, #11]
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	687a      	ldr	r2, [r7, #4]
 800a61c:	f7f7 fe7e 	bl	800231c <HAL_PCD_EP_Receive>
 800a620:	4603      	mov	r3, r0
 800a622:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a624:	7dfb      	ldrb	r3, [r7, #23]
 800a626:	4618      	mov	r0, r3
 800a628:	f000 f832 	bl	800a690 <USBD_Get_USB_Status>
 800a62c:	4603      	mov	r3, r0
 800a62e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a630:	7dbb      	ldrb	r3, [r7, #22]
}
 800a632:	4618      	mov	r0, r3
 800a634:	3718      	adds	r7, #24
 800a636:	46bd      	mov	sp, r7
 800a638:	bd80      	pop	{r7, pc}

0800a63a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a63a:	b580      	push	{r7, lr}
 800a63c:	b082      	sub	sp, #8
 800a63e:	af00      	add	r7, sp, #0
 800a640:	6078      	str	r0, [r7, #4]
 800a642:	460b      	mov	r3, r1
 800a644:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a64c:	78fa      	ldrb	r2, [r7, #3]
 800a64e:	4611      	mov	r1, r2
 800a650:	4618      	mov	r0, r3
 800a652:	f7f7 fe9e 	bl	8002392 <HAL_PCD_EP_GetRxCount>
 800a656:	4603      	mov	r3, r0
}
 800a658:	4618      	mov	r0, r3
 800a65a:	3708      	adds	r7, #8
 800a65c:	46bd      	mov	sp, r7
 800a65e:	bd80      	pop	{r7, pc}

0800a660 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a660:	b480      	push	{r7}
 800a662:	b083      	sub	sp, #12
 800a664:	af00      	add	r7, sp, #0
 800a666:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a668:	4b03      	ldr	r3, [pc, #12]	@ (800a678 <USBD_static_malloc+0x18>)
}
 800a66a:	4618      	mov	r0, r3
 800a66c:	370c      	adds	r7, #12
 800a66e:	46bd      	mov	sp, r7
 800a670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a674:	4770      	bx	lr
 800a676:	bf00      	nop
 800a678:	20005bcc 	.word	0x20005bcc

0800a67c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a67c:	b480      	push	{r7}
 800a67e:	b083      	sub	sp, #12
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]

}
 800a684:	bf00      	nop
 800a686:	370c      	adds	r7, #12
 800a688:	46bd      	mov	sp, r7
 800a68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68e:	4770      	bx	lr

0800a690 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a690:	b480      	push	{r7}
 800a692:	b085      	sub	sp, #20
 800a694:	af00      	add	r7, sp, #0
 800a696:	4603      	mov	r3, r0
 800a698:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a69a:	2300      	movs	r3, #0
 800a69c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a69e:	79fb      	ldrb	r3, [r7, #7]
 800a6a0:	2b03      	cmp	r3, #3
 800a6a2:	d817      	bhi.n	800a6d4 <USBD_Get_USB_Status+0x44>
 800a6a4:	a201      	add	r2, pc, #4	@ (adr r2, 800a6ac <USBD_Get_USB_Status+0x1c>)
 800a6a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6aa:	bf00      	nop
 800a6ac:	0800a6bd 	.word	0x0800a6bd
 800a6b0:	0800a6c3 	.word	0x0800a6c3
 800a6b4:	0800a6c9 	.word	0x0800a6c9
 800a6b8:	0800a6cf 	.word	0x0800a6cf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a6bc:	2300      	movs	r3, #0
 800a6be:	73fb      	strb	r3, [r7, #15]
    break;
 800a6c0:	e00b      	b.n	800a6da <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a6c2:	2303      	movs	r3, #3
 800a6c4:	73fb      	strb	r3, [r7, #15]
    break;
 800a6c6:	e008      	b.n	800a6da <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a6c8:	2301      	movs	r3, #1
 800a6ca:	73fb      	strb	r3, [r7, #15]
    break;
 800a6cc:	e005      	b.n	800a6da <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a6ce:	2303      	movs	r3, #3
 800a6d0:	73fb      	strb	r3, [r7, #15]
    break;
 800a6d2:	e002      	b.n	800a6da <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a6d4:	2303      	movs	r3, #3
 800a6d6:	73fb      	strb	r3, [r7, #15]
    break;
 800a6d8:	bf00      	nop
  }
  return usb_status;
 800a6da:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6dc:	4618      	mov	r0, r3
 800a6de:	3714      	adds	r7, #20
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e6:	4770      	bx	lr

0800a6e8 <_vsiprintf_r>:
 800a6e8:	b510      	push	{r4, lr}
 800a6ea:	b09a      	sub	sp, #104	@ 0x68
 800a6ec:	2400      	movs	r4, #0
 800a6ee:	9100      	str	r1, [sp, #0]
 800a6f0:	9104      	str	r1, [sp, #16]
 800a6f2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a6f6:	9105      	str	r1, [sp, #20]
 800a6f8:	9102      	str	r1, [sp, #8]
 800a6fa:	4905      	ldr	r1, [pc, #20]	@ (800a710 <_vsiprintf_r+0x28>)
 800a6fc:	9103      	str	r1, [sp, #12]
 800a6fe:	4669      	mov	r1, sp
 800a700:	9419      	str	r4, [sp, #100]	@ 0x64
 800a702:	f000 fa05 	bl	800ab10 <_svfiprintf_r>
 800a706:	9b00      	ldr	r3, [sp, #0]
 800a708:	701c      	strb	r4, [r3, #0]
 800a70a:	b01a      	add	sp, #104	@ 0x68
 800a70c:	bd10      	pop	{r4, pc}
 800a70e:	bf00      	nop
 800a710:	ffff0208 	.word	0xffff0208

0800a714 <vsiprintf>:
 800a714:	4613      	mov	r3, r2
 800a716:	460a      	mov	r2, r1
 800a718:	4601      	mov	r1, r0
 800a71a:	4802      	ldr	r0, [pc, #8]	@ (800a724 <vsiprintf+0x10>)
 800a71c:	6800      	ldr	r0, [r0, #0]
 800a71e:	f7ff bfe3 	b.w	800a6e8 <_vsiprintf_r>
 800a722:	bf00      	nop
 800a724:	20000100 	.word	0x20000100

0800a728 <memset>:
 800a728:	4402      	add	r2, r0
 800a72a:	4603      	mov	r3, r0
 800a72c:	4293      	cmp	r3, r2
 800a72e:	d100      	bne.n	800a732 <memset+0xa>
 800a730:	4770      	bx	lr
 800a732:	f803 1b01 	strb.w	r1, [r3], #1
 800a736:	e7f9      	b.n	800a72c <memset+0x4>

0800a738 <_reclaim_reent>:
 800a738:	4b2d      	ldr	r3, [pc, #180]	@ (800a7f0 <_reclaim_reent+0xb8>)
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	4283      	cmp	r3, r0
 800a73e:	b570      	push	{r4, r5, r6, lr}
 800a740:	4604      	mov	r4, r0
 800a742:	d053      	beq.n	800a7ec <_reclaim_reent+0xb4>
 800a744:	69c3      	ldr	r3, [r0, #28]
 800a746:	b31b      	cbz	r3, 800a790 <_reclaim_reent+0x58>
 800a748:	68db      	ldr	r3, [r3, #12]
 800a74a:	b163      	cbz	r3, 800a766 <_reclaim_reent+0x2e>
 800a74c:	2500      	movs	r5, #0
 800a74e:	69e3      	ldr	r3, [r4, #28]
 800a750:	68db      	ldr	r3, [r3, #12]
 800a752:	5959      	ldr	r1, [r3, r5]
 800a754:	b9b1      	cbnz	r1, 800a784 <_reclaim_reent+0x4c>
 800a756:	3504      	adds	r5, #4
 800a758:	2d80      	cmp	r5, #128	@ 0x80
 800a75a:	d1f8      	bne.n	800a74e <_reclaim_reent+0x16>
 800a75c:	69e3      	ldr	r3, [r4, #28]
 800a75e:	4620      	mov	r0, r4
 800a760:	68d9      	ldr	r1, [r3, #12]
 800a762:	f000 f881 	bl	800a868 <_free_r>
 800a766:	69e3      	ldr	r3, [r4, #28]
 800a768:	6819      	ldr	r1, [r3, #0]
 800a76a:	b111      	cbz	r1, 800a772 <_reclaim_reent+0x3a>
 800a76c:	4620      	mov	r0, r4
 800a76e:	f000 f87b 	bl	800a868 <_free_r>
 800a772:	69e3      	ldr	r3, [r4, #28]
 800a774:	689d      	ldr	r5, [r3, #8]
 800a776:	b15d      	cbz	r5, 800a790 <_reclaim_reent+0x58>
 800a778:	4629      	mov	r1, r5
 800a77a:	4620      	mov	r0, r4
 800a77c:	682d      	ldr	r5, [r5, #0]
 800a77e:	f000 f873 	bl	800a868 <_free_r>
 800a782:	e7f8      	b.n	800a776 <_reclaim_reent+0x3e>
 800a784:	680e      	ldr	r6, [r1, #0]
 800a786:	4620      	mov	r0, r4
 800a788:	f000 f86e 	bl	800a868 <_free_r>
 800a78c:	4631      	mov	r1, r6
 800a78e:	e7e1      	b.n	800a754 <_reclaim_reent+0x1c>
 800a790:	6961      	ldr	r1, [r4, #20]
 800a792:	b111      	cbz	r1, 800a79a <_reclaim_reent+0x62>
 800a794:	4620      	mov	r0, r4
 800a796:	f000 f867 	bl	800a868 <_free_r>
 800a79a:	69e1      	ldr	r1, [r4, #28]
 800a79c:	b111      	cbz	r1, 800a7a4 <_reclaim_reent+0x6c>
 800a79e:	4620      	mov	r0, r4
 800a7a0:	f000 f862 	bl	800a868 <_free_r>
 800a7a4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a7a6:	b111      	cbz	r1, 800a7ae <_reclaim_reent+0x76>
 800a7a8:	4620      	mov	r0, r4
 800a7aa:	f000 f85d 	bl	800a868 <_free_r>
 800a7ae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a7b0:	b111      	cbz	r1, 800a7b8 <_reclaim_reent+0x80>
 800a7b2:	4620      	mov	r0, r4
 800a7b4:	f000 f858 	bl	800a868 <_free_r>
 800a7b8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a7ba:	b111      	cbz	r1, 800a7c2 <_reclaim_reent+0x8a>
 800a7bc:	4620      	mov	r0, r4
 800a7be:	f000 f853 	bl	800a868 <_free_r>
 800a7c2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a7c4:	b111      	cbz	r1, 800a7cc <_reclaim_reent+0x94>
 800a7c6:	4620      	mov	r0, r4
 800a7c8:	f000 f84e 	bl	800a868 <_free_r>
 800a7cc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a7ce:	b111      	cbz	r1, 800a7d6 <_reclaim_reent+0x9e>
 800a7d0:	4620      	mov	r0, r4
 800a7d2:	f000 f849 	bl	800a868 <_free_r>
 800a7d6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a7d8:	b111      	cbz	r1, 800a7e0 <_reclaim_reent+0xa8>
 800a7da:	4620      	mov	r0, r4
 800a7dc:	f000 f844 	bl	800a868 <_free_r>
 800a7e0:	6a23      	ldr	r3, [r4, #32]
 800a7e2:	b11b      	cbz	r3, 800a7ec <_reclaim_reent+0xb4>
 800a7e4:	4620      	mov	r0, r4
 800a7e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a7ea:	4718      	bx	r3
 800a7ec:	bd70      	pop	{r4, r5, r6, pc}
 800a7ee:	bf00      	nop
 800a7f0:	20000100 	.word	0x20000100

0800a7f4 <__errno>:
 800a7f4:	4b01      	ldr	r3, [pc, #4]	@ (800a7fc <__errno+0x8>)
 800a7f6:	6818      	ldr	r0, [r3, #0]
 800a7f8:	4770      	bx	lr
 800a7fa:	bf00      	nop
 800a7fc:	20000100 	.word	0x20000100

0800a800 <__libc_init_array>:
 800a800:	b570      	push	{r4, r5, r6, lr}
 800a802:	4d0d      	ldr	r5, [pc, #52]	@ (800a838 <__libc_init_array+0x38>)
 800a804:	4c0d      	ldr	r4, [pc, #52]	@ (800a83c <__libc_init_array+0x3c>)
 800a806:	1b64      	subs	r4, r4, r5
 800a808:	10a4      	asrs	r4, r4, #2
 800a80a:	2600      	movs	r6, #0
 800a80c:	42a6      	cmp	r6, r4
 800a80e:	d109      	bne.n	800a824 <__libc_init_array+0x24>
 800a810:	4d0b      	ldr	r5, [pc, #44]	@ (800a840 <__libc_init_array+0x40>)
 800a812:	4c0c      	ldr	r4, [pc, #48]	@ (800a844 <__libc_init_array+0x44>)
 800a814:	f000 fc64 	bl	800b0e0 <_init>
 800a818:	1b64      	subs	r4, r4, r5
 800a81a:	10a4      	asrs	r4, r4, #2
 800a81c:	2600      	movs	r6, #0
 800a81e:	42a6      	cmp	r6, r4
 800a820:	d105      	bne.n	800a82e <__libc_init_array+0x2e>
 800a822:	bd70      	pop	{r4, r5, r6, pc}
 800a824:	f855 3b04 	ldr.w	r3, [r5], #4
 800a828:	4798      	blx	r3
 800a82a:	3601      	adds	r6, #1
 800a82c:	e7ee      	b.n	800a80c <__libc_init_array+0xc>
 800a82e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a832:	4798      	blx	r3
 800a834:	3601      	adds	r6, #1
 800a836:	e7f2      	b.n	800a81e <__libc_init_array+0x1e>
 800a838:	0800b348 	.word	0x0800b348
 800a83c:	0800b348 	.word	0x0800b348
 800a840:	0800b348 	.word	0x0800b348
 800a844:	0800b34c 	.word	0x0800b34c

0800a848 <__retarget_lock_acquire_recursive>:
 800a848:	4770      	bx	lr

0800a84a <__retarget_lock_release_recursive>:
 800a84a:	4770      	bx	lr

0800a84c <memcpy>:
 800a84c:	440a      	add	r2, r1
 800a84e:	4291      	cmp	r1, r2
 800a850:	f100 33ff 	add.w	r3, r0, #4294967295
 800a854:	d100      	bne.n	800a858 <memcpy+0xc>
 800a856:	4770      	bx	lr
 800a858:	b510      	push	{r4, lr}
 800a85a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a85e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a862:	4291      	cmp	r1, r2
 800a864:	d1f9      	bne.n	800a85a <memcpy+0xe>
 800a866:	bd10      	pop	{r4, pc}

0800a868 <_free_r>:
 800a868:	b538      	push	{r3, r4, r5, lr}
 800a86a:	4605      	mov	r5, r0
 800a86c:	2900      	cmp	r1, #0
 800a86e:	d041      	beq.n	800a8f4 <_free_r+0x8c>
 800a870:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a874:	1f0c      	subs	r4, r1, #4
 800a876:	2b00      	cmp	r3, #0
 800a878:	bfb8      	it	lt
 800a87a:	18e4      	addlt	r4, r4, r3
 800a87c:	f000 f8e0 	bl	800aa40 <__malloc_lock>
 800a880:	4a1d      	ldr	r2, [pc, #116]	@ (800a8f8 <_free_r+0x90>)
 800a882:	6813      	ldr	r3, [r2, #0]
 800a884:	b933      	cbnz	r3, 800a894 <_free_r+0x2c>
 800a886:	6063      	str	r3, [r4, #4]
 800a888:	6014      	str	r4, [r2, #0]
 800a88a:	4628      	mov	r0, r5
 800a88c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a890:	f000 b8dc 	b.w	800aa4c <__malloc_unlock>
 800a894:	42a3      	cmp	r3, r4
 800a896:	d908      	bls.n	800a8aa <_free_r+0x42>
 800a898:	6820      	ldr	r0, [r4, #0]
 800a89a:	1821      	adds	r1, r4, r0
 800a89c:	428b      	cmp	r3, r1
 800a89e:	bf01      	itttt	eq
 800a8a0:	6819      	ldreq	r1, [r3, #0]
 800a8a2:	685b      	ldreq	r3, [r3, #4]
 800a8a4:	1809      	addeq	r1, r1, r0
 800a8a6:	6021      	streq	r1, [r4, #0]
 800a8a8:	e7ed      	b.n	800a886 <_free_r+0x1e>
 800a8aa:	461a      	mov	r2, r3
 800a8ac:	685b      	ldr	r3, [r3, #4]
 800a8ae:	b10b      	cbz	r3, 800a8b4 <_free_r+0x4c>
 800a8b0:	42a3      	cmp	r3, r4
 800a8b2:	d9fa      	bls.n	800a8aa <_free_r+0x42>
 800a8b4:	6811      	ldr	r1, [r2, #0]
 800a8b6:	1850      	adds	r0, r2, r1
 800a8b8:	42a0      	cmp	r0, r4
 800a8ba:	d10b      	bne.n	800a8d4 <_free_r+0x6c>
 800a8bc:	6820      	ldr	r0, [r4, #0]
 800a8be:	4401      	add	r1, r0
 800a8c0:	1850      	adds	r0, r2, r1
 800a8c2:	4283      	cmp	r3, r0
 800a8c4:	6011      	str	r1, [r2, #0]
 800a8c6:	d1e0      	bne.n	800a88a <_free_r+0x22>
 800a8c8:	6818      	ldr	r0, [r3, #0]
 800a8ca:	685b      	ldr	r3, [r3, #4]
 800a8cc:	6053      	str	r3, [r2, #4]
 800a8ce:	4408      	add	r0, r1
 800a8d0:	6010      	str	r0, [r2, #0]
 800a8d2:	e7da      	b.n	800a88a <_free_r+0x22>
 800a8d4:	d902      	bls.n	800a8dc <_free_r+0x74>
 800a8d6:	230c      	movs	r3, #12
 800a8d8:	602b      	str	r3, [r5, #0]
 800a8da:	e7d6      	b.n	800a88a <_free_r+0x22>
 800a8dc:	6820      	ldr	r0, [r4, #0]
 800a8de:	1821      	adds	r1, r4, r0
 800a8e0:	428b      	cmp	r3, r1
 800a8e2:	bf04      	itt	eq
 800a8e4:	6819      	ldreq	r1, [r3, #0]
 800a8e6:	685b      	ldreq	r3, [r3, #4]
 800a8e8:	6063      	str	r3, [r4, #4]
 800a8ea:	bf04      	itt	eq
 800a8ec:	1809      	addeq	r1, r1, r0
 800a8ee:	6021      	streq	r1, [r4, #0]
 800a8f0:	6054      	str	r4, [r2, #4]
 800a8f2:	e7ca      	b.n	800a88a <_free_r+0x22>
 800a8f4:	bd38      	pop	{r3, r4, r5, pc}
 800a8f6:	bf00      	nop
 800a8f8:	20005f30 	.word	0x20005f30

0800a8fc <sbrk_aligned>:
 800a8fc:	b570      	push	{r4, r5, r6, lr}
 800a8fe:	4e0f      	ldr	r6, [pc, #60]	@ (800a93c <sbrk_aligned+0x40>)
 800a900:	460c      	mov	r4, r1
 800a902:	6831      	ldr	r1, [r6, #0]
 800a904:	4605      	mov	r5, r0
 800a906:	b911      	cbnz	r1, 800a90e <sbrk_aligned+0x12>
 800a908:	f000 fba4 	bl	800b054 <_sbrk_r>
 800a90c:	6030      	str	r0, [r6, #0]
 800a90e:	4621      	mov	r1, r4
 800a910:	4628      	mov	r0, r5
 800a912:	f000 fb9f 	bl	800b054 <_sbrk_r>
 800a916:	1c43      	adds	r3, r0, #1
 800a918:	d103      	bne.n	800a922 <sbrk_aligned+0x26>
 800a91a:	f04f 34ff 	mov.w	r4, #4294967295
 800a91e:	4620      	mov	r0, r4
 800a920:	bd70      	pop	{r4, r5, r6, pc}
 800a922:	1cc4      	adds	r4, r0, #3
 800a924:	f024 0403 	bic.w	r4, r4, #3
 800a928:	42a0      	cmp	r0, r4
 800a92a:	d0f8      	beq.n	800a91e <sbrk_aligned+0x22>
 800a92c:	1a21      	subs	r1, r4, r0
 800a92e:	4628      	mov	r0, r5
 800a930:	f000 fb90 	bl	800b054 <_sbrk_r>
 800a934:	3001      	adds	r0, #1
 800a936:	d1f2      	bne.n	800a91e <sbrk_aligned+0x22>
 800a938:	e7ef      	b.n	800a91a <sbrk_aligned+0x1e>
 800a93a:	bf00      	nop
 800a93c:	20005f2c 	.word	0x20005f2c

0800a940 <_malloc_r>:
 800a940:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a944:	1ccd      	adds	r5, r1, #3
 800a946:	f025 0503 	bic.w	r5, r5, #3
 800a94a:	3508      	adds	r5, #8
 800a94c:	2d0c      	cmp	r5, #12
 800a94e:	bf38      	it	cc
 800a950:	250c      	movcc	r5, #12
 800a952:	2d00      	cmp	r5, #0
 800a954:	4606      	mov	r6, r0
 800a956:	db01      	blt.n	800a95c <_malloc_r+0x1c>
 800a958:	42a9      	cmp	r1, r5
 800a95a:	d904      	bls.n	800a966 <_malloc_r+0x26>
 800a95c:	230c      	movs	r3, #12
 800a95e:	6033      	str	r3, [r6, #0]
 800a960:	2000      	movs	r0, #0
 800a962:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a966:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aa3c <_malloc_r+0xfc>
 800a96a:	f000 f869 	bl	800aa40 <__malloc_lock>
 800a96e:	f8d8 3000 	ldr.w	r3, [r8]
 800a972:	461c      	mov	r4, r3
 800a974:	bb44      	cbnz	r4, 800a9c8 <_malloc_r+0x88>
 800a976:	4629      	mov	r1, r5
 800a978:	4630      	mov	r0, r6
 800a97a:	f7ff ffbf 	bl	800a8fc <sbrk_aligned>
 800a97e:	1c43      	adds	r3, r0, #1
 800a980:	4604      	mov	r4, r0
 800a982:	d158      	bne.n	800aa36 <_malloc_r+0xf6>
 800a984:	f8d8 4000 	ldr.w	r4, [r8]
 800a988:	4627      	mov	r7, r4
 800a98a:	2f00      	cmp	r7, #0
 800a98c:	d143      	bne.n	800aa16 <_malloc_r+0xd6>
 800a98e:	2c00      	cmp	r4, #0
 800a990:	d04b      	beq.n	800aa2a <_malloc_r+0xea>
 800a992:	6823      	ldr	r3, [r4, #0]
 800a994:	4639      	mov	r1, r7
 800a996:	4630      	mov	r0, r6
 800a998:	eb04 0903 	add.w	r9, r4, r3
 800a99c:	f000 fb5a 	bl	800b054 <_sbrk_r>
 800a9a0:	4581      	cmp	r9, r0
 800a9a2:	d142      	bne.n	800aa2a <_malloc_r+0xea>
 800a9a4:	6821      	ldr	r1, [r4, #0]
 800a9a6:	1a6d      	subs	r5, r5, r1
 800a9a8:	4629      	mov	r1, r5
 800a9aa:	4630      	mov	r0, r6
 800a9ac:	f7ff ffa6 	bl	800a8fc <sbrk_aligned>
 800a9b0:	3001      	adds	r0, #1
 800a9b2:	d03a      	beq.n	800aa2a <_malloc_r+0xea>
 800a9b4:	6823      	ldr	r3, [r4, #0]
 800a9b6:	442b      	add	r3, r5
 800a9b8:	6023      	str	r3, [r4, #0]
 800a9ba:	f8d8 3000 	ldr.w	r3, [r8]
 800a9be:	685a      	ldr	r2, [r3, #4]
 800a9c0:	bb62      	cbnz	r2, 800aa1c <_malloc_r+0xdc>
 800a9c2:	f8c8 7000 	str.w	r7, [r8]
 800a9c6:	e00f      	b.n	800a9e8 <_malloc_r+0xa8>
 800a9c8:	6822      	ldr	r2, [r4, #0]
 800a9ca:	1b52      	subs	r2, r2, r5
 800a9cc:	d420      	bmi.n	800aa10 <_malloc_r+0xd0>
 800a9ce:	2a0b      	cmp	r2, #11
 800a9d0:	d917      	bls.n	800aa02 <_malloc_r+0xc2>
 800a9d2:	1961      	adds	r1, r4, r5
 800a9d4:	42a3      	cmp	r3, r4
 800a9d6:	6025      	str	r5, [r4, #0]
 800a9d8:	bf18      	it	ne
 800a9da:	6059      	strne	r1, [r3, #4]
 800a9dc:	6863      	ldr	r3, [r4, #4]
 800a9de:	bf08      	it	eq
 800a9e0:	f8c8 1000 	streq.w	r1, [r8]
 800a9e4:	5162      	str	r2, [r4, r5]
 800a9e6:	604b      	str	r3, [r1, #4]
 800a9e8:	4630      	mov	r0, r6
 800a9ea:	f000 f82f 	bl	800aa4c <__malloc_unlock>
 800a9ee:	f104 000b 	add.w	r0, r4, #11
 800a9f2:	1d23      	adds	r3, r4, #4
 800a9f4:	f020 0007 	bic.w	r0, r0, #7
 800a9f8:	1ac2      	subs	r2, r0, r3
 800a9fa:	bf1c      	itt	ne
 800a9fc:	1a1b      	subne	r3, r3, r0
 800a9fe:	50a3      	strne	r3, [r4, r2]
 800aa00:	e7af      	b.n	800a962 <_malloc_r+0x22>
 800aa02:	6862      	ldr	r2, [r4, #4]
 800aa04:	42a3      	cmp	r3, r4
 800aa06:	bf0c      	ite	eq
 800aa08:	f8c8 2000 	streq.w	r2, [r8]
 800aa0c:	605a      	strne	r2, [r3, #4]
 800aa0e:	e7eb      	b.n	800a9e8 <_malloc_r+0xa8>
 800aa10:	4623      	mov	r3, r4
 800aa12:	6864      	ldr	r4, [r4, #4]
 800aa14:	e7ae      	b.n	800a974 <_malloc_r+0x34>
 800aa16:	463c      	mov	r4, r7
 800aa18:	687f      	ldr	r7, [r7, #4]
 800aa1a:	e7b6      	b.n	800a98a <_malloc_r+0x4a>
 800aa1c:	461a      	mov	r2, r3
 800aa1e:	685b      	ldr	r3, [r3, #4]
 800aa20:	42a3      	cmp	r3, r4
 800aa22:	d1fb      	bne.n	800aa1c <_malloc_r+0xdc>
 800aa24:	2300      	movs	r3, #0
 800aa26:	6053      	str	r3, [r2, #4]
 800aa28:	e7de      	b.n	800a9e8 <_malloc_r+0xa8>
 800aa2a:	230c      	movs	r3, #12
 800aa2c:	6033      	str	r3, [r6, #0]
 800aa2e:	4630      	mov	r0, r6
 800aa30:	f000 f80c 	bl	800aa4c <__malloc_unlock>
 800aa34:	e794      	b.n	800a960 <_malloc_r+0x20>
 800aa36:	6005      	str	r5, [r0, #0]
 800aa38:	e7d6      	b.n	800a9e8 <_malloc_r+0xa8>
 800aa3a:	bf00      	nop
 800aa3c:	20005f30 	.word	0x20005f30

0800aa40 <__malloc_lock>:
 800aa40:	4801      	ldr	r0, [pc, #4]	@ (800aa48 <__malloc_lock+0x8>)
 800aa42:	f7ff bf01 	b.w	800a848 <__retarget_lock_acquire_recursive>
 800aa46:	bf00      	nop
 800aa48:	20005f28 	.word	0x20005f28

0800aa4c <__malloc_unlock>:
 800aa4c:	4801      	ldr	r0, [pc, #4]	@ (800aa54 <__malloc_unlock+0x8>)
 800aa4e:	f7ff befc 	b.w	800a84a <__retarget_lock_release_recursive>
 800aa52:	bf00      	nop
 800aa54:	20005f28 	.word	0x20005f28

0800aa58 <__ssputs_r>:
 800aa58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa5c:	688e      	ldr	r6, [r1, #8]
 800aa5e:	461f      	mov	r7, r3
 800aa60:	42be      	cmp	r6, r7
 800aa62:	680b      	ldr	r3, [r1, #0]
 800aa64:	4682      	mov	sl, r0
 800aa66:	460c      	mov	r4, r1
 800aa68:	4690      	mov	r8, r2
 800aa6a:	d82d      	bhi.n	800aac8 <__ssputs_r+0x70>
 800aa6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aa70:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aa74:	d026      	beq.n	800aac4 <__ssputs_r+0x6c>
 800aa76:	6965      	ldr	r5, [r4, #20]
 800aa78:	6909      	ldr	r1, [r1, #16]
 800aa7a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aa7e:	eba3 0901 	sub.w	r9, r3, r1
 800aa82:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aa86:	1c7b      	adds	r3, r7, #1
 800aa88:	444b      	add	r3, r9
 800aa8a:	106d      	asrs	r5, r5, #1
 800aa8c:	429d      	cmp	r5, r3
 800aa8e:	bf38      	it	cc
 800aa90:	461d      	movcc	r5, r3
 800aa92:	0553      	lsls	r3, r2, #21
 800aa94:	d527      	bpl.n	800aae6 <__ssputs_r+0x8e>
 800aa96:	4629      	mov	r1, r5
 800aa98:	f7ff ff52 	bl	800a940 <_malloc_r>
 800aa9c:	4606      	mov	r6, r0
 800aa9e:	b360      	cbz	r0, 800aafa <__ssputs_r+0xa2>
 800aaa0:	6921      	ldr	r1, [r4, #16]
 800aaa2:	464a      	mov	r2, r9
 800aaa4:	f7ff fed2 	bl	800a84c <memcpy>
 800aaa8:	89a3      	ldrh	r3, [r4, #12]
 800aaaa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800aaae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aab2:	81a3      	strh	r3, [r4, #12]
 800aab4:	6126      	str	r6, [r4, #16]
 800aab6:	6165      	str	r5, [r4, #20]
 800aab8:	444e      	add	r6, r9
 800aaba:	eba5 0509 	sub.w	r5, r5, r9
 800aabe:	6026      	str	r6, [r4, #0]
 800aac0:	60a5      	str	r5, [r4, #8]
 800aac2:	463e      	mov	r6, r7
 800aac4:	42be      	cmp	r6, r7
 800aac6:	d900      	bls.n	800aaca <__ssputs_r+0x72>
 800aac8:	463e      	mov	r6, r7
 800aaca:	6820      	ldr	r0, [r4, #0]
 800aacc:	4632      	mov	r2, r6
 800aace:	4641      	mov	r1, r8
 800aad0:	f000 faa6 	bl	800b020 <memmove>
 800aad4:	68a3      	ldr	r3, [r4, #8]
 800aad6:	1b9b      	subs	r3, r3, r6
 800aad8:	60a3      	str	r3, [r4, #8]
 800aada:	6823      	ldr	r3, [r4, #0]
 800aadc:	4433      	add	r3, r6
 800aade:	6023      	str	r3, [r4, #0]
 800aae0:	2000      	movs	r0, #0
 800aae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aae6:	462a      	mov	r2, r5
 800aae8:	f000 fac4 	bl	800b074 <_realloc_r>
 800aaec:	4606      	mov	r6, r0
 800aaee:	2800      	cmp	r0, #0
 800aaf0:	d1e0      	bne.n	800aab4 <__ssputs_r+0x5c>
 800aaf2:	6921      	ldr	r1, [r4, #16]
 800aaf4:	4650      	mov	r0, sl
 800aaf6:	f7ff feb7 	bl	800a868 <_free_r>
 800aafa:	230c      	movs	r3, #12
 800aafc:	f8ca 3000 	str.w	r3, [sl]
 800ab00:	89a3      	ldrh	r3, [r4, #12]
 800ab02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab06:	81a3      	strh	r3, [r4, #12]
 800ab08:	f04f 30ff 	mov.w	r0, #4294967295
 800ab0c:	e7e9      	b.n	800aae2 <__ssputs_r+0x8a>
	...

0800ab10 <_svfiprintf_r>:
 800ab10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab14:	4698      	mov	r8, r3
 800ab16:	898b      	ldrh	r3, [r1, #12]
 800ab18:	061b      	lsls	r3, r3, #24
 800ab1a:	b09d      	sub	sp, #116	@ 0x74
 800ab1c:	4607      	mov	r7, r0
 800ab1e:	460d      	mov	r5, r1
 800ab20:	4614      	mov	r4, r2
 800ab22:	d510      	bpl.n	800ab46 <_svfiprintf_r+0x36>
 800ab24:	690b      	ldr	r3, [r1, #16]
 800ab26:	b973      	cbnz	r3, 800ab46 <_svfiprintf_r+0x36>
 800ab28:	2140      	movs	r1, #64	@ 0x40
 800ab2a:	f7ff ff09 	bl	800a940 <_malloc_r>
 800ab2e:	6028      	str	r0, [r5, #0]
 800ab30:	6128      	str	r0, [r5, #16]
 800ab32:	b930      	cbnz	r0, 800ab42 <_svfiprintf_r+0x32>
 800ab34:	230c      	movs	r3, #12
 800ab36:	603b      	str	r3, [r7, #0]
 800ab38:	f04f 30ff 	mov.w	r0, #4294967295
 800ab3c:	b01d      	add	sp, #116	@ 0x74
 800ab3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab42:	2340      	movs	r3, #64	@ 0x40
 800ab44:	616b      	str	r3, [r5, #20]
 800ab46:	2300      	movs	r3, #0
 800ab48:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab4a:	2320      	movs	r3, #32
 800ab4c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ab50:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab54:	2330      	movs	r3, #48	@ 0x30
 800ab56:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800acf4 <_svfiprintf_r+0x1e4>
 800ab5a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ab5e:	f04f 0901 	mov.w	r9, #1
 800ab62:	4623      	mov	r3, r4
 800ab64:	469a      	mov	sl, r3
 800ab66:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab6a:	b10a      	cbz	r2, 800ab70 <_svfiprintf_r+0x60>
 800ab6c:	2a25      	cmp	r2, #37	@ 0x25
 800ab6e:	d1f9      	bne.n	800ab64 <_svfiprintf_r+0x54>
 800ab70:	ebba 0b04 	subs.w	fp, sl, r4
 800ab74:	d00b      	beq.n	800ab8e <_svfiprintf_r+0x7e>
 800ab76:	465b      	mov	r3, fp
 800ab78:	4622      	mov	r2, r4
 800ab7a:	4629      	mov	r1, r5
 800ab7c:	4638      	mov	r0, r7
 800ab7e:	f7ff ff6b 	bl	800aa58 <__ssputs_r>
 800ab82:	3001      	adds	r0, #1
 800ab84:	f000 80a7 	beq.w	800acd6 <_svfiprintf_r+0x1c6>
 800ab88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ab8a:	445a      	add	r2, fp
 800ab8c:	9209      	str	r2, [sp, #36]	@ 0x24
 800ab8e:	f89a 3000 	ldrb.w	r3, [sl]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	f000 809f 	beq.w	800acd6 <_svfiprintf_r+0x1c6>
 800ab98:	2300      	movs	r3, #0
 800ab9a:	f04f 32ff 	mov.w	r2, #4294967295
 800ab9e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aba2:	f10a 0a01 	add.w	sl, sl, #1
 800aba6:	9304      	str	r3, [sp, #16]
 800aba8:	9307      	str	r3, [sp, #28]
 800abaa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800abae:	931a      	str	r3, [sp, #104]	@ 0x68
 800abb0:	4654      	mov	r4, sl
 800abb2:	2205      	movs	r2, #5
 800abb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abb8:	484e      	ldr	r0, [pc, #312]	@ (800acf4 <_svfiprintf_r+0x1e4>)
 800abba:	f7f5 fb19 	bl	80001f0 <memchr>
 800abbe:	9a04      	ldr	r2, [sp, #16]
 800abc0:	b9d8      	cbnz	r0, 800abfa <_svfiprintf_r+0xea>
 800abc2:	06d0      	lsls	r0, r2, #27
 800abc4:	bf44      	itt	mi
 800abc6:	2320      	movmi	r3, #32
 800abc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800abcc:	0711      	lsls	r1, r2, #28
 800abce:	bf44      	itt	mi
 800abd0:	232b      	movmi	r3, #43	@ 0x2b
 800abd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800abd6:	f89a 3000 	ldrb.w	r3, [sl]
 800abda:	2b2a      	cmp	r3, #42	@ 0x2a
 800abdc:	d015      	beq.n	800ac0a <_svfiprintf_r+0xfa>
 800abde:	9a07      	ldr	r2, [sp, #28]
 800abe0:	4654      	mov	r4, sl
 800abe2:	2000      	movs	r0, #0
 800abe4:	f04f 0c0a 	mov.w	ip, #10
 800abe8:	4621      	mov	r1, r4
 800abea:	f811 3b01 	ldrb.w	r3, [r1], #1
 800abee:	3b30      	subs	r3, #48	@ 0x30
 800abf0:	2b09      	cmp	r3, #9
 800abf2:	d94b      	bls.n	800ac8c <_svfiprintf_r+0x17c>
 800abf4:	b1b0      	cbz	r0, 800ac24 <_svfiprintf_r+0x114>
 800abf6:	9207      	str	r2, [sp, #28]
 800abf8:	e014      	b.n	800ac24 <_svfiprintf_r+0x114>
 800abfa:	eba0 0308 	sub.w	r3, r0, r8
 800abfe:	fa09 f303 	lsl.w	r3, r9, r3
 800ac02:	4313      	orrs	r3, r2
 800ac04:	9304      	str	r3, [sp, #16]
 800ac06:	46a2      	mov	sl, r4
 800ac08:	e7d2      	b.n	800abb0 <_svfiprintf_r+0xa0>
 800ac0a:	9b03      	ldr	r3, [sp, #12]
 800ac0c:	1d19      	adds	r1, r3, #4
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	9103      	str	r1, [sp, #12]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	bfbb      	ittet	lt
 800ac16:	425b      	neglt	r3, r3
 800ac18:	f042 0202 	orrlt.w	r2, r2, #2
 800ac1c:	9307      	strge	r3, [sp, #28]
 800ac1e:	9307      	strlt	r3, [sp, #28]
 800ac20:	bfb8      	it	lt
 800ac22:	9204      	strlt	r2, [sp, #16]
 800ac24:	7823      	ldrb	r3, [r4, #0]
 800ac26:	2b2e      	cmp	r3, #46	@ 0x2e
 800ac28:	d10a      	bne.n	800ac40 <_svfiprintf_r+0x130>
 800ac2a:	7863      	ldrb	r3, [r4, #1]
 800ac2c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac2e:	d132      	bne.n	800ac96 <_svfiprintf_r+0x186>
 800ac30:	9b03      	ldr	r3, [sp, #12]
 800ac32:	1d1a      	adds	r2, r3, #4
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	9203      	str	r2, [sp, #12]
 800ac38:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ac3c:	3402      	adds	r4, #2
 800ac3e:	9305      	str	r3, [sp, #20]
 800ac40:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ad04 <_svfiprintf_r+0x1f4>
 800ac44:	7821      	ldrb	r1, [r4, #0]
 800ac46:	2203      	movs	r2, #3
 800ac48:	4650      	mov	r0, sl
 800ac4a:	f7f5 fad1 	bl	80001f0 <memchr>
 800ac4e:	b138      	cbz	r0, 800ac60 <_svfiprintf_r+0x150>
 800ac50:	9b04      	ldr	r3, [sp, #16]
 800ac52:	eba0 000a 	sub.w	r0, r0, sl
 800ac56:	2240      	movs	r2, #64	@ 0x40
 800ac58:	4082      	lsls	r2, r0
 800ac5a:	4313      	orrs	r3, r2
 800ac5c:	3401      	adds	r4, #1
 800ac5e:	9304      	str	r3, [sp, #16]
 800ac60:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac64:	4824      	ldr	r0, [pc, #144]	@ (800acf8 <_svfiprintf_r+0x1e8>)
 800ac66:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ac6a:	2206      	movs	r2, #6
 800ac6c:	f7f5 fac0 	bl	80001f0 <memchr>
 800ac70:	2800      	cmp	r0, #0
 800ac72:	d036      	beq.n	800ace2 <_svfiprintf_r+0x1d2>
 800ac74:	4b21      	ldr	r3, [pc, #132]	@ (800acfc <_svfiprintf_r+0x1ec>)
 800ac76:	bb1b      	cbnz	r3, 800acc0 <_svfiprintf_r+0x1b0>
 800ac78:	9b03      	ldr	r3, [sp, #12]
 800ac7a:	3307      	adds	r3, #7
 800ac7c:	f023 0307 	bic.w	r3, r3, #7
 800ac80:	3308      	adds	r3, #8
 800ac82:	9303      	str	r3, [sp, #12]
 800ac84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac86:	4433      	add	r3, r6
 800ac88:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac8a:	e76a      	b.n	800ab62 <_svfiprintf_r+0x52>
 800ac8c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac90:	460c      	mov	r4, r1
 800ac92:	2001      	movs	r0, #1
 800ac94:	e7a8      	b.n	800abe8 <_svfiprintf_r+0xd8>
 800ac96:	2300      	movs	r3, #0
 800ac98:	3401      	adds	r4, #1
 800ac9a:	9305      	str	r3, [sp, #20]
 800ac9c:	4619      	mov	r1, r3
 800ac9e:	f04f 0c0a 	mov.w	ip, #10
 800aca2:	4620      	mov	r0, r4
 800aca4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aca8:	3a30      	subs	r2, #48	@ 0x30
 800acaa:	2a09      	cmp	r2, #9
 800acac:	d903      	bls.n	800acb6 <_svfiprintf_r+0x1a6>
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d0c6      	beq.n	800ac40 <_svfiprintf_r+0x130>
 800acb2:	9105      	str	r1, [sp, #20]
 800acb4:	e7c4      	b.n	800ac40 <_svfiprintf_r+0x130>
 800acb6:	fb0c 2101 	mla	r1, ip, r1, r2
 800acba:	4604      	mov	r4, r0
 800acbc:	2301      	movs	r3, #1
 800acbe:	e7f0      	b.n	800aca2 <_svfiprintf_r+0x192>
 800acc0:	ab03      	add	r3, sp, #12
 800acc2:	9300      	str	r3, [sp, #0]
 800acc4:	462a      	mov	r2, r5
 800acc6:	4b0e      	ldr	r3, [pc, #56]	@ (800ad00 <_svfiprintf_r+0x1f0>)
 800acc8:	a904      	add	r1, sp, #16
 800acca:	4638      	mov	r0, r7
 800accc:	f3af 8000 	nop.w
 800acd0:	1c42      	adds	r2, r0, #1
 800acd2:	4606      	mov	r6, r0
 800acd4:	d1d6      	bne.n	800ac84 <_svfiprintf_r+0x174>
 800acd6:	89ab      	ldrh	r3, [r5, #12]
 800acd8:	065b      	lsls	r3, r3, #25
 800acda:	f53f af2d 	bmi.w	800ab38 <_svfiprintf_r+0x28>
 800acde:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ace0:	e72c      	b.n	800ab3c <_svfiprintf_r+0x2c>
 800ace2:	ab03      	add	r3, sp, #12
 800ace4:	9300      	str	r3, [sp, #0]
 800ace6:	462a      	mov	r2, r5
 800ace8:	4b05      	ldr	r3, [pc, #20]	@ (800ad00 <_svfiprintf_r+0x1f0>)
 800acea:	a904      	add	r1, sp, #16
 800acec:	4638      	mov	r0, r7
 800acee:	f000 f879 	bl	800ade4 <_printf_i>
 800acf2:	e7ed      	b.n	800acd0 <_svfiprintf_r+0x1c0>
 800acf4:	0800b30c 	.word	0x0800b30c
 800acf8:	0800b316 	.word	0x0800b316
 800acfc:	00000000 	.word	0x00000000
 800ad00:	0800aa59 	.word	0x0800aa59
 800ad04:	0800b312 	.word	0x0800b312

0800ad08 <_printf_common>:
 800ad08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad0c:	4616      	mov	r6, r2
 800ad0e:	4698      	mov	r8, r3
 800ad10:	688a      	ldr	r2, [r1, #8]
 800ad12:	690b      	ldr	r3, [r1, #16]
 800ad14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ad18:	4293      	cmp	r3, r2
 800ad1a:	bfb8      	it	lt
 800ad1c:	4613      	movlt	r3, r2
 800ad1e:	6033      	str	r3, [r6, #0]
 800ad20:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ad24:	4607      	mov	r7, r0
 800ad26:	460c      	mov	r4, r1
 800ad28:	b10a      	cbz	r2, 800ad2e <_printf_common+0x26>
 800ad2a:	3301      	adds	r3, #1
 800ad2c:	6033      	str	r3, [r6, #0]
 800ad2e:	6823      	ldr	r3, [r4, #0]
 800ad30:	0699      	lsls	r1, r3, #26
 800ad32:	bf42      	ittt	mi
 800ad34:	6833      	ldrmi	r3, [r6, #0]
 800ad36:	3302      	addmi	r3, #2
 800ad38:	6033      	strmi	r3, [r6, #0]
 800ad3a:	6825      	ldr	r5, [r4, #0]
 800ad3c:	f015 0506 	ands.w	r5, r5, #6
 800ad40:	d106      	bne.n	800ad50 <_printf_common+0x48>
 800ad42:	f104 0a19 	add.w	sl, r4, #25
 800ad46:	68e3      	ldr	r3, [r4, #12]
 800ad48:	6832      	ldr	r2, [r6, #0]
 800ad4a:	1a9b      	subs	r3, r3, r2
 800ad4c:	42ab      	cmp	r3, r5
 800ad4e:	dc26      	bgt.n	800ad9e <_printf_common+0x96>
 800ad50:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ad54:	6822      	ldr	r2, [r4, #0]
 800ad56:	3b00      	subs	r3, #0
 800ad58:	bf18      	it	ne
 800ad5a:	2301      	movne	r3, #1
 800ad5c:	0692      	lsls	r2, r2, #26
 800ad5e:	d42b      	bmi.n	800adb8 <_printf_common+0xb0>
 800ad60:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ad64:	4641      	mov	r1, r8
 800ad66:	4638      	mov	r0, r7
 800ad68:	47c8      	blx	r9
 800ad6a:	3001      	adds	r0, #1
 800ad6c:	d01e      	beq.n	800adac <_printf_common+0xa4>
 800ad6e:	6823      	ldr	r3, [r4, #0]
 800ad70:	6922      	ldr	r2, [r4, #16]
 800ad72:	f003 0306 	and.w	r3, r3, #6
 800ad76:	2b04      	cmp	r3, #4
 800ad78:	bf02      	ittt	eq
 800ad7a:	68e5      	ldreq	r5, [r4, #12]
 800ad7c:	6833      	ldreq	r3, [r6, #0]
 800ad7e:	1aed      	subeq	r5, r5, r3
 800ad80:	68a3      	ldr	r3, [r4, #8]
 800ad82:	bf0c      	ite	eq
 800ad84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ad88:	2500      	movne	r5, #0
 800ad8a:	4293      	cmp	r3, r2
 800ad8c:	bfc4      	itt	gt
 800ad8e:	1a9b      	subgt	r3, r3, r2
 800ad90:	18ed      	addgt	r5, r5, r3
 800ad92:	2600      	movs	r6, #0
 800ad94:	341a      	adds	r4, #26
 800ad96:	42b5      	cmp	r5, r6
 800ad98:	d11a      	bne.n	800add0 <_printf_common+0xc8>
 800ad9a:	2000      	movs	r0, #0
 800ad9c:	e008      	b.n	800adb0 <_printf_common+0xa8>
 800ad9e:	2301      	movs	r3, #1
 800ada0:	4652      	mov	r2, sl
 800ada2:	4641      	mov	r1, r8
 800ada4:	4638      	mov	r0, r7
 800ada6:	47c8      	blx	r9
 800ada8:	3001      	adds	r0, #1
 800adaa:	d103      	bne.n	800adb4 <_printf_common+0xac>
 800adac:	f04f 30ff 	mov.w	r0, #4294967295
 800adb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adb4:	3501      	adds	r5, #1
 800adb6:	e7c6      	b.n	800ad46 <_printf_common+0x3e>
 800adb8:	18e1      	adds	r1, r4, r3
 800adba:	1c5a      	adds	r2, r3, #1
 800adbc:	2030      	movs	r0, #48	@ 0x30
 800adbe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800adc2:	4422      	add	r2, r4
 800adc4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800adc8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800adcc:	3302      	adds	r3, #2
 800adce:	e7c7      	b.n	800ad60 <_printf_common+0x58>
 800add0:	2301      	movs	r3, #1
 800add2:	4622      	mov	r2, r4
 800add4:	4641      	mov	r1, r8
 800add6:	4638      	mov	r0, r7
 800add8:	47c8      	blx	r9
 800adda:	3001      	adds	r0, #1
 800addc:	d0e6      	beq.n	800adac <_printf_common+0xa4>
 800adde:	3601      	adds	r6, #1
 800ade0:	e7d9      	b.n	800ad96 <_printf_common+0x8e>
	...

0800ade4 <_printf_i>:
 800ade4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ade8:	7e0f      	ldrb	r7, [r1, #24]
 800adea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800adec:	2f78      	cmp	r7, #120	@ 0x78
 800adee:	4691      	mov	r9, r2
 800adf0:	4680      	mov	r8, r0
 800adf2:	460c      	mov	r4, r1
 800adf4:	469a      	mov	sl, r3
 800adf6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800adfa:	d807      	bhi.n	800ae0c <_printf_i+0x28>
 800adfc:	2f62      	cmp	r7, #98	@ 0x62
 800adfe:	d80a      	bhi.n	800ae16 <_printf_i+0x32>
 800ae00:	2f00      	cmp	r7, #0
 800ae02:	f000 80d1 	beq.w	800afa8 <_printf_i+0x1c4>
 800ae06:	2f58      	cmp	r7, #88	@ 0x58
 800ae08:	f000 80b8 	beq.w	800af7c <_printf_i+0x198>
 800ae0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae10:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ae14:	e03a      	b.n	800ae8c <_printf_i+0xa8>
 800ae16:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ae1a:	2b15      	cmp	r3, #21
 800ae1c:	d8f6      	bhi.n	800ae0c <_printf_i+0x28>
 800ae1e:	a101      	add	r1, pc, #4	@ (adr r1, 800ae24 <_printf_i+0x40>)
 800ae20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ae24:	0800ae7d 	.word	0x0800ae7d
 800ae28:	0800ae91 	.word	0x0800ae91
 800ae2c:	0800ae0d 	.word	0x0800ae0d
 800ae30:	0800ae0d 	.word	0x0800ae0d
 800ae34:	0800ae0d 	.word	0x0800ae0d
 800ae38:	0800ae0d 	.word	0x0800ae0d
 800ae3c:	0800ae91 	.word	0x0800ae91
 800ae40:	0800ae0d 	.word	0x0800ae0d
 800ae44:	0800ae0d 	.word	0x0800ae0d
 800ae48:	0800ae0d 	.word	0x0800ae0d
 800ae4c:	0800ae0d 	.word	0x0800ae0d
 800ae50:	0800af8f 	.word	0x0800af8f
 800ae54:	0800aebb 	.word	0x0800aebb
 800ae58:	0800af49 	.word	0x0800af49
 800ae5c:	0800ae0d 	.word	0x0800ae0d
 800ae60:	0800ae0d 	.word	0x0800ae0d
 800ae64:	0800afb1 	.word	0x0800afb1
 800ae68:	0800ae0d 	.word	0x0800ae0d
 800ae6c:	0800aebb 	.word	0x0800aebb
 800ae70:	0800ae0d 	.word	0x0800ae0d
 800ae74:	0800ae0d 	.word	0x0800ae0d
 800ae78:	0800af51 	.word	0x0800af51
 800ae7c:	6833      	ldr	r3, [r6, #0]
 800ae7e:	1d1a      	adds	r2, r3, #4
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	6032      	str	r2, [r6, #0]
 800ae84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae88:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ae8c:	2301      	movs	r3, #1
 800ae8e:	e09c      	b.n	800afca <_printf_i+0x1e6>
 800ae90:	6833      	ldr	r3, [r6, #0]
 800ae92:	6820      	ldr	r0, [r4, #0]
 800ae94:	1d19      	adds	r1, r3, #4
 800ae96:	6031      	str	r1, [r6, #0]
 800ae98:	0606      	lsls	r6, r0, #24
 800ae9a:	d501      	bpl.n	800aea0 <_printf_i+0xbc>
 800ae9c:	681d      	ldr	r5, [r3, #0]
 800ae9e:	e003      	b.n	800aea8 <_printf_i+0xc4>
 800aea0:	0645      	lsls	r5, r0, #25
 800aea2:	d5fb      	bpl.n	800ae9c <_printf_i+0xb8>
 800aea4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aea8:	2d00      	cmp	r5, #0
 800aeaa:	da03      	bge.n	800aeb4 <_printf_i+0xd0>
 800aeac:	232d      	movs	r3, #45	@ 0x2d
 800aeae:	426d      	negs	r5, r5
 800aeb0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aeb4:	4858      	ldr	r0, [pc, #352]	@ (800b018 <_printf_i+0x234>)
 800aeb6:	230a      	movs	r3, #10
 800aeb8:	e011      	b.n	800aede <_printf_i+0xfa>
 800aeba:	6821      	ldr	r1, [r4, #0]
 800aebc:	6833      	ldr	r3, [r6, #0]
 800aebe:	0608      	lsls	r0, r1, #24
 800aec0:	f853 5b04 	ldr.w	r5, [r3], #4
 800aec4:	d402      	bmi.n	800aecc <_printf_i+0xe8>
 800aec6:	0649      	lsls	r1, r1, #25
 800aec8:	bf48      	it	mi
 800aeca:	b2ad      	uxthmi	r5, r5
 800aecc:	2f6f      	cmp	r7, #111	@ 0x6f
 800aece:	4852      	ldr	r0, [pc, #328]	@ (800b018 <_printf_i+0x234>)
 800aed0:	6033      	str	r3, [r6, #0]
 800aed2:	bf14      	ite	ne
 800aed4:	230a      	movne	r3, #10
 800aed6:	2308      	moveq	r3, #8
 800aed8:	2100      	movs	r1, #0
 800aeda:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aede:	6866      	ldr	r6, [r4, #4]
 800aee0:	60a6      	str	r6, [r4, #8]
 800aee2:	2e00      	cmp	r6, #0
 800aee4:	db05      	blt.n	800aef2 <_printf_i+0x10e>
 800aee6:	6821      	ldr	r1, [r4, #0]
 800aee8:	432e      	orrs	r6, r5
 800aeea:	f021 0104 	bic.w	r1, r1, #4
 800aeee:	6021      	str	r1, [r4, #0]
 800aef0:	d04b      	beq.n	800af8a <_printf_i+0x1a6>
 800aef2:	4616      	mov	r6, r2
 800aef4:	fbb5 f1f3 	udiv	r1, r5, r3
 800aef8:	fb03 5711 	mls	r7, r3, r1, r5
 800aefc:	5dc7      	ldrb	r7, [r0, r7]
 800aefe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800af02:	462f      	mov	r7, r5
 800af04:	42bb      	cmp	r3, r7
 800af06:	460d      	mov	r5, r1
 800af08:	d9f4      	bls.n	800aef4 <_printf_i+0x110>
 800af0a:	2b08      	cmp	r3, #8
 800af0c:	d10b      	bne.n	800af26 <_printf_i+0x142>
 800af0e:	6823      	ldr	r3, [r4, #0]
 800af10:	07df      	lsls	r7, r3, #31
 800af12:	d508      	bpl.n	800af26 <_printf_i+0x142>
 800af14:	6923      	ldr	r3, [r4, #16]
 800af16:	6861      	ldr	r1, [r4, #4]
 800af18:	4299      	cmp	r1, r3
 800af1a:	bfde      	ittt	le
 800af1c:	2330      	movle	r3, #48	@ 0x30
 800af1e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800af22:	f106 36ff 	addle.w	r6, r6, #4294967295
 800af26:	1b92      	subs	r2, r2, r6
 800af28:	6122      	str	r2, [r4, #16]
 800af2a:	f8cd a000 	str.w	sl, [sp]
 800af2e:	464b      	mov	r3, r9
 800af30:	aa03      	add	r2, sp, #12
 800af32:	4621      	mov	r1, r4
 800af34:	4640      	mov	r0, r8
 800af36:	f7ff fee7 	bl	800ad08 <_printf_common>
 800af3a:	3001      	adds	r0, #1
 800af3c:	d14a      	bne.n	800afd4 <_printf_i+0x1f0>
 800af3e:	f04f 30ff 	mov.w	r0, #4294967295
 800af42:	b004      	add	sp, #16
 800af44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af48:	6823      	ldr	r3, [r4, #0]
 800af4a:	f043 0320 	orr.w	r3, r3, #32
 800af4e:	6023      	str	r3, [r4, #0]
 800af50:	4832      	ldr	r0, [pc, #200]	@ (800b01c <_printf_i+0x238>)
 800af52:	2778      	movs	r7, #120	@ 0x78
 800af54:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800af58:	6823      	ldr	r3, [r4, #0]
 800af5a:	6831      	ldr	r1, [r6, #0]
 800af5c:	061f      	lsls	r7, r3, #24
 800af5e:	f851 5b04 	ldr.w	r5, [r1], #4
 800af62:	d402      	bmi.n	800af6a <_printf_i+0x186>
 800af64:	065f      	lsls	r7, r3, #25
 800af66:	bf48      	it	mi
 800af68:	b2ad      	uxthmi	r5, r5
 800af6a:	6031      	str	r1, [r6, #0]
 800af6c:	07d9      	lsls	r1, r3, #31
 800af6e:	bf44      	itt	mi
 800af70:	f043 0320 	orrmi.w	r3, r3, #32
 800af74:	6023      	strmi	r3, [r4, #0]
 800af76:	b11d      	cbz	r5, 800af80 <_printf_i+0x19c>
 800af78:	2310      	movs	r3, #16
 800af7a:	e7ad      	b.n	800aed8 <_printf_i+0xf4>
 800af7c:	4826      	ldr	r0, [pc, #152]	@ (800b018 <_printf_i+0x234>)
 800af7e:	e7e9      	b.n	800af54 <_printf_i+0x170>
 800af80:	6823      	ldr	r3, [r4, #0]
 800af82:	f023 0320 	bic.w	r3, r3, #32
 800af86:	6023      	str	r3, [r4, #0]
 800af88:	e7f6      	b.n	800af78 <_printf_i+0x194>
 800af8a:	4616      	mov	r6, r2
 800af8c:	e7bd      	b.n	800af0a <_printf_i+0x126>
 800af8e:	6833      	ldr	r3, [r6, #0]
 800af90:	6825      	ldr	r5, [r4, #0]
 800af92:	6961      	ldr	r1, [r4, #20]
 800af94:	1d18      	adds	r0, r3, #4
 800af96:	6030      	str	r0, [r6, #0]
 800af98:	062e      	lsls	r6, r5, #24
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	d501      	bpl.n	800afa2 <_printf_i+0x1be>
 800af9e:	6019      	str	r1, [r3, #0]
 800afa0:	e002      	b.n	800afa8 <_printf_i+0x1c4>
 800afa2:	0668      	lsls	r0, r5, #25
 800afa4:	d5fb      	bpl.n	800af9e <_printf_i+0x1ba>
 800afa6:	8019      	strh	r1, [r3, #0]
 800afa8:	2300      	movs	r3, #0
 800afaa:	6123      	str	r3, [r4, #16]
 800afac:	4616      	mov	r6, r2
 800afae:	e7bc      	b.n	800af2a <_printf_i+0x146>
 800afb0:	6833      	ldr	r3, [r6, #0]
 800afb2:	1d1a      	adds	r2, r3, #4
 800afb4:	6032      	str	r2, [r6, #0]
 800afb6:	681e      	ldr	r6, [r3, #0]
 800afb8:	6862      	ldr	r2, [r4, #4]
 800afba:	2100      	movs	r1, #0
 800afbc:	4630      	mov	r0, r6
 800afbe:	f7f5 f917 	bl	80001f0 <memchr>
 800afc2:	b108      	cbz	r0, 800afc8 <_printf_i+0x1e4>
 800afc4:	1b80      	subs	r0, r0, r6
 800afc6:	6060      	str	r0, [r4, #4]
 800afc8:	6863      	ldr	r3, [r4, #4]
 800afca:	6123      	str	r3, [r4, #16]
 800afcc:	2300      	movs	r3, #0
 800afce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afd2:	e7aa      	b.n	800af2a <_printf_i+0x146>
 800afd4:	6923      	ldr	r3, [r4, #16]
 800afd6:	4632      	mov	r2, r6
 800afd8:	4649      	mov	r1, r9
 800afda:	4640      	mov	r0, r8
 800afdc:	47d0      	blx	sl
 800afde:	3001      	adds	r0, #1
 800afe0:	d0ad      	beq.n	800af3e <_printf_i+0x15a>
 800afe2:	6823      	ldr	r3, [r4, #0]
 800afe4:	079b      	lsls	r3, r3, #30
 800afe6:	d413      	bmi.n	800b010 <_printf_i+0x22c>
 800afe8:	68e0      	ldr	r0, [r4, #12]
 800afea:	9b03      	ldr	r3, [sp, #12]
 800afec:	4298      	cmp	r0, r3
 800afee:	bfb8      	it	lt
 800aff0:	4618      	movlt	r0, r3
 800aff2:	e7a6      	b.n	800af42 <_printf_i+0x15e>
 800aff4:	2301      	movs	r3, #1
 800aff6:	4632      	mov	r2, r6
 800aff8:	4649      	mov	r1, r9
 800affa:	4640      	mov	r0, r8
 800affc:	47d0      	blx	sl
 800affe:	3001      	adds	r0, #1
 800b000:	d09d      	beq.n	800af3e <_printf_i+0x15a>
 800b002:	3501      	adds	r5, #1
 800b004:	68e3      	ldr	r3, [r4, #12]
 800b006:	9903      	ldr	r1, [sp, #12]
 800b008:	1a5b      	subs	r3, r3, r1
 800b00a:	42ab      	cmp	r3, r5
 800b00c:	dcf2      	bgt.n	800aff4 <_printf_i+0x210>
 800b00e:	e7eb      	b.n	800afe8 <_printf_i+0x204>
 800b010:	2500      	movs	r5, #0
 800b012:	f104 0619 	add.w	r6, r4, #25
 800b016:	e7f5      	b.n	800b004 <_printf_i+0x220>
 800b018:	0800b31d 	.word	0x0800b31d
 800b01c:	0800b32e 	.word	0x0800b32e

0800b020 <memmove>:
 800b020:	4288      	cmp	r0, r1
 800b022:	b510      	push	{r4, lr}
 800b024:	eb01 0402 	add.w	r4, r1, r2
 800b028:	d902      	bls.n	800b030 <memmove+0x10>
 800b02a:	4284      	cmp	r4, r0
 800b02c:	4623      	mov	r3, r4
 800b02e:	d807      	bhi.n	800b040 <memmove+0x20>
 800b030:	1e43      	subs	r3, r0, #1
 800b032:	42a1      	cmp	r1, r4
 800b034:	d008      	beq.n	800b048 <memmove+0x28>
 800b036:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b03a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b03e:	e7f8      	b.n	800b032 <memmove+0x12>
 800b040:	4402      	add	r2, r0
 800b042:	4601      	mov	r1, r0
 800b044:	428a      	cmp	r2, r1
 800b046:	d100      	bne.n	800b04a <memmove+0x2a>
 800b048:	bd10      	pop	{r4, pc}
 800b04a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b04e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b052:	e7f7      	b.n	800b044 <memmove+0x24>

0800b054 <_sbrk_r>:
 800b054:	b538      	push	{r3, r4, r5, lr}
 800b056:	4d06      	ldr	r5, [pc, #24]	@ (800b070 <_sbrk_r+0x1c>)
 800b058:	2300      	movs	r3, #0
 800b05a:	4604      	mov	r4, r0
 800b05c:	4608      	mov	r0, r1
 800b05e:	602b      	str	r3, [r5, #0]
 800b060:	f7f5 fea4 	bl	8000dac <_sbrk>
 800b064:	1c43      	adds	r3, r0, #1
 800b066:	d102      	bne.n	800b06e <_sbrk_r+0x1a>
 800b068:	682b      	ldr	r3, [r5, #0]
 800b06a:	b103      	cbz	r3, 800b06e <_sbrk_r+0x1a>
 800b06c:	6023      	str	r3, [r4, #0]
 800b06e:	bd38      	pop	{r3, r4, r5, pc}
 800b070:	20005f24 	.word	0x20005f24

0800b074 <_realloc_r>:
 800b074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b078:	4607      	mov	r7, r0
 800b07a:	4614      	mov	r4, r2
 800b07c:	460d      	mov	r5, r1
 800b07e:	b921      	cbnz	r1, 800b08a <_realloc_r+0x16>
 800b080:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b084:	4611      	mov	r1, r2
 800b086:	f7ff bc5b 	b.w	800a940 <_malloc_r>
 800b08a:	b92a      	cbnz	r2, 800b098 <_realloc_r+0x24>
 800b08c:	f7ff fbec 	bl	800a868 <_free_r>
 800b090:	4625      	mov	r5, r4
 800b092:	4628      	mov	r0, r5
 800b094:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b098:	f000 f81a 	bl	800b0d0 <_malloc_usable_size_r>
 800b09c:	4284      	cmp	r4, r0
 800b09e:	4606      	mov	r6, r0
 800b0a0:	d802      	bhi.n	800b0a8 <_realloc_r+0x34>
 800b0a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b0a6:	d8f4      	bhi.n	800b092 <_realloc_r+0x1e>
 800b0a8:	4621      	mov	r1, r4
 800b0aa:	4638      	mov	r0, r7
 800b0ac:	f7ff fc48 	bl	800a940 <_malloc_r>
 800b0b0:	4680      	mov	r8, r0
 800b0b2:	b908      	cbnz	r0, 800b0b8 <_realloc_r+0x44>
 800b0b4:	4645      	mov	r5, r8
 800b0b6:	e7ec      	b.n	800b092 <_realloc_r+0x1e>
 800b0b8:	42b4      	cmp	r4, r6
 800b0ba:	4622      	mov	r2, r4
 800b0bc:	4629      	mov	r1, r5
 800b0be:	bf28      	it	cs
 800b0c0:	4632      	movcs	r2, r6
 800b0c2:	f7ff fbc3 	bl	800a84c <memcpy>
 800b0c6:	4629      	mov	r1, r5
 800b0c8:	4638      	mov	r0, r7
 800b0ca:	f7ff fbcd 	bl	800a868 <_free_r>
 800b0ce:	e7f1      	b.n	800b0b4 <_realloc_r+0x40>

0800b0d0 <_malloc_usable_size_r>:
 800b0d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b0d4:	1f18      	subs	r0, r3, #4
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	bfbc      	itt	lt
 800b0da:	580b      	ldrlt	r3, [r1, r0]
 800b0dc:	18c0      	addlt	r0, r0, r3
 800b0de:	4770      	bx	lr

0800b0e0 <_init>:
 800b0e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0e2:	bf00      	nop
 800b0e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0e6:	bc08      	pop	{r3}
 800b0e8:	469e      	mov	lr, r3
 800b0ea:	4770      	bx	lr

0800b0ec <_fini>:
 800b0ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0ee:	bf00      	nop
 800b0f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0f2:	bc08      	pop	{r3}
 800b0f4:	469e      	mov	lr, r3
 800b0f6:	4770      	bx	lr
