DECL|AdcClockSelection|member|uint32_t AdcClockSelection; /*!< ADC clock source
DECL|CR_REG_INDEX|macro|CR_REG_INDEX
DECL|HSEPrediv2Value|member|uint32_t HSEPrediv2Value; /*!< The Prediv2 factor value.
DECL|HSEPrediv2Value|member|uint32_t HSEPrediv2Value; /*!< The Prediv2 factor value.
DECL|HSEPredivValue|member|uint32_t HSEPredivValue; /*!< The Prediv1 factor value (named PREDIV1 or PLLXTPRE in RM)
DECL|HSEState|member|uint32_t HSEState; /*!< The new state of the HSE.
DECL|HSICalibrationValue|member|uint32_t HSICalibrationValue; /*!< The HSI calibration trimming value (default is RCC_HSICALIBRATION_DEFAULT).
DECL|HSIState|member|uint32_t HSIState; /*!< The new state of the HSI.
DECL|I2s2ClockSelection|member|uint32_t I2s2ClockSelection; /*!< I2S2 clock source
DECL|I2s3ClockSelection|member|uint32_t I2s3ClockSelection; /*!< I2S3 clock source
DECL|IS_RCC_ADCPLLCLK_DIV|macro|IS_RCC_ADCPLLCLK_DIV
DECL|IS_RCC_HSE_PREDIV2|macro|IS_RCC_HSE_PREDIV2
DECL|IS_RCC_HSE_PREDIV|macro|IS_RCC_HSE_PREDIV
DECL|IS_RCC_HSE_PREDIV|macro|IS_RCC_HSE_PREDIV
DECL|IS_RCC_I2S2CLKSOURCE|macro|IS_RCC_I2S2CLKSOURCE
DECL|IS_RCC_I2S2CLKSOURCE|macro|IS_RCC_I2S2CLKSOURCE
DECL|IS_RCC_I2S3CLKSOURCE|macro|IS_RCC_I2S3CLKSOURCE
DECL|IS_RCC_I2S3CLKSOURCE|macro|IS_RCC_I2S3CLKSOURCE
DECL|IS_RCC_MCO1SOURCE|macro|IS_RCC_MCO1SOURCE
DECL|IS_RCC_MCO1SOURCE|macro|IS_RCC_MCO1SOURCE
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PERIPHCLOCK|macro|IS_RCC_PERIPHCLOCK
DECL|IS_RCC_PLL2_MUL|macro|IS_RCC_PLL2_MUL
DECL|IS_RCC_PLL2|macro|IS_RCC_PLL2
DECL|IS_RCC_PLLI2S_MUL|macro|IS_RCC_PLLI2S_MUL
DECL|IS_RCC_PLL_MUL|macro|IS_RCC_PLL_MUL
DECL|IS_RCC_PLL_MUL|macro|IS_RCC_PLL_MUL
DECL|IS_RCC_PREDIV1_SOURCE|macro|IS_RCC_PREDIV1_SOURCE
DECL|IS_RCC_USBPLLCLK_DIV|macro|IS_RCC_USBPLLCLK_DIV
DECL|IS_RCC_USBPLLCLK_DIV|macro|IS_RCC_USBPLLCLK_DIV
DECL|LSEState|member|uint32_t LSEState; /*!< The new state of the LSE.
DECL|LSIState|member|uint32_t LSIState; /*!< The new state of the LSI.
DECL|OscillatorType|member|uint32_t OscillatorType; /*!< The oscillators to be configured.
DECL|PLL2MUL|member|uint32_t PLL2MUL; /*!< PLL2MUL: Multiplication factor for PLL2 VCO input clock
DECL|PLL2ON_BITNUMBER|macro|PLL2ON_BITNUMBER
DECL|PLL2State|member|uint32_t PLL2State; /*!< The new state of the PLL2.
DECL|PLL2_TIMEOUT_VALUE|macro|PLL2_TIMEOUT_VALUE
DECL|PLL2|member|RCC_PLL2InitTypeDef PLL2; /*!< PLL2 structure parameters */
DECL|PLLI2SMUL|member|uint32_t PLLI2SMUL; /*!< PLLI2SMUL: Multiplication factor for PLLI2S VCO input clock
DECL|PLLI2SON_BITNUMBER|macro|PLLI2SON_BITNUMBER
DECL|PLLI2S_TIMEOUT_VALUE|macro|PLLI2S_TIMEOUT_VALUE
DECL|PLLI2S|member|RCC_PLLI2SInitTypeDef PLLI2S; /*!< PLL I2S structure parameters
DECL|PLL|member|RCC_PLLInitTypeDef PLL; /*!< PLL structure parameters */
DECL|PeriphClockSelection|member|uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
DECL|Prediv1Source|member|uint32_t Prediv1Source; /*!< The Prediv1 source value.
DECL|RCC_ADCPCLK2_DIV2|macro|RCC_ADCPCLK2_DIV2
DECL|RCC_ADCPCLK2_DIV4|macro|RCC_ADCPCLK2_DIV4
DECL|RCC_ADCPCLK2_DIV6|macro|RCC_ADCPCLK2_DIV6
DECL|RCC_ADCPCLK2_DIV8|macro|RCC_ADCPCLK2_DIV8
DECL|RCC_CR_PLL2ON_BB|macro|RCC_CR_PLL2ON_BB
DECL|RCC_CR_PLLI2SON_BB|macro|RCC_CR_PLLI2SON_BB
DECL|RCC_FLAG_PLL2RDY|macro|RCC_FLAG_PLL2RDY
DECL|RCC_FLAG_PLLI2SRDY|macro|RCC_FLAG_PLLI2SRDY
DECL|RCC_HSE_PREDIV2_DIV10|macro|RCC_HSE_PREDIV2_DIV10
DECL|RCC_HSE_PREDIV2_DIV11|macro|RCC_HSE_PREDIV2_DIV11
DECL|RCC_HSE_PREDIV2_DIV12|macro|RCC_HSE_PREDIV2_DIV12
DECL|RCC_HSE_PREDIV2_DIV13|macro|RCC_HSE_PREDIV2_DIV13
DECL|RCC_HSE_PREDIV2_DIV14|macro|RCC_HSE_PREDIV2_DIV14
DECL|RCC_HSE_PREDIV2_DIV15|macro|RCC_HSE_PREDIV2_DIV15
DECL|RCC_HSE_PREDIV2_DIV16|macro|RCC_HSE_PREDIV2_DIV16
DECL|RCC_HSE_PREDIV2_DIV1|macro|RCC_HSE_PREDIV2_DIV1
DECL|RCC_HSE_PREDIV2_DIV2|macro|RCC_HSE_PREDIV2_DIV2
DECL|RCC_HSE_PREDIV2_DIV3|macro|RCC_HSE_PREDIV2_DIV3
DECL|RCC_HSE_PREDIV2_DIV4|macro|RCC_HSE_PREDIV2_DIV4
DECL|RCC_HSE_PREDIV2_DIV5|macro|RCC_HSE_PREDIV2_DIV5
DECL|RCC_HSE_PREDIV2_DIV6|macro|RCC_HSE_PREDIV2_DIV6
DECL|RCC_HSE_PREDIV2_DIV7|macro|RCC_HSE_PREDIV2_DIV7
DECL|RCC_HSE_PREDIV2_DIV8|macro|RCC_HSE_PREDIV2_DIV8
DECL|RCC_HSE_PREDIV2_DIV9|macro|RCC_HSE_PREDIV2_DIV9
DECL|RCC_HSE_PREDIV_DIV10|macro|RCC_HSE_PREDIV_DIV10
DECL|RCC_HSE_PREDIV_DIV11|macro|RCC_HSE_PREDIV_DIV11
DECL|RCC_HSE_PREDIV_DIV12|macro|RCC_HSE_PREDIV_DIV12
DECL|RCC_HSE_PREDIV_DIV13|macro|RCC_HSE_PREDIV_DIV13
DECL|RCC_HSE_PREDIV_DIV14|macro|RCC_HSE_PREDIV_DIV14
DECL|RCC_HSE_PREDIV_DIV15|macro|RCC_HSE_PREDIV_DIV15
DECL|RCC_HSE_PREDIV_DIV16|macro|RCC_HSE_PREDIV_DIV16
DECL|RCC_HSE_PREDIV_DIV1|macro|RCC_HSE_PREDIV_DIV1
DECL|RCC_HSE_PREDIV_DIV2|macro|RCC_HSE_PREDIV_DIV2
DECL|RCC_HSE_PREDIV_DIV2|macro|RCC_HSE_PREDIV_DIV2
DECL|RCC_HSE_PREDIV_DIV3|macro|RCC_HSE_PREDIV_DIV3
DECL|RCC_HSE_PREDIV_DIV4|macro|RCC_HSE_PREDIV_DIV4
DECL|RCC_HSE_PREDIV_DIV5|macro|RCC_HSE_PREDIV_DIV5
DECL|RCC_HSE_PREDIV_DIV6|macro|RCC_HSE_PREDIV_DIV6
DECL|RCC_HSE_PREDIV_DIV7|macro|RCC_HSE_PREDIV_DIV7
DECL|RCC_HSE_PREDIV_DIV8|macro|RCC_HSE_PREDIV_DIV8
DECL|RCC_HSE_PREDIV_DIV9|macro|RCC_HSE_PREDIV_DIV9
DECL|RCC_I2S2CLKSOURCE_PLLI2S_VCO|macro|RCC_I2S2CLKSOURCE_PLLI2S_VCO
DECL|RCC_I2S2CLKSOURCE_SYSCLK|macro|RCC_I2S2CLKSOURCE_SYSCLK
DECL|RCC_I2S3CLKSOURCE_PLLI2S_VCO|macro|RCC_I2S3CLKSOURCE_PLLI2S_VCO
DECL|RCC_I2S3CLKSOURCE_SYSCLK|macro|RCC_I2S3CLKSOURCE_SYSCLK
DECL|RCC_IT_PLL2RDY|macro|RCC_IT_PLL2RDY
DECL|RCC_IT_PLLI2SRDY|macro|RCC_IT_PLLI2SRDY
DECL|RCC_MCO1SOURCE_EXT_HSE|macro|RCC_MCO1SOURCE_EXT_HSE
DECL|RCC_MCO1SOURCE_HSE|macro|RCC_MCO1SOURCE_HSE
DECL|RCC_MCO1SOURCE_HSI|macro|RCC_MCO1SOURCE_HSI
DECL|RCC_MCO1SOURCE_NOCLOCK|macro|RCC_MCO1SOURCE_NOCLOCK
DECL|RCC_MCO1SOURCE_PLL2CLK|macro|RCC_MCO1SOURCE_PLL2CLK
DECL|RCC_MCO1SOURCE_PLL3CLK_DIV2|macro|RCC_MCO1SOURCE_PLL3CLK_DIV2
DECL|RCC_MCO1SOURCE_PLL3CLK|macro|RCC_MCO1SOURCE_PLL3CLK
DECL|RCC_MCO1SOURCE_PLLCLK|macro|RCC_MCO1SOURCE_PLLCLK
DECL|RCC_MCO1SOURCE_SYSCLK|macro|RCC_MCO1SOURCE_SYSCLK
DECL|RCC_OscInitTypeDef|typedef|} RCC_OscInitTypeDef;
DECL|RCC_PERIPHCLK_ADC|macro|RCC_PERIPHCLK_ADC
DECL|RCC_PERIPHCLK_I2S2|macro|RCC_PERIPHCLK_I2S2
DECL|RCC_PERIPHCLK_I2S3|macro|RCC_PERIPHCLK_I2S3
DECL|RCC_PERIPHCLK_RTC|macro|RCC_PERIPHCLK_RTC
DECL|RCC_PERIPHCLK_USB|macro|RCC_PERIPHCLK_USB
DECL|RCC_PLL2InitTypeDef|typedef|} RCC_PLL2InitTypeDef;
DECL|RCC_PLL2_MUL10|macro|RCC_PLL2_MUL10
DECL|RCC_PLL2_MUL11|macro|RCC_PLL2_MUL11
DECL|RCC_PLL2_MUL12|macro|RCC_PLL2_MUL12
DECL|RCC_PLL2_MUL13|macro|RCC_PLL2_MUL13
DECL|RCC_PLL2_MUL14|macro|RCC_PLL2_MUL14
DECL|RCC_PLL2_MUL16|macro|RCC_PLL2_MUL16
DECL|RCC_PLL2_MUL20|macro|RCC_PLL2_MUL20
DECL|RCC_PLL2_MUL8|macro|RCC_PLL2_MUL8
DECL|RCC_PLL2_MUL9|macro|RCC_PLL2_MUL9
DECL|RCC_PLL2_NONE|macro|RCC_PLL2_NONE
DECL|RCC_PLL2_OFF|macro|RCC_PLL2_OFF
DECL|RCC_PLL2_ON|macro|RCC_PLL2_ON
DECL|RCC_PLLI2SInitTypeDef|typedef|} RCC_PLLI2SInitTypeDef;
DECL|RCC_PLLI2S_MUL10|macro|RCC_PLLI2S_MUL10
DECL|RCC_PLLI2S_MUL11|macro|RCC_PLLI2S_MUL11
DECL|RCC_PLLI2S_MUL12|macro|RCC_PLLI2S_MUL12
DECL|RCC_PLLI2S_MUL13|macro|RCC_PLLI2S_MUL13
DECL|RCC_PLLI2S_MUL14|macro|RCC_PLLI2S_MUL14
DECL|RCC_PLLI2S_MUL16|macro|RCC_PLLI2S_MUL16
DECL|RCC_PLLI2S_MUL20|macro|RCC_PLLI2S_MUL20
DECL|RCC_PLLI2S_MUL8|macro|RCC_PLLI2S_MUL8
DECL|RCC_PLLI2S_MUL9|macro|RCC_PLLI2S_MUL9
DECL|RCC_PLL_MUL10|macro|RCC_PLL_MUL10
DECL|RCC_PLL_MUL11|macro|RCC_PLL_MUL11
DECL|RCC_PLL_MUL12|macro|RCC_PLL_MUL12
DECL|RCC_PLL_MUL13|macro|RCC_PLL_MUL13
DECL|RCC_PLL_MUL14|macro|RCC_PLL_MUL14
DECL|RCC_PLL_MUL15|macro|RCC_PLL_MUL15
DECL|RCC_PLL_MUL16|macro|RCC_PLL_MUL16
DECL|RCC_PLL_MUL2|macro|RCC_PLL_MUL2
DECL|RCC_PLL_MUL3|macro|RCC_PLL_MUL3
DECL|RCC_PLL_MUL4|macro|RCC_PLL_MUL4
DECL|RCC_PLL_MUL5|macro|RCC_PLL_MUL5
DECL|RCC_PLL_MUL6_5|macro|RCC_PLL_MUL6_5
DECL|RCC_PLL_MUL6|macro|RCC_PLL_MUL6
DECL|RCC_PLL_MUL7|macro|RCC_PLL_MUL7
DECL|RCC_PLL_MUL8|macro|RCC_PLL_MUL8
DECL|RCC_PLL_MUL9|macro|RCC_PLL_MUL9
DECL|RCC_PREDIV1_SOURCE_HSE|macro|RCC_PREDIV1_SOURCE_HSE
DECL|RCC_PREDIV1_SOURCE_PLL2|macro|RCC_PREDIV1_SOURCE_PLL2
DECL|RCC_PeriphCLKInitTypeDef|typedef|} RCC_PeriphCLKInitTypeDef;
DECL|RCC_USBCLKSOURCE_PLL_DIV1_5|macro|RCC_USBCLKSOURCE_PLL_DIV1_5
DECL|RCC_USBCLKSOURCE_PLL_DIV2|macro|RCC_USBCLKSOURCE_PLL_DIV2
DECL|RCC_USBCLKSOURCE_PLL_DIV3|macro|RCC_USBCLKSOURCE_PLL_DIV3
DECL|RCC_USBCLKSOURCE_PLL|macro|RCC_USBCLKSOURCE_PLL
DECL|RTCClockSelection|member|uint32_t RTCClockSelection; /*!< specifies the RTC clock source.
DECL|UsbClockSelection|member|uint32_t UsbClockSelection; /*!< USB clock source
DECL|__HAL_RCC_ADC2_CLK_DISABLE|macro|__HAL_RCC_ADC2_CLK_DISABLE
DECL|__HAL_RCC_ADC2_CLK_ENABLE|macro|__HAL_RCC_ADC2_CLK_ENABLE
DECL|__HAL_RCC_ADC2_FORCE_RESET|macro|__HAL_RCC_ADC2_FORCE_RESET
DECL|__HAL_RCC_ADC2_IS_CLK_DISABLED|macro|__HAL_RCC_ADC2_IS_CLK_DISABLED
DECL|__HAL_RCC_ADC2_IS_CLK_ENABLED|macro|__HAL_RCC_ADC2_IS_CLK_ENABLED
DECL|__HAL_RCC_ADC2_RELEASE_RESET|macro|__HAL_RCC_ADC2_RELEASE_RESET
DECL|__HAL_RCC_ADC3_CLK_DISABLE|macro|__HAL_RCC_ADC3_CLK_DISABLE
DECL|__HAL_RCC_ADC3_CLK_ENABLE|macro|__HAL_RCC_ADC3_CLK_ENABLE
DECL|__HAL_RCC_ADC3_FORCE_RESET|macro|__HAL_RCC_ADC3_FORCE_RESET
DECL|__HAL_RCC_ADC3_IS_CLK_DISABLED|macro|__HAL_RCC_ADC3_IS_CLK_DISABLED
DECL|__HAL_RCC_ADC3_IS_CLK_ENABLED|macro|__HAL_RCC_ADC3_IS_CLK_ENABLED
DECL|__HAL_RCC_ADC3_RELEASE_RESET|macro|__HAL_RCC_ADC3_RELEASE_RESET
DECL|__HAL_RCC_ADC_CONFIG|macro|__HAL_RCC_ADC_CONFIG
DECL|__HAL_RCC_AHB_FORCE_RESET|macro|__HAL_RCC_AHB_FORCE_RESET
DECL|__HAL_RCC_AHB_RELEASE_RESET|macro|__HAL_RCC_AHB_RELEASE_RESET
DECL|__HAL_RCC_CAN1_CLK_DISABLE|macro|__HAL_RCC_CAN1_CLK_DISABLE
DECL|__HAL_RCC_CAN1_CLK_ENABLE|macro|__HAL_RCC_CAN1_CLK_ENABLE
DECL|__HAL_RCC_CAN1_FORCE_RESET|macro|__HAL_RCC_CAN1_FORCE_RESET
DECL|__HAL_RCC_CAN1_IS_CLK_DISABLED|macro|__HAL_RCC_CAN1_IS_CLK_DISABLED
DECL|__HAL_RCC_CAN1_IS_CLK_ENABLED|macro|__HAL_RCC_CAN1_IS_CLK_ENABLED
DECL|__HAL_RCC_CAN1_RELEASE_RESET|macro|__HAL_RCC_CAN1_RELEASE_RESET
DECL|__HAL_RCC_CAN2_CLK_DISABLE|macro|__HAL_RCC_CAN2_CLK_DISABLE
DECL|__HAL_RCC_CAN2_CLK_ENABLE|macro|__HAL_RCC_CAN2_CLK_ENABLE
DECL|__HAL_RCC_CAN2_FORCE_RESET|macro|__HAL_RCC_CAN2_FORCE_RESET
DECL|__HAL_RCC_CAN2_IS_CLK_DISABLED|macro|__HAL_RCC_CAN2_IS_CLK_DISABLED
DECL|__HAL_RCC_CAN2_IS_CLK_ENABLED|macro|__HAL_RCC_CAN2_IS_CLK_ENABLED
DECL|__HAL_RCC_CAN2_RELEASE_RESET|macro|__HAL_RCC_CAN2_RELEASE_RESET
DECL|__HAL_RCC_CEC_CLK_DISABLE|macro|__HAL_RCC_CEC_CLK_DISABLE
DECL|__HAL_RCC_CEC_CLK_ENABLE|macro|__HAL_RCC_CEC_CLK_ENABLE
DECL|__HAL_RCC_CEC_FORCE_RESET|macro|__HAL_RCC_CEC_FORCE_RESET
DECL|__HAL_RCC_CEC_IS_CLK_DISABLED|macro|__HAL_RCC_CEC_IS_CLK_DISABLED
DECL|__HAL_RCC_CEC_IS_CLK_ENABLED|macro|__HAL_RCC_CEC_IS_CLK_ENABLED
DECL|__HAL_RCC_CEC_RELEASE_RESET|macro|__HAL_RCC_CEC_RELEASE_RESET
DECL|__HAL_RCC_DAC_CLK_DISABLE|macro|__HAL_RCC_DAC_CLK_DISABLE
DECL|__HAL_RCC_DAC_CLK_DISABLE|macro|__HAL_RCC_DAC_CLK_DISABLE
DECL|__HAL_RCC_DAC_CLK_ENABLE|macro|__HAL_RCC_DAC_CLK_ENABLE
DECL|__HAL_RCC_DAC_CLK_ENABLE|macro|__HAL_RCC_DAC_CLK_ENABLE
DECL|__HAL_RCC_DAC_FORCE_RESET|macro|__HAL_RCC_DAC_FORCE_RESET
DECL|__HAL_RCC_DAC_FORCE_RESET|macro|__HAL_RCC_DAC_FORCE_RESET
DECL|__HAL_RCC_DAC_IS_CLK_DISABLED|macro|__HAL_RCC_DAC_IS_CLK_DISABLED
DECL|__HAL_RCC_DAC_IS_CLK_DISABLED|macro|__HAL_RCC_DAC_IS_CLK_DISABLED
DECL|__HAL_RCC_DAC_IS_CLK_ENABLED|macro|__HAL_RCC_DAC_IS_CLK_ENABLED
DECL|__HAL_RCC_DAC_IS_CLK_ENABLED|macro|__HAL_RCC_DAC_IS_CLK_ENABLED
DECL|__HAL_RCC_DAC_RELEASE_RESET|macro|__HAL_RCC_DAC_RELEASE_RESET
DECL|__HAL_RCC_DAC_RELEASE_RESET|macro|__HAL_RCC_DAC_RELEASE_RESET
DECL|__HAL_RCC_DMA2_CLK_DISABLE|macro|__HAL_RCC_DMA2_CLK_DISABLE
DECL|__HAL_RCC_DMA2_CLK_ENABLE|macro|__HAL_RCC_DMA2_CLK_ENABLE
DECL|__HAL_RCC_DMA2_IS_CLK_DISABLED|macro|__HAL_RCC_DMA2_IS_CLK_DISABLED
DECL|__HAL_RCC_DMA2_IS_CLK_ENABLED|macro|__HAL_RCC_DMA2_IS_CLK_ENABLED
DECL|__HAL_RCC_ETHMACRX_CLK_DISABLE|macro|__HAL_RCC_ETHMACRX_CLK_DISABLE
DECL|__HAL_RCC_ETHMACRX_CLK_ENABLE|macro|__HAL_RCC_ETHMACRX_CLK_ENABLE
DECL|__HAL_RCC_ETHMACRX_IS_CLK_DISABLED|macro|__HAL_RCC_ETHMACRX_IS_CLK_DISABLED
DECL|__HAL_RCC_ETHMACRX_IS_CLK_ENABLED|macro|__HAL_RCC_ETHMACRX_IS_CLK_ENABLED
DECL|__HAL_RCC_ETHMACTX_CLK_DISABLE|macro|__HAL_RCC_ETHMACTX_CLK_DISABLE
DECL|__HAL_RCC_ETHMACTX_CLK_ENABLE|macro|__HAL_RCC_ETHMACTX_CLK_ENABLE
DECL|__HAL_RCC_ETHMACTX_IS_CLK_DISABLED|macro|__HAL_RCC_ETHMACTX_IS_CLK_DISABLED
DECL|__HAL_RCC_ETHMACTX_IS_CLK_ENABLED|macro|__HAL_RCC_ETHMACTX_IS_CLK_ENABLED
DECL|__HAL_RCC_ETHMAC_CLK_DISABLE|macro|__HAL_RCC_ETHMAC_CLK_DISABLE
DECL|__HAL_RCC_ETHMAC_CLK_ENABLE|macro|__HAL_RCC_ETHMAC_CLK_ENABLE
DECL|__HAL_RCC_ETHMAC_FORCE_RESET|macro|__HAL_RCC_ETHMAC_FORCE_RESET
DECL|__HAL_RCC_ETHMAC_IS_CLK_DISABLED|macro|__HAL_RCC_ETHMAC_IS_CLK_DISABLED
DECL|__HAL_RCC_ETHMAC_IS_CLK_ENABLED|macro|__HAL_RCC_ETHMAC_IS_CLK_ENABLED
DECL|__HAL_RCC_ETHMAC_RELEASE_RESET|macro|__HAL_RCC_ETHMAC_RELEASE_RESET
DECL|__HAL_RCC_ETH_CLK_DISABLE|macro|__HAL_RCC_ETH_CLK_DISABLE
DECL|__HAL_RCC_ETH_CLK_ENABLE|macro|__HAL_RCC_ETH_CLK_ENABLE
DECL|__HAL_RCC_FSMC_CLK_DISABLE|macro|__HAL_RCC_FSMC_CLK_DISABLE
DECL|__HAL_RCC_FSMC_CLK_ENABLE|macro|__HAL_RCC_FSMC_CLK_ENABLE
DECL|__HAL_RCC_FSMC_IS_CLK_DISABLED|macro|__HAL_RCC_FSMC_IS_CLK_DISABLED
DECL|__HAL_RCC_FSMC_IS_CLK_ENABLED|macro|__HAL_RCC_FSMC_IS_CLK_ENABLED
DECL|__HAL_RCC_GET_ADC_SOURCE|macro|__HAL_RCC_GET_ADC_SOURCE
DECL|__HAL_RCC_GET_I2S2_SOURCE|macro|__HAL_RCC_GET_I2S2_SOURCE
DECL|__HAL_RCC_GET_I2S3_SOURCE|macro|__HAL_RCC_GET_I2S3_SOURCE
DECL|__HAL_RCC_GET_USB_SOURCE|macro|__HAL_RCC_GET_USB_SOURCE
DECL|__HAL_RCC_GET_USB_SOURCE|macro|__HAL_RCC_GET_USB_SOURCE
DECL|__HAL_RCC_GPIOE_CLK_DISABLE|macro|__HAL_RCC_GPIOE_CLK_DISABLE
DECL|__HAL_RCC_GPIOE_CLK_ENABLE|macro|__HAL_RCC_GPIOE_CLK_ENABLE
DECL|__HAL_RCC_GPIOE_FORCE_RESET|macro|__HAL_RCC_GPIOE_FORCE_RESET
DECL|__HAL_RCC_GPIOE_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOE_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOE_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOE_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOE_RELEASE_RESET|macro|__HAL_RCC_GPIOE_RELEASE_RESET
DECL|__HAL_RCC_GPIOF_CLK_DISABLE|macro|__HAL_RCC_GPIOF_CLK_DISABLE
DECL|__HAL_RCC_GPIOF_CLK_DISABLE|macro|__HAL_RCC_GPIOF_CLK_DISABLE
DECL|__HAL_RCC_GPIOF_CLK_ENABLE|macro|__HAL_RCC_GPIOF_CLK_ENABLE
DECL|__HAL_RCC_GPIOF_CLK_ENABLE|macro|__HAL_RCC_GPIOF_CLK_ENABLE
DECL|__HAL_RCC_GPIOF_FORCE_RESET|macro|__HAL_RCC_GPIOF_FORCE_RESET
DECL|__HAL_RCC_GPIOF_FORCE_RESET|macro|__HAL_RCC_GPIOF_FORCE_RESET
DECL|__HAL_RCC_GPIOF_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOF_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOF_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOF_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOF_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOF_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOF_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOF_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOF_RELEASE_RESET|macro|__HAL_RCC_GPIOF_RELEASE_RESET
DECL|__HAL_RCC_GPIOF_RELEASE_RESET|macro|__HAL_RCC_GPIOF_RELEASE_RESET
DECL|__HAL_RCC_GPIOG_CLK_DISABLE|macro|__HAL_RCC_GPIOG_CLK_DISABLE
DECL|__HAL_RCC_GPIOG_CLK_DISABLE|macro|__HAL_RCC_GPIOG_CLK_DISABLE
DECL|__HAL_RCC_GPIOG_CLK_ENABLE|macro|__HAL_RCC_GPIOG_CLK_ENABLE
DECL|__HAL_RCC_GPIOG_CLK_ENABLE|macro|__HAL_RCC_GPIOG_CLK_ENABLE
DECL|__HAL_RCC_GPIOG_FORCE_RESET|macro|__HAL_RCC_GPIOG_FORCE_RESET
DECL|__HAL_RCC_GPIOG_FORCE_RESET|macro|__HAL_RCC_GPIOG_FORCE_RESET
DECL|__HAL_RCC_GPIOG_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOG_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOG_IS_CLK_DISABLED|macro|__HAL_RCC_GPIOG_IS_CLK_DISABLED
DECL|__HAL_RCC_GPIOG_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOG_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOG_IS_CLK_ENABLED|macro|__HAL_RCC_GPIOG_IS_CLK_ENABLED
DECL|__HAL_RCC_GPIOG_RELEASE_RESET|macro|__HAL_RCC_GPIOG_RELEASE_RESET
DECL|__HAL_RCC_GPIOG_RELEASE_RESET|macro|__HAL_RCC_GPIOG_RELEASE_RESET
DECL|__HAL_RCC_HSE_GET_PREDIV2|macro|__HAL_RCC_HSE_GET_PREDIV2
DECL|__HAL_RCC_HSE_GET_PREDIV|macro|__HAL_RCC_HSE_GET_PREDIV
DECL|__HAL_RCC_HSE_GET_PREDIV|macro|__HAL_RCC_HSE_GET_PREDIV
DECL|__HAL_RCC_HSE_PREDIV2_CONFIG|macro|__HAL_RCC_HSE_PREDIV2_CONFIG
DECL|__HAL_RCC_HSE_PREDIV_CONFIG|macro|__HAL_RCC_HSE_PREDIV_CONFIG
DECL|__HAL_RCC_HSE_PREDIV_CONFIG|macro|__HAL_RCC_HSE_PREDIV_CONFIG
DECL|__HAL_RCC_I2C2_CLK_DISABLE|macro|__HAL_RCC_I2C2_CLK_DISABLE
DECL|__HAL_RCC_I2C2_CLK_ENABLE|macro|__HAL_RCC_I2C2_CLK_ENABLE
DECL|__HAL_RCC_I2C2_FORCE_RESET|macro|__HAL_RCC_I2C2_FORCE_RESET
DECL|__HAL_RCC_I2C2_IS_CLK_DISABLED|macro|__HAL_RCC_I2C2_IS_CLK_DISABLED
DECL|__HAL_RCC_I2C2_IS_CLK_ENABLED|macro|__HAL_RCC_I2C2_IS_CLK_ENABLED
DECL|__HAL_RCC_I2C2_RELEASE_RESET|macro|__HAL_RCC_I2C2_RELEASE_RESET
DECL|__HAL_RCC_I2S2_CONFIG|macro|__HAL_RCC_I2S2_CONFIG
DECL|__HAL_RCC_I2S3_CONFIG|macro|__HAL_RCC_I2S3_CONFIG
DECL|__HAL_RCC_PLL2_CONFIG|macro|__HAL_RCC_PLL2_CONFIG
DECL|__HAL_RCC_PLL2_DISABLE|macro|__HAL_RCC_PLL2_DISABLE
DECL|__HAL_RCC_PLL2_ENABLE|macro|__HAL_RCC_PLL2_ENABLE
DECL|__HAL_RCC_PLLI2S_CONFIG|macro|__HAL_RCC_PLLI2S_CONFIG
DECL|__HAL_RCC_PLLI2S_DISABLE|macro|__HAL_RCC_PLLI2S_DISABLE
DECL|__HAL_RCC_PLLI2S_ENABLE|macro|__HAL_RCC_PLLI2S_ENABLE
DECL|__HAL_RCC_SDIO_CLK_DISABLE|macro|__HAL_RCC_SDIO_CLK_DISABLE
DECL|__HAL_RCC_SDIO_CLK_ENABLE|macro|__HAL_RCC_SDIO_CLK_ENABLE
DECL|__HAL_RCC_SDIO_IS_CLK_DISABLED|macro|__HAL_RCC_SDIO_IS_CLK_DISABLED
DECL|__HAL_RCC_SDIO_IS_CLK_ENABLED|macro|__HAL_RCC_SDIO_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI2_CLK_DISABLE|macro|__HAL_RCC_SPI2_CLK_DISABLE
DECL|__HAL_RCC_SPI2_CLK_ENABLE|macro|__HAL_RCC_SPI2_CLK_ENABLE
DECL|__HAL_RCC_SPI2_FORCE_RESET|macro|__HAL_RCC_SPI2_FORCE_RESET
DECL|__HAL_RCC_SPI2_IS_CLK_DISABLED|macro|__HAL_RCC_SPI2_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI2_IS_CLK_ENABLED|macro|__HAL_RCC_SPI2_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI2_RELEASE_RESET|macro|__HAL_RCC_SPI2_RELEASE_RESET
DECL|__HAL_RCC_SPI3_CLK_DISABLE|macro|__HAL_RCC_SPI3_CLK_DISABLE
DECL|__HAL_RCC_SPI3_CLK_DISABLE|macro|__HAL_RCC_SPI3_CLK_DISABLE
DECL|__HAL_RCC_SPI3_CLK_ENABLE|macro|__HAL_RCC_SPI3_CLK_ENABLE
DECL|__HAL_RCC_SPI3_CLK_ENABLE|macro|__HAL_RCC_SPI3_CLK_ENABLE
DECL|__HAL_RCC_SPI3_FORCE_RESET|macro|__HAL_RCC_SPI3_FORCE_RESET
DECL|__HAL_RCC_SPI3_FORCE_RESET|macro|__HAL_RCC_SPI3_FORCE_RESET
DECL|__HAL_RCC_SPI3_IS_CLK_DISABLED|macro|__HAL_RCC_SPI3_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI3_IS_CLK_DISABLED|macro|__HAL_RCC_SPI3_IS_CLK_DISABLED
DECL|__HAL_RCC_SPI3_IS_CLK_ENABLED|macro|__HAL_RCC_SPI3_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI3_IS_CLK_ENABLED|macro|__HAL_RCC_SPI3_IS_CLK_ENABLED
DECL|__HAL_RCC_SPI3_RELEASE_RESET|macro|__HAL_RCC_SPI3_RELEASE_RESET
DECL|__HAL_RCC_SPI3_RELEASE_RESET|macro|__HAL_RCC_SPI3_RELEASE_RESET
DECL|__HAL_RCC_TIM10_CLK_DISABLE|macro|__HAL_RCC_TIM10_CLK_DISABLE
DECL|__HAL_RCC_TIM10_CLK_ENABLE|macro|__HAL_RCC_TIM10_CLK_ENABLE
DECL|__HAL_RCC_TIM10_FORCE_RESET|macro|__HAL_RCC_TIM10_FORCE_RESET
DECL|__HAL_RCC_TIM10_IS_CLK_DISABLED|macro|__HAL_RCC_TIM10_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM10_IS_CLK_ENABLED|macro|__HAL_RCC_TIM10_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM10_RELEASE_RESET|macro|__HAL_RCC_TIM10_RELEASE_RESET
DECL|__HAL_RCC_TIM11_CLK_DISABLE|macro|__HAL_RCC_TIM11_CLK_DISABLE
DECL|__HAL_RCC_TIM11_CLK_ENABLE|macro|__HAL_RCC_TIM11_CLK_ENABLE
DECL|__HAL_RCC_TIM11_FORCE_RESET|macro|__HAL_RCC_TIM11_FORCE_RESET
DECL|__HAL_RCC_TIM11_IS_CLK_DISABLED|macro|__HAL_RCC_TIM11_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM11_IS_CLK_ENABLED|macro|__HAL_RCC_TIM11_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM11_RELEASE_RESET|macro|__HAL_RCC_TIM11_RELEASE_RESET
DECL|__HAL_RCC_TIM12_CLK_DISABLE|macro|__HAL_RCC_TIM12_CLK_DISABLE
DECL|__HAL_RCC_TIM12_CLK_DISABLE|macro|__HAL_RCC_TIM12_CLK_DISABLE
DECL|__HAL_RCC_TIM12_CLK_ENABLE|macro|__HAL_RCC_TIM12_CLK_ENABLE
DECL|__HAL_RCC_TIM12_CLK_ENABLE|macro|__HAL_RCC_TIM12_CLK_ENABLE
DECL|__HAL_RCC_TIM12_FORCE_RESET|macro|__HAL_RCC_TIM12_FORCE_RESET
DECL|__HAL_RCC_TIM12_FORCE_RESET|macro|__HAL_RCC_TIM12_FORCE_RESET
DECL|__HAL_RCC_TIM12_IS_CLK_DISABLED|macro|__HAL_RCC_TIM12_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM12_IS_CLK_DISABLED|macro|__HAL_RCC_TIM12_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM12_IS_CLK_ENABLED|macro|__HAL_RCC_TIM12_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM12_IS_CLK_ENABLED|macro|__HAL_RCC_TIM12_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM12_RELEASE_RESET|macro|__HAL_RCC_TIM12_RELEASE_RESET
DECL|__HAL_RCC_TIM12_RELEASE_RESET|macro|__HAL_RCC_TIM12_RELEASE_RESET
DECL|__HAL_RCC_TIM13_CLK_DISABLE|macro|__HAL_RCC_TIM13_CLK_DISABLE
DECL|__HAL_RCC_TIM13_CLK_DISABLE|macro|__HAL_RCC_TIM13_CLK_DISABLE
DECL|__HAL_RCC_TIM13_CLK_ENABLE|macro|__HAL_RCC_TIM13_CLK_ENABLE
DECL|__HAL_RCC_TIM13_CLK_ENABLE|macro|__HAL_RCC_TIM13_CLK_ENABLE
DECL|__HAL_RCC_TIM13_FORCE_RESET|macro|__HAL_RCC_TIM13_FORCE_RESET
DECL|__HAL_RCC_TIM13_FORCE_RESET|macro|__HAL_RCC_TIM13_FORCE_RESET
DECL|__HAL_RCC_TIM13_IS_CLK_DISABLED|macro|__HAL_RCC_TIM13_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM13_IS_CLK_DISABLED|macro|__HAL_RCC_TIM13_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM13_IS_CLK_ENABLED|macro|__HAL_RCC_TIM13_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM13_IS_CLK_ENABLED|macro|__HAL_RCC_TIM13_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM13_RELEASE_RESET|macro|__HAL_RCC_TIM13_RELEASE_RESET
DECL|__HAL_RCC_TIM13_RELEASE_RESET|macro|__HAL_RCC_TIM13_RELEASE_RESET
DECL|__HAL_RCC_TIM14_CLK_DISABLE|macro|__HAL_RCC_TIM14_CLK_DISABLE
DECL|__HAL_RCC_TIM14_CLK_DISABLE|macro|__HAL_RCC_TIM14_CLK_DISABLE
DECL|__HAL_RCC_TIM14_CLK_ENABLE|macro|__HAL_RCC_TIM14_CLK_ENABLE
DECL|__HAL_RCC_TIM14_CLK_ENABLE|macro|__HAL_RCC_TIM14_CLK_ENABLE
DECL|__HAL_RCC_TIM14_FORCE_RESET|macro|__HAL_RCC_TIM14_FORCE_RESET
DECL|__HAL_RCC_TIM14_FORCE_RESET|macro|__HAL_RCC_TIM14_FORCE_RESET
DECL|__HAL_RCC_TIM14_IS_CLK_DISABLED|macro|__HAL_RCC_TIM14_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM14_IS_CLK_DISABLED|macro|__HAL_RCC_TIM14_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM14_IS_CLK_ENABLED|macro|__HAL_RCC_TIM14_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM14_IS_CLK_ENABLED|macro|__HAL_RCC_TIM14_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM14_RELEASE_RESET|macro|__HAL_RCC_TIM14_RELEASE_RESET
DECL|__HAL_RCC_TIM14_RELEASE_RESET|macro|__HAL_RCC_TIM14_RELEASE_RESET
DECL|__HAL_RCC_TIM15_CLK_DISABLE|macro|__HAL_RCC_TIM15_CLK_DISABLE
DECL|__HAL_RCC_TIM15_CLK_ENABLE|macro|__HAL_RCC_TIM15_CLK_ENABLE
DECL|__HAL_RCC_TIM15_FORCE_RESET|macro|__HAL_RCC_TIM15_FORCE_RESET
DECL|__HAL_RCC_TIM15_IS_CLK_DISABLED|macro|__HAL_RCC_TIM15_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM15_IS_CLK_ENABLED|macro|__HAL_RCC_TIM15_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM15_RELEASE_RESET|macro|__HAL_RCC_TIM15_RELEASE_RESET
DECL|__HAL_RCC_TIM16_CLK_DISABLE|macro|__HAL_RCC_TIM16_CLK_DISABLE
DECL|__HAL_RCC_TIM16_CLK_ENABLE|macro|__HAL_RCC_TIM16_CLK_ENABLE
DECL|__HAL_RCC_TIM16_FORCE_RESET|macro|__HAL_RCC_TIM16_FORCE_RESET
DECL|__HAL_RCC_TIM16_IS_CLK_DISABLED|macro|__HAL_RCC_TIM16_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM16_IS_CLK_ENABLED|macro|__HAL_RCC_TIM16_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM16_RELEASE_RESET|macro|__HAL_RCC_TIM16_RELEASE_RESET
DECL|__HAL_RCC_TIM17_CLK_DISABLE|macro|__HAL_RCC_TIM17_CLK_DISABLE
DECL|__HAL_RCC_TIM17_CLK_ENABLE|macro|__HAL_RCC_TIM17_CLK_ENABLE
DECL|__HAL_RCC_TIM17_FORCE_RESET|macro|__HAL_RCC_TIM17_FORCE_RESET
DECL|__HAL_RCC_TIM17_IS_CLK_DISABLED|macro|__HAL_RCC_TIM17_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM17_IS_CLK_ENABLED|macro|__HAL_RCC_TIM17_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM17_RELEASE_RESET|macro|__HAL_RCC_TIM17_RELEASE_RESET
DECL|__HAL_RCC_TIM4_CLK_DISABLE|macro|__HAL_RCC_TIM4_CLK_DISABLE
DECL|__HAL_RCC_TIM4_CLK_ENABLE|macro|__HAL_RCC_TIM4_CLK_ENABLE
DECL|__HAL_RCC_TIM4_FORCE_RESET|macro|__HAL_RCC_TIM4_FORCE_RESET
DECL|__HAL_RCC_TIM4_IS_CLK_DISABLED|macro|__HAL_RCC_TIM4_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM4_IS_CLK_ENABLED|macro|__HAL_RCC_TIM4_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM4_RELEASE_RESET|macro|__HAL_RCC_TIM4_RELEASE_RESET
DECL|__HAL_RCC_TIM5_CLK_DISABLE|macro|__HAL_RCC_TIM5_CLK_DISABLE
DECL|__HAL_RCC_TIM5_CLK_DISABLE|macro|__HAL_RCC_TIM5_CLK_DISABLE
DECL|__HAL_RCC_TIM5_CLK_ENABLE|macro|__HAL_RCC_TIM5_CLK_ENABLE
DECL|__HAL_RCC_TIM5_CLK_ENABLE|macro|__HAL_RCC_TIM5_CLK_ENABLE
DECL|__HAL_RCC_TIM5_FORCE_RESET|macro|__HAL_RCC_TIM5_FORCE_RESET
DECL|__HAL_RCC_TIM5_FORCE_RESET|macro|__HAL_RCC_TIM5_FORCE_RESET
DECL|__HAL_RCC_TIM5_IS_CLK_DISABLED|macro|__HAL_RCC_TIM5_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM5_IS_CLK_DISABLED|macro|__HAL_RCC_TIM5_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM5_IS_CLK_ENABLED|macro|__HAL_RCC_TIM5_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM5_IS_CLK_ENABLED|macro|__HAL_RCC_TIM5_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM5_RELEASE_RESET|macro|__HAL_RCC_TIM5_RELEASE_RESET
DECL|__HAL_RCC_TIM5_RELEASE_RESET|macro|__HAL_RCC_TIM5_RELEASE_RESET
DECL|__HAL_RCC_TIM6_CLK_DISABLE|macro|__HAL_RCC_TIM6_CLK_DISABLE
DECL|__HAL_RCC_TIM6_CLK_DISABLE|macro|__HAL_RCC_TIM6_CLK_DISABLE
DECL|__HAL_RCC_TIM6_CLK_ENABLE|macro|__HAL_RCC_TIM6_CLK_ENABLE
DECL|__HAL_RCC_TIM6_CLK_ENABLE|macro|__HAL_RCC_TIM6_CLK_ENABLE
DECL|__HAL_RCC_TIM6_FORCE_RESET|macro|__HAL_RCC_TIM6_FORCE_RESET
DECL|__HAL_RCC_TIM6_FORCE_RESET|macro|__HAL_RCC_TIM6_FORCE_RESET
DECL|__HAL_RCC_TIM6_IS_CLK_DISABLED|macro|__HAL_RCC_TIM6_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM6_IS_CLK_DISABLED|macro|__HAL_RCC_TIM6_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM6_IS_CLK_ENABLED|macro|__HAL_RCC_TIM6_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM6_IS_CLK_ENABLED|macro|__HAL_RCC_TIM6_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM6_RELEASE_RESET|macro|__HAL_RCC_TIM6_RELEASE_RESET
DECL|__HAL_RCC_TIM6_RELEASE_RESET|macro|__HAL_RCC_TIM6_RELEASE_RESET
DECL|__HAL_RCC_TIM7_CLK_DISABLE|macro|__HAL_RCC_TIM7_CLK_DISABLE
DECL|__HAL_RCC_TIM7_CLK_DISABLE|macro|__HAL_RCC_TIM7_CLK_DISABLE
DECL|__HAL_RCC_TIM7_CLK_ENABLE|macro|__HAL_RCC_TIM7_CLK_ENABLE
DECL|__HAL_RCC_TIM7_CLK_ENABLE|macro|__HAL_RCC_TIM7_CLK_ENABLE
DECL|__HAL_RCC_TIM7_FORCE_RESET|macro|__HAL_RCC_TIM7_FORCE_RESET
DECL|__HAL_RCC_TIM7_FORCE_RESET|macro|__HAL_RCC_TIM7_FORCE_RESET
DECL|__HAL_RCC_TIM7_IS_CLK_DISABLED|macro|__HAL_RCC_TIM7_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM7_IS_CLK_DISABLED|macro|__HAL_RCC_TIM7_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM7_IS_CLK_ENABLED|macro|__HAL_RCC_TIM7_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM7_IS_CLK_ENABLED|macro|__HAL_RCC_TIM7_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM7_RELEASE_RESET|macro|__HAL_RCC_TIM7_RELEASE_RESET
DECL|__HAL_RCC_TIM7_RELEASE_RESET|macro|__HAL_RCC_TIM7_RELEASE_RESET
DECL|__HAL_RCC_TIM8_CLK_DISABLE|macro|__HAL_RCC_TIM8_CLK_DISABLE
DECL|__HAL_RCC_TIM8_CLK_ENABLE|macro|__HAL_RCC_TIM8_CLK_ENABLE
DECL|__HAL_RCC_TIM8_FORCE_RESET|macro|__HAL_RCC_TIM8_FORCE_RESET
DECL|__HAL_RCC_TIM8_IS_CLK_DISABLED|macro|__HAL_RCC_TIM8_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM8_IS_CLK_ENABLED|macro|__HAL_RCC_TIM8_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM8_RELEASE_RESET|macro|__HAL_RCC_TIM8_RELEASE_RESET
DECL|__HAL_RCC_TIM9_CLK_DISABLE|macro|__HAL_RCC_TIM9_CLK_DISABLE
DECL|__HAL_RCC_TIM9_CLK_ENABLE|macro|__HAL_RCC_TIM9_CLK_ENABLE
DECL|__HAL_RCC_TIM9_FORCE_RESET|macro|__HAL_RCC_TIM9_FORCE_RESET
DECL|__HAL_RCC_TIM9_IS_CLK_DISABLED|macro|__HAL_RCC_TIM9_IS_CLK_DISABLED
DECL|__HAL_RCC_TIM9_IS_CLK_ENABLED|macro|__HAL_RCC_TIM9_IS_CLK_ENABLED
DECL|__HAL_RCC_TIM9_RELEASE_RESET|macro|__HAL_RCC_TIM9_RELEASE_RESET
DECL|__HAL_RCC_UART4_CLK_DISABLE|macro|__HAL_RCC_UART4_CLK_DISABLE
DECL|__HAL_RCC_UART4_CLK_DISABLE|macro|__HAL_RCC_UART4_CLK_DISABLE
DECL|__HAL_RCC_UART4_CLK_ENABLE|macro|__HAL_RCC_UART4_CLK_ENABLE
DECL|__HAL_RCC_UART4_CLK_ENABLE|macro|__HAL_RCC_UART4_CLK_ENABLE
DECL|__HAL_RCC_UART4_FORCE_RESET|macro|__HAL_RCC_UART4_FORCE_RESET
DECL|__HAL_RCC_UART4_FORCE_RESET|macro|__HAL_RCC_UART4_FORCE_RESET
DECL|__HAL_RCC_UART4_IS_CLK_DISABLED|macro|__HAL_RCC_UART4_IS_CLK_DISABLED
DECL|__HAL_RCC_UART4_IS_CLK_DISABLED|macro|__HAL_RCC_UART4_IS_CLK_DISABLED
DECL|__HAL_RCC_UART4_IS_CLK_ENABLED|macro|__HAL_RCC_UART4_IS_CLK_ENABLED
DECL|__HAL_RCC_UART4_IS_CLK_ENABLED|macro|__HAL_RCC_UART4_IS_CLK_ENABLED
DECL|__HAL_RCC_UART4_RELEASE_RESET|macro|__HAL_RCC_UART4_RELEASE_RESET
DECL|__HAL_RCC_UART4_RELEASE_RESET|macro|__HAL_RCC_UART4_RELEASE_RESET
DECL|__HAL_RCC_UART5_CLK_DISABLE|macro|__HAL_RCC_UART5_CLK_DISABLE
DECL|__HAL_RCC_UART5_CLK_DISABLE|macro|__HAL_RCC_UART5_CLK_DISABLE
DECL|__HAL_RCC_UART5_CLK_ENABLE|macro|__HAL_RCC_UART5_CLK_ENABLE
DECL|__HAL_RCC_UART5_CLK_ENABLE|macro|__HAL_RCC_UART5_CLK_ENABLE
DECL|__HAL_RCC_UART5_FORCE_RESET|macro|__HAL_RCC_UART5_FORCE_RESET
DECL|__HAL_RCC_UART5_FORCE_RESET|macro|__HAL_RCC_UART5_FORCE_RESET
DECL|__HAL_RCC_UART5_IS_CLK_DISABLED|macro|__HAL_RCC_UART5_IS_CLK_DISABLED
DECL|__HAL_RCC_UART5_IS_CLK_DISABLED|macro|__HAL_RCC_UART5_IS_CLK_DISABLED
DECL|__HAL_RCC_UART5_IS_CLK_ENABLED|macro|__HAL_RCC_UART5_IS_CLK_ENABLED
DECL|__HAL_RCC_UART5_IS_CLK_ENABLED|macro|__HAL_RCC_UART5_IS_CLK_ENABLED
DECL|__HAL_RCC_UART5_RELEASE_RESET|macro|__HAL_RCC_UART5_RELEASE_RESET
DECL|__HAL_RCC_UART5_RELEASE_RESET|macro|__HAL_RCC_UART5_RELEASE_RESET
DECL|__HAL_RCC_USART3_CLK_DISABLE|macro|__HAL_RCC_USART3_CLK_DISABLE
DECL|__HAL_RCC_USART3_CLK_ENABLE|macro|__HAL_RCC_USART3_CLK_ENABLE
DECL|__HAL_RCC_USART3_FORCE_RESET|macro|__HAL_RCC_USART3_FORCE_RESET
DECL|__HAL_RCC_USART3_IS_CLK_DISABLED|macro|__HAL_RCC_USART3_IS_CLK_DISABLED
DECL|__HAL_RCC_USART3_IS_CLK_ENABLED|macro|__HAL_RCC_USART3_IS_CLK_ENABLED
DECL|__HAL_RCC_USART3_RELEASE_RESET|macro|__HAL_RCC_USART3_RELEASE_RESET
DECL|__HAL_RCC_USB_CLK_DISABLE|macro|__HAL_RCC_USB_CLK_DISABLE
DECL|__HAL_RCC_USB_CLK_ENABLE|macro|__HAL_RCC_USB_CLK_ENABLE
DECL|__HAL_RCC_USB_CONFIG|macro|__HAL_RCC_USB_CONFIG
DECL|__HAL_RCC_USB_CONFIG|macro|__HAL_RCC_USB_CONFIG
DECL|__HAL_RCC_USB_FORCE_RESET|macro|__HAL_RCC_USB_FORCE_RESET
DECL|__HAL_RCC_USB_IS_CLK_DISABLED|macro|__HAL_RCC_USB_IS_CLK_DISABLED
DECL|__HAL_RCC_USB_IS_CLK_ENABLED|macro|__HAL_RCC_USB_IS_CLK_ENABLED
DECL|__HAL_RCC_USB_OTG_FS_CLK_DISABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_DISABLE
DECL|__HAL_RCC_USB_OTG_FS_CLK_ENABLE|macro|__HAL_RCC_USB_OTG_FS_CLK_ENABLE
DECL|__HAL_RCC_USB_OTG_FS_FORCE_RESET|macro|__HAL_RCC_USB_OTG_FS_FORCE_RESET
DECL|__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED|macro|__HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED
DECL|__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED|macro|__HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED
DECL|__HAL_RCC_USB_OTG_FS_RELEASE_RESET|macro|__HAL_RCC_USB_OTG_FS_RELEASE_RESET
DECL|__HAL_RCC_USB_RELEASE_RESET|macro|__HAL_RCC_USB_RELEASE_RESET
DECL|__STM32F1xx_HAL_RCC_EX_H|macro|__STM32F1xx_HAL_RCC_EX_H
