5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (real2.vcd) 2 -o (real2.cdd) 2 -v (real2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 real2.v 8 27 1
2 1 3d 12 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 10 107000b 1 0 31 0 32 17 0 ffffffff 0 5 0 0
4 1 12 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 real2.v 0 16 1
2 2 0 13 50005 1 1004 0 0 32 48 0 0
2 3 1 13 10001 0 1410 0 0 32 1 a
2 4 37 13 10005 1 16 2 3
2 5 0 14 20002 1 1008 0 0 32 48 5 0
2 6 2c 14 10002 2 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 0 15 c000e 1 1004 0 0 64 20 1 3.6
2 8 0 15 60008 1 1004 0 0 64 20 1 1.1
2 9 6 15 6000e 1 201044 7 8 64 22 0 4.700000
2 10 1 15 10001 0 1410 0 0 32 1 a
2 11 37 15 1000f 1 16 9 10
4 4 13 1 11 6 6 4
4 6 14 1 0 11 0 4
4 11 15 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 real2.v 0 25 1
