// Seed: 148710556
module module_0 (
    input supply0 id_0,
    input wire id_1,
    output supply0 id_2,
    input supply0 id_3,
    input tri id_4,
    output supply1 id_5,
    output tri id_6
);
  logic id_8 = -1;
  logic [-1 : -1] id_9;
  ;
  assign module_1.id_5 = 0;
  wire id_10;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd89,
    parameter id_6  = 32'd13
) (
    input tri0 id_0,
    output supply0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input tri1 _id_6,
    input wand id_7,
    input supply1 id_8,
    output tri0 id_9,
    input tri _id_10
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_0,
      id_3,
      id_5,
      id_5
  );
  wire id_12;
  wire [id_6 : id_10] id_13;
endmodule
