{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 28 16:45:11 2010 " "Info: Processing started: Tue Sep 28 16:45:11 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g9_gpu -c g9_gpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g9_gpu -c g9_gpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "g9_gpu.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/g9_gpu.vhd" 14 0 0 } } { "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irsr_reg\[2\] register sld_hub:auto_hub\|tdo 183.89 MHz 5.438 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 183.89 MHz between source register \"sld_hub:auto_hub\|irsr_reg\[2\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 5.438 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.505 ns + Longest register register " "Info: + Longest register to register delay is 2.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irsr_reg\[2\] 1 REG LCFF_X37_Y22_N27 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y22_N27; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irsr_reg\[2\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.376 ns) 0.697 ns sld_hub:auto_hub\|Equal3~0 2 COMB LCCOMB_X37_Y22_N24 3 " "Info: 2: + IC(0.321 ns) + CELL(0.376 ns) = 0.697 ns; Loc. = LCCOMB_X37_Y22_N24; Fanout = 3; COMB Node = 'sld_hub:auto_hub\|Equal3~0'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { sld_hub:auto_hub|irsr_reg[2] sld_hub:auto_hub|Equal3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/10.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 1.237 ns sld_hub:auto_hub\|tdo~1 3 COMB LCCOMB_X37_Y22_N22 1 " "Info: 3: + IC(0.265 ns) + CELL(0.275 ns) = 1.237 ns; Loc. = LCCOMB_X37_Y22_N22; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 1.626 ns sld_hub:auto_hub\|tdo~2 4 COMB LCCOMB_X37_Y22_N28 1 " "Info: 4: + IC(0.239 ns) + CELL(0.150 ns) = 1.626 ns; Loc. = LCCOMB_X37_Y22_N28; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~2'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.149 ns) 2.028 ns sld_hub:auto_hub\|tdo~3 5 COMB LCCOMB_X37_Y22_N0 1 " "Info: 5: + IC(0.253 ns) + CELL(0.149 ns) = 2.028 ns; Loc. = LCCOMB_X37_Y22_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 2.421 ns sld_hub:auto_hub\|tdo~4 6 COMB LCCOMB_X37_Y22_N2 1 " "Info: 6: + IC(0.243 ns) + CELL(0.150 ns) = 2.421 ns; Loc. = LCCOMB_X37_Y22_N2; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~4'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.505 ns sld_hub:auto_hub\|tdo 7 REG LCFF_X37_Y22_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 2.505 ns; Loc. = LCFF_X37_Y22_N3; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.184 ns ( 47.27 % ) " "Info: Total cell delay = 1.184 ns ( 47.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 52.73 % ) " "Info: Total interconnect delay = 1.321 ns ( 52.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { sld_hub:auto_hub|irsr_reg[2] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { sld_hub:auto_hub|irsr_reg[2] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.321ns 0.265ns 0.239ns 0.253ns 0.243ns 0.000ns } { 0.000ns 0.376ns 0.275ns 0.150ns 0.149ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.428 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 158 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 158; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 4.428 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X37_Y22_N3 2 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 4.428 ns; Loc. = LCFF_X37_Y22_N3; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.13 % ) " "Info: Total cell delay = 0.537 ns ( 12.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.891 ns ( 87.87 % ) " "Info: Total interconnect delay = 3.891 ns ( 87.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.428 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "4.428 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.428 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 158 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 158; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 4.428 ns sld_hub:auto_hub\|irsr_reg\[2\] 3 REG LCFF_X37_Y22_N27 10 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 4.428 ns; Loc. = LCFF_X37_Y22_N27; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irsr_reg\[2\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.13 % ) " "Info: Total cell delay = 0.537 ns ( 12.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.891 ns ( 87.87 % ) " "Info: Total interconnect delay = 3.891 ns ( 87.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.428 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "4.428 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[2] {} } { 0.000ns 2.874ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.428 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "4.428 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.428 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "4.428 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[2] {} } { 0.000ns 2.874ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 788 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { sld_hub:auto_hub|irsr_reg[2] sld_hub:auto_hub|Equal3~0 sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.505 ns" { sld_hub:auto_hub|irsr_reg[2] {} sld_hub:auto_hub|Equal3~0 {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.321ns 0.265ns 0.239ns 0.253ns 0.243ns 0.000ns } { 0.000ns 0.376ns 0.275ns 0.150ns 0.149ns 0.150ns 0.084ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.428 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "4.428 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.428 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irsr_reg[2] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "4.428 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irsr_reg[2] {} } { 0.000ns 2.874ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register gpu:NiosII\|cpu_0:the_cpu_0\|F_pc\[12\] register gpu:NiosII\|cpu_0:the_cpu_0\|av_ld_byte2_data\[4\] 107.52 MHz 9.301 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 107.52 MHz between source register \"gpu:NiosII\|cpu_0:the_cpu_0\|F_pc\[12\]\" and destination register \"gpu:NiosII\|cpu_0:the_cpu_0\|av_ld_byte2_data\[4\]\" (period= 9.301 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.073 ns + Longest register register " "Info: + Longest register to register delay is 9.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gpu:NiosII\|cpu_0:the_cpu_0\|F_pc\[12\] 1 REG LCFF_X28_Y28_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y28_N11; Fanout = 4; REG Node = 'gpu:NiosII\|cpu_0:the_cpu_0\|F_pc\[12\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpu:NiosII|cpu_0:the_cpu_0|F_pc[12] } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/cpu_0.vhd" 4741 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.398 ns) 1.553 ns gpu:NiosII\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1\|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2 2 COMB LCCOMB_X29_Y20_N28 2 " "Info: 2: + IC(1.155 ns) + CELL(0.398 ns) = 1.553 ns; Loc. = LCCOMB_X29_Y20_N28; Fanout = 2; COMB Node = 'gpu:NiosII\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1\|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { gpu:NiosII|cpu_0:the_cpu_0|F_pc[12] gpu:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2 } "NODE_NAME" } } { "gpu.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/gpu.vhd" 1564 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.410 ns) 2.690 ns gpu:NiosII\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1 3 COMB LCCOMB_X29_Y20_N30 39 " "Info: 3: + IC(0.727 ns) + CELL(0.410 ns) = 2.690 ns; Loc. = LCCOMB_X29_Y20_N30; Fanout = 39; COMB Node = 'gpu:NiosII\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { gpu:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2 gpu:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1 } "NODE_NAME" } } { "gpu.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/gpu.vhd" 523 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.150 ns) 3.698 ns gpu:NiosII\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_data_master_granted_cpu_0_jtag_debug_module~2 4 COMB LCCOMB_X29_Y23_N18 32 " "Info: 4: + IC(0.858 ns) + CELL(0.150 ns) = 3.698 ns; Loc. = LCCOMB_X29_Y23_N18; Fanout = 32; COMB Node = 'gpu:NiosII\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_data_master_granted_cpu_0_jtag_debug_module~2'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { gpu:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1 gpu:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~2 } "NODE_NAME" } } { "gpu.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/gpu.vhd" 516 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.150 ns) 4.352 ns gpu:NiosII\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_address\[6\]~1 5 COMB LCCOMB_X28_Y23_N24 3 " "Info: 5: + IC(0.504 ns) + CELL(0.150 ns) = 4.352 ns; Loc. = LCCOMB_X28_Y23_N24; Fanout = 3; COMB Node = 'gpu:NiosII\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\|cpu_0_jtag_debug_module_address\[6\]~1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { gpu:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~2 gpu:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~1 } "NODE_NAME" } } { "gpu.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/gpu.vhd" 524 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.398 ns) 5.020 ns gpu:NiosII\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\|Equal0~3 6 COMB LCCOMB_X28_Y23_N22 2 " "Info: 6: + IC(0.270 ns) + CELL(0.398 ns) = 5.020 ns; Loc. = LCCOMB_X28_Y23_N22; Fanout = 2; COMB Node = 'gpu:NiosII\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\|Equal0~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { gpu:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~1 gpu:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/10.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.393 ns) 5.666 ns gpu:NiosII\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\|Equal1~0 7 COMB LCCOMB_X28_Y23_N8 13 " "Info: 7: + IC(0.253 ns) + CELL(0.393 ns) = 5.666 ns; Loc. = LCCOMB_X28_Y23_N8; Fanout = 13; COMB Node = 'gpu:NiosII\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\|Equal1~0'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { gpu:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal0~3 gpu:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/10.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.150 ns) 6.627 ns gpu:NiosII\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|readdata\[20\]~22 8 COMB LCCOMB_X27_Y24_N28 2 " "Info: 8: + IC(0.811 ns) + CELL(0.150 ns) = 6.627 ns; Loc. = LCCOMB_X27_Y24_N28; Fanout = 2; COMB Node = 'gpu:NiosII\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|readdata\[20\]~22'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { gpu:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal1~0 gpu:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[20]~22 } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/cpu_0.vhd" 2891 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.150 ns) 7.794 ns gpu:NiosII\|cpu_0:the_cpu_0\|av_ld_byte2_data\[4\]~3 9 COMB LCCOMB_X24_Y21_N16 1 " "Info: 9: + IC(1.017 ns) + CELL(0.150 ns) = 7.794 ns; Loc. = LCCOMB_X24_Y21_N16; Fanout = 1; COMB Node = 'gpu:NiosII\|cpu_0:the_cpu_0\|av_ld_byte2_data\[4\]~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { gpu:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[20]~22 gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4]~3 } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/cpu_0.vhd" 5122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.149 ns) 8.989 ns gpu:NiosII\|cpu_0:the_cpu_0\|av_ld_byte2_data\[4\]~feeder 10 COMB LCCOMB_X25_Y27_N24 1 " "Info: 10: + IC(1.046 ns) + CELL(0.149 ns) = 8.989 ns; Loc. = LCCOMB_X25_Y27_N24; Fanout = 1; COMB Node = 'gpu:NiosII\|cpu_0:the_cpu_0\|av_ld_byte2_data\[4\]~feeder'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4]~3 gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4]~feeder } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/cpu_0.vhd" 5122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.073 ns gpu:NiosII\|cpu_0:the_cpu_0\|av_ld_byte2_data\[4\] 11 REG LCFF_X25_Y27_N25 2 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 9.073 ns; Loc. = LCFF_X25_Y27_N25; Fanout = 2; REG Node = 'gpu:NiosII\|cpu_0:the_cpu_0\|av_ld_byte2_data\[4\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4]~feeder gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4] } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/cpu_0.vhd" 5122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.432 ns ( 26.80 % ) " "Info: Total cell delay = 2.432 ns ( 26.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.641 ns ( 73.20 % ) " "Info: Total interconnect delay = 6.641 ns ( 73.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.073 ns" { gpu:NiosII|cpu_0:the_cpu_0|F_pc[12] gpu:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2 gpu:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1 gpu:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~2 gpu:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~1 gpu:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal0~3 gpu:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal1~0 gpu:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[20]~22 gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4]~3 gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4]~feeder gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "9.073 ns" { gpu:NiosII|cpu_0:the_cpu_0|F_pc[12] {} gpu:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2 {} gpu:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1 {} gpu:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~2 {} gpu:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~1 {} gpu:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal0~3 {} gpu:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal1~0 {} gpu:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[20]~22 {} gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4]~3 {} gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4]~feeder {} gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4] {} } { 0.000ns 1.155ns 0.727ns 0.858ns 0.504ns 0.270ns 0.253ns 0.811ns 1.017ns 1.046ns 0.000ns } { 0.000ns 0.398ns 0.410ns 0.150ns 0.150ns 0.398ns 0.393ns 0.150ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.014 ns - Smallest " "Info: - Smallest clock skew is -0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.653 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "g9_gpu.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/g9_gpu.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1444 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1444; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "g9_gpu.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/g9_gpu.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.653 ns gpu:NiosII\|cpu_0:the_cpu_0\|av_ld_byte2_data\[4\] 3 REG LCFF_X25_Y27_N25 2 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X25_Y27_N25; Fanout = 2; REG Node = 'gpu:NiosII\|cpu_0:the_cpu_0\|av_ld_byte2_data\[4\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { CLOCK_50~clkctrl gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4] } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/cpu_0.vhd" 5122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { CLOCK_50 CLOCK_50~clkctrl gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.667 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "g9_gpu.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/g9_gpu.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1444 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1444; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "g9_gpu.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/g9_gpu.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns gpu:NiosII\|cpu_0:the_cpu_0\|F_pc\[12\] 3 REG LCFF_X28_Y28_N11 4 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X28_Y28_N11; Fanout = 4; REG Node = 'gpu:NiosII\|cpu_0:the_cpu_0\|F_pc\[12\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { CLOCK_50~clkctrl gpu:NiosII|cpu_0:the_cpu_0|F_pc[12] } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/cpu_0.vhd" 4741 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl gpu:NiosII|cpu_0:the_cpu_0|F_pc[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} gpu:NiosII|cpu_0:the_cpu_0|F_pc[12] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { CLOCK_50 CLOCK_50~clkctrl gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl gpu:NiosII|cpu_0:the_cpu_0|F_pc[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} gpu:NiosII|cpu_0:the_cpu_0|F_pc[12] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/cpu_0.vhd" 4741 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu_0.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/cpu_0.vhd" 5122 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.073 ns" { gpu:NiosII|cpu_0:the_cpu_0|F_pc[12] gpu:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2 gpu:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1 gpu:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~2 gpu:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~1 gpu:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal0~3 gpu:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal1~0 gpu:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[20]~22 gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4]~3 gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4]~feeder gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "9.073 ns" { gpu:NiosII|cpu_0:the_cpu_0|F_pc[12] {} gpu:NiosII|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_instruction_master_requests_onchip_memory2_0_s1~2 {} gpu:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_requests_cpu_0_jtag_debug_module~1 {} gpu:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_data_master_granted_cpu_0_jtag_debug_module~2 {} gpu:NiosII|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[6]~1 {} gpu:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal0~3 {} gpu:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|Equal1~0 {} gpu:NiosII|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[20]~22 {} gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4]~3 {} gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4]~feeder {} gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4] {} } { 0.000ns 1.155ns 0.727ns 0.858ns 0.504ns 0.270ns 0.253ns 0.811ns 1.017ns 1.046ns 0.000ns } { 0.000ns 0.398ns 0.410ns 0.150ns 0.150ns 0.398ns 0.393ns 0.150ns 0.150ns 0.149ns 0.084ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { CLOCK_50 CLOCK_50~clkctrl gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} gpu:NiosII|cpu_0:the_cpu_0|av_ld_byte2_data[4] {} } { 0.000ns 0.000ns 0.118ns 0.999ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl gpu:NiosII|cpu_0:the_cpu_0|F_pc[12] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} gpu:NiosII|cpu_0:the_cpu_0|F_pc[12] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sld_hub:auto_hub\|irf_reg\[2\]\[0\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 1.692 ns register " "Info: tsu for register \"sld_hub:auto_hub\|irf_reg\[2\]\[0\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.692 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.163 ns + Longest pin register " "Info: + Longest pin to register delay is 6.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 25; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.258 ns) + CELL(0.419 ns) 3.677 ns sld_hub:auto_hub\|irf_proc~0 2 COMB LCCOMB_X38_Y20_N24 4 " "Info: 2: + IC(3.258 ns) + CELL(0.419 ns) = 3.677 ns; Loc. = LCCOMB_X38_Y20_N24; Fanout = 4; COMB Node = 'sld_hub:auto_hub\|irf_proc~0'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.677 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.413 ns) 4.374 ns sld_hub:auto_hub\|irf_reg\[1\]\[0\]~2 3 COMB LCCOMB_X38_Y20_N12 2 " "Info: 3: + IC(0.284 ns) + CELL(0.413 ns) = 4.374 ns; Loc. = LCCOMB_X38_Y20_N12; Fanout = 2; COMB Node = 'sld_hub:auto_hub\|irf_reg\[1\]\[0\]~2'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|irf_reg[1][0]~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.150 ns) 5.270 ns sld_hub:auto_hub\|irf_reg\[2\]\[0\]~10 4 COMB LCCOMB_X37_Y19_N8 5 " "Info: 4: + IC(0.746 ns) + CELL(0.150 ns) = 5.270 ns; Loc. = LCCOMB_X37_Y19_N8; Fanout = 5; COMB Node = 'sld_hub:auto_hub\|irf_reg\[2\]\[0\]~10'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { sld_hub:auto_hub|irf_reg[1][0]~2 sld_hub:auto_hub|irf_reg[2][0]~10 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.660 ns) 6.163 ns sld_hub:auto_hub\|irf_reg\[2\]\[0\] 5 REG LCFF_X37_Y19_N27 10 " "Info: 5: + IC(0.233 ns) + CELL(0.660 ns) = 6.163 ns; Loc. = LCFF_X37_Y19_N27; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irf_reg\[2\]\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { sld_hub:auto_hub|irf_reg[2][0]~10 sld_hub:auto_hub|irf_reg[2][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.642 ns ( 26.64 % ) " "Info: Total cell delay = 1.642 ns ( 26.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.521 ns ( 73.36 % ) " "Info: Total interconnect delay = 4.521 ns ( 73.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.163 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|irf_reg[1][0]~2 sld_hub:auto_hub|irf_reg[2][0]~10 sld_hub:auto_hub|irf_reg[2][0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "6.163 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|irf_reg[1][0]~2 {} sld_hub:auto_hub|irf_reg[2][0]~10 {} sld_hub:auto_hub|irf_reg[2][0] {} } { 0.000ns 3.258ns 0.284ns 0.746ns 0.233ns } { 0.000ns 0.419ns 0.413ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.435 ns - Shortest register " "Info: - Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 158 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 158; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 4.435 ns sld_hub:auto_hub\|irf_reg\[2\]\[0\] 3 REG LCFF_X37_Y19_N27 10 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 4.435 ns; Loc. = LCFF_X37_Y19_N27; Fanout = 10; REG Node = 'sld_hub:auto_hub\|irf_reg\[2\]\[0\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[2][0] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/10.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.11 % ) " "Info: Total cell delay = 0.537 ns ( 12.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.898 ns ( 87.89 % ) " "Info: Total interconnect delay = 3.898 ns ( 87.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.435 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[2][0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "4.435 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[2][0] {} } { 0.000ns 2.874ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.163 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|irf_proc~0 sld_hub:auto_hub|irf_reg[1][0]~2 sld_hub:auto_hub|irf_reg[2][0]~10 sld_hub:auto_hub|irf_reg[2][0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "6.163 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|irf_proc~0 {} sld_hub:auto_hub|irf_reg[1][0]~2 {} sld_hub:auto_hub|irf_reg[2][0]~10 {} sld_hub:auto_hub|irf_reg[2][0] {} } { 0.000ns 3.258ns 0.284ns 0.746ns 0.233ns } { 0.000ns 0.419ns 0.413ns 0.150ns 0.660ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.435 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[2][0] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "4.435 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[2][0] {} } { 0.000ns 2.874ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDG\[3\] gpu:NiosII\|LEDs:the_LEDs\|data_out\[3\] 9.580 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDG\[3\]\" through register \"gpu:NiosII\|LEDs:the_LEDs\|data_out\[3\]\" is 9.580 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.691 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "g9_gpu.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/g9_gpu.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1444 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1444; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "g9_gpu.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/g9_gpu.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns gpu:NiosII\|LEDs:the_LEDs\|data_out\[3\] 3 REG LCFF_X32_Y22_N27 2 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X32_Y22_N27; Fanout = 2; REG Node = 'gpu:NiosII\|LEDs:the_LEDs\|data_out\[3\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CLOCK_50~clkctrl gpu:NiosII|LEDs:the_LEDs|data_out[3] } "NODE_NAME" } } { "LEDs.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/LEDs.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl gpu:NiosII|LEDs:the_LEDs|data_out[3] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} gpu:NiosII|LEDs:the_LEDs|data_out[3] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LEDs.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/LEDs.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.639 ns + Longest register pin " "Info: + Longest register to pin delay is 6.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gpu:NiosII\|LEDs:the_LEDs\|data_out\[3\] 1 REG LCFF_X32_Y22_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y22_N27; Fanout = 2; REG Node = 'gpu:NiosII\|LEDs:the_LEDs\|data_out\[3\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpu:NiosII|LEDs:the_LEDs|data_out[3] } "NODE_NAME" } } { "LEDs.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/LEDs.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.851 ns) + CELL(2.788 ns) 6.639 ns LEDG\[3\] 2 PIN PIN_V18 0 " "Info: 2: + IC(3.851 ns) + CELL(2.788 ns) = 6.639 ns; Loc. = PIN_V18; Fanout = 0; PIN Node = 'LEDG\[3\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { gpu:NiosII|LEDs:the_LEDs|data_out[3] LEDG[3] } "NODE_NAME" } } { "g9_gpu.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/g9_gpu.vhd" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 41.99 % ) " "Info: Total cell delay = 2.788 ns ( 41.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.851 ns ( 58.01 % ) " "Info: Total interconnect delay = 3.851 ns ( 58.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { gpu:NiosII|LEDs:the_LEDs|data_out[3] LEDG[3] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { gpu:NiosII|LEDs:the_LEDs|data_out[3] {} LEDG[3] {} } { 0.000ns 3.851ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50 CLOCK_50~clkctrl gpu:NiosII|LEDs:the_LEDs|data_out[3] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} gpu:NiosII|LEDs:the_LEDs|data_out[3] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { gpu:NiosII|LEDs:the_LEDs|data_out[3] LEDG[3] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { gpu:NiosII|LEDs:the_LEDs|data_out[3] {} LEDG[3] {} } { 0.000ns 3.851ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLOCK_50 DRAM_CLK 5.426 ns Longest " "Info: Longest tpd from source pin \"CLOCK_50\" to destination pin \"DRAM_CLK\" is 5.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "g9_gpu.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/g9_gpu.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.648 ns) + CELL(2.779 ns) 5.426 ns DRAM_CLK 2 PIN PIN_AA7 0 " "Info: 2: + IC(1.648 ns) + CELL(2.779 ns) = 5.426 ns; Loc. = PIN_AA7; Fanout = 0; PIN Node = 'DRAM_CLK'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.427 ns" { CLOCK_50 DRAM_CLK } "NODE_NAME" } } { "g9_gpu.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/g9_gpu.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.778 ns ( 69.63 % ) " "Info: Total cell delay = 3.778 ns ( 69.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.648 ns ( 30.37 % ) " "Info: Total interconnect delay = 1.648 ns ( 30.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.426 ns" { CLOCK_50 DRAM_CLK } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.426 ns" { CLOCK_50 {} CLOCK_50~combout {} DRAM_CLK {} } { 0.000ns 0.000ns 1.648ns } { 0.000ns 0.999ns 2.779ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "gpu:NiosII\|sdram_0:the_sdram_0\|za_data\[15\] DRAM_DQ\[15\] CLOCK_50 1.400 ns register " "Info: th for register \"gpu:NiosII\|sdram_0:the_sdram_0\|za_data\[15\]\" (data pin = \"DRAM_DQ\[15\]\", clock pin = \"CLOCK_50\") is 1.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.521 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "g9_gpu.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/g9_gpu.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1444 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1444; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "g9_gpu.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/g9_gpu.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.268 ns) 2.521 ns gpu:NiosII\|sdram_0:the_sdram_0\|za_data\[15\] 3 REG IOC_X0_Y4_N0 4 " "Info: 3: + IC(1.136 ns) + CELL(0.268 ns) = 2.521 ns; Loc. = IOC_X0_Y4_N0; Fanout = 4; REG Node = 'gpu:NiosII\|sdram_0:the_sdram_0\|za_data\[15\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { CLOCK_50~clkctrl gpu:NiosII|sdram_0:the_sdram_0|za_data[15] } "NODE_NAME" } } { "sdram_0.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/sdram_0.vhd" 665 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 50.26 % ) " "Info: Total cell delay = 1.267 ns ( 50.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.254 ns ( 49.74 % ) " "Info: Total interconnect delay = 1.254 ns ( 49.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { CLOCK_50 CLOCK_50~clkctrl gpu:NiosII|sdram_0:the_sdram_0|za_data[15] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.521 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} gpu:NiosII|sdram_0:the_sdram_0|za_data[15] {} } { 0.000ns 0.000ns 0.118ns 1.136ns } { 0.000ns 0.999ns 0.000ns 0.268ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.088 ns + " "Info: + Micro hold delay of destination is 0.088 ns" {  } { { "sdram_0.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/sdram_0.vhd" 665 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.209 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DRAM_DQ\[15\] 1 PIN PIN_AA5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA5; Fanout = 1; PIN Node = 'DRAM_DQ\[15\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "g9_gpu.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/g9_gpu.vhd" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.209 ns) 1.209 ns gpu:NiosII\|sdram_0:the_sdram_0\|za_data\[15\] 2 REG IOC_X0_Y4_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(1.209 ns) = 1.209 ns; Loc. = IOC_X0_Y4_N0; Fanout = 4; REG Node = 'gpu:NiosII\|sdram_0:the_sdram_0\|za_data\[15\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { DRAM_DQ[15] gpu:NiosII|sdram_0:the_sdram_0|za_data[15] } "NODE_NAME" } } { "sdram_0.vhd" "" { Text "C:/Users/SEJOON/Desktop/g9impulse-ng/gpu_unit/sdram_0.vhd" 665 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.209 ns ( 100.00 % ) " "Info: Total cell delay = 1.209 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { DRAM_DQ[15] gpu:NiosII|sdram_0:the_sdram_0|za_data[15] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "1.209 ns" { DRAM_DQ[15] {} gpu:NiosII|sdram_0:the_sdram_0|za_data[15] {} } { 0.000ns 0.000ns } { 0.000ns 1.209ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { CLOCK_50 CLOCK_50~clkctrl gpu:NiosII|sdram_0:the_sdram_0|za_data[15] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.521 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} gpu:NiosII|sdram_0:the_sdram_0|za_data[15] {} } { 0.000ns 0.000ns 0.118ns 1.136ns } { 0.000ns 0.999ns 0.000ns 0.268ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { DRAM_DQ[15] gpu:NiosII|sdram_0:the_sdram_0|za_data[15] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "1.209 ns" { DRAM_DQ[15] {} gpu:NiosII|sdram_0:the_sdram_0|za_data[15] {} } { 0.000ns 0.000ns } { 0.000ns 1.209ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 28 16:45:13 2010 " "Info: Processing ended: Tue Sep 28 16:45:13 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
