<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file shiftlr00_shiftlr00.ncd.
Design name: topshiftRL00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Fri Sep 06 04:42:19 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o shiftLR00_shiftLR00.twr -gui -msgset C:/Users/martin/Desktop/Arquitectura-de-Computadoras-master/Arquitectura-de-Computadoras-master/I/Practicas/barrel/barrelLR02/promote.xml shiftLR00_shiftLR00.ncd shiftLR00_shiftLR00.prf 
Design file:     shiftlr00_shiftlr00.ncd
Preference file: shiftlr00_shiftlr00.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "SRL00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   62.147MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 464.678ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[6]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[0]  (to SRL00/sclk +)

   Delay:              15.817ns  (27.9% logic, 72.1% route), 9 logic levels.

 Constraint Details:

     15.817ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_13 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 480.495ns) by 464.678ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13D.CLK to      R7C13D.Q1 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.457      R7C13D.Q1 to      R8C14A.B0 SRL00/OS01/sdiv[6]
CTOF_DEL    ---     0.495      R8C14A.B0 to      R8C14A.F0 SRL00/OS01/SLICE_45
ROUTE         1     1.001      R8C14A.F0 to      R8C13C.B0 SRL00/OS01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.495      R8C13C.B0 to      R8C13C.F0 SRL00/OS01/SLICE_37
ROUTE         4     1.005      R8C13C.F0 to      R8C15A.A1 SRL00/OS01/N_24_9
CTOF_DEL    ---     0.495      R8C15A.A1 to      R8C15A.F1 SRL00/OS01/SLICE_24
ROUTE         5     0.651      R8C15A.F1 to      R8C15D.D0 SRL00/OS01/N_3_18
CTOF_DEL    ---     0.495      R8C15D.D0 to      R8C15D.F0 SRL00/OS01/SLICE_44
ROUTE         1     1.023      R8C15D.F0 to      R9C15A.B1 SRL00/OS01/sdiv29lt20
CTOF_DEL    ---     0.495      R9C15A.B1 to      R9C15A.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.702      R9C15A.F1 to      R9C15A.B0 SRL00/OS01/outdiv_0_sqmuxa_3
CTOF_DEL    ---     0.495      R9C15A.B0 to      R9C15A.F0 SRL00/OS01/SLICE_22
ROUTE         2     0.978      R9C15A.F0 to      R9C16D.A0 SRL00/OS01/un1_sdiv69_3
CTOF_DEL    ---     0.495      R9C16D.A0 to      R9C16D.F0 SRL00/OS01/SLICE_21
ROUTE         1     2.053      R9C16D.F0 to     R14C18B.A0 SRL00/OS01/un1_sdiv69_2
CTOF_DEL    ---     0.495     R14C18B.A0 to     R14C18B.F0 SRL00/OS01/SLICE_25
ROUTE        11     2.535     R14C18B.F0 to     R7C13A.LSR SRL00/OS01/un1_sdiv69_2_RNIHB8U (to SRL00/sclk)
                  --------
                   15.817   (27.9% logic, 72.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to     R7C13D.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to     R7C13A.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.678ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[6]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[6]  (to SRL00/sclk +)
                   FF                        SRL00/OS01/sdiv[5]

   Delay:              15.817ns  (27.9% logic, 72.1% route), 9 logic levels.

 Constraint Details:

     15.817ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_10 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 480.495ns) by 464.678ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13D.CLK to      R7C13D.Q1 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.457      R7C13D.Q1 to      R8C14A.B0 SRL00/OS01/sdiv[6]
CTOF_DEL    ---     0.495      R8C14A.B0 to      R8C14A.F0 SRL00/OS01/SLICE_45
ROUTE         1     1.001      R8C14A.F0 to      R8C13C.B0 SRL00/OS01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.495      R8C13C.B0 to      R8C13C.F0 SRL00/OS01/SLICE_37
ROUTE         4     1.005      R8C13C.F0 to      R8C15A.A1 SRL00/OS01/N_24_9
CTOF_DEL    ---     0.495      R8C15A.A1 to      R8C15A.F1 SRL00/OS01/SLICE_24
ROUTE         5     0.651      R8C15A.F1 to      R8C15D.D0 SRL00/OS01/N_3_18
CTOF_DEL    ---     0.495      R8C15D.D0 to      R8C15D.F0 SRL00/OS01/SLICE_44
ROUTE         1     1.023      R8C15D.F0 to      R9C15A.B1 SRL00/OS01/sdiv29lt20
CTOF_DEL    ---     0.495      R9C15A.B1 to      R9C15A.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.702      R9C15A.F1 to      R9C15A.B0 SRL00/OS01/outdiv_0_sqmuxa_3
CTOF_DEL    ---     0.495      R9C15A.B0 to      R9C15A.F0 SRL00/OS01/SLICE_22
ROUTE         2     0.978      R9C15A.F0 to      R9C16D.A0 SRL00/OS01/un1_sdiv69_3
CTOF_DEL    ---     0.495      R9C16D.A0 to      R9C16D.F0 SRL00/OS01/SLICE_21
ROUTE         1     2.053      R9C16D.F0 to     R14C18B.A0 SRL00/OS01/un1_sdiv69_2
CTOF_DEL    ---     0.495     R14C18B.A0 to     R14C18B.F0 SRL00/OS01/SLICE_25
ROUTE        11     2.535     R14C18B.F0 to     R7C13D.LSR SRL00/OS01/un1_sdiv69_2_RNIHB8U (to SRL00/sclk)
                  --------
                   15.817   (27.9% logic, 72.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to     R7C13D.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to     R7C13D.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.678ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[6]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[10]  (to SRL00/sclk +)
                   FF                        SRL00/OS01/sdiv[9]

   Delay:              15.817ns  (27.9% logic, 72.1% route), 9 logic levels.

 Constraint Details:

     15.817ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_8 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 480.495ns) by 464.678ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13D.CLK to      R7C13D.Q1 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.457      R7C13D.Q1 to      R8C14A.B0 SRL00/OS01/sdiv[6]
CTOF_DEL    ---     0.495      R8C14A.B0 to      R8C14A.F0 SRL00/OS01/SLICE_45
ROUTE         1     1.001      R8C14A.F0 to      R8C13C.B0 SRL00/OS01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.495      R8C13C.B0 to      R8C13C.F0 SRL00/OS01/SLICE_37
ROUTE         4     1.005      R8C13C.F0 to      R8C15A.A1 SRL00/OS01/N_24_9
CTOF_DEL    ---     0.495      R8C15A.A1 to      R8C15A.F1 SRL00/OS01/SLICE_24
ROUTE         5     0.651      R8C15A.F1 to      R8C15D.D0 SRL00/OS01/N_3_18
CTOF_DEL    ---     0.495      R8C15D.D0 to      R8C15D.F0 SRL00/OS01/SLICE_44
ROUTE         1     1.023      R8C15D.F0 to      R9C15A.B1 SRL00/OS01/sdiv29lt20
CTOF_DEL    ---     0.495      R9C15A.B1 to      R9C15A.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.702      R9C15A.F1 to      R9C15A.B0 SRL00/OS01/outdiv_0_sqmuxa_3
CTOF_DEL    ---     0.495      R9C15A.B0 to      R9C15A.F0 SRL00/OS01/SLICE_22
ROUTE         2     0.978      R9C15A.F0 to      R9C16D.A0 SRL00/OS01/un1_sdiv69_3
CTOF_DEL    ---     0.495      R9C16D.A0 to      R9C16D.F0 SRL00/OS01/SLICE_21
ROUTE         1     2.053      R9C16D.F0 to     R14C18B.A0 SRL00/OS01/un1_sdiv69_2
CTOF_DEL    ---     0.495     R14C18B.A0 to     R14C18B.F0 SRL00/OS01/SLICE_25
ROUTE        11     2.535     R14C18B.F0 to     R7C14B.LSR SRL00/OS01/un1_sdiv69_2_RNIHB8U (to SRL00/sclk)
                  --------
                   15.817   (27.9% logic, 72.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to     R7C13D.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to     R7C14B.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.678ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[6]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[14]  (to SRL00/sclk +)
                   FF                        SRL00/OS01/sdiv[13]

   Delay:              15.817ns  (27.9% logic, 72.1% route), 9 logic levels.

 Constraint Details:

     15.817ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 480.495ns) by 464.678ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13D.CLK to      R7C13D.Q1 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.457      R7C13D.Q1 to      R8C14A.B0 SRL00/OS01/sdiv[6]
CTOF_DEL    ---     0.495      R8C14A.B0 to      R8C14A.F0 SRL00/OS01/SLICE_45
ROUTE         1     1.001      R8C14A.F0 to      R8C13C.B0 SRL00/OS01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.495      R8C13C.B0 to      R8C13C.F0 SRL00/OS01/SLICE_37
ROUTE         4     1.005      R8C13C.F0 to      R8C15A.A1 SRL00/OS01/N_24_9
CTOF_DEL    ---     0.495      R8C15A.A1 to      R8C15A.F1 SRL00/OS01/SLICE_24
ROUTE         5     0.651      R8C15A.F1 to      R8C15D.D0 SRL00/OS01/N_3_18
CTOF_DEL    ---     0.495      R8C15D.D0 to      R8C15D.F0 SRL00/OS01/SLICE_44
ROUTE         1     1.023      R8C15D.F0 to      R9C15A.B1 SRL00/OS01/sdiv29lt20
CTOF_DEL    ---     0.495      R9C15A.B1 to      R9C15A.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.702      R9C15A.F1 to      R9C15A.B0 SRL00/OS01/outdiv_0_sqmuxa_3
CTOF_DEL    ---     0.495      R9C15A.B0 to      R9C15A.F0 SRL00/OS01/SLICE_22
ROUTE         2     0.978      R9C15A.F0 to      R9C16D.A0 SRL00/OS01/un1_sdiv69_3
CTOF_DEL    ---     0.495      R9C16D.A0 to      R9C16D.F0 SRL00/OS01/SLICE_21
ROUTE         1     2.053      R9C16D.F0 to     R14C18B.A0 SRL00/OS01/un1_sdiv69_2
CTOF_DEL    ---     0.495     R14C18B.A0 to     R14C18B.F0 SRL00/OS01/SLICE_25
ROUTE        11     2.535     R14C18B.F0 to     R7C14D.LSR SRL00/OS01/un1_sdiv69_2_RNIHB8U (to SRL00/sclk)
                  --------
                   15.817   (27.9% logic, 72.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to     R7C13D.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to     R7C14D.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.678ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[6]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[2]  (to SRL00/sclk +)
                   FF                        SRL00/OS01/sdiv[1]

   Delay:              15.817ns  (27.9% logic, 72.1% route), 9 logic levels.

 Constraint Details:

     15.817ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_12 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 480.495ns) by 464.678ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13D.CLK to      R7C13D.Q1 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.457      R7C13D.Q1 to      R8C14A.B0 SRL00/OS01/sdiv[6]
CTOF_DEL    ---     0.495      R8C14A.B0 to      R8C14A.F0 SRL00/OS01/SLICE_45
ROUTE         1     1.001      R8C14A.F0 to      R8C13C.B0 SRL00/OS01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.495      R8C13C.B0 to      R8C13C.F0 SRL00/OS01/SLICE_37
ROUTE         4     1.005      R8C13C.F0 to      R8C15A.A1 SRL00/OS01/N_24_9
CTOF_DEL    ---     0.495      R8C15A.A1 to      R8C15A.F1 SRL00/OS01/SLICE_24
ROUTE         5     0.651      R8C15A.F1 to      R8C15D.D0 SRL00/OS01/N_3_18
CTOF_DEL    ---     0.495      R8C15D.D0 to      R8C15D.F0 SRL00/OS01/SLICE_44
ROUTE         1     1.023      R8C15D.F0 to      R9C15A.B1 SRL00/OS01/sdiv29lt20
CTOF_DEL    ---     0.495      R9C15A.B1 to      R9C15A.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.702      R9C15A.F1 to      R9C15A.B0 SRL00/OS01/outdiv_0_sqmuxa_3
CTOF_DEL    ---     0.495      R9C15A.B0 to      R9C15A.F0 SRL00/OS01/SLICE_22
ROUTE         2     0.978      R9C15A.F0 to      R9C16D.A0 SRL00/OS01/un1_sdiv69_3
CTOF_DEL    ---     0.495      R9C16D.A0 to      R9C16D.F0 SRL00/OS01/SLICE_21
ROUTE         1     2.053      R9C16D.F0 to     R14C18B.A0 SRL00/OS01/un1_sdiv69_2
CTOF_DEL    ---     0.495     R14C18B.A0 to     R14C18B.F0 SRL00/OS01/SLICE_25
ROUTE        11     2.535     R14C18B.F0 to     R7C13B.LSR SRL00/OS01/un1_sdiv69_2_RNIHB8U (to SRL00/sclk)
                  --------
                   15.817   (27.9% logic, 72.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to     R7C13D.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to     R7C13B.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.678ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[6]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[18]  (to SRL00/sclk +)
                   FF                        SRL00/OS01/sdiv[17]

   Delay:              15.817ns  (27.9% logic, 72.1% route), 9 logic levels.

 Constraint Details:

     15.817ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 480.495ns) by 464.678ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13D.CLK to      R7C13D.Q1 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.457      R7C13D.Q1 to      R8C14A.B0 SRL00/OS01/sdiv[6]
CTOF_DEL    ---     0.495      R8C14A.B0 to      R8C14A.F0 SRL00/OS01/SLICE_45
ROUTE         1     1.001      R8C14A.F0 to      R8C13C.B0 SRL00/OS01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.495      R8C13C.B0 to      R8C13C.F0 SRL00/OS01/SLICE_37
ROUTE         4     1.005      R8C13C.F0 to      R8C15A.A1 SRL00/OS01/N_24_9
CTOF_DEL    ---     0.495      R8C15A.A1 to      R8C15A.F1 SRL00/OS01/SLICE_24
ROUTE         5     0.651      R8C15A.F1 to      R8C15D.D0 SRL00/OS01/N_3_18
CTOF_DEL    ---     0.495      R8C15D.D0 to      R8C15D.F0 SRL00/OS01/SLICE_44
ROUTE         1     1.023      R8C15D.F0 to      R9C15A.B1 SRL00/OS01/sdiv29lt20
CTOF_DEL    ---     0.495      R9C15A.B1 to      R9C15A.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.702      R9C15A.F1 to      R9C15A.B0 SRL00/OS01/outdiv_0_sqmuxa_3
CTOF_DEL    ---     0.495      R9C15A.B0 to      R9C15A.F0 SRL00/OS01/SLICE_22
ROUTE         2     0.978      R9C15A.F0 to      R9C16D.A0 SRL00/OS01/un1_sdiv69_3
CTOF_DEL    ---     0.495      R9C16D.A0 to      R9C16D.F0 SRL00/OS01/SLICE_21
ROUTE         1     2.053      R9C16D.F0 to     R14C18B.A0 SRL00/OS01/un1_sdiv69_2
CTOF_DEL    ---     0.495     R14C18B.A0 to     R14C18B.F0 SRL00/OS01/SLICE_25
ROUTE        11     2.535     R14C18B.F0 to     R7C15B.LSR SRL00/OS01/un1_sdiv69_2_RNIHB8U (to SRL00/sclk)
                  --------
                   15.817   (27.9% logic, 72.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to     R7C13D.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to     R7C15B.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.678ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[6]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[16]  (to SRL00/sclk +)
                   FF                        SRL00/OS01/sdiv[15]

   Delay:              15.817ns  (27.9% logic, 72.1% route), 9 logic levels.

 Constraint Details:

     15.817ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 480.495ns) by 464.678ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13D.CLK to      R7C13D.Q1 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.457      R7C13D.Q1 to      R8C14A.B0 SRL00/OS01/sdiv[6]
CTOF_DEL    ---     0.495      R8C14A.B0 to      R8C14A.F0 SRL00/OS01/SLICE_45
ROUTE         1     1.001      R8C14A.F0 to      R8C13C.B0 SRL00/OS01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.495      R8C13C.B0 to      R8C13C.F0 SRL00/OS01/SLICE_37
ROUTE         4     1.005      R8C13C.F0 to      R8C15A.A1 SRL00/OS01/N_24_9
CTOF_DEL    ---     0.495      R8C15A.A1 to      R8C15A.F1 SRL00/OS01/SLICE_24
ROUTE         5     0.651      R8C15A.F1 to      R8C15D.D0 SRL00/OS01/N_3_18
CTOF_DEL    ---     0.495      R8C15D.D0 to      R8C15D.F0 SRL00/OS01/SLICE_44
ROUTE         1     1.023      R8C15D.F0 to      R9C15A.B1 SRL00/OS01/sdiv29lt20
CTOF_DEL    ---     0.495      R9C15A.B1 to      R9C15A.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.702      R9C15A.F1 to      R9C15A.B0 SRL00/OS01/outdiv_0_sqmuxa_3
CTOF_DEL    ---     0.495      R9C15A.B0 to      R9C15A.F0 SRL00/OS01/SLICE_22
ROUTE         2     0.978      R9C15A.F0 to      R9C16D.A0 SRL00/OS01/un1_sdiv69_3
CTOF_DEL    ---     0.495      R9C16D.A0 to      R9C16D.F0 SRL00/OS01/SLICE_21
ROUTE         1     2.053      R9C16D.F0 to     R14C18B.A0 SRL00/OS01/un1_sdiv69_2
CTOF_DEL    ---     0.495     R14C18B.A0 to     R14C18B.F0 SRL00/OS01/SLICE_25
ROUTE        11     2.535     R14C18B.F0 to     R7C15A.LSR SRL00/OS01/un1_sdiv69_2_RNIHB8U (to SRL00/sclk)
                  --------
                   15.817   (27.9% logic, 72.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to     R7C13D.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to     R7C15A.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.678ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[6]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[20]  (to SRL00/sclk +)
                   FF                        SRL00/OS01/sdiv[19]

   Delay:              15.817ns  (27.9% logic, 72.1% route), 9 logic levels.

 Constraint Details:

     15.817ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 480.495ns) by 464.678ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13D.CLK to      R7C13D.Q1 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.457      R7C13D.Q1 to      R8C14A.B0 SRL00/OS01/sdiv[6]
CTOF_DEL    ---     0.495      R8C14A.B0 to      R8C14A.F0 SRL00/OS01/SLICE_45
ROUTE         1     1.001      R8C14A.F0 to      R8C13C.B0 SRL00/OS01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.495      R8C13C.B0 to      R8C13C.F0 SRL00/OS01/SLICE_37
ROUTE         4     1.005      R8C13C.F0 to      R8C15A.A1 SRL00/OS01/N_24_9
CTOF_DEL    ---     0.495      R8C15A.A1 to      R8C15A.F1 SRL00/OS01/SLICE_24
ROUTE         5     0.651      R8C15A.F1 to      R8C15D.D0 SRL00/OS01/N_3_18
CTOF_DEL    ---     0.495      R8C15D.D0 to      R8C15D.F0 SRL00/OS01/SLICE_44
ROUTE         1     1.023      R8C15D.F0 to      R9C15A.B1 SRL00/OS01/sdiv29lt20
CTOF_DEL    ---     0.495      R9C15A.B1 to      R9C15A.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.702      R9C15A.F1 to      R9C15A.B0 SRL00/OS01/outdiv_0_sqmuxa_3
CTOF_DEL    ---     0.495      R9C15A.B0 to      R9C15A.F0 SRL00/OS01/SLICE_22
ROUTE         2     0.978      R9C15A.F0 to      R9C16D.A0 SRL00/OS01/un1_sdiv69_3
CTOF_DEL    ---     0.495      R9C16D.A0 to      R9C16D.F0 SRL00/OS01/SLICE_21
ROUTE         1     2.053      R9C16D.F0 to     R14C18B.A0 SRL00/OS01/un1_sdiv69_2
CTOF_DEL    ---     0.495     R14C18B.A0 to     R14C18B.F0 SRL00/OS01/SLICE_25
ROUTE        11     2.535     R14C18B.F0 to     R7C15C.LSR SRL00/OS01/un1_sdiv69_2_RNIHB8U (to SRL00/sclk)
                  --------
                   15.817   (27.9% logic, 72.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to     R7C13D.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to     R7C15C.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.678ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[6]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[4]  (to SRL00/sclk +)
                   FF                        SRL00/OS01/sdiv[3]

   Delay:              15.817ns  (27.9% logic, 72.1% route), 9 logic levels.

 Constraint Details:

     15.817ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_11 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 480.495ns) by 464.678ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13D.CLK to      R7C13D.Q1 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.457      R7C13D.Q1 to      R8C14A.B0 SRL00/OS01/sdiv[6]
CTOF_DEL    ---     0.495      R8C14A.B0 to      R8C14A.F0 SRL00/OS01/SLICE_45
ROUTE         1     1.001      R8C14A.F0 to      R8C13C.B0 SRL00/OS01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.495      R8C13C.B0 to      R8C13C.F0 SRL00/OS01/SLICE_37
ROUTE         4     1.005      R8C13C.F0 to      R8C15A.A1 SRL00/OS01/N_24_9
CTOF_DEL    ---     0.495      R8C15A.A1 to      R8C15A.F1 SRL00/OS01/SLICE_24
ROUTE         5     0.651      R8C15A.F1 to      R8C15D.D0 SRL00/OS01/N_3_18
CTOF_DEL    ---     0.495      R8C15D.D0 to      R8C15D.F0 SRL00/OS01/SLICE_44
ROUTE         1     1.023      R8C15D.F0 to      R9C15A.B1 SRL00/OS01/sdiv29lt20
CTOF_DEL    ---     0.495      R9C15A.B1 to      R9C15A.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.702      R9C15A.F1 to      R9C15A.B0 SRL00/OS01/outdiv_0_sqmuxa_3
CTOF_DEL    ---     0.495      R9C15A.B0 to      R9C15A.F0 SRL00/OS01/SLICE_22
ROUTE         2     0.978      R9C15A.F0 to      R9C16D.A0 SRL00/OS01/un1_sdiv69_3
CTOF_DEL    ---     0.495      R9C16D.A0 to      R9C16D.F0 SRL00/OS01/SLICE_21
ROUTE         1     2.053      R9C16D.F0 to     R14C18B.A0 SRL00/OS01/un1_sdiv69_2
CTOF_DEL    ---     0.495     R14C18B.A0 to     R14C18B.F0 SRL00/OS01/SLICE_25
ROUTE        11     2.535     R14C18B.F0 to     R7C13C.LSR SRL00/OS01/un1_sdiv69_2_RNIHB8U (to SRL00/sclk)
                  --------
                   15.817   (27.9% logic, 72.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to     R7C13D.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to     R7C13C.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.678ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[6]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[8]  (to SRL00/sclk +)
                   FF                        SRL00/OS01/sdiv[7]

   Delay:              15.817ns  (27.9% logic, 72.1% route), 9 logic levels.

 Constraint Details:

     15.817ns physical path delay SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_9 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 480.495ns) by 464.678ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_10 to SRL00/OS01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13D.CLK to      R7C13D.Q1 SRL00/OS01/SLICE_10 (from SRL00/sclk)
ROUTE         2     1.457      R7C13D.Q1 to      R8C14A.B0 SRL00/OS01/sdiv[6]
CTOF_DEL    ---     0.495      R8C14A.B0 to      R8C14A.F0 SRL00/OS01/SLICE_45
ROUTE         1     1.001      R8C14A.F0 to      R8C13C.B0 SRL00/OS01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.495      R8C13C.B0 to      R8C13C.F0 SRL00/OS01/SLICE_37
ROUTE         4     1.005      R8C13C.F0 to      R8C15A.A1 SRL00/OS01/N_24_9
CTOF_DEL    ---     0.495      R8C15A.A1 to      R8C15A.F1 SRL00/OS01/SLICE_24
ROUTE         5     0.651      R8C15A.F1 to      R8C15D.D0 SRL00/OS01/N_3_18
CTOF_DEL    ---     0.495      R8C15D.D0 to      R8C15D.F0 SRL00/OS01/SLICE_44
ROUTE         1     1.023      R8C15D.F0 to      R9C15A.B1 SRL00/OS01/sdiv29lt20
CTOF_DEL    ---     0.495      R9C15A.B1 to      R9C15A.F1 SRL00/OS01/SLICE_22
ROUTE         2     0.702      R9C15A.F1 to      R9C15A.B0 SRL00/OS01/outdiv_0_sqmuxa_3
CTOF_DEL    ---     0.495      R9C15A.B0 to      R9C15A.F0 SRL00/OS01/SLICE_22
ROUTE         2     0.978      R9C15A.F0 to      R9C16D.A0 SRL00/OS01/un1_sdiv69_3
CTOF_DEL    ---     0.495      R9C16D.A0 to      R9C16D.F0 SRL00/OS01/SLICE_21
ROUTE         1     2.053      R9C16D.F0 to     R14C18B.A0 SRL00/OS01/un1_sdiv69_2
CTOF_DEL    ---     0.495     R14C18B.A0 to     R14C18B.F0 SRL00/OS01/SLICE_25
ROUTE        11     2.535     R14C18B.F0 to     R7C14A.LSR SRL00/OS01/un1_sdiv69_2_RNIHB8U (to SRL00/sclk)
                  --------
                   15.817   (27.9% logic, 72.1% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to     R7C13D.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.432        OSC.OSC to     R7C14A.CLK SRL00/sclk
                  --------
                    2.432   (0.0% logic, 100.0% route), 0 logic levels.

Report:   62.147MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SRL00/sclk" 2.080000 MHz |             |             |
;                                       |    2.080 MHz|   62.147 MHz|   9  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk00_c   Source: SRL00/OS01/SLICE_20.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: SRL00/sclk   Source: SRL00/OS00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5335 paths, 1 nets, and 256 connections (70.14% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Fri Sep 06 04:42:19 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o shiftLR00_shiftLR00.twr -gui -msgset C:/Users/martin/Desktop/Arquitectura-de-Computadoras-master/Arquitectura-de-Computadoras-master/I/Practicas/barrel/barrelLR02/promote.xml shiftLR00_shiftLR00.ncd shiftLR00_shiftLR00.prf 
Design file:     shiftlr00_shiftlr00.ncd
Preference file: shiftlr00_shiftlr00.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "SRL00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[1]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[1]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_12 to SRL00/OS01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_12 to SRL00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C13B.CLK to      R7C13B.Q0 SRL00/OS01/SLICE_12 (from SRL00/sclk)
ROUTE         2     0.132      R7C13B.Q0 to      R7C13B.A0 SRL00/OS01/sdiv[1]
CTOF_DEL    ---     0.101      R7C13B.A0 to      R7C13B.F0 SRL00/OS01/SLICE_12
ROUTE         1     0.000      R7C13B.F0 to     R7C13B.DI0 SRL00/OS01/un1_sdiv[2] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R7C13B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R7C13B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[11]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[11]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_7 to SRL00/OS01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_7 to SRL00/OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C14C.CLK to      R7C14C.Q0 SRL00/OS01/SLICE_7 (from SRL00/sclk)
ROUTE         3     0.132      R7C14C.Q0 to      R7C14C.A0 SRL00/OS01/sdiv[11]
CTOF_DEL    ---     0.101      R7C14C.A0 to      R7C14C.F0 SRL00/OS01/SLICE_7
ROUTE         1     0.000      R7C14C.F0 to     R7C14C.DI0 SRL00/OS01/un1_sdiv[12] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R7C14C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R7C14C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[4]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[4]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_11 to SRL00/OS01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_11 to SRL00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C13C.CLK to      R7C13C.Q1 SRL00/OS01/SLICE_11 (from SRL00/sclk)
ROUTE         2     0.132      R7C13C.Q1 to      R7C13C.A1 SRL00/OS01/sdiv[4]
CTOF_DEL    ---     0.101      R7C13C.A1 to      R7C13C.F1 SRL00/OS01/SLICE_11
ROUTE         1     0.000      R7C13C.F1 to     R7C13C.DI1 SRL00/OS01/un1_sdiv[5] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R7C13C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R7C13C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[2]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[2]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_12 to SRL00/OS01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_12 to SRL00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C13B.CLK to      R7C13B.Q1 SRL00/OS01/SLICE_12 (from SRL00/sclk)
ROUTE         2     0.132      R7C13B.Q1 to      R7C13B.A1 SRL00/OS01/sdiv[2]
CTOF_DEL    ---     0.101      R7C13B.A1 to      R7C13B.F1 SRL00/OS01/SLICE_12
ROUTE         1     0.000      R7C13B.F1 to     R7C13B.DI1 SRL00/OS01/un1_sdiv[3] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R7C13B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R7C13B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[12]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[12]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_7 to SRL00/OS01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_7 to SRL00/OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C14C.CLK to      R7C14C.Q1 SRL00/OS01/SLICE_7 (from SRL00/sclk)
ROUTE         5     0.132      R7C14C.Q1 to      R7C14C.A1 SRL00/OS01/sdiv[12]
CTOF_DEL    ---     0.101      R7C14C.A1 to      R7C14C.F1 SRL00/OS01/SLICE_7
ROUTE         1     0.000      R7C14C.F1 to     R7C14C.DI1 SRL00/OS01/un1_sdiv[13] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R7C14C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R7C14C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[10]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[10]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_8 to SRL00/OS01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_8 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C14B.CLK to      R7C14B.Q1 SRL00/OS01/SLICE_8 (from SRL00/sclk)
ROUTE         3     0.132      R7C14B.Q1 to      R7C14B.A1 SRL00/OS01/sdiv[10]
CTOF_DEL    ---     0.101      R7C14B.A1 to      R7C14B.F1 SRL00/OS01/SLICE_8
ROUTE         1     0.000      R7C14B.F1 to     R7C14B.DI1 SRL00/OS01/un1_sdiv[11] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R7C14B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R7C14B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[9]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[9]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_8 to SRL00/OS01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_8 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C14B.CLK to      R7C14B.Q0 SRL00/OS01/SLICE_8 (from SRL00/sclk)
ROUTE         3     0.132      R7C14B.Q0 to      R7C14B.A0 SRL00/OS01/sdiv[9]
CTOF_DEL    ---     0.101      R7C14B.A0 to      R7C14B.F0 SRL00/OS01/SLICE_8
ROUTE         1     0.000      R7C14B.F0 to     R7C14B.DI0 SRL00/OS01/un1_sdiv[10] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R7C14B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R7C14B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/outdiv  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/outdiv  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_20 to SRL00/OS01/SLICE_20 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_20 to SRL00/OS01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C19A.CLK to      R2C19A.Q0 SRL00/OS01/SLICE_20 (from SRL00/sclk)
ROUTE        16     0.132      R2C19A.Q0 to      R2C19A.A0 clk00_c
CTOF_DEL    ---     0.101      R2C19A.A0 to      R2C19A.F0 SRL00/OS01/SLICE_20
ROUTE         1     0.000      R2C19A.F0 to     R2C19A.DI0 SRL00/OS01/outdiv_0 (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R2C19A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R2C19A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[19]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[19]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_3 to SRL00/OS01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_3 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C15C.CLK to      R7C15C.Q0 SRL00/OS01/SLICE_3 (from SRL00/sclk)
ROUTE         5     0.132      R7C15C.Q0 to      R7C15C.A0 SRL00/OS01/sdiv[19]
CTOF_DEL    ---     0.101      R7C15C.A0 to      R7C15C.F0 SRL00/OS01/SLICE_3
ROUTE         1     0.000      R7C15C.F0 to     R7C15C.DI0 SRL00/OS01/un1_sdiv[20] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R7C15C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R7C15C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/OS01/sdiv[13]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/OS01/sdiv[13]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/OS01/SLICE_6 to SRL00/OS01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/OS01/SLICE_6 to SRL00/OS01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C14D.CLK to      R7C14D.Q0 SRL00/OS01/SLICE_6 (from SRL00/sclk)
ROUTE         5     0.132      R7C14D.Q0 to      R7C14D.A0 SRL00/OS01/sdiv[13]
CTOF_DEL    ---     0.101      R7C14D.A0 to      R7C14D.F0 SRL00/OS01/SLICE_6
ROUTE         1     0.000      R7C14D.F0 to     R7C14D.DI0 SRL00/OS01/un1_sdiv[14] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R7C14D.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/OS00/OSCInst0 to SRL00/OS01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R7C14D.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SRL00/sclk" 2.080000 MHz |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk00_c   Source: SRL00/OS01/SLICE_20.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: SRL00/sclk   Source: SRL00/OS00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5335 paths, 1 nets, and 256 connections (70.14% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
