Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec  5 18:25:28 2019
| Host         : is2751zv181 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file implement_clocks_timing_summary_routed.rpt -pb implement_clocks_timing_summary_routed.pb -rpx implement_clocks_timing_summary_routed.rpx -warn_on_violation
| Design       : implement_clocks
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.350        0.000                      0                  159        0.246        0.000                      0                  159        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.350        0.000                      0                  159        0.246        0.000                      0                  159        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 nolabel_line29/ctr_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/ctr_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 0.828ns (16.057%)  route 4.329ns (83.943%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.714     5.317    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  nolabel_line29/ctr_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  nolabel_line29/ctr_reg[44]/Q
                         net (fo=2, routed)           0.812     6.585    nolabel_line29/ctr_reg_n_0_[44]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.124     6.709 f  nolabel_line29/ctr[63]_i_19/O
                         net (fo=1, routed)           0.799     7.508    nolabel_line29/ctr[63]_i_19_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.632 f  nolabel_line29/ctr[63]_i_8/O
                         net (fo=1, routed)           1.011     8.643    nolabel_line29/ctr[63]_i_8_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     8.767 r  nolabel_line29/ctr[63]_i_1/O
                         net (fo=79, routed)          1.707    10.473    nolabel_line29/ctr[63]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  nolabel_line29/ctr_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.590    15.013    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  nolabel_line29/ctr_reg[61]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y73          FDRE (Setup_fdre_C_R)       -0.429    14.823    nolabel_line29/ctr_reg[61]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 nolabel_line29/ctr_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/ctr_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 0.828ns (16.057%)  route 4.329ns (83.943%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.714     5.317    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  nolabel_line29/ctr_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  nolabel_line29/ctr_reg[44]/Q
                         net (fo=2, routed)           0.812     6.585    nolabel_line29/ctr_reg_n_0_[44]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.124     6.709 f  nolabel_line29/ctr[63]_i_19/O
                         net (fo=1, routed)           0.799     7.508    nolabel_line29/ctr[63]_i_19_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.632 f  nolabel_line29/ctr[63]_i_8/O
                         net (fo=1, routed)           1.011     8.643    nolabel_line29/ctr[63]_i_8_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     8.767 r  nolabel_line29/ctr[63]_i_1/O
                         net (fo=79, routed)          1.707    10.473    nolabel_line29/ctr[63]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  nolabel_line29/ctr_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.590    15.013    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  nolabel_line29/ctr_reg[62]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y73          FDRE (Setup_fdre_C_R)       -0.429    14.823    nolabel_line29/ctr_reg[62]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 nolabel_line29/ctr_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/ctr_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 0.828ns (16.057%)  route 4.329ns (83.943%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.714     5.317    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  nolabel_line29/ctr_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  nolabel_line29/ctr_reg[44]/Q
                         net (fo=2, routed)           0.812     6.585    nolabel_line29/ctr_reg_n_0_[44]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.124     6.709 f  nolabel_line29/ctr[63]_i_19/O
                         net (fo=1, routed)           0.799     7.508    nolabel_line29/ctr[63]_i_19_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.632 f  nolabel_line29/ctr[63]_i_8/O
                         net (fo=1, routed)           1.011     8.643    nolabel_line29/ctr[63]_i_8_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     8.767 r  nolabel_line29/ctr[63]_i_1/O
                         net (fo=79, routed)          1.707    10.473    nolabel_line29/ctr[63]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  nolabel_line29/ctr_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.590    15.013    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  nolabel_line29/ctr_reg[63]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y73          FDRE (Setup_fdre_C_R)       -0.429    14.823    nolabel_line29/ctr_reg[63]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 nolabel_line29/ctr_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/ctr_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 0.828ns (16.499%)  route 4.190ns (83.501%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.714     5.317    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  nolabel_line29/ctr_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  nolabel_line29/ctr_reg[44]/Q
                         net (fo=2, routed)           0.812     6.585    nolabel_line29/ctr_reg_n_0_[44]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.124     6.709 f  nolabel_line29/ctr[63]_i_19/O
                         net (fo=1, routed)           0.799     7.508    nolabel_line29/ctr[63]_i_19_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.632 f  nolabel_line29/ctr[63]_i_8/O
                         net (fo=1, routed)           1.011     8.643    nolabel_line29/ctr[63]_i_8_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     8.767 r  nolabel_line29/ctr[63]_i_1/O
                         net (fo=79, routed)          1.568    10.335    nolabel_line29/ctr[63]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  nolabel_line29/ctr_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.591    15.014    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  nolabel_line29/ctr_reg[57]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.824    nolabel_line29/ctr_reg[57]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 nolabel_line29/ctr_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/ctr_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 0.828ns (16.499%)  route 4.190ns (83.501%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.714     5.317    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  nolabel_line29/ctr_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  nolabel_line29/ctr_reg[44]/Q
                         net (fo=2, routed)           0.812     6.585    nolabel_line29/ctr_reg_n_0_[44]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.124     6.709 f  nolabel_line29/ctr[63]_i_19/O
                         net (fo=1, routed)           0.799     7.508    nolabel_line29/ctr[63]_i_19_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.632 f  nolabel_line29/ctr[63]_i_8/O
                         net (fo=1, routed)           1.011     8.643    nolabel_line29/ctr[63]_i_8_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     8.767 r  nolabel_line29/ctr[63]_i_1/O
                         net (fo=79, routed)          1.568    10.335    nolabel_line29/ctr[63]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  nolabel_line29/ctr_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.591    15.014    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  nolabel_line29/ctr_reg[58]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.824    nolabel_line29/ctr_reg[58]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 nolabel_line29/ctr_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/ctr_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 0.828ns (16.499%)  route 4.190ns (83.501%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.714     5.317    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  nolabel_line29/ctr_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  nolabel_line29/ctr_reg[44]/Q
                         net (fo=2, routed)           0.812     6.585    nolabel_line29/ctr_reg_n_0_[44]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.124     6.709 f  nolabel_line29/ctr[63]_i_19/O
                         net (fo=1, routed)           0.799     7.508    nolabel_line29/ctr[63]_i_19_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.632 f  nolabel_line29/ctr[63]_i_8/O
                         net (fo=1, routed)           1.011     8.643    nolabel_line29/ctr[63]_i_8_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     8.767 r  nolabel_line29/ctr[63]_i_1/O
                         net (fo=79, routed)          1.568    10.335    nolabel_line29/ctr[63]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  nolabel_line29/ctr_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.591    15.014    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  nolabel_line29/ctr_reg[59]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.824    nolabel_line29/ctr_reg[59]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 nolabel_line29/ctr_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/ctr_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 0.828ns (16.499%)  route 4.190ns (83.501%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.714     5.317    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  nolabel_line29/ctr_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  nolabel_line29/ctr_reg[44]/Q
                         net (fo=2, routed)           0.812     6.585    nolabel_line29/ctr_reg_n_0_[44]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.124     6.709 f  nolabel_line29/ctr[63]_i_19/O
                         net (fo=1, routed)           0.799     7.508    nolabel_line29/ctr[63]_i_19_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.632 f  nolabel_line29/ctr[63]_i_8/O
                         net (fo=1, routed)           1.011     8.643    nolabel_line29/ctr[63]_i_8_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     8.767 r  nolabel_line29/ctr[63]_i_1/O
                         net (fo=79, routed)          1.568    10.335    nolabel_line29/ctr[63]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  nolabel_line29/ctr_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.591    15.014    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  nolabel_line29/ctr_reg[60]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.824    nolabel_line29/ctr_reg[60]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 nolabel_line29/ctr_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/ctr_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.828ns (17.002%)  route 4.042ns (82.998%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.714     5.317    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  nolabel_line29/ctr_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  nolabel_line29/ctr_reg[44]/Q
                         net (fo=2, routed)           0.812     6.585    nolabel_line29/ctr_reg_n_0_[44]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.124     6.709 f  nolabel_line29/ctr[63]_i_19/O
                         net (fo=1, routed)           0.799     7.508    nolabel_line29/ctr[63]_i_19_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.632 f  nolabel_line29/ctr[63]_i_8/O
                         net (fo=1, routed)           1.011     8.643    nolabel_line29/ctr[63]_i_8_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     8.767 r  nolabel_line29/ctr[63]_i_1/O
                         net (fo=79, routed)          1.420    10.187    nolabel_line29/ctr[63]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  nolabel_line29/ctr_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.593    15.016    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  nolabel_line29/ctr_reg[53]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.826    nolabel_line29/ctr_reg[53]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 nolabel_line29/ctr_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/ctr_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.828ns (17.002%)  route 4.042ns (82.998%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.714     5.317    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  nolabel_line29/ctr_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  nolabel_line29/ctr_reg[44]/Q
                         net (fo=2, routed)           0.812     6.585    nolabel_line29/ctr_reg_n_0_[44]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.124     6.709 f  nolabel_line29/ctr[63]_i_19/O
                         net (fo=1, routed)           0.799     7.508    nolabel_line29/ctr[63]_i_19_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.632 f  nolabel_line29/ctr[63]_i_8/O
                         net (fo=1, routed)           1.011     8.643    nolabel_line29/ctr[63]_i_8_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     8.767 r  nolabel_line29/ctr[63]_i_1/O
                         net (fo=79, routed)          1.420    10.187    nolabel_line29/ctr[63]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  nolabel_line29/ctr_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.593    15.016    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  nolabel_line29/ctr_reg[54]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.826    nolabel_line29/ctr_reg[54]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 nolabel_line29/ctr_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/ctr_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.828ns (17.002%)  route 4.042ns (82.998%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.714     5.317    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  nolabel_line29/ctr_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 f  nolabel_line29/ctr_reg[44]/Q
                         net (fo=2, routed)           0.812     6.585    nolabel_line29/ctr_reg_n_0_[44]
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.124     6.709 f  nolabel_line29/ctr[63]_i_19/O
                         net (fo=1, routed)           0.799     7.508    nolabel_line29/ctr[63]_i_19_n_0
    SLICE_X1Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.632 f  nolabel_line29/ctr[63]_i_8/O
                         net (fo=1, routed)           1.011     8.643    nolabel_line29/ctr[63]_i_8_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I5_O)        0.124     8.767 r  nolabel_line29/ctr[63]_i_1/O
                         net (fo=79, routed)          1.420    10.187    nolabel_line29/ctr[63]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  nolabel_line29/ctr_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.593    15.016    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  nolabel_line29/ctr_reg[55]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.826    nolabel_line29/ctr_reg[55]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                  4.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 nolabel_line29/ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/ctr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.603     1.522    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  nolabel_line29/ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  nolabel_line29/ctr_reg[0]/Q
                         net (fo=3, routed)           0.168     1.832    nolabel_line29/ctr_reg_n_0_[0]
    SLICE_X1Y58          LUT1 (Prop_lut1_I0_O)        0.042     1.874 r  nolabel_line29/ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    nolabel_line29/ctr_0[0]
    SLICE_X1Y58          FDRE                                         r  nolabel_line29/ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.876     2.041    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  nolabel_line29/ctr_reg[0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.105     1.627    nolabel_line29/ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line29/outgoing_CLK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/outgoing_CLK_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.600     1.519    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  nolabel_line29/outgoing_CLK_reg[7]/Q
                         net (fo=2, routed)           0.118     1.778    nolabel_line29/out[6]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  nolabel_line29/outgoing_CLK_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    nolabel_line29/outgoing_CLK_reg[4]_i_1_n_4
    SLICE_X1Y65          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.871     2.036    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[7]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.105     1.624    nolabel_line29/outgoing_CLK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 nolabel_line29/outgoing_CLK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/outgoing_CLK_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.598     1.517    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  nolabel_line29/outgoing_CLK_reg[12]/Q
                         net (fo=2, routed)           0.115     1.773    nolabel_line29/out[11]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.888 r  nolabel_line29/outgoing_CLK_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    nolabel_line29/outgoing_CLK_reg[12]_i_1_n_7
    SLICE_X1Y67          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.869     2.034    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[12]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.105     1.622    nolabel_line29/outgoing_CLK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 nolabel_line29/outgoing_CLK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/outgoing_CLK_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.599     1.518    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  nolabel_line29/outgoing_CLK_reg[8]/Q
                         net (fo=2, routed)           0.115     1.774    nolabel_line29/out[7]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.889 r  nolabel_line29/outgoing_CLK_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.889    nolabel_line29/outgoing_CLK_reg[8]_i_1_n_7
    SLICE_X1Y66          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.870     2.035    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[8]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105     1.623    nolabel_line29/outgoing_CLK_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line29/outgoing_CLK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/outgoing_CLK_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.599     1.518    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  nolabel_line29/outgoing_CLK_reg[11]/Q
                         net (fo=2, routed)           0.123     1.782    nolabel_line29/out[10]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  nolabel_line29/outgoing_CLK_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    nolabel_line29/outgoing_CLK_reg[8]_i_1_n_4
    SLICE_X1Y66          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.870     2.035    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[11]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105     1.623    nolabel_line29/outgoing_CLK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line29/outgoing_CLK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/outgoing_CLK_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.598     1.517    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  nolabel_line29/outgoing_CLK_reg[15]/Q
                         net (fo=2, routed)           0.123     1.781    nolabel_line29/out[14]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  nolabel_line29/outgoing_CLK_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    nolabel_line29/outgoing_CLK_reg[12]_i_1_n_4
    SLICE_X1Y67          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.869     2.034    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[15]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.105     1.622    nolabel_line29/outgoing_CLK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line29/outgoing_CLK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/outgoing_CLK_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.600     1.519    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  nolabel_line29/outgoing_CLK_reg[3]/Q
                         net (fo=2, routed)           0.123     1.783    nolabel_line29/out[2]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  nolabel_line29/outgoing_CLK_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    nolabel_line29/outgoing_CLK_reg[0]_i_1_n_4
    SLICE_X1Y64          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.872     2.037    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[3]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.105     1.624    nolabel_line29/outgoing_CLK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 nolabel_line29/outgoing_CLK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/outgoing_CLK_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.600     1.519    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  nolabel_line29/outgoing_CLK_reg[6]/Q
                         net (fo=2, routed)           0.122     1.782    nolabel_line29/out[5]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  nolabel_line29/outgoing_CLK_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    nolabel_line29/outgoing_CLK_reg[4]_i_1_n_5
    SLICE_X1Y65          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.871     2.036    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[6]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.105     1.624    nolabel_line29/outgoing_CLK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 nolabel_line29/outgoing_CLK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/outgoing_CLK_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.256ns (68.169%)  route 0.120ns (31.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.600     1.519    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  nolabel_line29/outgoing_CLK_reg[4]/Q
                         net (fo=2, routed)           0.120     1.780    nolabel_line29/out[3]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.895 r  nolabel_line29/outgoing_CLK_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    nolabel_line29/outgoing_CLK_reg[4]_i_1_n_7
    SLICE_X1Y65          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.871     2.036    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[4]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.105     1.624    nolabel_line29/outgoing_CLK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 nolabel_line29/outgoing_CLK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/outgoing_CLK_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.252ns (67.067%)  route 0.124ns (32.933%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.598     1.517    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  nolabel_line29/outgoing_CLK_reg[14]/Q
                         net (fo=2, routed)           0.124     1.782    nolabel_line29/out[13]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  nolabel_line29/outgoing_CLK_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    nolabel_line29/outgoing_CLK_reg[12]_i_1_n_5
    SLICE_X1Y67          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.869     2.034    nolabel_line29/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  nolabel_line29/outgoing_CLK_reg[14]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.105     1.622    nolabel_line29/outgoing_CLK_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y58     nolabel_line29/ctr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y60     nolabel_line29/ctr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y60     nolabel_line29/ctr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y60     nolabel_line29/ctr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61     nolabel_line29/ctr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61     nolabel_line29/ctr_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61     nolabel_line29/ctr_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61     nolabel_line29/ctr_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62     nolabel_line29/ctr_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     nolabel_line29/ctr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     nolabel_line29/ctr_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     nolabel_line29/ctr_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     nolabel_line29/ctr_reg[45]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     nolabel_line29/ctr_reg[46]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     nolabel_line29/ctr_reg[47]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     nolabel_line29/ctr_reg[48]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     nolabel_line29/ctr_reg[57]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     nolabel_line29/ctr_reg[58]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72     nolabel_line29/ctr_reg[59]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     nolabel_line29/ctr_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     nolabel_line29/ctr_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     nolabel_line29/ctr_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     nolabel_line29/ctr_reg[32]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     nolabel_line29/ctr_reg[33]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     nolabel_line29/ctr_reg[34]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     nolabel_line29/ctr_reg[35]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     nolabel_line29/ctr_reg[36]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     nolabel_line29/outgoing_CLK_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     nolabel_line29/outgoing_CLK_reg[11]/C



