`timescale 1ns/1ps

module n_bit_comparator(a,b,lesser,greater,equal);
input [N-1:0]a,b;
output lesser,greater,equal;
reg lesser=0,greater=0,equal=0;
always@(*)
begin
      if(a<b)
		begin
		    lesser=1'b1;
		    greater=1'b0;
		    equal=1'b0;
		end
		else if(a>b)
		begin
		   lesser=1'b0;
		   greater=1'b1;
		   equal=1'b0;
		end
		else
		begin
		   lesser=1'b0;
		   greater=1'b0;
		   equal=1'b1;
		end
end
endmodule
