
############################################################################
#
# FMAX Report
#
############################################################################
#
# NOTE: FMAX is only computed for register-to-register paths within SAME
# clock domain. Multi-cycle paths, cross-clock-domain paths, including paths
# between master and generated clocks, are ignored. For paths between a clock
# and its inversion, FMAX is computed by scaling the path delay based on
# clock duty cycle. For example, for a path with start point driven by a
# rising clock edge and  with end  point driven by the the same  clock's
# falling edge, if the clock duty cycle is 50%, the path delay is multi-
# plied by 2 (divided by 50%) so as to compute FMAX.
#

# **************************************************************************
# Clock          : clk_25M
# Minimum period : 4457 ps
# **************************************************************************

********************
* Path 1
********************
From  : led_wf1/cnt_reg[1]/Q  [launch  clock : clk_25M, rising edge 1]
To    : led_wf1/cnt_reg[23]/D [capture clock : clk_25M, rising edge 2] 

[Data Launch Path]
===========================================================================================================
|              NODE               |     CELL     | DELAY |     TYPE      | LOC |        NET         | FO# |
===========================================================================================================
| CLOCK'clk_25M                   |     N/A      |     0 |               |     | N/A                |     |
| clk_25M                         |     top      |     0 | clock_latency |     | clk_25M            | 1   |
| clk_25M_pad/I                   |    xsIOBI    |     0 |      net      |     | clk_25M            |     |
| clk_25M_pad/O                   |    xsIOBI    |   990 |     cell      |     | clk_25M_c          | 29  |
| led_wf1/cnt_reg[1]/C            | xsDFFSA_K1C1 |     0 |      net      |     | clk_25M_c          |     |
| --                              |      --      |    -- |      --       | --  | --                 | --  |
| led_wf1/cnt_reg[1]/Q            | xsDFFSA_K1C1 |   347 |  rising_edge  |     | led_wf1/cnt[1]     | 4   |
| led_wf1/_i_6/bitAdd_1/muxcy/S   |   xsMUXCY    |     0 |      net      |     | led_wf1/cnt[1]     |     |
| led_wf1/_i_6/bitAdd_1/muxcy/O   |   xsMUXCY    |   261 |     cell      |     | led_wf1/_i_6/_n_1  | 2   |
| led_wf1/_i_6/bitAdd_2/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_1  |     |
| led_wf1/_i_6/bitAdd_2/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_3  | 2   |
| led_wf1/_i_6/bitAdd_3/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_3  |     |
| led_wf1/_i_6/bitAdd_3/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_5  | 2   |
| led_wf1/_i_6/bitAdd_4/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_5  |     |
| led_wf1/_i_6/bitAdd_4/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_7  | 2   |
| led_wf1/_i_6/bitAdd_5/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_7  |     |
| led_wf1/_i_6/bitAdd_5/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_9  | 2   |
| led_wf1/_i_6/bitAdd_6/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_9  |     |
| led_wf1/_i_6/bitAdd_6/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_11 | 2   |
| led_wf1/_i_6/bitAdd_7/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_11 |     |
| led_wf1/_i_6/bitAdd_7/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_13 | 2   |
| led_wf1/_i_6/bitAdd_8/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_13 |     |
| led_wf1/_i_6/bitAdd_8/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_15 | 2   |
| led_wf1/_i_6/bitAdd_9/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_15 |     |
| led_wf1/_i_6/bitAdd_9/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_17 | 2   |
| led_wf1/_i_6/bitAdd_10/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_17 |     |
| led_wf1/_i_6/bitAdd_10/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_19 | 2   |
| led_wf1/_i_6/bitAdd_11/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_19 |     |
| led_wf1/_i_6/bitAdd_11/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_21 | 2   |
| led_wf1/_i_6/bitAdd_12/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_21 |     |
| led_wf1/_i_6/bitAdd_12/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_23 | 2   |
| led_wf1/_i_6/bitAdd_13/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_23 |     |
| led_wf1/_i_6/bitAdd_13/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_25 | 2   |
| led_wf1/_i_6/bitAdd_14/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_25 |     |
| led_wf1/_i_6/bitAdd_14/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_27 | 2   |
| led_wf1/_i_6/bitAdd_15/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_27 |     |
| led_wf1/_i_6/bitAdd_15/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_29 | 2   |
| led_wf1/_i_6/bitAdd_16/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_29 |     |
| led_wf1/_i_6/bitAdd_16/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_31 | 2   |
| led_wf1/_i_6/bitAdd_17/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_31 |     |
| led_wf1/_i_6/bitAdd_17/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_33 | 2   |
| led_wf1/_i_6/bitAdd_18/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_33 |     |
| led_wf1/_i_6/bitAdd_18/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_35 | 2   |
| led_wf1/_i_6/bitAdd_19/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_35 |     |
| led_wf1/_i_6/bitAdd_19/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_37 | 2   |
| led_wf1/_i_6/bitAdd_20/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_37 |     |
| led_wf1/_i_6/bitAdd_20/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_39 | 2   |
| led_wf1/_i_6/bitAdd_21/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_39 |     |
| led_wf1/_i_6/bitAdd_21/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_41 | 2   |
| led_wf1/_i_6/bitAdd_22/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_41 |     |
| led_wf1/_i_6/bitAdd_22/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_43 | 1   |
| led_wf1/_i_6/bitAdd_23/xorcy/CI |   xsXORCY    |     0 |      net      |     | led_wf1/_i_6/_n_43 |     |
| led_wf1/_i_6/bitAdd_23/xorcy/O  |   xsXORCY    |   263 |     cell      |     | led_wf1/n_35[23]   | 1   |
| led_wf1/_i_31/I1                |   xsLUTSA2   |     0 |      net      |     | led_wf1/n_35[23]   |     |
| led_wf1/_i_31/O                 |   xsLUTSA2   |    81 |     cell      |     | led_wf1/n_34       | 1   |
| led_wf1/cnt_reg[23]/D           | xsDFFSA_K1C1 |     0 |      net      |     | led_wf1/n_34       |     |
===========================================================================================================
Clock Path Delay     = 990       
Data Path Delay      = 4480       (Tdatp)
    clock-to-q Delay = 347
    total cell delay = 4133
    total wire delay = 0
    logic Level      = 24

[Data Capture Path]
========================================================================================
|         NODE          |     CELL     | DELAY |     TYPE      | LOC |    NET    | FO# |
========================================================================================
| CLOCK'clk_25M         |     N/A      |     0 |               |     | N/A       |     |
| clk_25M               |     top      |     0 | clock_latency |     | clk_25M   | 1   |
| clk_25M_pad/I         |    xsIOBI    |     0 |      net      |     | clk_25M   |     |
| clk_25M_pad/O         |    xsIOBI    |   990 |     cell      |     | clk_25M_c | 29  |
| led_wf1/cnt_reg[23]/C | xsDFFSA_K1C1 |     0 |      net      |     | clk_25M_c |     |
========================================================================================

Clock Path Delay     = 990       
      Clock Skew     = 0 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 4480       + -23        - 0          - 0          
            = 4457
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 2
********************
From  : led_wf1/cnt_reg[1]/Q  [launch  clock : clk_25M, rising edge 1]
To    : led_wf1/cnt_reg[22]/D [capture clock : clk_25M, rising edge 2] 

[Data Launch Path]
===========================================================================================================
|              NODE               |     CELL     | DELAY |     TYPE      | LOC |        NET         | FO# |
===========================================================================================================
| CLOCK'clk_25M                   |     N/A      |     0 |               |     | N/A                |     |
| clk_25M                         |     top      |     0 | clock_latency |     | clk_25M            | 1   |
| clk_25M_pad/I                   |    xsIOBI    |     0 |      net      |     | clk_25M            |     |
| clk_25M_pad/O                   |    xsIOBI    |   990 |     cell      |     | clk_25M_c          | 29  |
| led_wf1/cnt_reg[1]/C            | xsDFFSA_K1C1 |     0 |      net      |     | clk_25M_c          |     |
| --                              |      --      |    -- |      --       | --  | --                 | --  |
| led_wf1/cnt_reg[1]/Q            | xsDFFSA_K1C1 |   347 |  rising_edge  |     | led_wf1/cnt[1]     | 4   |
| led_wf1/_i_6/bitAdd_1/muxcy/S   |   xsMUXCY    |     0 |      net      |     | led_wf1/cnt[1]     |     |
| led_wf1/_i_6/bitAdd_1/muxcy/O   |   xsMUXCY    |   261 |     cell      |     | led_wf1/_i_6/_n_1  | 2   |
| led_wf1/_i_6/bitAdd_2/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_1  |     |
| led_wf1/_i_6/bitAdd_2/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_3  | 2   |
| led_wf1/_i_6/bitAdd_3/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_3  |     |
| led_wf1/_i_6/bitAdd_3/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_5  | 2   |
| led_wf1/_i_6/bitAdd_4/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_5  |     |
| led_wf1/_i_6/bitAdd_4/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_7  | 2   |
| led_wf1/_i_6/bitAdd_5/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_7  |     |
| led_wf1/_i_6/bitAdd_5/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_9  | 2   |
| led_wf1/_i_6/bitAdd_6/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_9  |     |
| led_wf1/_i_6/bitAdd_6/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_11 | 2   |
| led_wf1/_i_6/bitAdd_7/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_11 |     |
| led_wf1/_i_6/bitAdd_7/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_13 | 2   |
| led_wf1/_i_6/bitAdd_8/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_13 |     |
| led_wf1/_i_6/bitAdd_8/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_15 | 2   |
| led_wf1/_i_6/bitAdd_9/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_15 |     |
| led_wf1/_i_6/bitAdd_9/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_17 | 2   |
| led_wf1/_i_6/bitAdd_10/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_17 |     |
| led_wf1/_i_6/bitAdd_10/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_19 | 2   |
| led_wf1/_i_6/bitAdd_11/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_19 |     |
| led_wf1/_i_6/bitAdd_11/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_21 | 2   |
| led_wf1/_i_6/bitAdd_12/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_21 |     |
| led_wf1/_i_6/bitAdd_12/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_23 | 2   |
| led_wf1/_i_6/bitAdd_13/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_23 |     |
| led_wf1/_i_6/bitAdd_13/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_25 | 2   |
| led_wf1/_i_6/bitAdd_14/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_25 |     |
| led_wf1/_i_6/bitAdd_14/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_27 | 2   |
| led_wf1/_i_6/bitAdd_15/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_27 |     |
| led_wf1/_i_6/bitAdd_15/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_29 | 2   |
| led_wf1/_i_6/bitAdd_16/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_29 |     |
| led_wf1/_i_6/bitAdd_16/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_31 | 2   |
| led_wf1/_i_6/bitAdd_17/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_31 |     |
| led_wf1/_i_6/bitAdd_17/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_33 | 2   |
| led_wf1/_i_6/bitAdd_18/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_33 |     |
| led_wf1/_i_6/bitAdd_18/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_35 | 2   |
| led_wf1/_i_6/bitAdd_19/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_35 |     |
| led_wf1/_i_6/bitAdd_19/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_37 | 2   |
| led_wf1/_i_6/bitAdd_20/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_37 |     |
| led_wf1/_i_6/bitAdd_20/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_39 | 2   |
| led_wf1/_i_6/bitAdd_21/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_39 |     |
| led_wf1/_i_6/bitAdd_21/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_41 | 2   |
| led_wf1/_i_6/bitAdd_22/xorcy/CI |   xsXORCY    |     0 |      net      |     | led_wf1/_i_6/_n_41 |     |
| led_wf1/_i_6/bitAdd_22/xorcy/O  |   xsXORCY    |   263 |     cell      |     | led_wf1/n_35[22]   | 1   |
| led_wf1/_i_30/I1                |   xsLUTSA2   |     0 |      net      |     | led_wf1/n_35[22]   |     |
| led_wf1/_i_30/O                 |   xsLUTSA2   |    81 |     cell      |     | led_wf1/n_33       | 1   |
| led_wf1/cnt_reg[22]/D           | xsDFFSA_K1C1 |     0 |      net      |     | led_wf1/n_33       |     |
===========================================================================================================
Clock Path Delay     = 990       
Data Path Delay      = 4312       (Tdatp)
    clock-to-q Delay = 347
    total cell delay = 3965
    total wire delay = 0
    logic Level      = 23

[Data Capture Path]
========================================================================================
|         NODE          |     CELL     | DELAY |     TYPE      | LOC |    NET    | FO# |
========================================================================================
| CLOCK'clk_25M         |     N/A      |     0 |               |     | N/A       |     |
| clk_25M               |     top      |     0 | clock_latency |     | clk_25M   | 1   |
| clk_25M_pad/I         |    xsIOBI    |     0 |      net      |     | clk_25M   |     |
| clk_25M_pad/O         |    xsIOBI    |   990 |     cell      |     | clk_25M_c | 29  |
| led_wf1/cnt_reg[22]/C | xsDFFSA_K1C1 |     0 |      net      |     | clk_25M_c |     |
========================================================================================

Clock Path Delay     = 990       
      Clock Skew     = 0 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 4312       + -23        - 0          - 0          
            = 4289
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 3
********************
From  : led_wf1/cnt_reg[1]/Q  [launch  clock : clk_25M, rising edge 1]
To    : led_wf1/cnt_reg[21]/D [capture clock : clk_25M, rising edge 2] 

[Data Launch Path]
===========================================================================================================
|              NODE               |     CELL     | DELAY |     TYPE      | LOC |        NET         | FO# |
===========================================================================================================
| CLOCK'clk_25M                   |     N/A      |     0 |               |     | N/A                |     |
| clk_25M                         |     top      |     0 | clock_latency |     | clk_25M            | 1   |
| clk_25M_pad/I                   |    xsIOBI    |     0 |      net      |     | clk_25M            |     |
| clk_25M_pad/O                   |    xsIOBI    |   990 |     cell      |     | clk_25M_c          | 29  |
| led_wf1/cnt_reg[1]/C            | xsDFFSA_K1C1 |     0 |      net      |     | clk_25M_c          |     |
| --                              |      --      |    -- |      --       | --  | --                 | --  |
| led_wf1/cnt_reg[1]/Q            | xsDFFSA_K1C1 |   347 |  rising_edge  |     | led_wf1/cnt[1]     | 4   |
| led_wf1/_i_6/bitAdd_1/muxcy/S   |   xsMUXCY    |     0 |      net      |     | led_wf1/cnt[1]     |     |
| led_wf1/_i_6/bitAdd_1/muxcy/O   |   xsMUXCY    |   261 |     cell      |     | led_wf1/_i_6/_n_1  | 2   |
| led_wf1/_i_6/bitAdd_2/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_1  |     |
| led_wf1/_i_6/bitAdd_2/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_3  | 2   |
| led_wf1/_i_6/bitAdd_3/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_3  |     |
| led_wf1/_i_6/bitAdd_3/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_5  | 2   |
| led_wf1/_i_6/bitAdd_4/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_5  |     |
| led_wf1/_i_6/bitAdd_4/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_7  | 2   |
| led_wf1/_i_6/bitAdd_5/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_7  |     |
| led_wf1/_i_6/bitAdd_5/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_9  | 2   |
| led_wf1/_i_6/bitAdd_6/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_9  |     |
| led_wf1/_i_6/bitAdd_6/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_11 | 2   |
| led_wf1/_i_6/bitAdd_7/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_11 |     |
| led_wf1/_i_6/bitAdd_7/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_13 | 2   |
| led_wf1/_i_6/bitAdd_8/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_13 |     |
| led_wf1/_i_6/bitAdd_8/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_15 | 2   |
| led_wf1/_i_6/bitAdd_9/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_15 |     |
| led_wf1/_i_6/bitAdd_9/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_17 | 2   |
| led_wf1/_i_6/bitAdd_10/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_17 |     |
| led_wf1/_i_6/bitAdd_10/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_19 | 2   |
| led_wf1/_i_6/bitAdd_11/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_19 |     |
| led_wf1/_i_6/bitAdd_11/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_21 | 2   |
| led_wf1/_i_6/bitAdd_12/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_21 |     |
| led_wf1/_i_6/bitAdd_12/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_23 | 2   |
| led_wf1/_i_6/bitAdd_13/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_23 |     |
| led_wf1/_i_6/bitAdd_13/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_25 | 2   |
| led_wf1/_i_6/bitAdd_14/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_25 |     |
| led_wf1/_i_6/bitAdd_14/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_27 | 2   |
| led_wf1/_i_6/bitAdd_15/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_27 |     |
| led_wf1/_i_6/bitAdd_15/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_29 | 2   |
| led_wf1/_i_6/bitAdd_16/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_29 |     |
| led_wf1/_i_6/bitAdd_16/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_31 | 2   |
| led_wf1/_i_6/bitAdd_17/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_31 |     |
| led_wf1/_i_6/bitAdd_17/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_33 | 2   |
| led_wf1/_i_6/bitAdd_18/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_33 |     |
| led_wf1/_i_6/bitAdd_18/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_35 | 2   |
| led_wf1/_i_6/bitAdd_19/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_35 |     |
| led_wf1/_i_6/bitAdd_19/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_37 | 2   |
| led_wf1/_i_6/bitAdd_20/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_37 |     |
| led_wf1/_i_6/bitAdd_20/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_39 | 2   |
| led_wf1/_i_6/bitAdd_21/xorcy/CI |   xsXORCY    |     0 |      net      |     | led_wf1/_i_6/_n_39 |     |
| led_wf1/_i_6/bitAdd_21/xorcy/O  |   xsXORCY    |   263 |     cell      |     | led_wf1/n_35[21]   | 1   |
| led_wf1/_i_29/I1                |   xsLUTSA2   |     0 |      net      |     | led_wf1/n_35[21]   |     |
| led_wf1/_i_29/O                 |   xsLUTSA2   |    81 |     cell      |     | led_wf1/n_32       | 1   |
| led_wf1/cnt_reg[21]/D           | xsDFFSA_K1C1 |     0 |      net      |     | led_wf1/n_32       |     |
===========================================================================================================
Clock Path Delay     = 990       
Data Path Delay      = 4144       (Tdatp)
    clock-to-q Delay = 347
    total cell delay = 3797
    total wire delay = 0
    logic Level      = 22

[Data Capture Path]
========================================================================================
|         NODE          |     CELL     | DELAY |     TYPE      | LOC |    NET    | FO# |
========================================================================================
| CLOCK'clk_25M         |     N/A      |     0 |               |     | N/A       |     |
| clk_25M               |     top      |     0 | clock_latency |     | clk_25M   | 1   |
| clk_25M_pad/I         |    xsIOBI    |     0 |      net      |     | clk_25M   |     |
| clk_25M_pad/O         |    xsIOBI    |   990 |     cell      |     | clk_25M_c | 29  |
| led_wf1/cnt_reg[21]/C | xsDFFSA_K1C1 |     0 |      net      |     | clk_25M_c |     |
========================================================================================

Clock Path Delay     = 990       
      Clock Skew     = 0 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 4144       + -23        - 0          - 0          
            = 4121
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 4
********************
From  : led_wf1/cnt_reg[1]/Q  [launch  clock : clk_25M, rising edge 1]
To    : led_wf1/cnt_reg[20]/D [capture clock : clk_25M, rising edge 2] 

[Data Launch Path]
===========================================================================================================
|              NODE               |     CELL     | DELAY |     TYPE      | LOC |        NET         | FO# |
===========================================================================================================
| CLOCK'clk_25M                   |     N/A      |     0 |               |     | N/A                |     |
| clk_25M                         |     top      |     0 | clock_latency |     | clk_25M            | 1   |
| clk_25M_pad/I                   |    xsIOBI    |     0 |      net      |     | clk_25M            |     |
| clk_25M_pad/O                   |    xsIOBI    |   990 |     cell      |     | clk_25M_c          | 29  |
| led_wf1/cnt_reg[1]/C            | xsDFFSA_K1C1 |     0 |      net      |     | clk_25M_c          |     |
| --                              |      --      |    -- |      --       | --  | --                 | --  |
| led_wf1/cnt_reg[1]/Q            | xsDFFSA_K1C1 |   347 |  rising_edge  |     | led_wf1/cnt[1]     | 4   |
| led_wf1/_i_6/bitAdd_1/muxcy/S   |   xsMUXCY    |     0 |      net      |     | led_wf1/cnt[1]     |     |
| led_wf1/_i_6/bitAdd_1/muxcy/O   |   xsMUXCY    |   261 |     cell      |     | led_wf1/_i_6/_n_1  | 2   |
| led_wf1/_i_6/bitAdd_2/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_1  |     |
| led_wf1/_i_6/bitAdd_2/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_3  | 2   |
| led_wf1/_i_6/bitAdd_3/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_3  |     |
| led_wf1/_i_6/bitAdd_3/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_5  | 2   |
| led_wf1/_i_6/bitAdd_4/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_5  |     |
| led_wf1/_i_6/bitAdd_4/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_7  | 2   |
| led_wf1/_i_6/bitAdd_5/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_7  |     |
| led_wf1/_i_6/bitAdd_5/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_9  | 2   |
| led_wf1/_i_6/bitAdd_6/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_9  |     |
| led_wf1/_i_6/bitAdd_6/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_11 | 2   |
| led_wf1/_i_6/bitAdd_7/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_11 |     |
| led_wf1/_i_6/bitAdd_7/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_13 | 2   |
| led_wf1/_i_6/bitAdd_8/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_13 |     |
| led_wf1/_i_6/bitAdd_8/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_15 | 2   |
| led_wf1/_i_6/bitAdd_9/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_15 |     |
| led_wf1/_i_6/bitAdd_9/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_17 | 2   |
| led_wf1/_i_6/bitAdd_10/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_17 |     |
| led_wf1/_i_6/bitAdd_10/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_19 | 2   |
| led_wf1/_i_6/bitAdd_11/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_19 |     |
| led_wf1/_i_6/bitAdd_11/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_21 | 2   |
| led_wf1/_i_6/bitAdd_12/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_21 |     |
| led_wf1/_i_6/bitAdd_12/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_23 | 2   |
| led_wf1/_i_6/bitAdd_13/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_23 |     |
| led_wf1/_i_6/bitAdd_13/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_25 | 2   |
| led_wf1/_i_6/bitAdd_14/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_25 |     |
| led_wf1/_i_6/bitAdd_14/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_27 | 2   |
| led_wf1/_i_6/bitAdd_15/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_27 |     |
| led_wf1/_i_6/bitAdd_15/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_29 | 2   |
| led_wf1/_i_6/bitAdd_16/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_29 |     |
| led_wf1/_i_6/bitAdd_16/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_31 | 2   |
| led_wf1/_i_6/bitAdd_17/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_31 |     |
| led_wf1/_i_6/bitAdd_17/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_33 | 2   |
| led_wf1/_i_6/bitAdd_18/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_33 |     |
| led_wf1/_i_6/bitAdd_18/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_35 | 2   |
| led_wf1/_i_6/bitAdd_19/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_35 |     |
| led_wf1/_i_6/bitAdd_19/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_37 | 2   |
| led_wf1/_i_6/bitAdd_20/xorcy/CI |   xsXORCY    |     0 |      net      |     | led_wf1/_i_6/_n_37 |     |
| led_wf1/_i_6/bitAdd_20/xorcy/O  |   xsXORCY    |   263 |     cell      |     | led_wf1/n_35[20]   | 1   |
| led_wf1/_i_28/I1                |   xsLUTSA2   |     0 |      net      |     | led_wf1/n_35[20]   |     |
| led_wf1/_i_28/O                 |   xsLUTSA2   |    81 |     cell      |     | led_wf1/n_31       | 1   |
| led_wf1/cnt_reg[20]/D           | xsDFFSA_K1C1 |     0 |      net      |     | led_wf1/n_31       |     |
===========================================================================================================
Clock Path Delay     = 990       
Data Path Delay      = 3976       (Tdatp)
    clock-to-q Delay = 347
    total cell delay = 3629
    total wire delay = 0
    logic Level      = 21

[Data Capture Path]
========================================================================================
|         NODE          |     CELL     | DELAY |     TYPE      | LOC |    NET    | FO# |
========================================================================================
| CLOCK'clk_25M         |     N/A      |     0 |               |     | N/A       |     |
| clk_25M               |     top      |     0 | clock_latency |     | clk_25M   | 1   |
| clk_25M_pad/I         |    xsIOBI    |     0 |      net      |     | clk_25M   |     |
| clk_25M_pad/O         |    xsIOBI    |   990 |     cell      |     | clk_25M_c | 29  |
| led_wf1/cnt_reg[20]/C | xsDFFSA_K1C1 |     0 |      net      |     | clk_25M_c |     |
========================================================================================

Clock Path Delay     = 990       
      Clock Skew     = 0 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 3976       + -23        - 0          - 0          
            = 3953
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 5
********************
From  : led_wf1/cnt_reg[1]/Q  [launch  clock : clk_25M, rising edge 1]
To    : led_wf1/cnt_reg[19]/D [capture clock : clk_25M, rising edge 2] 

[Data Launch Path]
===========================================================================================================
|              NODE               |     CELL     | DELAY |     TYPE      | LOC |        NET         | FO# |
===========================================================================================================
| CLOCK'clk_25M                   |     N/A      |     0 |               |     | N/A                |     |
| clk_25M                         |     top      |     0 | clock_latency |     | clk_25M            | 1   |
| clk_25M_pad/I                   |    xsIOBI    |     0 |      net      |     | clk_25M            |     |
| clk_25M_pad/O                   |    xsIOBI    |   990 |     cell      |     | clk_25M_c          | 29  |
| led_wf1/cnt_reg[1]/C            | xsDFFSA_K1C1 |     0 |      net      |     | clk_25M_c          |     |
| --                              |      --      |    -- |      --       | --  | --                 | --  |
| led_wf1/cnt_reg[1]/Q            | xsDFFSA_K1C1 |   347 |  rising_edge  |     | led_wf1/cnt[1]     | 4   |
| led_wf1/_i_6/bitAdd_1/muxcy/S   |   xsMUXCY    |     0 |      net      |     | led_wf1/cnt[1]     |     |
| led_wf1/_i_6/bitAdd_1/muxcy/O   |   xsMUXCY    |   261 |     cell      |     | led_wf1/_i_6/_n_1  | 2   |
| led_wf1/_i_6/bitAdd_2/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_1  |     |
| led_wf1/_i_6/bitAdd_2/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_3  | 2   |
| led_wf1/_i_6/bitAdd_3/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_3  |     |
| led_wf1/_i_6/bitAdd_3/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_5  | 2   |
| led_wf1/_i_6/bitAdd_4/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_5  |     |
| led_wf1/_i_6/bitAdd_4/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_7  | 2   |
| led_wf1/_i_6/bitAdd_5/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_7  |     |
| led_wf1/_i_6/bitAdd_5/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_9  | 2   |
| led_wf1/_i_6/bitAdd_6/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_9  |     |
| led_wf1/_i_6/bitAdd_6/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_11 | 2   |
| led_wf1/_i_6/bitAdd_7/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_11 |     |
| led_wf1/_i_6/bitAdd_7/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_13 | 2   |
| led_wf1/_i_6/bitAdd_8/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_13 |     |
| led_wf1/_i_6/bitAdd_8/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_15 | 2   |
| led_wf1/_i_6/bitAdd_9/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_15 |     |
| led_wf1/_i_6/bitAdd_9/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_17 | 2   |
| led_wf1/_i_6/bitAdd_10/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_17 |     |
| led_wf1/_i_6/bitAdd_10/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_19 | 2   |
| led_wf1/_i_6/bitAdd_11/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_19 |     |
| led_wf1/_i_6/bitAdd_11/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_21 | 2   |
| led_wf1/_i_6/bitAdd_12/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_21 |     |
| led_wf1/_i_6/bitAdd_12/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_23 | 2   |
| led_wf1/_i_6/bitAdd_13/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_23 |     |
| led_wf1/_i_6/bitAdd_13/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_25 | 2   |
| led_wf1/_i_6/bitAdd_14/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_25 |     |
| led_wf1/_i_6/bitAdd_14/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_27 | 2   |
| led_wf1/_i_6/bitAdd_15/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_27 |     |
| led_wf1/_i_6/bitAdd_15/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_29 | 2   |
| led_wf1/_i_6/bitAdd_16/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_29 |     |
| led_wf1/_i_6/bitAdd_16/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_31 | 2   |
| led_wf1/_i_6/bitAdd_17/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_31 |     |
| led_wf1/_i_6/bitAdd_17/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_33 | 2   |
| led_wf1/_i_6/bitAdd_18/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_33 |     |
| led_wf1/_i_6/bitAdd_18/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_35 | 2   |
| led_wf1/_i_6/bitAdd_19/xorcy/CI |   xsXORCY    |     0 |      net      |     | led_wf1/_i_6/_n_35 |     |
| led_wf1/_i_6/bitAdd_19/xorcy/O  |   xsXORCY    |   263 |     cell      |     | led_wf1/n_35[19]   | 1   |
| led_wf1/_i_27/I1                |   xsLUTSA2   |     0 |      net      |     | led_wf1/n_35[19]   |     |
| led_wf1/_i_27/O                 |   xsLUTSA2   |    81 |     cell      |     | led_wf1/n_30       | 1   |
| led_wf1/cnt_reg[19]/D           | xsDFFSA_K1C1 |     0 |      net      |     | led_wf1/n_30       |     |
===========================================================================================================
Clock Path Delay     = 990       
Data Path Delay      = 3808       (Tdatp)
    clock-to-q Delay = 347
    total cell delay = 3461
    total wire delay = 0
    logic Level      = 20

[Data Capture Path]
========================================================================================
|         NODE          |     CELL     | DELAY |     TYPE      | LOC |    NET    | FO# |
========================================================================================
| CLOCK'clk_25M         |     N/A      |     0 |               |     | N/A       |     |
| clk_25M               |     top      |     0 | clock_latency |     | clk_25M   | 1   |
| clk_25M_pad/I         |    xsIOBI    |     0 |      net      |     | clk_25M   |     |
| clk_25M_pad/O         |    xsIOBI    |   990 |     cell      |     | clk_25M_c | 29  |
| led_wf1/cnt_reg[19]/C | xsDFFSA_K1C1 |     0 |      net      |     | clk_25M_c |     |
========================================================================================

Clock Path Delay     = 990       
      Clock Skew     = 0 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 3808       + -23        - 0          - 0          
            = 3785
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 6
********************
From  : led_wf1/cnt_reg[1]/Q  [launch  clock : clk_25M, rising edge 1]
To    : led_wf1/cnt_reg[18]/D [capture clock : clk_25M, rising edge 2] 

[Data Launch Path]
===========================================================================================================
|              NODE               |     CELL     | DELAY |     TYPE      | LOC |        NET         | FO# |
===========================================================================================================
| CLOCK'clk_25M                   |     N/A      |     0 |               |     | N/A                |     |
| clk_25M                         |     top      |     0 | clock_latency |     | clk_25M            | 1   |
| clk_25M_pad/I                   |    xsIOBI    |     0 |      net      |     | clk_25M            |     |
| clk_25M_pad/O                   |    xsIOBI    |   990 |     cell      |     | clk_25M_c          | 29  |
| led_wf1/cnt_reg[1]/C            | xsDFFSA_K1C1 |     0 |      net      |     | clk_25M_c          |     |
| --                              |      --      |    -- |      --       | --  | --                 | --  |
| led_wf1/cnt_reg[1]/Q            | xsDFFSA_K1C1 |   347 |  rising_edge  |     | led_wf1/cnt[1]     | 4   |
| led_wf1/_i_6/bitAdd_1/muxcy/S   |   xsMUXCY    |     0 |      net      |     | led_wf1/cnt[1]     |     |
| led_wf1/_i_6/bitAdd_1/muxcy/O   |   xsMUXCY    |   261 |     cell      |     | led_wf1/_i_6/_n_1  | 2   |
| led_wf1/_i_6/bitAdd_2/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_1  |     |
| led_wf1/_i_6/bitAdd_2/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_3  | 2   |
| led_wf1/_i_6/bitAdd_3/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_3  |     |
| led_wf1/_i_6/bitAdd_3/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_5  | 2   |
| led_wf1/_i_6/bitAdd_4/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_5  |     |
| led_wf1/_i_6/bitAdd_4/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_7  | 2   |
| led_wf1/_i_6/bitAdd_5/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_7  |     |
| led_wf1/_i_6/bitAdd_5/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_9  | 2   |
| led_wf1/_i_6/bitAdd_6/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_9  |     |
| led_wf1/_i_6/bitAdd_6/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_11 | 2   |
| led_wf1/_i_6/bitAdd_7/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_11 |     |
| led_wf1/_i_6/bitAdd_7/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_13 | 2   |
| led_wf1/_i_6/bitAdd_8/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_13 |     |
| led_wf1/_i_6/bitAdd_8/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_15 | 2   |
| led_wf1/_i_6/bitAdd_9/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_15 |     |
| led_wf1/_i_6/bitAdd_9/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_17 | 2   |
| led_wf1/_i_6/bitAdd_10/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_17 |     |
| led_wf1/_i_6/bitAdd_10/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_19 | 2   |
| led_wf1/_i_6/bitAdd_11/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_19 |     |
| led_wf1/_i_6/bitAdd_11/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_21 | 2   |
| led_wf1/_i_6/bitAdd_12/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_21 |     |
| led_wf1/_i_6/bitAdd_12/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_23 | 2   |
| led_wf1/_i_6/bitAdd_13/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_23 |     |
| led_wf1/_i_6/bitAdd_13/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_25 | 2   |
| led_wf1/_i_6/bitAdd_14/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_25 |     |
| led_wf1/_i_6/bitAdd_14/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_27 | 2   |
| led_wf1/_i_6/bitAdd_15/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_27 |     |
| led_wf1/_i_6/bitAdd_15/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_29 | 2   |
| led_wf1/_i_6/bitAdd_16/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_29 |     |
| led_wf1/_i_6/bitAdd_16/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_31 | 2   |
| led_wf1/_i_6/bitAdd_17/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_31 |     |
| led_wf1/_i_6/bitAdd_17/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_33 | 2   |
| led_wf1/_i_6/bitAdd_18/xorcy/CI |   xsXORCY    |     0 |      net      |     | led_wf1/_i_6/_n_33 |     |
| led_wf1/_i_6/bitAdd_18/xorcy/O  |   xsXORCY    |   263 |     cell      |     | led_wf1/n_35[18]   | 1   |
| led_wf1/_i_26/I1                |   xsLUTSA2   |     0 |      net      |     | led_wf1/n_35[18]   |     |
| led_wf1/_i_26/O                 |   xsLUTSA2   |    81 |     cell      |     | led_wf1/n_29       | 1   |
| led_wf1/cnt_reg[18]/D           | xsDFFSA_K1C1 |     0 |      net      |     | led_wf1/n_29       |     |
===========================================================================================================
Clock Path Delay     = 990       
Data Path Delay      = 3640       (Tdatp)
    clock-to-q Delay = 347
    total cell delay = 3293
    total wire delay = 0
    logic Level      = 19

[Data Capture Path]
========================================================================================
|         NODE          |     CELL     | DELAY |     TYPE      | LOC |    NET    | FO# |
========================================================================================
| CLOCK'clk_25M         |     N/A      |     0 |               |     | N/A       |     |
| clk_25M               |     top      |     0 | clock_latency |     | clk_25M   | 1   |
| clk_25M_pad/I         |    xsIOBI    |     0 |      net      |     | clk_25M   |     |
| clk_25M_pad/O         |    xsIOBI    |   990 |     cell      |     | clk_25M_c | 29  |
| led_wf1/cnt_reg[18]/C | xsDFFSA_K1C1 |     0 |      net      |     | clk_25M_c |     |
========================================================================================

Clock Path Delay     = 990       
      Clock Skew     = 0 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 3640       + -23        - 0          - 0          
            = 3617
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 7
********************
From  : led_wf1/cnt_reg[1]/Q  [launch  clock : clk_25M, rising edge 1]
To    : led_wf1/cnt_reg[17]/D [capture clock : clk_25M, rising edge 2] 

[Data Launch Path]
===========================================================================================================
|              NODE               |     CELL     | DELAY |     TYPE      | LOC |        NET         | FO# |
===========================================================================================================
| CLOCK'clk_25M                   |     N/A      |     0 |               |     | N/A                |     |
| clk_25M                         |     top      |     0 | clock_latency |     | clk_25M            | 1   |
| clk_25M_pad/I                   |    xsIOBI    |     0 |      net      |     | clk_25M            |     |
| clk_25M_pad/O                   |    xsIOBI    |   990 |     cell      |     | clk_25M_c          | 29  |
| led_wf1/cnt_reg[1]/C            | xsDFFSA_K1C1 |     0 |      net      |     | clk_25M_c          |     |
| --                              |      --      |    -- |      --       | --  | --                 | --  |
| led_wf1/cnt_reg[1]/Q            | xsDFFSA_K1C1 |   347 |  rising_edge  |     | led_wf1/cnt[1]     | 4   |
| led_wf1/_i_6/bitAdd_1/muxcy/S   |   xsMUXCY    |     0 |      net      |     | led_wf1/cnt[1]     |     |
| led_wf1/_i_6/bitAdd_1/muxcy/O   |   xsMUXCY    |   261 |     cell      |     | led_wf1/_i_6/_n_1  | 2   |
| led_wf1/_i_6/bitAdd_2/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_1  |     |
| led_wf1/_i_6/bitAdd_2/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_3  | 2   |
| led_wf1/_i_6/bitAdd_3/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_3  |     |
| led_wf1/_i_6/bitAdd_3/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_5  | 2   |
| led_wf1/_i_6/bitAdd_4/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_5  |     |
| led_wf1/_i_6/bitAdd_4/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_7  | 2   |
| led_wf1/_i_6/bitAdd_5/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_7  |     |
| led_wf1/_i_6/bitAdd_5/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_9  | 2   |
| led_wf1/_i_6/bitAdd_6/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_9  |     |
| led_wf1/_i_6/bitAdd_6/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_11 | 2   |
| led_wf1/_i_6/bitAdd_7/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_11 |     |
| led_wf1/_i_6/bitAdd_7/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_13 | 2   |
| led_wf1/_i_6/bitAdd_8/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_13 |     |
| led_wf1/_i_6/bitAdd_8/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_15 | 2   |
| led_wf1/_i_6/bitAdd_9/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_15 |     |
| led_wf1/_i_6/bitAdd_9/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_17 | 2   |
| led_wf1/_i_6/bitAdd_10/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_17 |     |
| led_wf1/_i_6/bitAdd_10/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_19 | 2   |
| led_wf1/_i_6/bitAdd_11/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_19 |     |
| led_wf1/_i_6/bitAdd_11/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_21 | 2   |
| led_wf1/_i_6/bitAdd_12/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_21 |     |
| led_wf1/_i_6/bitAdd_12/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_23 | 2   |
| led_wf1/_i_6/bitAdd_13/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_23 |     |
| led_wf1/_i_6/bitAdd_13/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_25 | 2   |
| led_wf1/_i_6/bitAdd_14/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_25 |     |
| led_wf1/_i_6/bitAdd_14/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_27 | 2   |
| led_wf1/_i_6/bitAdd_15/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_27 |     |
| led_wf1/_i_6/bitAdd_15/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_29 | 2   |
| led_wf1/_i_6/bitAdd_16/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_29 |     |
| led_wf1/_i_6/bitAdd_16/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_31 | 2   |
| led_wf1/_i_6/bitAdd_17/xorcy/CI |   xsXORCY    |     0 |      net      |     | led_wf1/_i_6/_n_31 |     |
| led_wf1/_i_6/bitAdd_17/xorcy/O  |   xsXORCY    |   263 |     cell      |     | led_wf1/n_35[17]   | 1   |
| led_wf1/_i_25/I1                |   xsLUTSA2   |     0 |      net      |     | led_wf1/n_35[17]   |     |
| led_wf1/_i_25/O                 |   xsLUTSA2   |    81 |     cell      |     | led_wf1/n_28       | 1   |
| led_wf1/cnt_reg[17]/D           | xsDFFSA_K1C1 |     0 |      net      |     | led_wf1/n_28       |     |
===========================================================================================================
Clock Path Delay     = 990       
Data Path Delay      = 3472       (Tdatp)
    clock-to-q Delay = 347
    total cell delay = 3125
    total wire delay = 0
    logic Level      = 18

[Data Capture Path]
========================================================================================
|         NODE          |     CELL     | DELAY |     TYPE      | LOC |    NET    | FO# |
========================================================================================
| CLOCK'clk_25M         |     N/A      |     0 |               |     | N/A       |     |
| clk_25M               |     top      |     0 | clock_latency |     | clk_25M   | 1   |
| clk_25M_pad/I         |    xsIOBI    |     0 |      net      |     | clk_25M   |     |
| clk_25M_pad/O         |    xsIOBI    |   990 |     cell      |     | clk_25M_c | 29  |
| led_wf1/cnt_reg[17]/C | xsDFFSA_K1C1 |     0 |      net      |     | clk_25M_c |     |
========================================================================================

Clock Path Delay     = 990       
      Clock Skew     = 0 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 3472       + -23        - 0          - 0          
            = 3449
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 8
********************
From  : led_wf1/cnt_reg[1]/Q  [launch  clock : clk_25M, rising edge 1]
To    : led_wf1/cnt_reg[16]/D [capture clock : clk_25M, rising edge 2] 

[Data Launch Path]
===========================================================================================================
|              NODE               |     CELL     | DELAY |     TYPE      | LOC |        NET         | FO# |
===========================================================================================================
| CLOCK'clk_25M                   |     N/A      |     0 |               |     | N/A                |     |
| clk_25M                         |     top      |     0 | clock_latency |     | clk_25M            | 1   |
| clk_25M_pad/I                   |    xsIOBI    |     0 |      net      |     | clk_25M            |     |
| clk_25M_pad/O                   |    xsIOBI    |   990 |     cell      |     | clk_25M_c          | 29  |
| led_wf1/cnt_reg[1]/C            | xsDFFSA_K1C1 |     0 |      net      |     | clk_25M_c          |     |
| --                              |      --      |    -- |      --       | --  | --                 | --  |
| led_wf1/cnt_reg[1]/Q            | xsDFFSA_K1C1 |   347 |  rising_edge  |     | led_wf1/cnt[1]     | 4   |
| led_wf1/_i_6/bitAdd_1/muxcy/S   |   xsMUXCY    |     0 |      net      |     | led_wf1/cnt[1]     |     |
| led_wf1/_i_6/bitAdd_1/muxcy/O   |   xsMUXCY    |   261 |     cell      |     | led_wf1/_i_6/_n_1  | 2   |
| led_wf1/_i_6/bitAdd_2/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_1  |     |
| led_wf1/_i_6/bitAdd_2/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_3  | 2   |
| led_wf1/_i_6/bitAdd_3/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_3  |     |
| led_wf1/_i_6/bitAdd_3/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_5  | 2   |
| led_wf1/_i_6/bitAdd_4/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_5  |     |
| led_wf1/_i_6/bitAdd_4/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_7  | 2   |
| led_wf1/_i_6/bitAdd_5/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_7  |     |
| led_wf1/_i_6/bitAdd_5/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_9  | 2   |
| led_wf1/_i_6/bitAdd_6/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_9  |     |
| led_wf1/_i_6/bitAdd_6/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_11 | 2   |
| led_wf1/_i_6/bitAdd_7/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_11 |     |
| led_wf1/_i_6/bitAdd_7/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_13 | 2   |
| led_wf1/_i_6/bitAdd_8/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_13 |     |
| led_wf1/_i_6/bitAdd_8/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_15 | 2   |
| led_wf1/_i_6/bitAdd_9/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_15 |     |
| led_wf1/_i_6/bitAdd_9/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_17 | 2   |
| led_wf1/_i_6/bitAdd_10/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_17 |     |
| led_wf1/_i_6/bitAdd_10/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_19 | 2   |
| led_wf1/_i_6/bitAdd_11/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_19 |     |
| led_wf1/_i_6/bitAdd_11/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_21 | 2   |
| led_wf1/_i_6/bitAdd_12/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_21 |     |
| led_wf1/_i_6/bitAdd_12/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_23 | 2   |
| led_wf1/_i_6/bitAdd_13/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_23 |     |
| led_wf1/_i_6/bitAdd_13/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_25 | 2   |
| led_wf1/_i_6/bitAdd_14/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_25 |     |
| led_wf1/_i_6/bitAdd_14/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_27 | 2   |
| led_wf1/_i_6/bitAdd_15/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_27 |     |
| led_wf1/_i_6/bitAdd_15/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_29 | 2   |
| led_wf1/_i_6/bitAdd_16/xorcy/CI |   xsXORCY    |     0 |      net      |     | led_wf1/_i_6/_n_29 |     |
| led_wf1/_i_6/bitAdd_16/xorcy/O  |   xsXORCY    |   263 |     cell      |     | led_wf1/n_35[16]   | 1   |
| led_wf1/_i_24/I1                |   xsLUTSA2   |     0 |      net      |     | led_wf1/n_35[16]   |     |
| led_wf1/_i_24/O                 |   xsLUTSA2   |    81 |     cell      |     | led_wf1/n_27       | 1   |
| led_wf1/cnt_reg[16]/D           | xsDFFSA_K1C1 |     0 |      net      |     | led_wf1/n_27       |     |
===========================================================================================================
Clock Path Delay     = 990       
Data Path Delay      = 3304       (Tdatp)
    clock-to-q Delay = 347
    total cell delay = 2957
    total wire delay = 0
    logic Level      = 17

[Data Capture Path]
========================================================================================
|         NODE          |     CELL     | DELAY |     TYPE      | LOC |    NET    | FO# |
========================================================================================
| CLOCK'clk_25M         |     N/A      |     0 |               |     | N/A       |     |
| clk_25M               |     top      |     0 | clock_latency |     | clk_25M   | 1   |
| clk_25M_pad/I         |    xsIOBI    |     0 |      net      |     | clk_25M   |     |
| clk_25M_pad/O         |    xsIOBI    |   990 |     cell      |     | clk_25M_c | 29  |
| led_wf1/cnt_reg[16]/C | xsDFFSA_K1C1 |     0 |      net      |     | clk_25M_c |     |
========================================================================================

Clock Path Delay     = 990       
      Clock Skew     = 0 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 3304       + -23        - 0          - 0          
            = 3281
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 9
********************
From  : led_wf1/cnt_reg[1]/Q  [launch  clock : clk_25M, rising edge 1]
To    : led_wf1/cnt_reg[15]/D [capture clock : clk_25M, rising edge 2] 

[Data Launch Path]
===========================================================================================================
|              NODE               |     CELL     | DELAY |     TYPE      | LOC |        NET         | FO# |
===========================================================================================================
| CLOCK'clk_25M                   |     N/A      |     0 |               |     | N/A                |     |
| clk_25M                         |     top      |     0 | clock_latency |     | clk_25M            | 1   |
| clk_25M_pad/I                   |    xsIOBI    |     0 |      net      |     | clk_25M            |     |
| clk_25M_pad/O                   |    xsIOBI    |   990 |     cell      |     | clk_25M_c          | 29  |
| led_wf1/cnt_reg[1]/C            | xsDFFSA_K1C1 |     0 |      net      |     | clk_25M_c          |     |
| --                              |      --      |    -- |      --       | --  | --                 | --  |
| led_wf1/cnt_reg[1]/Q            | xsDFFSA_K1C1 |   347 |  rising_edge  |     | led_wf1/cnt[1]     | 4   |
| led_wf1/_i_6/bitAdd_1/muxcy/S   |   xsMUXCY    |     0 |      net      |     | led_wf1/cnt[1]     |     |
| led_wf1/_i_6/bitAdd_1/muxcy/O   |   xsMUXCY    |   261 |     cell      |     | led_wf1/_i_6/_n_1  | 2   |
| led_wf1/_i_6/bitAdd_2/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_1  |     |
| led_wf1/_i_6/bitAdd_2/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_3  | 2   |
| led_wf1/_i_6/bitAdd_3/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_3  |     |
| led_wf1/_i_6/bitAdd_3/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_5  | 2   |
| led_wf1/_i_6/bitAdd_4/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_5  |     |
| led_wf1/_i_6/bitAdd_4/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_7  | 2   |
| led_wf1/_i_6/bitAdd_5/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_7  |     |
| led_wf1/_i_6/bitAdd_5/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_9  | 2   |
| led_wf1/_i_6/bitAdd_6/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_9  |     |
| led_wf1/_i_6/bitAdd_6/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_11 | 2   |
| led_wf1/_i_6/bitAdd_7/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_11 |     |
| led_wf1/_i_6/bitAdd_7/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_13 | 2   |
| led_wf1/_i_6/bitAdd_8/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_13 |     |
| led_wf1/_i_6/bitAdd_8/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_15 | 2   |
| led_wf1/_i_6/bitAdd_9/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_15 |     |
| led_wf1/_i_6/bitAdd_9/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_17 | 2   |
| led_wf1/_i_6/bitAdd_10/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_17 |     |
| led_wf1/_i_6/bitAdd_10/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_19 | 2   |
| led_wf1/_i_6/bitAdd_11/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_19 |     |
| led_wf1/_i_6/bitAdd_11/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_21 | 2   |
| led_wf1/_i_6/bitAdd_12/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_21 |     |
| led_wf1/_i_6/bitAdd_12/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_23 | 2   |
| led_wf1/_i_6/bitAdd_13/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_23 |     |
| led_wf1/_i_6/bitAdd_13/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_25 | 2   |
| led_wf1/_i_6/bitAdd_14/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_25 |     |
| led_wf1/_i_6/bitAdd_14/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_27 | 2   |
| led_wf1/_i_6/bitAdd_15/xorcy/CI |   xsXORCY    |     0 |      net      |     | led_wf1/_i_6/_n_27 |     |
| led_wf1/_i_6/bitAdd_15/xorcy/O  |   xsXORCY    |   263 |     cell      |     | led_wf1/n_35[15]   | 1   |
| led_wf1/_i_23/I1                |   xsLUTSA2   |     0 |      net      |     | led_wf1/n_35[15]   |     |
| led_wf1/_i_23/O                 |   xsLUTSA2   |    81 |     cell      |     | led_wf1/n_26       | 1   |
| led_wf1/cnt_reg[15]/D           | xsDFFSA_K1C1 |     0 |      net      |     | led_wf1/n_26       |     |
===========================================================================================================
Clock Path Delay     = 990       
Data Path Delay      = 3136       (Tdatp)
    clock-to-q Delay = 347
    total cell delay = 2789
    total wire delay = 0
    logic Level      = 16

[Data Capture Path]
========================================================================================
|         NODE          |     CELL     | DELAY |     TYPE      | LOC |    NET    | FO# |
========================================================================================
| CLOCK'clk_25M         |     N/A      |     0 |               |     | N/A       |     |
| clk_25M               |     top      |     0 | clock_latency |     | clk_25M   | 1   |
| clk_25M_pad/I         |    xsIOBI    |     0 |      net      |     | clk_25M   |     |
| clk_25M_pad/O         |    xsIOBI    |   990 |     cell      |     | clk_25M_c | 29  |
| led_wf1/cnt_reg[15]/C | xsDFFSA_K1C1 |     0 |      net      |     | clk_25M_c |     |
========================================================================================

Clock Path Delay     = 990       
      Clock Skew     = 0 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 3136       + -23        - 0          - 0          
            = 3113
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


********************
* Path 10
********************
From  : led_wf1/cnt_reg[1]/Q  [launch  clock : clk_25M, rising edge 1]
To    : led_wf1/cnt_reg[14]/D [capture clock : clk_25M, rising edge 2] 

[Data Launch Path]
===========================================================================================================
|              NODE               |     CELL     | DELAY |     TYPE      | LOC |        NET         | FO# |
===========================================================================================================
| CLOCK'clk_25M                   |     N/A      |     0 |               |     | N/A                |     |
| clk_25M                         |     top      |     0 | clock_latency |     | clk_25M            | 1   |
| clk_25M_pad/I                   |    xsIOBI    |     0 |      net      |     | clk_25M            |     |
| clk_25M_pad/O                   |    xsIOBI    |   990 |     cell      |     | clk_25M_c          | 29  |
| led_wf1/cnt_reg[1]/C            | xsDFFSA_K1C1 |     0 |      net      |     | clk_25M_c          |     |
| --                              |      --      |    -- |      --       | --  | --                 | --  |
| led_wf1/cnt_reg[1]/Q            | xsDFFSA_K1C1 |   347 |  rising_edge  |     | led_wf1/cnt[1]     | 4   |
| led_wf1/_i_6/bitAdd_1/muxcy/S   |   xsMUXCY    |     0 |      net      |     | led_wf1/cnt[1]     |     |
| led_wf1/_i_6/bitAdd_1/muxcy/O   |   xsMUXCY    |   261 |     cell      |     | led_wf1/_i_6/_n_1  | 2   |
| led_wf1/_i_6/bitAdd_2/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_1  |     |
| led_wf1/_i_6/bitAdd_2/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_3  | 2   |
| led_wf1/_i_6/bitAdd_3/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_3  |     |
| led_wf1/_i_6/bitAdd_3/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_5  | 2   |
| led_wf1/_i_6/bitAdd_4/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_5  |     |
| led_wf1/_i_6/bitAdd_4/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_7  | 2   |
| led_wf1/_i_6/bitAdd_5/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_7  |     |
| led_wf1/_i_6/bitAdd_5/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_9  | 2   |
| led_wf1/_i_6/bitAdd_6/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_9  |     |
| led_wf1/_i_6/bitAdd_6/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_11 | 2   |
| led_wf1/_i_6/bitAdd_7/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_11 |     |
| led_wf1/_i_6/bitAdd_7/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_13 | 2   |
| led_wf1/_i_6/bitAdd_8/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_13 |     |
| led_wf1/_i_6/bitAdd_8/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_15 | 2   |
| led_wf1/_i_6/bitAdd_9/muxcy/CI  |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_15 |     |
| led_wf1/_i_6/bitAdd_9/muxcy/O   |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_17 | 2   |
| led_wf1/_i_6/bitAdd_10/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_17 |     |
| led_wf1/_i_6/bitAdd_10/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_19 | 2   |
| led_wf1/_i_6/bitAdd_11/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_19 |     |
| led_wf1/_i_6/bitAdd_11/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_21 | 2   |
| led_wf1/_i_6/bitAdd_12/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_21 |     |
| led_wf1/_i_6/bitAdd_12/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_23 | 2   |
| led_wf1/_i_6/bitAdd_13/muxcy/CI |   xsMUXCY    |     0 |      net      |     | led_wf1/_i_6/_n_23 |     |
| led_wf1/_i_6/bitAdd_13/muxcy/O  |   xsMUXCY    |   168 |     cell      |     | led_wf1/_i_6/_n_25 | 2   |
| led_wf1/_i_6/bitAdd_14/xorcy/CI |   xsXORCY    |     0 |      net      |     | led_wf1/_i_6/_n_25 |     |
| led_wf1/_i_6/bitAdd_14/xorcy/O  |   xsXORCY    |   263 |     cell      |     | led_wf1/n_35[14]   | 1   |
| led_wf1/_i_22/I1                |   xsLUTSA2   |     0 |      net      |     | led_wf1/n_35[14]   |     |
| led_wf1/_i_22/O                 |   xsLUTSA2   |    81 |     cell      |     | led_wf1/n_25       | 1   |
| led_wf1/cnt_reg[14]/D           | xsDFFSA_K1C1 |     0 |      net      |     | led_wf1/n_25       |     |
===========================================================================================================
Clock Path Delay     = 990       
Data Path Delay      = 2968       (Tdatp)
    clock-to-q Delay = 347
    total cell delay = 2621
    total wire delay = 0
    logic Level      = 15

[Data Capture Path]
========================================================================================
|         NODE          |     CELL     | DELAY |     TYPE      | LOC |    NET    | FO# |
========================================================================================
| CLOCK'clk_25M         |     N/A      |     0 |               |     | N/A       |     |
| clk_25M               |     top      |     0 | clock_latency |     | clk_25M   | 1   |
| clk_25M_pad/I         |    xsIOBI    |     0 |      net      |     | clk_25M   |     |
| clk_25M_pad/O         |    xsIOBI    |   990 |     cell      |     | clk_25M_c | 29  |
| led_wf1/cnt_reg[14]/C | xsDFFSA_K1C1 |     0 |      net      |     | clk_25M_c |     |
========================================================================================

Clock Path Delay     = 990       
      Clock Skew     = 0 (Tcksw)

[Delay Calculation]
======================================================================
Total Delay = Tdatap     + Tsu        - Tckpm      - Tcksw
            = 2968       + -23        - 0          - 0          
            = 2945
======================================================================
Tdatp -- Data Path delay 
Tsu   -- Library setup time 
Tckpm -- Clock Pessimism 


############################################################################
# FMAX Summary
############################################################################
Slowest clock     : clk_25M
Minimum period    : 4457 ps
Maximum frequency : 224.4 MHz
############################################################################
clk_25M : 224.4 Mhz


