Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Apr  3 13:46:26 2019
| Host         : tayler-arch running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file board_timing_summary_routed.rpt -rpx board_timing_summary_routed.rpx
| Design       : board
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
--------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.046        0.000                      0                  355        0.152        0.000                      0                  355        1.900        0.000                       0                   153  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.400}        4.800           208.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.046        0.000                      0                  332        0.152        0.000                      0                  332        1.900        0.000                       0                   153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              1.104        0.000                      0                   23        0.683        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 CORDIC1/REGFILE1/x_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/REGFILE1/y_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 2.129ns (45.873%)  route 2.512ns (54.127%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.586 - 4.800 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.555     5.076    CORDIC1/REGFILE1/CLK
    SLICE_X40Y50         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  CORDIC1/REGFILE1/x_out_reg[13]/Q
                         net (fo=10, routed)          1.035     6.567    CORDIC1/REGFILE1/y_out_reg[15]_1[13]
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.691 f  CORDIC1/REGFILE1/minusOp__90_carry_i_11/O
                         net (fo=2, routed)           0.350     7.041    CORDIC1/REGFILE1/minusOp__90_carry_i_11_n_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I2_O)        0.124     7.165 r  CORDIC1/REGFILE1/minusOp__90_carry__0_i_8/O
                         net (fo=4, routed)           0.457     7.622    CORDIC1/REGFILE1/minusOp__90_carry__0_i_8_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.746 r  CORDIC1/REGFILE1/minusOp__90_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.746    CORDIC1/ALU1/index_reg[1]_4[1]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  CORDIC1/ALU1/minusOp__90_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.297    CORDIC1/ALU1/minusOp__90_carry__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.411 r  CORDIC1/ALU1/minusOp__90_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.411    CORDIC1/ALU1/minusOp__90_carry__1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.745 r  CORDIC1/ALU1/minusOp__90_carry__2/O[1]
                         net (fo=1, routed)           0.669     9.414    CORDIC1/REGFILE1/y_out_reg[14]_1[1]
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.303     9.717 r  CORDIC1/REGFILE1/y_out[13]_i_1/O
                         net (fo=1, routed)           0.000     9.717    CORDIC1/REGFILE1/y_in[13]
    SLICE_X39Y46         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.445     9.586    CORDIC1/REGFILE1/CLK
    SLICE_X39Y46         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[13]/C
                         clock pessimism              0.180     9.766    
                         clock uncertainty           -0.035     9.731    
    SLICE_X39Y46         FDRE (Setup_fdre_C_D)        0.032     9.763    CORDIC1/REGFILE1/y_out_reg[13]
  -------------------------------------------------------------------
                         required time                          9.763    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 CORDIC1/REGFILE1/y_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/REGFILE1/x_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 2.111ns (45.814%)  route 2.497ns (54.186%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.586 - 4.800 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.555     5.076    CORDIC1/REGFILE1/CLK
    SLICE_X41Y50         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  CORDIC1/REGFILE1/y_out_reg[11]/Q
                         net (fo=9, routed)           1.025     6.557    CORDIC1/REGFILE1/y_out_reg[1]_0[11]
    SLICE_X41Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.681 r  CORDIC1/REGFILE1/plusOp_carry_i_11/O
                         net (fo=2, routed)           0.312     6.993    CORDIC1/REGFILE1/plusOp_carry_i_11_n_0
    SLICE_X40Y48         LUT3 (Prop_lut3_I2_O)        0.124     7.117 r  CORDIC1/REGFILE1/plusOp_carry_i_9/O
                         net (fo=4, routed)           0.327     7.444    CORDIC1/REGFILE1/plusOp_carry_i_9_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I3_O)        0.124     7.568 r  CORDIC1/REGFILE1/minusOp__44_carry_i_3/O
                         net (fo=1, routed)           0.000     7.568    CORDIC1/ALU1/index_reg[1]_1[1]
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.118 r  CORDIC1/ALU1/minusOp__44_carry/CO[3]
                         net (fo=1, routed)           0.000     8.118    CORDIC1/ALU1/minusOp__44_carry_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.232 r  CORDIC1/ALU1/minusOp__44_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.233    CORDIC1/ALU1/minusOp__44_carry__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.546 r  CORDIC1/ALU1/minusOp__44_carry__1/O[3]
                         net (fo=1, routed)           0.832     9.378    CORDIC1/REGFILE1/minusOp[11]
    SLICE_X37Y46         LUT6 (Prop_lut6_I4_O)        0.306     9.684 r  CORDIC1/REGFILE1/x_out[11]_i_1/O
                         net (fo=1, routed)           0.000     9.684    CORDIC1/REGFILE1/x_in[11]
    SLICE_X37Y46         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.445     9.586    CORDIC1/REGFILE1/CLK
    SLICE_X37Y46         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[11]/C
                         clock pessimism              0.180     9.766    
                         clock uncertainty           -0.035     9.731    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.029     9.760    CORDIC1/REGFILE1/x_out_reg[11]
  -------------------------------------------------------------------
                         required time                          9.760    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 CORDIC1/REGFILE1/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/REGFILE1/x_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.950ns (43.076%)  route 2.577ns (56.924%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.587 - 4.800 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.554     5.075    CORDIC1/REGFILE1/CLK
    SLICE_X36Y52         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  CORDIC1/REGFILE1/y_out_reg[15]/Q
                         net (fo=36, routed)          1.032     6.563    CORDIC1/REGFILE1/y_out_reg[1]_0[15]
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.687 r  CORDIC1/REGFILE1/plusOp_carry_i_12/O
                         net (fo=2, routed)           0.455     7.142    CORDIC1/REGFILE1/plusOp_carry_i_12_n_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I2_O)        0.124     7.266 r  CORDIC1/REGFILE1/plusOp_carry_i_7/O
                         net (fo=4, routed)           0.476     7.742    CORDIC1/REGFILE1/plusOp_carry_i_7_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.866 r  CORDIC1/REGFILE1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     7.866    CORDIC1/ALU1/index_reg[1][3]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.242 r  CORDIC1/ALU1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.242    CORDIC1/ALU1/plusOp_carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.359 r  CORDIC1/ALU1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.360    CORDIC1/ALU1/plusOp_carry__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.683 r  CORDIC1/ALU1/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.613     9.296    CORDIC1/REGFILE1/plusOp[9]
    SLICE_X37Y47         LUT6 (Prop_lut6_I5_O)        0.306     9.602 r  CORDIC1/REGFILE1/x_out[9]_i_1/O
                         net (fo=1, routed)           0.000     9.602    CORDIC1/REGFILE1/x_in[9]
    SLICE_X37Y47         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.446     9.587    CORDIC1/REGFILE1/CLK
    SLICE_X37Y47         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[9]/C
                         clock pessimism              0.180     9.767    
                         clock uncertainty           -0.035     9.732    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.031     9.763    CORDIC1/REGFILE1/x_out_reg[9]
  -------------------------------------------------------------------
                         required time                          9.763    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 CORDIC1/CONTROLLER1/index_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/REGFILE1/x_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.980ns (44.227%)  route 2.497ns (55.773%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 9.579 - 4.800 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.566     5.087    CORDIC1/CONTROLLER1/CLK
    SLICE_X39Y47         FDSE                                         r  CORDIC1/CONTROLLER1/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDSE (Prop_fdse_C_Q)         0.456     5.543 r  CORDIC1/CONTROLLER1/index_reg[2]/Q
                         net (fo=43, routed)          1.038     6.582    CORDIC1/REGFILE1/index_reg[3][2]
    SLICE_X41Y49         LUT5 (Prop_lut5_I1_O)        0.124     6.706 r  CORDIC1/REGFILE1/plusOp_carry__0_i_9/O
                         net (fo=2, routed)           0.415     7.121    CORDIC1/REGFILE1/plusOp_carry__0_i_9_n_0
    SLICE_X41Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.245 r  CORDIC1/REGFILE1/plusOp_carry__0_i_7/O
                         net (fo=4, routed)           0.473     7.718    CORDIC1/REGFILE1/plusOp_carry__0_i_7_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.842 r  CORDIC1/REGFILE1/minusOp__44_carry__0_i_1/O
                         net (fo=1, routed)           0.000     7.842    CORDIC1/ALU1/index_reg[1]_2[3]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.243 r  CORDIC1/ALU1/minusOp__44_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.244    CORDIC1/ALU1/minusOp__44_carry__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.358 r  CORDIC1/ALU1/minusOp__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.358    CORDIC1/ALU1/minusOp__44_carry__1_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.692 r  CORDIC1/ALU1/minusOp__44_carry__2/O[1]
                         net (fo=1, routed)           0.570     9.261    CORDIC1/REGFILE1/minusOp[13]
    SLICE_X40Y50         LUT6 (Prop_lut6_I3_O)        0.303     9.564 r  CORDIC1/REGFILE1/x_out[13]_i_1/O
                         net (fo=1, routed)           0.000     9.564    CORDIC1/REGFILE1/x_in[13]
    SLICE_X40Y50         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.438     9.579    CORDIC1/REGFILE1/CLK
    SLICE_X40Y50         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[13]/C
                         clock pessimism              0.180     9.759    
                         clock uncertainty           -0.035     9.723    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)        0.029     9.752    CORDIC1/REGFILE1/x_out_reg[13]
  -------------------------------------------------------------------
                         required time                          9.752    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 CORDIC1/REGFILE1/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/REGFILE1/x_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 1.826ns (40.677%)  route 2.663ns (59.323%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.586 - 4.800 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.554     5.075    CORDIC1/REGFILE1/CLK
    SLICE_X36Y52         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  CORDIC1/REGFILE1/y_out_reg[15]/Q
                         net (fo=36, routed)          1.032     6.563    CORDIC1/REGFILE1/y_out_reg[1]_0[15]
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.687 r  CORDIC1/REGFILE1/plusOp_carry_i_12/O
                         net (fo=2, routed)           0.455     7.142    CORDIC1/REGFILE1/plusOp_carry_i_12_n_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I2_O)        0.124     7.266 r  CORDIC1/REGFILE1/plusOp_carry_i_7/O
                         net (fo=4, routed)           0.476     7.742    CORDIC1/REGFILE1/plusOp_carry_i_7_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.866 r  CORDIC1/REGFILE1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     7.866    CORDIC1/ALU1/index_reg[1][3]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.242 r  CORDIC1/ALU1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.242    CORDIC1/ALU1/plusOp_carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.557 r  CORDIC1/ALU1/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.700     9.257    CORDIC1/REGFILE1/plusOp[7]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.307     9.564 r  CORDIC1/REGFILE1/x_out[7]_i_1/O
                         net (fo=1, routed)           0.000     9.564    CORDIC1/REGFILE1/x_in[7]
    SLICE_X37Y46         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.445     9.586    CORDIC1/REGFILE1/CLK
    SLICE_X37Y46         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[7]/C
                         clock pessimism              0.180     9.766    
                         clock uncertainty           -0.035     9.731    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)        0.031     9.762    CORDIC1/REGFILE1/x_out_reg[7]
  -------------------------------------------------------------------
                         required time                          9.762    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 CORDIC1/REGFILE1/x_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/REGFILE1/y_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 2.111ns (47.384%)  route 2.344ns (52.616%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 9.579 - 4.800 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.565     5.086    CORDIC1/REGFILE1/CLK
    SLICE_X37Y46         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CORDIC1/REGFILE1/x_out_reg[11]/Q
                         net (fo=9, routed)           0.815     6.357    CORDIC1/REGFILE1/y_out_reg[15]_1[11]
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.481 r  CORDIC1/REGFILE1/minusOp__90_carry_i_12/O
                         net (fo=2, routed)           0.446     6.927    CORDIC1/REGFILE1/minusOp__90_carry_i_12_n_0
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     7.051 r  CORDIC1/REGFILE1/minusOp__90_carry_i_9/O
                         net (fo=4, routed)           0.494     7.545    CORDIC1/REGFILE1/minusOp__90_carry_i_9_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.669 r  CORDIC1/REGFILE1/minusOp__90_carry_i_3/O
                         net (fo=1, routed)           0.000     7.669    CORDIC1/ALU1/index_reg[1]_3[1]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.219 r  CORDIC1/ALU1/minusOp__90_carry/CO[3]
                         net (fo=1, routed)           0.000     8.219    CORDIC1/ALU1/minusOp__90_carry_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.333 r  CORDIC1/ALU1/minusOp__90_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.334    CORDIC1/ALU1/minusOp__90_carry__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.647 r  CORDIC1/ALU1/minusOp__90_carry__1/O[3]
                         net (fo=1, routed)           0.588     9.235    CORDIC1/REGFILE1/y_out_reg[11]_3[3]
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.306     9.541 r  CORDIC1/REGFILE1/y_out[11]_i_1/O
                         net (fo=1, routed)           0.000     9.541    CORDIC1/REGFILE1/y_in[11]
    SLICE_X41Y50         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.438     9.579    CORDIC1/REGFILE1/CLK
    SLICE_X41Y50         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[11]/C
                         clock pessimism              0.180     9.759    
                         clock uncertainty           -0.035     9.723    
    SLICE_X41Y50         FDRE (Setup_fdre_C_D)        0.031     9.754    CORDIC1/REGFILE1/y_out_reg[11]
  -------------------------------------------------------------------
                         required time                          9.754    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 CORDIC1/REGFILE1/x_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/REGFILE1/y_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 2.147ns (48.275%)  route 2.300ns (51.725%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 9.579 - 4.800 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.565     5.086    CORDIC1/REGFILE1/CLK
    SLICE_X37Y46         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CORDIC1/REGFILE1/x_out_reg[11]/Q
                         net (fo=9, routed)           0.815     6.357    CORDIC1/REGFILE1/y_out_reg[15]_1[11]
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.124     6.481 r  CORDIC1/REGFILE1/minusOp__90_carry_i_12/O
                         net (fo=2, routed)           0.446     6.927    CORDIC1/REGFILE1/minusOp__90_carry_i_12_n_0
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     7.051 r  CORDIC1/REGFILE1/minusOp__90_carry_i_9/O
                         net (fo=4, routed)           0.494     7.545    CORDIC1/REGFILE1/minusOp__90_carry_i_9_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.669 r  CORDIC1/REGFILE1/minusOp__90_carry_i_3/O
                         net (fo=1, routed)           0.000     7.669    CORDIC1/ALU1/index_reg[1]_3[1]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.219 r  CORDIC1/ALU1/minusOp__90_carry/CO[3]
                         net (fo=1, routed)           0.000     8.219    CORDIC1/ALU1/minusOp__90_carry_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.333 r  CORDIC1/ALU1/minusOp__90_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.334    CORDIC1/ALU1/minusOp__90_carry__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  CORDIC1/ALU1/minusOp__90_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.448    CORDIC1/ALU1/minusOp__90_carry__1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.687 r  CORDIC1/ALU1/minusOp__90_carry__2/O[2]
                         net (fo=1, routed)           0.545     9.232    CORDIC1/REGFILE1/y_out_reg[14]_1[2]
    SLICE_X43Y50         LUT6 (Prop_lut6_I5_O)        0.302     9.534 r  CORDIC1/REGFILE1/y_out[14]_i_1/O
                         net (fo=1, routed)           0.000     9.534    CORDIC1/REGFILE1/y_in[14]
    SLICE_X43Y50         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.438     9.579    CORDIC1/REGFILE1/CLK
    SLICE_X43Y50         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[14]/C
                         clock pessimism              0.180     9.759    
                         clock uncertainty           -0.035     9.723    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.032     9.755    CORDIC1/REGFILE1/y_out_reg[14]
  -------------------------------------------------------------------
                         required time                          9.755    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 CORDIC1/REGFILE1/y_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/REGFILE1/x_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 2.060ns (46.393%)  route 2.380ns (53.607%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 9.579 - 4.800 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.565     5.086    CORDIC1/REGFILE1/CLK
    SLICE_X39Y46         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CORDIC1/REGFILE1/y_out_reg[13]/Q
                         net (fo=10, routed)          1.019     6.561    CORDIC1/REGFILE1/y_out_reg[1]_0[13]
    SLICE_X40Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.685 r  CORDIC1/REGFILE1/plusOp_carry_i_12/O
                         net (fo=2, routed)           0.455     7.139    CORDIC1/REGFILE1/plusOp_carry_i_12_n_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I2_O)        0.124     7.263 r  CORDIC1/REGFILE1/plusOp_carry_i_7/O
                         net (fo=4, routed)           0.476     7.740    CORDIC1/REGFILE1/plusOp_carry_i_7_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.864 r  CORDIC1/REGFILE1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     7.864    CORDIC1/ALU1/index_reg[1][3]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.240 r  CORDIC1/ALU1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.240    CORDIC1/ALU1/plusOp_carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.357 r  CORDIC1/ALU1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.357    CORDIC1/ALU1/plusOp_carry__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.474 r  CORDIC1/ALU1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.474    CORDIC1/ALU1/plusOp_carry__1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.789 r  CORDIC1/ALU1/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.430     9.220    CORDIC1/REGFILE1/plusOp[15]
    SLICE_X41Y52         LUT6 (Prop_lut6_I0_O)        0.307     9.527 r  CORDIC1/REGFILE1/x_out[15]_i_1/O
                         net (fo=1, routed)           0.000     9.527    CORDIC1/REGFILE1/x_in[15]
    SLICE_X41Y52         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.438     9.579    CORDIC1/REGFILE1/CLK
    SLICE_X41Y52         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[15]/C
                         clock pessimism              0.180     9.759    
                         clock uncertainty           -0.035     9.723    
    SLICE_X41Y52         FDRE (Setup_fdre_C_D)        0.031     9.754    CORDIC1/REGFILE1/x_out_reg[15]
  -------------------------------------------------------------------
                         required time                          9.754    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 CORDIC1/REGFILE1/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/REGFILE1/x_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.978ns (44.503%)  route 2.467ns (55.497%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.587 - 4.800 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.554     5.075    CORDIC1/REGFILE1/CLK
    SLICE_X36Y52         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  CORDIC1/REGFILE1/y_out_reg[15]/Q
                         net (fo=36, routed)          1.032     6.563    CORDIC1/REGFILE1/y_out_reg[1]_0[15]
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.687 r  CORDIC1/REGFILE1/plusOp_carry_i_12/O
                         net (fo=2, routed)           0.455     7.142    CORDIC1/REGFILE1/plusOp_carry_i_12_n_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I2_O)        0.124     7.266 r  CORDIC1/REGFILE1/plusOp_carry_i_7/O
                         net (fo=4, routed)           0.476     7.742    CORDIC1/REGFILE1/plusOp_carry_i_7_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.866 r  CORDIC1/REGFILE1/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000     7.866    CORDIC1/ALU1/index_reg[1][3]
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.242 r  CORDIC1/ALU1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.242    CORDIC1/ALU1/plusOp_carry_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.359 r  CORDIC1/ALU1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.360    CORDIC1/ALU1/plusOp_carry__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.477 r  CORDIC1/ALU1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.477    CORDIC1/ALU1/plusOp_carry__1_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.716 r  CORDIC1/ALU1/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.503     9.218    CORDIC1/REGFILE1/plusOp[14]
    SLICE_X36Y47         LUT6 (Prop_lut6_I5_O)        0.301     9.519 r  CORDIC1/REGFILE1/x_out[14]_i_1/O
                         net (fo=1, routed)           0.000     9.519    CORDIC1/REGFILE1/x_in[14]
    SLICE_X36Y47         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.446     9.587    CORDIC1/REGFILE1/CLK
    SLICE_X36Y47         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[14]/C
                         clock pessimism              0.180     9.767    
                         clock uncertainty           -0.035     9.732    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.031     9.763    CORDIC1/REGFILE1/x_out_reg[14]
  -------------------------------------------------------------------
                         required time                          9.763    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 CORDIC1/REGFILE1/x_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/REGFILE1/y_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 2.015ns (45.328%)  route 2.430ns (54.672%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 9.589 - 4.800 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.555     5.076    CORDIC1/REGFILE1/CLK
    SLICE_X40Y50         FDRE                                         r  CORDIC1/REGFILE1/x_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  CORDIC1/REGFILE1/x_out_reg[13]/Q
                         net (fo=10, routed)          1.035     6.567    CORDIC1/REGFILE1/y_out_reg[15]_1[13]
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124     6.691 f  CORDIC1/REGFILE1/minusOp__90_carry_i_11/O
                         net (fo=2, routed)           0.350     7.041    CORDIC1/REGFILE1/minusOp__90_carry_i_11_n_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I2_O)        0.124     7.165 r  CORDIC1/REGFILE1/minusOp__90_carry__0_i_8/O
                         net (fo=4, routed)           0.457     7.622    CORDIC1/REGFILE1/minusOp__90_carry__0_i_8_n_0
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.746 r  CORDIC1/REGFILE1/minusOp__90_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.746    CORDIC1/ALU1/index_reg[1]_4[1]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.296 r  CORDIC1/ALU1/minusOp__90_carry__0/CO[3]
                         net (fo=1, routed)           0.001     8.297    CORDIC1/ALU1/minusOp__90_carry__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.631 r  CORDIC1/ALU1/minusOp__90_carry__1/O[1]
                         net (fo=1, routed)           0.588     9.218    CORDIC1/REGFILE1/y_out_reg[11]_3[1]
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.303     9.521 r  CORDIC1/REGFILE1/y_out[9]_i_1/O
                         net (fo=1, routed)           0.000     9.521    CORDIC1/REGFILE1/y_in[9]
    SLICE_X41Y49         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.448     9.589    CORDIC1/REGFILE1/CLK
    SLICE_X41Y49         FDRE                                         r  CORDIC1/REGFILE1/y_out_reg[9]/C
                         clock pessimism              0.180     9.769    
                         clock uncertainty           -0.035     9.734    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)        0.031     9.765    CORDIC1/REGFILE1/y_out_reg[9]
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  0.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 HEX/refresh_display_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.355ns (67.632%)  route 0.170ns (32.368%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.565     1.448    HEX/CLK
    SLICE_X47Y49         FDCE                                         r  HEX/refresh_display_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  HEX/refresh_display_counter_reg[3]/Q
                         net (fo=2, routed)           0.169     1.758    HEX/refresh_display_counter_reg[3]
    SLICE_X47Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.803 r  HEX/refresh_display_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.803    HEX/refresh_display_counter[0]_i_3_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.918 r  HEX/refresh_display_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    HEX/refresh_display_counter_reg[0]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.973 r  HEX/refresh_display_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.973    HEX/refresh_display_counter_reg[4]_i_1_n_7
    SLICE_X47Y50         FDCE                                         r  HEX/refresh_display_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.833     1.960    HEX/CLK
    SLICE_X47Y50         FDCE                                         r  HEX/refresh_display_counter_reg[4]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDCE (Hold_fdce_C_D)         0.105     1.821    HEX/refresh_display_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 HEX/refresh_display_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.366ns (68.296%)  route 0.170ns (31.704%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.565     1.448    HEX/CLK
    SLICE_X47Y49         FDCE                                         r  HEX/refresh_display_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  HEX/refresh_display_counter_reg[3]/Q
                         net (fo=2, routed)           0.169     1.758    HEX/refresh_display_counter_reg[3]
    SLICE_X47Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.803 r  HEX/refresh_display_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.803    HEX/refresh_display_counter[0]_i_3_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.918 r  HEX/refresh_display_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    HEX/refresh_display_counter_reg[0]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.984 r  HEX/refresh_display_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.984    HEX/refresh_display_counter_reg[4]_i_1_n_5
    SLICE_X47Y50         FDCE                                         r  HEX/refresh_display_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.833     1.960    HEX/CLK
    SLICE_X47Y50         FDCE                                         r  HEX/refresh_display_counter_reg[6]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDCE (Hold_fdce_C_D)         0.105     1.821    HEX/refresh_display_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 HEX/refresh_display_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.391ns (69.709%)  route 0.170ns (30.291%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.565     1.448    HEX/CLK
    SLICE_X47Y49         FDCE                                         r  HEX/refresh_display_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  HEX/refresh_display_counter_reg[3]/Q
                         net (fo=2, routed)           0.169     1.758    HEX/refresh_display_counter_reg[3]
    SLICE_X47Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.803 r  HEX/refresh_display_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.803    HEX/refresh_display_counter[0]_i_3_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.918 r  HEX/refresh_display_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    HEX/refresh_display_counter_reg[0]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.009 r  HEX/refresh_display_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.009    HEX/refresh_display_counter_reg[4]_i_1_n_6
    SLICE_X47Y50         FDCE                                         r  HEX/refresh_display_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.833     1.960    HEX/CLK
    SLICE_X47Y50         FDCE                                         r  HEX/refresh_display_counter_reg[5]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDCE (Hold_fdce_C_D)         0.105     1.821    HEX/refresh_display_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 HEX/refresh_display_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.391ns (69.709%)  route 0.170ns (30.291%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.565     1.448    HEX/CLK
    SLICE_X47Y49         FDCE                                         r  HEX/refresh_display_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  HEX/refresh_display_counter_reg[3]/Q
                         net (fo=2, routed)           0.169     1.758    HEX/refresh_display_counter_reg[3]
    SLICE_X47Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.803 r  HEX/refresh_display_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.803    HEX/refresh_display_counter[0]_i_3_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.918 r  HEX/refresh_display_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    HEX/refresh_display_counter_reg[0]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.009 r  HEX/refresh_display_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.009    HEX/refresh_display_counter_reg[4]_i_1_n_4
    SLICE_X47Y50         FDCE                                         r  HEX/refresh_display_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.833     1.960    HEX/CLK
    SLICE_X47Y50         FDCE                                         r  HEX/refresh_display_counter_reg[7]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDCE (Hold_fdce_C_D)         0.105     1.821    HEX/refresh_display_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 HEX/refresh_display_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.394ns (69.870%)  route 0.170ns (30.130%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.565     1.448    HEX/CLK
    SLICE_X47Y49         FDCE                                         r  HEX/refresh_display_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  HEX/refresh_display_counter_reg[3]/Q
                         net (fo=2, routed)           0.169     1.758    HEX/refresh_display_counter_reg[3]
    SLICE_X47Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.803 r  HEX/refresh_display_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.803    HEX/refresh_display_counter[0]_i_3_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.918 r  HEX/refresh_display_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    HEX/refresh_display_counter_reg[0]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.958 r  HEX/refresh_display_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.958    HEX/refresh_display_counter_reg[4]_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.012 r  HEX/refresh_display_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.012    HEX/refresh_display_counter_reg[8]_i_1_n_7
    SLICE_X47Y51         FDCE                                         r  HEX/refresh_display_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.833     1.960    HEX/CLK
    SLICE_X47Y51         FDCE                                         r  HEX/refresh_display_counter_reg[8]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y51         FDCE (Hold_fdce_C_D)         0.105     1.821    HEX/refresh_display_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 HEX/refresh_display_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.405ns (70.447%)  route 0.170ns (29.553%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.565     1.448    HEX/CLK
    SLICE_X47Y49         FDCE                                         r  HEX/refresh_display_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  HEX/refresh_display_counter_reg[3]/Q
                         net (fo=2, routed)           0.169     1.758    HEX/refresh_display_counter_reg[3]
    SLICE_X47Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.803 r  HEX/refresh_display_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.803    HEX/refresh_display_counter[0]_i_3_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.918 r  HEX/refresh_display_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    HEX/refresh_display_counter_reg[0]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.958 r  HEX/refresh_display_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.958    HEX/refresh_display_counter_reg[4]_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.023 r  HEX/refresh_display_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.023    HEX/refresh_display_counter_reg[8]_i_1_n_5
    SLICE_X47Y51         FDCE                                         r  HEX/refresh_display_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.833     1.960    HEX/CLK
    SLICE_X47Y51         FDCE                                         r  HEX/refresh_display_counter_reg[10]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y51         FDCE (Hold_fdce_C_D)         0.105     1.821    HEX/refresh_display_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 HEX/refresh_display_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.430ns (71.678%)  route 0.170ns (28.322%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.565     1.448    HEX/CLK
    SLICE_X47Y49         FDCE                                         r  HEX/refresh_display_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  HEX/refresh_display_counter_reg[3]/Q
                         net (fo=2, routed)           0.169     1.758    HEX/refresh_display_counter_reg[3]
    SLICE_X47Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.803 r  HEX/refresh_display_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.803    HEX/refresh_display_counter[0]_i_3_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.918 r  HEX/refresh_display_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    HEX/refresh_display_counter_reg[0]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.958 r  HEX/refresh_display_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.958    HEX/refresh_display_counter_reg[4]_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.048 r  HEX/refresh_display_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.048    HEX/refresh_display_counter_reg[8]_i_1_n_4
    SLICE_X47Y51         FDCE                                         r  HEX/refresh_display_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.833     1.960    HEX/CLK
    SLICE_X47Y51         FDCE                                         r  HEX/refresh_display_counter_reg[11]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y51         FDCE (Hold_fdce_C_D)         0.105     1.821    HEX/refresh_display_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 HEX/refresh_display_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.430ns (71.678%)  route 0.170ns (28.322%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.565     1.448    HEX/CLK
    SLICE_X47Y49         FDCE                                         r  HEX/refresh_display_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  HEX/refresh_display_counter_reg[3]/Q
                         net (fo=2, routed)           0.169     1.758    HEX/refresh_display_counter_reg[3]
    SLICE_X47Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.803 r  HEX/refresh_display_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.803    HEX/refresh_display_counter[0]_i_3_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.918 r  HEX/refresh_display_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    HEX/refresh_display_counter_reg[0]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.958 r  HEX/refresh_display_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.958    HEX/refresh_display_counter_reg[4]_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.048 r  HEX/refresh_display_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.048    HEX/refresh_display_counter_reg[8]_i_1_n_6
    SLICE_X47Y51         FDCE                                         r  HEX/refresh_display_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.833     1.960    HEX/CLK
    SLICE_X47Y51         FDCE                                         r  HEX/refresh_display_counter_reg[9]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y51         FDCE (Hold_fdce_C_D)         0.105     1.821    HEX/refresh_display_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 HEX/refresh_display_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.433ns (71.819%)  route 0.170ns (28.181%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.565     1.448    HEX/CLK
    SLICE_X47Y49         FDCE                                         r  HEX/refresh_display_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  HEX/refresh_display_counter_reg[3]/Q
                         net (fo=2, routed)           0.169     1.758    HEX/refresh_display_counter_reg[3]
    SLICE_X47Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.803 r  HEX/refresh_display_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.803    HEX/refresh_display_counter[0]_i_3_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.918 r  HEX/refresh_display_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.919    HEX/refresh_display_counter_reg[0]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.958 r  HEX/refresh_display_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.958    HEX/refresh_display_counter_reg[4]_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  HEX/refresh_display_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    HEX/refresh_display_counter_reg[8]_i_1_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.051 r  HEX/refresh_display_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.051    HEX/refresh_display_counter_reg[12]_i_1_n_7
    SLICE_X47Y52         FDCE                                         r  HEX/refresh_display_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.833     1.960    HEX/CLK
    SLICE_X47Y52         FDCE                                         r  HEX/refresh_display_counter_reg[12]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y52         FDCE (Hold_fdce_C_D)         0.105     1.821    HEX/refresh_display_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            CORDIC1/op_curr_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.383%)  route 0.183ns (49.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.444    RESET_DBNCR/CLK
    SLICE_X39Y54         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           0.183     1.768    START_DBNCR/state_reg[1]_2
    SLICE_X38Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  START_DBNCR/op_curr_i_1/O
                         net (fo=1, routed)           0.000     1.813    CORDIC1/state_reg[0]
    SLICE_X38Y53         FDRE                                         r  CORDIC1/op_curr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.829     1.957    CORDIC1/CLK
    SLICE_X38Y53         FDRE                                         r  CORDIC1/op_curr_reg/C
                         clock pessimism             -0.497     1.460    
    SLICE_X38Y53         FDRE (Hold_fdre_C_D)         0.120     1.580    CORDIC1/op_curr_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.400 }
Period(ns):         4.800
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.800       2.645      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         4.800       3.800      SLICE_X42Y49   CORDIC1/CONTROLLER1/index_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         4.800       3.800      SLICE_X42Y49   CORDIC1/CONTROLLER1/index_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         4.800       3.800      SLICE_X39Y47   CORDIC1/CONTROLLER1/index_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         4.800       3.800      SLICE_X40Y46   CORDIC1/CONTROLLER1/index_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         4.800       3.800      SLICE_X42Y49   CORDIC1/CONTROLLER1/index_reg_rep[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         4.800       3.800      SLICE_X43Y49   CORDIC1/CONTROLLER1/index_reg_rep[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         4.800       3.800      SLICE_X43Y49   CORDIC1/CONTROLLER1/index_reg_rep[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         4.800       3.800      SLICE_X42Y45   CORDIC1/CONTROLLER1/index_reg_rep[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.800       3.800      SLICE_X37Y46   CORDIC1/REGFILE1/x_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X44Y46   CORDIC1/REGFILE1/z_out_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X47Y46   HEX/digit_enable_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.400       1.900      SLICE_X47Y46   HEX/digit_enable_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X37Y60   RESET_DBNCR/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X39Y60   RESET_DBNCR/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X37Y60   RESET_DBNCR/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X39Y60   RESET_DBNCR/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X39Y60   RESET_DBNCR/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X39Y60   RESET_DBNCR/count_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X39Y59   RESET_DBNCR/count_reg[31]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         2.400       1.900      SLICE_X42Y49   CORDIC1/CONTROLLER1/index_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         2.400       1.900      SLICE_X42Y49   CORDIC1/CONTROLLER1/index_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         2.400       1.900      SLICE_X42Y49   CORDIC1/CONTROLLER1/index_reg_rep[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         2.400       1.900      SLICE_X43Y49   CORDIC1/CONTROLLER1/index_reg_rep[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         2.400       1.900      SLICE_X43Y49   CORDIC1/CONTROLLER1/index_reg_rep[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X40Y51   CORDIC1/REGFILE1/x_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X40Y50   CORDIC1/REGFILE1/x_out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X41Y52   CORDIC1/REGFILE1/x_out_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X41Y49   CORDIC1/REGFILE1/x_out_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.400       1.900      SLICE_X44Y49   CORDIC1/REGFILE1/z_out_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 RESET_DBNCR/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.580ns (18.399%)  route 2.572ns (81.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 9.590 - 4.800 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.553     5.074    RESET_DBNCR/CLK
    SLICE_X39Y54         FDRE                                         r  RESET_DBNCR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  RESET_DBNCR/state_reg[0]/Q
                         net (fo=7, routed)           0.847     6.377    RESET_DBNCR/state_reg[1]_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.501 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          1.725     8.226    HEX/AS[0]
    SLICE_X47Y49         FDCE                                         f  HEX/refresh_display_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.449     9.590    HEX/CLK
    SLICE_X47Y49         FDCE                                         r  HEX/refresh_display_counter_reg[0]/C
                         clock pessimism              0.180     9.770    
                         clock uncertainty           -0.035     9.735    
    SLICE_X47Y49         FDCE (Recov_fdce_C_CLR)     -0.405     9.330    HEX/refresh_display_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.330    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 RESET_DBNCR/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.580ns (18.399%)  route 2.572ns (81.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 9.590 - 4.800 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.553     5.074    RESET_DBNCR/CLK
    SLICE_X39Y54         FDRE                                         r  RESET_DBNCR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  RESET_DBNCR/state_reg[0]/Q
                         net (fo=7, routed)           0.847     6.377    RESET_DBNCR/state_reg[1]_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.501 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          1.725     8.226    HEX/AS[0]
    SLICE_X47Y49         FDCE                                         f  HEX/refresh_display_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.449     9.590    HEX/CLK
    SLICE_X47Y49         FDCE                                         r  HEX/refresh_display_counter_reg[1]/C
                         clock pessimism              0.180     9.770    
                         clock uncertainty           -0.035     9.735    
    SLICE_X47Y49         FDCE (Recov_fdce_C_CLR)     -0.405     9.330    HEX/refresh_display_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.330    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 RESET_DBNCR/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.580ns (18.399%)  route 2.572ns (81.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 9.590 - 4.800 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.553     5.074    RESET_DBNCR/CLK
    SLICE_X39Y54         FDRE                                         r  RESET_DBNCR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  RESET_DBNCR/state_reg[0]/Q
                         net (fo=7, routed)           0.847     6.377    RESET_DBNCR/state_reg[1]_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.501 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          1.725     8.226    HEX/AS[0]
    SLICE_X47Y49         FDCE                                         f  HEX/refresh_display_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.449     9.590    HEX/CLK
    SLICE_X47Y49         FDCE                                         r  HEX/refresh_display_counter_reg[2]/C
                         clock pessimism              0.180     9.770    
                         clock uncertainty           -0.035     9.735    
    SLICE_X47Y49         FDCE (Recov_fdce_C_CLR)     -0.405     9.330    HEX/refresh_display_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.330    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 RESET_DBNCR/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.580ns (18.399%)  route 2.572ns (81.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 9.590 - 4.800 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.553     5.074    RESET_DBNCR/CLK
    SLICE_X39Y54         FDRE                                         r  RESET_DBNCR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  RESET_DBNCR/state_reg[0]/Q
                         net (fo=7, routed)           0.847     6.377    RESET_DBNCR/state_reg[1]_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.501 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          1.725     8.226    HEX/AS[0]
    SLICE_X47Y49         FDCE                                         f  HEX/refresh_display_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.449     9.590    HEX/CLK
    SLICE_X47Y49         FDCE                                         r  HEX/refresh_display_counter_reg[3]/C
                         clock pessimism              0.180     9.770    
                         clock uncertainty           -0.035     9.735    
    SLICE_X47Y49         FDCE (Recov_fdce_C_CLR)     -0.405     9.330    HEX/refresh_display_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.330    
                         arrival time                          -8.226    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 RESET_DBNCR/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/anodes_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.580ns (18.247%)  route 2.599ns (81.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.592 - 4.800 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.553     5.074    RESET_DBNCR/CLK
    SLICE_X39Y54         FDRE                                         r  RESET_DBNCR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  RESET_DBNCR/state_reg[0]/Q
                         net (fo=7, routed)           0.847     6.377    RESET_DBNCR/state_reg[1]_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.501 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          1.751     8.253    HEX/AS[0]
    SLICE_X48Y45         FDPE                                         f  HEX/anodes_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.451     9.592    HEX/CLK
    SLICE_X48Y45         FDPE                                         r  HEX/anodes_reg[1]/C
                         clock pessimism              0.180     9.772    
                         clock uncertainty           -0.035     9.737    
    SLICE_X48Y45         FDPE (Recov_fdpe_C_PRE)     -0.359     9.378    HEX/anodes_reg[1]
  -------------------------------------------------------------------
                         required time                          9.378    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 RESET_DBNCR/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/anodes_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.580ns (18.247%)  route 2.599ns (81.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 9.592 - 4.800 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.553     5.074    RESET_DBNCR/CLK
    SLICE_X39Y54         FDRE                                         r  RESET_DBNCR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  RESET_DBNCR/state_reg[0]/Q
                         net (fo=7, routed)           0.847     6.377    RESET_DBNCR/state_reg[1]_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.501 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          1.751     8.253    HEX/AS[0]
    SLICE_X48Y45         FDPE                                         f  HEX/anodes_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.451     9.592    HEX/CLK
    SLICE_X48Y45         FDPE                                         r  HEX/anodes_reg[3]/C
                         clock pessimism              0.180     9.772    
                         clock uncertainty           -0.035     9.737    
    SLICE_X48Y45         FDPE (Recov_fdpe_C_PRE)     -0.359     9.378    HEX/anodes_reg[3]
  -------------------------------------------------------------------
                         required time                          9.378    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 RESET_DBNCR/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/anodes_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.580ns (18.448%)  route 2.564ns (81.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 9.593 - 4.800 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.553     5.074    RESET_DBNCR/CLK
    SLICE_X39Y54         FDRE                                         r  RESET_DBNCR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  RESET_DBNCR/state_reg[0]/Q
                         net (fo=7, routed)           0.847     6.377    RESET_DBNCR/state_reg[1]_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.501 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          1.717     8.218    HEX/AS[0]
    SLICE_X51Y45         FDPE                                         f  HEX/anodes_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.452     9.593    HEX/CLK
    SLICE_X51Y45         FDPE                                         r  HEX/anodes_reg[0]/C
                         clock pessimism              0.180     9.773    
                         clock uncertainty           -0.035     9.738    
    SLICE_X51Y45         FDPE (Recov_fdpe_C_PRE)     -0.359     9.379    HEX/anodes_reg[0]
  -------------------------------------------------------------------
                         required time                          9.379    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 RESET_DBNCR/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/anodes_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.580ns (18.448%)  route 2.564ns (81.552%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 9.593 - 4.800 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.553     5.074    RESET_DBNCR/CLK
    SLICE_X39Y54         FDRE                                         r  RESET_DBNCR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  RESET_DBNCR/state_reg[0]/Q
                         net (fo=7, routed)           0.847     6.377    RESET_DBNCR/state_reg[1]_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.501 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          1.717     8.218    HEX/AS[0]
    SLICE_X51Y45         FDPE                                         f  HEX/anodes_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.452     9.593    HEX/CLK
    SLICE_X51Y45         FDPE                                         r  HEX/anodes_reg[2]/C
                         clock pessimism              0.180     9.773    
                         clock uncertainty           -0.035     9.738    
    SLICE_X51Y45         FDPE (Recov_fdpe_C_PRE)     -0.359     9.379    HEX/anodes_reg[2]
  -------------------------------------------------------------------
                         required time                          9.379    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 RESET_DBNCR/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.580ns (20.198%)  route 2.292ns (79.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 9.580 - 4.800 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.553     5.074    RESET_DBNCR/CLK
    SLICE_X39Y54         FDRE                                         r  RESET_DBNCR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  RESET_DBNCR/state_reg[0]/Q
                         net (fo=7, routed)           0.847     6.377    RESET_DBNCR/state_reg[1]_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.501 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          1.444     7.945    HEX/AS[0]
    SLICE_X47Y50         FDCE                                         f  HEX/refresh_display_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.439     9.580    HEX/CLK
    SLICE_X47Y50         FDCE                                         r  HEX/refresh_display_counter_reg[4]/C
                         clock pessimism              0.258     9.838    
                         clock uncertainty           -0.035     9.803    
    SLICE_X47Y50         FDCE (Recov_fdce_C_CLR)     -0.405     9.398    HEX/refresh_display_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.398    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 RESET_DBNCR/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.800ns  (sys_clk_pin rise@4.800ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.580ns (20.198%)  route 2.292ns (79.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 9.580 - 4.800 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.553     5.074    RESET_DBNCR/CLK
    SLICE_X39Y54         FDRE                                         r  RESET_DBNCR/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  RESET_DBNCR/state_reg[0]/Q
                         net (fo=7, routed)           0.847     6.377    RESET_DBNCR/state_reg[1]_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.501 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          1.444     7.945    HEX/AS[0]
    SLICE_X47Y50         FDCE                                         f  HEX/refresh_display_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      4.800     4.800 r  
    W5                                                0.000     4.800 r  clk (IN)
                         net (fo=0)                   0.000     4.800    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.188 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.050    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.439     9.580    HEX/CLK
    SLICE_X47Y50         FDCE                                         r  HEX/refresh_display_counter_reg[5]/C
                         clock pessimism              0.258     9.838    
                         clock uncertainty           -0.035     9.803    
    SLICE_X47Y50         FDCE (Recov_fdce_C_CLR)     -0.405     9.398    HEX/refresh_display_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.398    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  1.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/digit_enable_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.518%)  route 0.678ns (78.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.444    RESET_DBNCR/CLK
    SLICE_X39Y54         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           0.187     1.772    RESET_DBNCR/state_reg[1]_1
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.817 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          0.491     2.309    HEX/AS[0]
    SLICE_X47Y46         FDCE                                         f  HEX/digit_enable_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.834     1.961    HEX/CLK
    SLICE_X47Y46         FDCE                                         r  HEX/digit_enable_counter_reg[0]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X47Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.625    HEX/digit_enable_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/digit_enable_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.518%)  route 0.678ns (78.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.444    RESET_DBNCR/CLK
    SLICE_X39Y54         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           0.187     1.772    RESET_DBNCR/state_reg[1]_1
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.817 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          0.491     2.309    HEX/AS[0]
    SLICE_X47Y46         FDCE                                         f  HEX/digit_enable_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.834     1.961    HEX/CLK
    SLICE_X47Y46         FDCE                                         r  HEX/digit_enable_counter_reg[1]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X47Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.625    HEX/digit_enable_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.498%)  route 0.641ns (77.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.444    RESET_DBNCR/CLK
    SLICE_X39Y54         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           0.187     1.772    RESET_DBNCR/state_reg[1]_1
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.817 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          0.454     2.271    HEX/AS[0]
    SLICE_X47Y52         FDCE                                         f  HEX/refresh_display_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.833     1.960    HEX/CLK
    SLICE_X47Y52         FDCE                                         r  HEX/refresh_display_counter_reg[12]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X47Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    HEX/refresh_display_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.498%)  route 0.641ns (77.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.444    RESET_DBNCR/CLK
    SLICE_X39Y54         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           0.187     1.772    RESET_DBNCR/state_reg[1]_1
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.817 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          0.454     2.271    HEX/AS[0]
    SLICE_X47Y52         FDCE                                         f  HEX/refresh_display_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.833     1.960    HEX/CLK
    SLICE_X47Y52         FDCE                                         r  HEX/refresh_display_counter_reg[13]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X47Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    HEX/refresh_display_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.498%)  route 0.641ns (77.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.444    RESET_DBNCR/CLK
    SLICE_X39Y54         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           0.187     1.772    RESET_DBNCR/state_reg[1]_1
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.817 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          0.454     2.271    HEX/AS[0]
    SLICE_X47Y52         FDCE                                         f  HEX/refresh_display_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.833     1.960    HEX/CLK
    SLICE_X47Y52         FDCE                                         r  HEX/refresh_display_counter_reg[14]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X47Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    HEX/refresh_display_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.498%)  route 0.641ns (77.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.444    RESET_DBNCR/CLK
    SLICE_X39Y54         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           0.187     1.772    RESET_DBNCR/state_reg[1]_1
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.817 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          0.454     2.271    HEX/AS[0]
    SLICE_X47Y52         FDCE                                         f  HEX/refresh_display_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.833     1.960    HEX/CLK
    SLICE_X47Y52         FDCE                                         r  HEX/refresh_display_counter_reg[15]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X47Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.390    HEX/refresh_display_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.186ns (17.255%)  route 0.892ns (82.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.444    RESET_DBNCR/CLK
    SLICE_X39Y54         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           0.187     1.772    RESET_DBNCR/state_reg[1]_1
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.817 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          0.705     2.522    HEX/AS[0]
    SLICE_X47Y49         FDCE                                         f  HEX/refresh_display_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.835     1.962    HEX/CLK
    SLICE_X47Y49         FDCE                                         r  HEX/refresh_display_counter_reg[0]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X47Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.626    HEX/refresh_display_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.186ns (17.255%)  route 0.892ns (82.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.444    RESET_DBNCR/CLK
    SLICE_X39Y54         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           0.187     1.772    RESET_DBNCR/state_reg[1]_1
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.817 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          0.705     2.522    HEX/AS[0]
    SLICE_X47Y49         FDCE                                         f  HEX/refresh_display_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.835     1.962    HEX/CLK
    SLICE_X47Y49         FDCE                                         r  HEX/refresh_display_counter_reg[1]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X47Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.626    HEX/refresh_display_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.186ns (17.255%)  route 0.892ns (82.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.444    RESET_DBNCR/CLK
    SLICE_X39Y54         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           0.187     1.772    RESET_DBNCR/state_reg[1]_1
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.817 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          0.705     2.522    HEX/AS[0]
    SLICE_X47Y49         FDCE                                         f  HEX/refresh_display_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.835     1.962    HEX/CLK
    SLICE_X47Y49         FDCE                                         r  HEX/refresh_display_counter_reg[2]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X47Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.626    HEX/refresh_display_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 RESET_DBNCR/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Destination:            HEX/refresh_display_counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@2.400ns period=4.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.186ns (17.255%)  route 0.892ns (82.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.444    RESET_DBNCR/CLK
    SLICE_X39Y54         FDRE                                         r  RESET_DBNCR/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RESET_DBNCR/state_reg[1]/Q
                         net (fo=8, routed)           0.187     1.772    RESET_DBNCR/state_reg[1]_1
    SLICE_X38Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.817 f  RESET_DBNCR/z_out[15]_i_1/O
                         net (fo=71, routed)          0.705     2.522    HEX/AS[0]
    SLICE_X47Y49         FDCE                                         f  HEX/refresh_display_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.835     1.962    HEX/CLK
    SLICE_X47Y49         FDCE                                         r  HEX/refresh_display_counter_reg[3]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X47Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.626    HEX/refresh_display_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.896    





