0.6
2017.4
Jan 30 2018
15:48:17
C:/sp18_team69/hardware/src/riscv_core/Opcode.vh,1522798279,verilog,,,,,,,,,,,,
C:/sp18_team69/hardware/src/riscv_core/reg_file.v,1522829278,verilog,,C:/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/reg_file_testbench.v,,reg_file,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core,,,,,
C:/sp18_team69/vivado_final/vivado_final.sim/sim_1/behav/xsim/glbl.v,1522890835,verilog,,,,glbl,,,,,,,,
C:/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/ALU_testbench.v,1522895598,verilog,,,C:/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/Opcode.vh,ALU_testbench,,,../../../../../hardware/src;../../../../vivado_final.srcs/sources_1/imports/riscv_core;../../../../vivado_final.srcs/sources_1/imports/src,,,,,
C:/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/reg_file_testbench.v,1522830408,verilog,,,C:/sp18_team69/hardware/src/riscv_core/Opcode.vh,reg_file_testbench,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core,,,,,
C:/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/ALU.v,1522895494,verilog,,C:/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/ALU_testbench.v,C:/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/Opcode.vh,ALU,,,../../../../../hardware/src;../../../../vivado_final.srcs/sources_1/imports/riscv_core;../../../../vivado_final.srcs/sources_1/imports/src,,,,,
C:/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/Opcode.vh,1522890461,verilog,,,,,,,,,,,,
