#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d31c70 .scope module, "ICESTORM_LC" "ICESTORM_LC" 2 668;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0"
    .port_info 1 /INPUT 1 "I1"
    .port_info 2 /INPUT 1 "I2"
    .port_info 3 /INPUT 1 "I3"
    .port_info 4 /INPUT 1 "CIN"
    .port_info 5 /INPUT 1 "CLK"
    .port_info 6 /INPUT 1 "CEN"
    .port_info 7 /INPUT 1 "SR"
    .port_info 8 /OUTPUT 1 "LO"
    .port_info 9 /OUTPUT 1 "O"
    .port_info 10 /OUTPUT 1 "COUT"
P_0x1d79b00 .param/l "ASYNC_SR" 0 2 678, C4<0>;
P_0x1d79b40 .param/l "CARRY_ENABLE" 0 2 675, C4<0>;
P_0x1d79b80 .param/l "DFF_ENABLE" 0 2 676, C4<0>;
P_0x1d79bc0 .param/l "LUT_INIT" 0 2 672, C4<0000000000000000>;
P_0x1d79c00 .param/l "NEG_CLK" 0 2 674, C4<0>;
P_0x1d79c40 .param/l "SET_NORESET" 0 2 677, C4<0>;
L_0x1dbfce0 .functor BUFZ 1, L_0x1dbfb60, C4<0>, C4<0>, C4<0>;
o0x7f98c07b3078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f98c076a0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1dbfda0 .functor XOR 1, o0x7f98c07b3078, L_0x7f98c076a0f0, C4<0>, C4<0>;
L_0x1dbfe90 .functor BUFZ 1, L_0x1dbfb60, C4<0>, C4<0>, C4<0>;
o0x7f98c07b3018 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d86180_0 .net "CEN", 0 0, o0x7f98c07b3018;  0 drivers
o0x7f98c07b3048 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d74270_0 .net "CIN", 0 0, o0x7f98c07b3048;  0 drivers
v0x1d74f00_0 .net "CLK", 0 0, o0x7f98c07b3078;  0 drivers
L_0x7f98c076a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d730b0_0 .net "COUT", 0 0, L_0x7f98c076a018;  1 drivers
o0x7f98c07b30d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d770a0_0 .net "I0", 0 0, o0x7f98c07b30d8;  0 drivers
o0x7f98c07b3108 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d7acb0_0 .net "I1", 0 0, o0x7f98c07b3108;  0 drivers
o0x7f98c07b3138 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d32d10_0 .net "I2", 0 0, o0x7f98c07b3138;  0 drivers
o0x7f98c07b3168 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9b720_0 .net "I3", 0 0, o0x7f98c07b3168;  0 drivers
v0x1d9b7e0_0 .net "LO", 0 0, L_0x1dbfce0;  1 drivers
v0x1d9b8a0_0 .net "O", 0 0, L_0x1dbfe90;  1 drivers
o0x7f98c07b31f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9b960_0 .net "SR", 0 0, o0x7f98c07b31f8;  0 drivers
v0x1d9ba20_0 .net *"_s11", 3 0, L_0x1dbf430;  1 drivers
v0x1d9bb00_0 .net *"_s15", 1 0, L_0x1dbf670;  1 drivers
v0x1d9bbe0_0 .net *"_s17", 1 0, L_0x1dbf760;  1 drivers
L_0x7f98c076a060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1d9bcc0_0 .net/2u *"_s2", 7 0, L_0x7f98c076a060;  1 drivers
v0x1d9bda0_0 .net *"_s21", 0 0, L_0x1dbf980;  1 drivers
v0x1d9be80_0 .net *"_s23", 0 0, L_0x1dbfac0;  1 drivers
v0x1d9bf60_0 .net/2u *"_s28", 0 0, L_0x7f98c076a0f0;  1 drivers
L_0x7f98c076a0a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1d9c040_0 .net/2u *"_s4", 7 0, L_0x7f98c076a0a8;  1 drivers
v0x1d9c120_0 .net *"_s9", 3 0, L_0x1dbf340;  1 drivers
v0x1d9c200_0 .net "lut_o", 0 0, L_0x1dbfb60;  1 drivers
v0x1d9c2c0_0 .net "lut_s1", 1 0, L_0x1dbf840;  1 drivers
v0x1d9c3a0_0 .net "lut_s2", 3 0, L_0x1dbf4d0;  1 drivers
v0x1d9c480_0 .net "lut_s3", 7 0, L_0x1dbf1f0;  1 drivers
v0x1d9c560_0 .var "o_reg", 0 0;
v0x1d9c620_0 .net "polarized_clk", 0 0, L_0x1dbfda0;  1 drivers
E_0x1ca6250 .event posedge, v0x1d9b960_0, v0x1d9c620_0;
E_0x1ca6920 .event posedge, v0x1d9c620_0;
L_0x1dbf1f0 .functor MUXZ 8, L_0x7f98c076a0a8, L_0x7f98c076a060, o0x7f98c07b3168, C4<>;
L_0x1dbf340 .part L_0x1dbf1f0, 4, 4;
L_0x1dbf430 .part L_0x1dbf1f0, 0, 4;
L_0x1dbf4d0 .functor MUXZ 4, L_0x1dbf430, L_0x1dbf340, o0x7f98c07b3138, C4<>;
L_0x1dbf670 .part L_0x1dbf4d0, 2, 2;
L_0x1dbf760 .part L_0x1dbf4d0, 0, 2;
L_0x1dbf840 .functor MUXZ 2, L_0x1dbf760, L_0x1dbf670, o0x7f98c07b3108, C4<>;
L_0x1dbf980 .part L_0x1dbf840, 1, 1;
L_0x1dbfac0 .part L_0x1dbf840, 0, 1;
L_0x1dbfb60 .functor MUXZ 1, L_0x1dbfac0, L_0x1dbf980, o0x7f98c07b30d8, C4<>;
S_0x1d78310 .scope module, "SB_CARRY" "SB_CARRY" 2 129;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CO"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "CI"
o0x7f98c07b3768 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f98c07b3798 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1dbff00 .functor AND 1, o0x7f98c07b3768, o0x7f98c07b3798, C4<1>, C4<1>;
L_0x1dc0000 .functor OR 1, o0x7f98c07b3768, o0x7f98c07b3798, C4<0>, C4<0>;
o0x7f98c07b3708 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1dc0140 .functor AND 1, L_0x1dc0000, o0x7f98c07b3708, C4<1>, C4<1>;
L_0x1dc0200 .functor OR 1, L_0x1dbff00, L_0x1dc0140, C4<0>, C4<0>;
v0x1d9c840_0 .net "CI", 0 0, o0x7f98c07b3708;  0 drivers
v0x1d9c920_0 .net "CO", 0 0, L_0x1dc0200;  1 drivers
v0x1d9c9e0_0 .net "I0", 0 0, o0x7f98c07b3768;  0 drivers
v0x1d9ca80_0 .net "I1", 0 0, o0x7f98c07b3798;  0 drivers
v0x1d9cb40_0 .net *"_s0", 0 0, L_0x1dbff00;  1 drivers
v0x1d9cc00_0 .net *"_s2", 0 0, L_0x1dc0000;  1 drivers
v0x1d9ccc0_0 .net *"_s4", 0 0, L_0x1dc0140;  1 drivers
S_0x1d7f890 .scope module, "SB_DFF" "SB_DFF" 2 135;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x7f98c07b3918 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9ce40_0 .net "C", 0 0, o0x7f98c07b3918;  0 drivers
o0x7f98c07b3948 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9cf20_0 .net "D", 0 0, o0x7f98c07b3948;  0 drivers
v0x1d9cfe0_0 .var "Q", 0 0;
E_0x1ca5dd0 .event posedge, v0x1d9ce40_0;
S_0x1d83500 .scope module, "SB_DFFE" "SB_DFFE" 2 141;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x7f98c07b3a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9d160_0 .net "C", 0 0, o0x7f98c07b3a38;  0 drivers
o0x7f98c07b3a68 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9d240_0 .net "D", 0 0, o0x7f98c07b3a68;  0 drivers
o0x7f98c07b3a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9d300_0 .net "E", 0 0, o0x7f98c07b3a98;  0 drivers
v0x1d9d3a0_0 .var "Q", 0 0;
E_0x1d9d100 .event posedge, v0x1d9d160_0;
S_0x1d728d0 .scope module, "SB_DFFER" "SB_DFFER" 2 195;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f98c07b3bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9d560_0 .net "C", 0 0, o0x7f98c07b3bb8;  0 drivers
o0x7f98c07b3be8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9d640_0 .net "D", 0 0, o0x7f98c07b3be8;  0 drivers
o0x7f98c07b3c18 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9d700_0 .net "E", 0 0, o0x7f98c07b3c18;  0 drivers
v0x1d9d7a0_0 .var "Q", 0 0;
o0x7f98c07b3c78 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9d860_0 .net "R", 0 0, o0x7f98c07b3c78;  0 drivers
E_0x1d9d4e0 .event posedge, v0x1d9d860_0, v0x1d9d560_0;
S_0x1d76780 .scope module, "SB_DFFES" "SB_DFFES" 2 215;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f98c07b3d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9da40_0 .net "C", 0 0, o0x7f98c07b3d98;  0 drivers
o0x7f98c07b3dc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9db20_0 .net "D", 0 0, o0x7f98c07b3dc8;  0 drivers
o0x7f98c07b3df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9dbe0_0 .net "E", 0 0, o0x7f98c07b3df8;  0 drivers
v0x1d9dc80_0 .var "Q", 0 0;
o0x7f98c07b3e58 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9dd40_0 .net "S", 0 0, o0x7f98c07b3e58;  0 drivers
E_0x1d9d9c0 .event posedge, v0x1d9dd40_0, v0x1d9da40_0;
S_0x1d5f4a0 .scope module, "SB_DFFESR" "SB_DFFESR" 2 184;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f98c07b3f78 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9df20_0 .net "C", 0 0, o0x7f98c07b3f78;  0 drivers
o0x7f98c07b3fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9e000_0 .net "D", 0 0, o0x7f98c07b3fa8;  0 drivers
o0x7f98c07b3fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9e0c0_0 .net "E", 0 0, o0x7f98c07b3fd8;  0 drivers
v0x1d9e160_0 .var "Q", 0 0;
o0x7f98c07b4038 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9e220_0 .net "R", 0 0, o0x7f98c07b4038;  0 drivers
E_0x1d9dea0 .event posedge, v0x1d9df20_0;
S_0x1d5edf0 .scope module, "SB_DFFESS" "SB_DFFESS" 2 204;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f98c07b4158 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9e400_0 .net "C", 0 0, o0x7f98c07b4158;  0 drivers
o0x7f98c07b4188 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9e4e0_0 .net "D", 0 0, o0x7f98c07b4188;  0 drivers
o0x7f98c07b41b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9e5a0_0 .net "E", 0 0, o0x7f98c07b41b8;  0 drivers
v0x1d9e640_0 .var "Q", 0 0;
o0x7f98c07b4218 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9e700_0 .net "S", 0 0, o0x7f98c07b4218;  0 drivers
E_0x1d9e380 .event posedge, v0x1d9e400_0;
S_0x1d4c210 .scope module, "SB_DFFN" "SB_DFFN" 2 226;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x7f98c07b4338 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9e930_0 .net "C", 0 0, o0x7f98c07b4338;  0 drivers
o0x7f98c07b4368 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9ea10_0 .net "D", 0 0, o0x7f98c07b4368;  0 drivers
v0x1d9ead0_0 .var "Q", 0 0;
E_0x1d9e8b0 .event negedge, v0x1d9e930_0;
S_0x1d39200 .scope module, "SB_DFFNE" "SB_DFFNE" 2 232;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x7f98c07b4458 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9ec50_0 .net "C", 0 0, o0x7f98c07b4458;  0 drivers
o0x7f98c07b4488 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9ed30_0 .net "D", 0 0, o0x7f98c07b4488;  0 drivers
o0x7f98c07b44b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9edf0_0 .net "E", 0 0, o0x7f98c07b44b8;  0 drivers
v0x1d9ee90_0 .var "Q", 0 0;
E_0x1d9ebf0 .event negedge, v0x1d9ec50_0;
S_0x1d28f50 .scope module, "SB_DFFNER" "SB_DFFNER" 2 286;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f98c07b45d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9f050_0 .net "C", 0 0, o0x7f98c07b45d8;  0 drivers
o0x7f98c07b4608 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9f130_0 .net "D", 0 0, o0x7f98c07b4608;  0 drivers
o0x7f98c07b4638 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9f1f0_0 .net "E", 0 0, o0x7f98c07b4638;  0 drivers
v0x1d9f290_0 .var "Q", 0 0;
o0x7f98c07b4698 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9f350_0 .net "R", 0 0, o0x7f98c07b4698;  0 drivers
E_0x1d9efd0/0 .event negedge, v0x1d9f050_0;
E_0x1d9efd0/1 .event posedge, v0x1d9f350_0;
E_0x1d9efd0 .event/or E_0x1d9efd0/0, E_0x1d9efd0/1;
S_0x1d71d30 .scope module, "SB_DFFNES" "SB_DFFNES" 2 306;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f98c07b47b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9f580_0 .net "C", 0 0, o0x7f98c07b47b8;  0 drivers
o0x7f98c07b47e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9f660_0 .net "D", 0 0, o0x7f98c07b47e8;  0 drivers
o0x7f98c07b4818 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9f720_0 .net "E", 0 0, o0x7f98c07b4818;  0 drivers
v0x1d9f7c0_0 .var "Q", 0 0;
o0x7f98c07b4878 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9f880_0 .net "S", 0 0, o0x7f98c07b4878;  0 drivers
E_0x1d9f500/0 .event negedge, v0x1d9f580_0;
E_0x1d9f500/1 .event posedge, v0x1d9f880_0;
E_0x1d9f500 .event/or E_0x1d9f500/0, E_0x1d9f500/1;
S_0x1d5fc40 .scope module, "SB_DFFNESR" "SB_DFFNESR" 2 275;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f98c07b4998 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9fab0_0 .net "C", 0 0, o0x7f98c07b4998;  0 drivers
o0x7f98c07b49c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9fb90_0 .net "D", 0 0, o0x7f98c07b49c8;  0 drivers
o0x7f98c07b49f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9fc50_0 .net "E", 0 0, o0x7f98c07b49f8;  0 drivers
v0x1d9fcf0_0 .var "Q", 0 0;
o0x7f98c07b4a58 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9fdb0_0 .net "R", 0 0, o0x7f98c07b4a58;  0 drivers
E_0x1d9fa30 .event negedge, v0x1d9fab0_0;
S_0x1d5f860 .scope module, "SB_DFFNESS" "SB_DFFNESS" 2 295;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f98c07b4b78 .functor BUFZ 1, C4<z>; HiZ drive
v0x1d9ffe0_0 .net "C", 0 0, o0x7f98c07b4b78;  0 drivers
o0x7f98c07b4ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da00c0_0 .net "D", 0 0, o0x7f98c07b4ba8;  0 drivers
o0x7f98c07b4bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da0180_0 .net "E", 0 0, o0x7f98c07b4bd8;  0 drivers
v0x1da0220_0 .var "Q", 0 0;
o0x7f98c07b4c38 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da02e0_0 .net "S", 0 0, o0x7f98c07b4c38;  0 drivers
E_0x1d9ff60 .event negedge, v0x1d9ffe0_0;
S_0x1d4c9b0 .scope module, "SB_DFFNR" "SB_DFFNR" 2 248;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f98c07b4d58 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da0510_0 .net "C", 0 0, o0x7f98c07b4d58;  0 drivers
o0x7f98c07b4d88 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da05f0_0 .net "D", 0 0, o0x7f98c07b4d88;  0 drivers
v0x1da06b0_0 .var "Q", 0 0;
o0x7f98c07b4de8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da0750_0 .net "R", 0 0, o0x7f98c07b4de8;  0 drivers
E_0x1da0490/0 .event negedge, v0x1da0510_0;
E_0x1da0490/1 .event posedge, v0x1da0750_0;
E_0x1da0490 .event/or E_0x1da0490/0, E_0x1da0490/1;
S_0x1d4c5d0 .scope module, "SB_DFFNS" "SB_DFFNS" 2 266;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f98c07b4ed8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da0940_0 .net "C", 0 0, o0x7f98c07b4ed8;  0 drivers
o0x7f98c07b4f08 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da0a20_0 .net "D", 0 0, o0x7f98c07b4f08;  0 drivers
v0x1da0ae0_0 .var "Q", 0 0;
o0x7f98c07b4f68 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da0b80_0 .net "S", 0 0, o0x7f98c07b4f68;  0 drivers
E_0x1da08c0/0 .event negedge, v0x1da0940_0;
E_0x1da08c0/1 .event posedge, v0x1da0b80_0;
E_0x1da08c0 .event/or E_0x1da08c0/0, E_0x1da08c0/1;
S_0x1d39a30 .scope module, "SB_DFFNSR" "SB_DFFNSR" 2 239;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f98c07b5058 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da0d70_0 .net "C", 0 0, o0x7f98c07b5058;  0 drivers
o0x7f98c07b5088 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da0e50_0 .net "D", 0 0, o0x7f98c07b5088;  0 drivers
v0x1da0f10_0 .var "Q", 0 0;
o0x7f98c07b50e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da0fb0_0 .net "R", 0 0, o0x7f98c07b50e8;  0 drivers
E_0x1da0cf0 .event negedge, v0x1da0d70_0;
S_0x1d39650 .scope module, "SB_DFFNSS" "SB_DFFNSS" 2 257;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f98c07b51d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da11a0_0 .net "C", 0 0, o0x7f98c07b51d8;  0 drivers
o0x7f98c07b5208 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da1280_0 .net "D", 0 0, o0x7f98c07b5208;  0 drivers
v0x1da1340_0 .var "Q", 0 0;
o0x7f98c07b5268 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da13e0_0 .net "S", 0 0, o0x7f98c07b5268;  0 drivers
E_0x1da1120 .event negedge, v0x1da11a0_0;
S_0x1d38ea0 .scope module, "SB_DFFR" "SB_DFFR" 2 157;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f98c07b5358 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da15d0_0 .net "C", 0 0, o0x7f98c07b5358;  0 drivers
o0x7f98c07b5388 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da16b0_0 .net "D", 0 0, o0x7f98c07b5388;  0 drivers
v0x1da1770_0 .var "Q", 0 0;
o0x7f98c07b53e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da1810_0 .net "R", 0 0, o0x7f98c07b53e8;  0 drivers
E_0x1da1550 .event posedge, v0x1da1810_0, v0x1da15d0_0;
S_0x1d36310 .scope module, "SB_DFFS" "SB_DFFS" 2 175;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f98c07b54d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da1a00_0 .net "C", 0 0, o0x7f98c07b54d8;  0 drivers
o0x7f98c07b5508 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da1ae0_0 .net "D", 0 0, o0x7f98c07b5508;  0 drivers
v0x1da1ba0_0 .var "Q", 0 0;
o0x7f98c07b5568 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da1c40_0 .net "S", 0 0, o0x7f98c07b5568;  0 drivers
E_0x1da1980 .event posedge, v0x1da1c40_0, v0x1da1a00_0;
S_0x1d38a00 .scope module, "SB_DFFSR" "SB_DFFSR" 2 148;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f98c07b5658 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da1e30_0 .net "C", 0 0, o0x7f98c07b5658;  0 drivers
o0x7f98c07b5688 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da1f10_0 .net "D", 0 0, o0x7f98c07b5688;  0 drivers
v0x1da1fd0_0 .var "Q", 0 0;
o0x7f98c07b56e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da2070_0 .net "R", 0 0, o0x7f98c07b56e8;  0 drivers
E_0x1da1db0 .event posedge, v0x1da1e30_0;
S_0x1d37cb0 .scope module, "SB_DFFSS" "SB_DFFSS" 2 166;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f98c07b57d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da2260_0 .net "C", 0 0, o0x7f98c07b57d8;  0 drivers
o0x7f98c07b5808 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da2340_0 .net "D", 0 0, o0x7f98c07b5808;  0 drivers
v0x1da2400_0 .var "Q", 0 0;
o0x7f98c07b5868 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da24a0_0 .net "S", 0 0, o0x7f98c07b5868;  0 drivers
E_0x1da21e0 .event posedge, v0x1da2260_0;
S_0x1d36fe0 .scope module, "SB_GB" "SB_GB" 2 112;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "USER_SIGNAL_TO_GLOBAL_BUFFER"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
o0x7f98c07b5988 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1dc0340 .functor BUFZ 1, o0x7f98c07b5988, C4<0>, C4<0>, C4<0>;
v0x1da2610_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x1dc0340;  1 drivers
v0x1da26f0_0 .net "USER_SIGNAL_TO_GLOBAL_BUFFER", 0 0, o0x7f98c07b5988;  0 drivers
S_0x1d31fe0 .scope module, "SB_GB_IO" "SB_GB_IO" 2 73;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
    .port_info 2 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 3 /INPUT 1 "CLOCK_ENABLE"
    .port_info 4 /INPUT 1 "INPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_CLK"
    .port_info 6 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 7 /INPUT 1 "D_OUT_0"
    .port_info 8 /INPUT 1 "D_OUT_1"
    .port_info 9 /OUTPUT 1 "D_IN_0"
    .port_info 10 /OUTPUT 1 "D_IN_1"
P_0x1d60d90 .param/str "IO_STANDARD" 0 2 89, "SB_LVCMOS";
P_0x1d60dd0 .param/l "NEG_TRIGGER" 0 2 88, C4<0>;
P_0x1d60e10 .param/l "PIN_TYPE" 0 2 86, C4<000000>;
P_0x1d60e50 .param/l "PULLUP" 0 2 87, C4<0>;
o0x7f98c07b5bc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1dc03b0 .functor BUFZ 1, o0x7f98c07b5bc8, C4<0>, C4<0>, C4<0>;
o0x7f98c07b5a18 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da44d0_0 .net "CLOCK_ENABLE", 0 0, o0x7f98c07b5a18;  0 drivers
v0x1da4590_0 .net "D_IN_0", 0 0, L_0x1dc04a0;  1 drivers
v0x1da4630_0 .net "D_IN_1", 0 0, L_0x1dc0560;  1 drivers
o0x7f98c07b5aa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da4730_0 .net "D_OUT_0", 0 0, o0x7f98c07b5aa8;  0 drivers
o0x7f98c07b5ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da4800_0 .net "D_OUT_1", 0 0, o0x7f98c07b5ad8;  0 drivers
v0x1da48a0_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0x1dc03b0;  1 drivers
o0x7f98c07b5b08 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da4940_0 .net "INPUT_CLK", 0 0, o0x7f98c07b5b08;  0 drivers
o0x7f98c07b5b38 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da4a10_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f98c07b5b38;  0 drivers
o0x7f98c07b5b68 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da4ae0_0 .net "OUTPUT_CLK", 0 0, o0x7f98c07b5b68;  0 drivers
o0x7f98c07b5b98 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da4bb0_0 .net "OUTPUT_ENABLE", 0 0, o0x7f98c07b5b98;  0 drivers
v0x1da4c80_0 .net "PACKAGE_PIN", 0 0, o0x7f98c07b5bc8;  0 drivers
S_0x1da2810 .scope module, "IO" "SB_IO" 2 98, 2 7 0, S_0x1d31fe0;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 2 /INPUT 1 "CLOCK_ENABLE"
    .port_info 3 /INPUT 1 "INPUT_CLK"
    .port_info 4 /INPUT 1 "OUTPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 6 /INPUT 1 "D_OUT_0"
    .port_info 7 /INPUT 1 "D_OUT_1"
    .port_info 8 /OUTPUT 1 "D_IN_0"
    .port_info 9 /OUTPUT 1 "D_IN_1"
P_0x1da29e0 .param/str "IO_STANDARD" 0 2 22, "SB_LVCMOS";
P_0x1da2a20 .param/l "NEG_TRIGGER" 0 2 21, C4<0>;
P_0x1da2a60 .param/l "PIN_TYPE" 0 2 19, C4<000000>;
P_0x1da2aa0 .param/l "PULLUP" 0 2 20, C4<0>;
L_0x1dc04a0 .functor BUFZ 1, v0x1da3b00_0, C4<0>, C4<0>, C4<0>;
L_0x1dc0560 .functor BUFZ 1, v0x1da3bc0_0, C4<0>, C4<0>, C4<0>;
v0x1da3350_0 .net "CLOCK_ENABLE", 0 0, o0x7f98c07b5a18;  alias, 0 drivers
v0x1da3410_0 .net "D_IN_0", 0 0, L_0x1dc04a0;  alias, 1 drivers
v0x1da34d0_0 .net "D_IN_1", 0 0, L_0x1dc0560;  alias, 1 drivers
v0x1da3570_0 .net "D_OUT_0", 0 0, o0x7f98c07b5aa8;  alias, 0 drivers
v0x1da3630_0 .net "D_OUT_1", 0 0, o0x7f98c07b5ad8;  alias, 0 drivers
v0x1da3740_0 .net "INPUT_CLK", 0 0, o0x7f98c07b5b08;  alias, 0 drivers
v0x1da3800_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f98c07b5b38;  alias, 0 drivers
v0x1da38c0_0 .net "OUTPUT_CLK", 0 0, o0x7f98c07b5b68;  alias, 0 drivers
v0x1da3980_0 .net "OUTPUT_ENABLE", 0 0, o0x7f98c07b5b98;  alias, 0 drivers
v0x1da3a40_0 .net "PACKAGE_PIN", 0 0, o0x7f98c07b5bc8;  alias, 0 drivers
v0x1da3b00_0 .var "din_0", 0 0;
v0x1da3bc0_0 .var "din_1", 0 0;
v0x1da3c80_0 .var "din_q_0", 0 0;
v0x1da3d40_0 .var "din_q_1", 0 0;
v0x1da3e00_0 .var "dout", 0 0;
v0x1da3ec0_0 .var "dout_q_0", 0 0;
v0x1da3f80_0 .var "dout_q_1", 0 0;
v0x1da4150_0 .var "outclk_delayed_1", 0 0;
v0x1da4210_0 .var "outclk_delayed_2", 0 0;
v0x1da42d0_0 .var "outena_q", 0 0;
E_0x1da2b70 .event edge, v0x1da4210_0, v0x1da3ec0_0, v0x1da3f80_0;
E_0x1da2e60 .event edge, v0x1da4150_0;
E_0x1da2ec0 .event edge, v0x1da38c0_0;
E_0x1da2f20 .event edge, v0x1da3800_0, v0x1da3c80_0, v0x1da3d40_0;
S_0x1da2fb0 .scope generate, "genblk1" "genblk1" 2 30, 2 30 0, S_0x1da2810;
 .timescale 0 0;
E_0x1da3180 .event posedge, v0x1da38c0_0;
E_0x1da3200 .event negedge, v0x1da38c0_0;
E_0x1da3260 .event negedge, v0x1da3740_0;
E_0x1da32c0 .event posedge, v0x1da3740_0;
S_0x1d33b40 .scope module, "SB_LUT4" "SB_LUT4" 2 121;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "I2"
    .port_info 4 /INPUT 1 "I3"
P_0x1d39020 .param/l "LUT_INIT" 0 2 122, C4<0000000000000000>;
o0x7f98c07b61f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da4d70_0 .net "I0", 0 0, o0x7f98c07b61f8;  0 drivers
o0x7f98c07b6228 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da4e50_0 .net "I1", 0 0, o0x7f98c07b6228;  0 drivers
o0x7f98c07b6258 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da4f10_0 .net "I2", 0 0, o0x7f98c07b6258;  0 drivers
o0x7f98c07b6288 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da4fe0_0 .net "I3", 0 0, o0x7f98c07b6288;  0 drivers
v0x1da50a0_0 .net "O", 0 0, L_0x1dc1030;  1 drivers
L_0x7f98c076a138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1da5160_0 .net/2u *"_s0", 7 0, L_0x7f98c076a138;  1 drivers
v0x1da5240_0 .net *"_s13", 1 0, L_0x1dc0b40;  1 drivers
v0x1da5320_0 .net *"_s15", 1 0, L_0x1dc0c30;  1 drivers
v0x1da5400_0 .net *"_s19", 0 0, L_0x1dc0e50;  1 drivers
L_0x7f98c076a180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1da54e0_0 .net/2u *"_s2", 7 0, L_0x7f98c076a180;  1 drivers
v0x1da55c0_0 .net *"_s21", 0 0, L_0x1dc0f90;  1 drivers
v0x1da56a0_0 .net *"_s7", 3 0, L_0x1dc0810;  1 drivers
v0x1da5780_0 .net *"_s9", 3 0, L_0x1dc0900;  1 drivers
v0x1da5860_0 .net "s1", 1 0, L_0x1dc0d10;  1 drivers
v0x1da5940_0 .net "s2", 3 0, L_0x1dc09a0;  1 drivers
v0x1da5a20_0 .net "s3", 7 0, L_0x1dc0670;  1 drivers
L_0x1dc0670 .functor MUXZ 8, L_0x7f98c076a180, L_0x7f98c076a138, o0x7f98c07b6288, C4<>;
L_0x1dc0810 .part L_0x1dc0670, 4, 4;
L_0x1dc0900 .part L_0x1dc0670, 0, 4;
L_0x1dc09a0 .functor MUXZ 4, L_0x1dc0900, L_0x1dc0810, o0x7f98c07b6258, C4<>;
L_0x1dc0b40 .part L_0x1dc09a0, 2, 2;
L_0x1dc0c30 .part L_0x1dc09a0, 0, 2;
L_0x1dc0d10 .functor MUXZ 2, L_0x1dc0c30, L_0x1dc0b40, o0x7f98c07b6228, C4<>;
L_0x1dc0e50 .part L_0x1dc0d10, 1, 1;
L_0x1dc0f90 .part L_0x1dc0d10, 0, 1;
L_0x1dc1030 .functor MUXZ 1, L_0x1dc0f90, L_0x1dc0e50, o0x7f98c07b61f8, C4<>;
S_0x1d33760 .scope module, "SB_PLL40_2F_CORE" "SB_PLL40_2F_CORE" 2 806;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0x1cb5bc0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 823, "FIXED";
P_0x1cb5c00 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 824, "FIXED";
P_0x1cb5c40 .param/l "DIVF" 0 2 831, C4<0000000>;
P_0x1cb5c80 .param/l "DIVQ" 0 2 832, C4<000>;
P_0x1cb5cc0 .param/l "DIVR" 0 2 830, C4<0000>;
P_0x1cb5d00 .param/l "ENABLE_ICEGATE_PORTA" 0 2 834, C4<0>;
P_0x1cb5d40 .param/l "ENABLE_ICEGATE_PORTB" 0 2 835, C4<0>;
P_0x1cb5d80 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 837, +C4<00000000000000000000000000000001>;
P_0x1cb5dc0 .param/l "FDA_FEEDBACK" 0 2 826, C4<0000>;
P_0x1cb5e00 .param/l "FDA_RELATIVE" 0 2 827, C4<0000>;
P_0x1cb5e40 .param/str "FEEDBACK_PATH" 0 2 822, "SIMPLE";
P_0x1cb5e80 .param/l "FILTER_RANGE" 0 2 833, C4<000>;
P_0x1cb5ec0 .param/str "PLLOUT_SELECT_PORTA" 0 2 828, "GENCLK";
P_0x1cb5f00 .param/str "PLLOUT_SELECT_PORTB" 0 2 829, "GENCLK";
P_0x1cb5f40 .param/l "SHIFTREG_DIV_MODE" 0 2 825, C4<0>;
P_0x1cb5f80 .param/l "TEST_MODE" 0 2 836, C4<0>;
o0x7f98c07b65e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da5ba0_0 .net "BYPASS", 0 0, o0x7f98c07b65e8;  0 drivers
o0x7f98c07b6618 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1da5c80_0 .net "DYNAMICDELAY", 7 0, o0x7f98c07b6618;  0 drivers
o0x7f98c07b6648 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da5d60_0 .net "EXTFEEDBACK", 0 0, o0x7f98c07b6648;  0 drivers
o0x7f98c07b6678 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da5e00_0 .net "LATCHINPUTVALUE", 0 0, o0x7f98c07b6678;  0 drivers
o0x7f98c07b66a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da5ec0_0 .net "LOCK", 0 0, o0x7f98c07b66a8;  0 drivers
o0x7f98c07b66d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da5f80_0 .net "PLLOUTCOREA", 0 0, o0x7f98c07b66d8;  0 drivers
o0x7f98c07b6708 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da6040_0 .net "PLLOUTCOREB", 0 0, o0x7f98c07b6708;  0 drivers
o0x7f98c07b6738 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da6100_0 .net "PLLOUTGLOBALA", 0 0, o0x7f98c07b6738;  0 drivers
o0x7f98c07b6768 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da61c0_0 .net "PLLOUTGLOBALB", 0 0, o0x7f98c07b6768;  0 drivers
o0x7f98c07b6798 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da6280_0 .net "REFERENCECLK", 0 0, o0x7f98c07b6798;  0 drivers
o0x7f98c07b67c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da6340_0 .net "RESETB", 0 0, o0x7f98c07b67c8;  0 drivers
o0x7f98c07b67f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da6400_0 .net "SCLK", 0 0, o0x7f98c07b67f8;  0 drivers
o0x7f98c07b6828 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da64c0_0 .net "SDI", 0 0, o0x7f98c07b6828;  0 drivers
o0x7f98c07b6858 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da6580_0 .net "SDO", 0 0, o0x7f98c07b6858;  0 drivers
S_0x1d240f0 .scope module, "SB_PLL40_2F_PAD" "SB_PLL40_2F_PAD" 2 841;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0x1d87bb0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 858, "FIXED";
P_0x1d87bf0 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 859, "FIXED";
P_0x1d87c30 .param/l "DIVF" 0 2 866, C4<0000000>;
P_0x1d87c70 .param/l "DIVQ" 0 2 867, C4<000>;
P_0x1d87cb0 .param/l "DIVR" 0 2 865, C4<0000>;
P_0x1d87cf0 .param/l "ENABLE_ICEGATE_PORTA" 0 2 869, C4<0>;
P_0x1d87d30 .param/l "ENABLE_ICEGATE_PORTB" 0 2 870, C4<0>;
P_0x1d87d70 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 872, +C4<00000000000000000000000000000001>;
P_0x1d87db0 .param/l "FDA_FEEDBACK" 0 2 861, C4<0000>;
P_0x1d87df0 .param/l "FDA_RELATIVE" 0 2 862, C4<0000>;
P_0x1d87e30 .param/str "FEEDBACK_PATH" 0 2 857, "SIMPLE";
P_0x1d87e70 .param/l "FILTER_RANGE" 0 2 868, C4<000>;
P_0x1d87eb0 .param/str "PLLOUT_SELECT_PORTA" 0 2 863, "GENCLK";
P_0x1d87ef0 .param/str "PLLOUT_SELECT_PORTB" 0 2 864, "GENCLK";
P_0x1d87f30 .param/l "SHIFTREG_DIV_MODE" 0 2 860, C4<00>;
P_0x1d87f70 .param/l "TEST_MODE" 0 2 871, C4<0>;
o0x7f98c07b6b28 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da6880_0 .net "BYPASS", 0 0, o0x7f98c07b6b28;  0 drivers
o0x7f98c07b6b58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1da6960_0 .net "DYNAMICDELAY", 7 0, o0x7f98c07b6b58;  0 drivers
o0x7f98c07b6b88 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da6a40_0 .net "EXTFEEDBACK", 0 0, o0x7f98c07b6b88;  0 drivers
o0x7f98c07b6bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da6ae0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f98c07b6bb8;  0 drivers
o0x7f98c07b6be8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da6ba0_0 .net "LOCK", 0 0, o0x7f98c07b6be8;  0 drivers
o0x7f98c07b6c18 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da6c60_0 .net "PACKAGEPIN", 0 0, o0x7f98c07b6c18;  0 drivers
o0x7f98c07b6c48 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da6d20_0 .net "PLLOUTCOREA", 0 0, o0x7f98c07b6c48;  0 drivers
o0x7f98c07b6c78 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da6de0_0 .net "PLLOUTCOREB", 0 0, o0x7f98c07b6c78;  0 drivers
o0x7f98c07b6ca8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da6ea0_0 .net "PLLOUTGLOBALA", 0 0, o0x7f98c07b6ca8;  0 drivers
o0x7f98c07b6cd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da6f60_0 .net "PLLOUTGLOBALB", 0 0, o0x7f98c07b6cd8;  0 drivers
o0x7f98c07b6d08 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da7020_0 .net "RESETB", 0 0, o0x7f98c07b6d08;  0 drivers
o0x7f98c07b6d38 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da70e0_0 .net "SCLK", 0 0, o0x7f98c07b6d38;  0 drivers
o0x7f98c07b6d68 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da71a0_0 .net "SDI", 0 0, o0x7f98c07b6d68;  0 drivers
o0x7f98c07b6d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da7260_0 .net "SDO", 0 0, o0x7f98c07b6d98;  0 drivers
S_0x1d7b950 .scope module, "SB_PLL40_2_PAD" "SB_PLL40_2_PAD" 2 772;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0x1ca75d0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 789, "FIXED";
P_0x1ca7610 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 790, "FIXED";
P_0x1ca7650 .param/l "DIVF" 0 2 796, C4<0000000>;
P_0x1ca7690 .param/l "DIVQ" 0 2 797, C4<000>;
P_0x1ca76d0 .param/l "DIVR" 0 2 795, C4<0000>;
P_0x1ca7710 .param/l "ENABLE_ICEGATE_PORTA" 0 2 799, C4<0>;
P_0x1ca7750 .param/l "ENABLE_ICEGATE_PORTB" 0 2 800, C4<0>;
P_0x1ca7790 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 802, +C4<00000000000000000000000000000001>;
P_0x1ca77d0 .param/l "FDA_FEEDBACK" 0 2 792, C4<0000>;
P_0x1ca7810 .param/l "FDA_RELATIVE" 0 2 793, C4<0000>;
P_0x1ca7850 .param/str "FEEDBACK_PATH" 0 2 788, "SIMPLE";
P_0x1ca7890 .param/l "FILTER_RANGE" 0 2 798, C4<000>;
P_0x1ca78d0 .param/str "PLLOUT_SELECT_PORTB" 0 2 794, "GENCLK";
P_0x1ca7910 .param/l "SHIFTREG_DIV_MODE" 0 2 791, C4<0>;
P_0x1ca7950 .param/l "TEST_MODE" 0 2 801, C4<0>;
o0x7f98c07b7068 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da74e0_0 .net "BYPASS", 0 0, o0x7f98c07b7068;  0 drivers
o0x7f98c07b7098 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1da75c0_0 .net "DYNAMICDELAY", 7 0, o0x7f98c07b7098;  0 drivers
o0x7f98c07b70c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da76a0_0 .net "EXTFEEDBACK", 0 0, o0x7f98c07b70c8;  0 drivers
o0x7f98c07b70f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da7740_0 .net "LATCHINPUTVALUE", 0 0, o0x7f98c07b70f8;  0 drivers
o0x7f98c07b7128 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da7800_0 .net "LOCK", 0 0, o0x7f98c07b7128;  0 drivers
o0x7f98c07b7158 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da78c0_0 .net "PACKAGEPIN", 0 0, o0x7f98c07b7158;  0 drivers
o0x7f98c07b7188 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da7980_0 .net "PLLOUTCOREA", 0 0, o0x7f98c07b7188;  0 drivers
o0x7f98c07b71b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da7a40_0 .net "PLLOUTCOREB", 0 0, o0x7f98c07b71b8;  0 drivers
o0x7f98c07b71e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da7b00_0 .net "PLLOUTGLOBALA", 0 0, o0x7f98c07b71e8;  0 drivers
o0x7f98c07b7218 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da7bc0_0 .net "PLLOUTGLOBALB", 0 0, o0x7f98c07b7218;  0 drivers
o0x7f98c07b7248 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da7c80_0 .net "RESETB", 0 0, o0x7f98c07b7248;  0 drivers
o0x7f98c07b7278 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da7d40_0 .net "SCLK", 0 0, o0x7f98c07b7278;  0 drivers
o0x7f98c07b72a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da7e00_0 .net "SDI", 0 0, o0x7f98c07b72a8;  0 drivers
o0x7f98c07b72d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da7ec0_0 .net "SDO", 0 0, o0x7f98c07b72d8;  0 drivers
S_0x1d86350 .scope module, "SB_PLL40_CORE" "SB_PLL40_CORE" 2 710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0x1c4d930 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 725, "FIXED";
P_0x1c4d970 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 726, "FIXED";
P_0x1c4d9b0 .param/l "DIVF" 0 2 732, C4<0000000>;
P_0x1c4d9f0 .param/l "DIVQ" 0 2 733, C4<000>;
P_0x1c4da30 .param/l "DIVR" 0 2 731, C4<0000>;
P_0x1c4da70 .param/l "ENABLE_ICEGATE" 0 2 735, C4<0>;
P_0x1c4dab0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 737, +C4<00000000000000000000000000000001>;
P_0x1c4daf0 .param/l "FDA_FEEDBACK" 0 2 728, C4<0000>;
P_0x1c4db30 .param/l "FDA_RELATIVE" 0 2 729, C4<0000>;
P_0x1c4db70 .param/str "FEEDBACK_PATH" 0 2 724, "SIMPLE";
P_0x1c4dbb0 .param/l "FILTER_RANGE" 0 2 734, C4<000>;
P_0x1c4dbf0 .param/str "PLLOUT_SELECT" 0 2 730, "GENCLK";
P_0x1c4dc30 .param/l "SHIFTREG_DIV_MODE" 0 2 727, C4<0>;
P_0x1c4dc70 .param/l "TEST_MODE" 0 2 736, C4<0>;
o0x7f98c07b75a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da81c0_0 .net "BYPASS", 0 0, o0x7f98c07b75a8;  0 drivers
o0x7f98c07b75d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1da82a0_0 .net "DYNAMICDELAY", 7 0, o0x7f98c07b75d8;  0 drivers
o0x7f98c07b7608 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da8380_0 .net "EXTFEEDBACK", 0 0, o0x7f98c07b7608;  0 drivers
o0x7f98c07b7638 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da8420_0 .net "LATCHINPUTVALUE", 0 0, o0x7f98c07b7638;  0 drivers
o0x7f98c07b7668 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da84e0_0 .net "LOCK", 0 0, o0x7f98c07b7668;  0 drivers
o0x7f98c07b7698 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da85a0_0 .net "PLLOUTCORE", 0 0, o0x7f98c07b7698;  0 drivers
o0x7f98c07b76c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da8660_0 .net "PLLOUTGLOBAL", 0 0, o0x7f98c07b76c8;  0 drivers
o0x7f98c07b76f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da8720_0 .net "REFERENCECLK", 0 0, o0x7f98c07b76f8;  0 drivers
o0x7f98c07b7728 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da87e0_0 .net "RESETB", 0 0, o0x7f98c07b7728;  0 drivers
o0x7f98c07b7758 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da88a0_0 .net "SCLK", 0 0, o0x7f98c07b7758;  0 drivers
o0x7f98c07b7788 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da8960_0 .net "SDI", 0 0, o0x7f98c07b7788;  0 drivers
o0x7f98c07b77b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da8a20_0 .net "SDO", 0 0, o0x7f98c07b77b8;  0 drivers
S_0x1d5ea10 .scope module, "SB_PLL40_PAD" "SB_PLL40_PAD" 2 741;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0x1c508e0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 756, "FIXED";
P_0x1c50920 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 757, "FIXED";
P_0x1c50960 .param/l "DIVF" 0 2 763, C4<0000000>;
P_0x1c509a0 .param/l "DIVQ" 0 2 764, C4<000>;
P_0x1c509e0 .param/l "DIVR" 0 2 762, C4<0000>;
P_0x1c50a20 .param/l "ENABLE_ICEGATE" 0 2 766, C4<0>;
P_0x1c50a60 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 768, +C4<00000000000000000000000000000001>;
P_0x1c50aa0 .param/l "FDA_FEEDBACK" 0 2 759, C4<0000>;
P_0x1c50ae0 .param/l "FDA_RELATIVE" 0 2 760, C4<0000>;
P_0x1c50b20 .param/str "FEEDBACK_PATH" 0 2 755, "SIMPLE";
P_0x1c50b60 .param/l "FILTER_RANGE" 0 2 765, C4<000>;
P_0x1c50ba0 .param/str "PLLOUT_SELECT" 0 2 761, "GENCLK";
P_0x1c50be0 .param/l "SHIFTREG_DIV_MODE" 0 2 758, C4<0>;
P_0x1c50c20 .param/l "TEST_MODE" 0 2 767, C4<0>;
o0x7f98c07b7a28 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da8c60_0 .net "BYPASS", 0 0, o0x7f98c07b7a28;  0 drivers
o0x7f98c07b7a58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1da8d40_0 .net "DYNAMICDELAY", 7 0, o0x7f98c07b7a58;  0 drivers
o0x7f98c07b7a88 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da8e20_0 .net "EXTFEEDBACK", 0 0, o0x7f98c07b7a88;  0 drivers
o0x7f98c07b7ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da8ec0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f98c07b7ab8;  0 drivers
o0x7f98c07b7ae8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da8f80_0 .net "LOCK", 0 0, o0x7f98c07b7ae8;  0 drivers
o0x7f98c07b7b18 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da9040_0 .net "PACKAGEPIN", 0 0, o0x7f98c07b7b18;  0 drivers
o0x7f98c07b7b48 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da9100_0 .net "PLLOUTCORE", 0 0, o0x7f98c07b7b48;  0 drivers
o0x7f98c07b7b78 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da91c0_0 .net "PLLOUTGLOBAL", 0 0, o0x7f98c07b7b78;  0 drivers
o0x7f98c07b7ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da9280_0 .net "RESETB", 0 0, o0x7f98c07b7ba8;  0 drivers
o0x7f98c07b7bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da9340_0 .net "SCLK", 0 0, o0x7f98c07b7bd8;  0 drivers
o0x7f98c07b7c08 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da9400_0 .net "SDI", 0 0, o0x7f98c07b7c08;  0 drivers
o0x7f98c07b7c38 .functor BUFZ 1, C4<z>; HiZ drive
v0x1da94c0_0 .net "SDO", 0 0, o0x7f98c07b7c38;  0 drivers
S_0x1d77f90 .scope module, "SB_RAM40_4KNR" "SB_RAM40_4KNR" 2 480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x1d87fc0 .param/l "INIT_0" 0 2 491, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88000 .param/l "INIT_1" 0 2 492, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88040 .param/l "INIT_2" 0 2 493, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88080 .param/l "INIT_3" 0 2 494, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d880c0 .param/l "INIT_4" 0 2 495, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88100 .param/l "INIT_5" 0 2 496, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88140 .param/l "INIT_6" 0 2 497, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88180 .param/l "INIT_7" 0 2 498, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d881c0 .param/l "INIT_8" 0 2 499, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88200 .param/l "INIT_9" 0 2 500, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88240 .param/l "INIT_A" 0 2 501, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88280 .param/l "INIT_B" 0 2 502, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d882c0 .param/l "INIT_C" 0 2 503, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88300 .param/l "INIT_D" 0 2 504, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88340 .param/l "INIT_E" 0 2 505, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88380 .param/l "INIT_F" 0 2 506, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d883c0 .param/l "READ_MODE" 0 2 489, +C4<00000000000000000000000000000000>;
P_0x1d88400 .param/l "WRITE_MODE" 0 2 488, +C4<00000000000000000000000000000000>;
o0x7f98c07b83b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1dd13b0 .functor NOT 1, o0x7f98c07b83b8, C4<0>, C4<0>, C4<0>;
o0x7f98c07b7ea8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1daceb0_0 .net "MASK", 15 0, o0x7f98c07b7ea8;  0 drivers
o0x7f98c07b7ed8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x1dacf90_0 .net "RADDR", 10 0, o0x7f98c07b7ed8;  0 drivers
o0x7f98c07b7f38 .functor BUFZ 1, C4<z>; HiZ drive
v0x1dad060_0 .net "RCLKE", 0 0, o0x7f98c07b7f38;  0 drivers
v0x1dad160_0 .net "RCLKN", 0 0, o0x7f98c07b83b8;  0 drivers
v0x1dad200_0 .net "RDATA", 15 0, L_0x1dd12f0;  1 drivers
o0x7f98c07b7fc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1dad2a0_0 .net "RE", 0 0, o0x7f98c07b7fc8;  0 drivers
o0x7f98c07b8028 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x1dad370_0 .net "WADDR", 10 0, o0x7f98c07b8028;  0 drivers
o0x7f98c07b8058 .functor BUFZ 1, C4<z>; HiZ drive
v0x1dad440_0 .net "WCLK", 0 0, o0x7f98c07b8058;  0 drivers
o0x7f98c07b8088 .functor BUFZ 1, C4<z>; HiZ drive
v0x1dad510_0 .net "WCLKE", 0 0, o0x7f98c07b8088;  0 drivers
o0x7f98c07b80b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1dad5e0_0 .net "WDATA", 15 0, o0x7f98c07b80b8;  0 drivers
o0x7f98c07b8118 .functor BUFZ 1, C4<z>; HiZ drive
v0x1dad6b0_0 .net "WE", 0 0, o0x7f98c07b8118;  0 drivers
S_0x1da9700 .scope module, "RAM" "SB_RAM40_4K" 2 527, 2 317 0, S_0x1d77f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x1da98a0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1da98e0 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1da9920 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1da9960 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1da99a0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1da99e0 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1da9a20 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1da9a60 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1da9aa0 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1da9ae0 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1da9b20 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1da9b60 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1da9ba0 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1da9be0 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1da9c20 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1da9c60 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1da9ca0 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0x1da9ce0 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0x1dabda0_0 .net "MASK", 15 0, o0x7f98c07b7ea8;  alias, 0 drivers
v0x1dabe60_0 .net "RADDR", 10 0, o0x7f98c07b7ed8;  alias, 0 drivers
v0x1dabf40_0 .net "RCLK", 0 0, L_0x1dd13b0;  1 drivers
v0x1dac010_0 .net "RCLKE", 0 0, o0x7f98c07b7f38;  alias, 0 drivers
v0x1dac0d0_0 .net "RDATA", 15 0, L_0x1dd12f0;  alias, 1 drivers
v0x1dac200_0 .var "RDATA_I", 15 0;
v0x1dac2e0_0 .net "RE", 0 0, o0x7f98c07b7fc8;  alias, 0 drivers
L_0x7f98c076a1c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1dac3a0_0 .net "RMASK_I", 15 0, L_0x7f98c076a1c8;  1 drivers
v0x1dac480_0 .net "WADDR", 10 0, o0x7f98c07b8028;  alias, 0 drivers
v0x1dac560_0 .net "WCLK", 0 0, o0x7f98c07b8058;  alias, 0 drivers
v0x1dac620_0 .net "WCLKE", 0 0, o0x7f98c07b8088;  alias, 0 drivers
v0x1dac6e0_0 .net "WDATA", 15 0, o0x7f98c07b80b8;  alias, 0 drivers
v0x1dac7c0_0 .net "WDATA_I", 15 0, L_0x1dd1280;  1 drivers
v0x1dac8a0_0 .net "WE", 0 0, o0x7f98c07b8118;  alias, 0 drivers
v0x1dac960_0 .net "WMASK_I", 15 0, L_0x1dc11b0;  1 drivers
v0x1daca40_0 .var/i "i", 31 0;
v0x1dacb20 .array "memory", 255 0, 15 0;
E_0x1dab510 .event posedge, v0x1dabf40_0;
E_0x1dab590 .event posedge, v0x1dac560_0;
S_0x1dab5f0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0x1da9700;
 .timescale 0 0;
L_0x1dc11b0 .functor BUFZ 16, o0x7f98c07b7ea8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1dab7e0 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0x1da9700;
 .timescale 0 0;
S_0x1dab9d0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0x1da9700;
 .timescale 0 0;
L_0x1dd1280 .functor BUFZ 16, o0x7f98c07b80b8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1dabbd0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0x1da9700;
 .timescale 0 0;
L_0x1dd12f0 .functor BUFZ 16, v0x1dac200_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1c53eb0 .scope module, "SB_RAM40_4KNRNW" "SB_RAM40_4KNRNW" 2 604;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x1d88860 .param/l "INIT_0" 0 2 615, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d888a0 .param/l "INIT_1" 0 2 616, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d888e0 .param/l "INIT_2" 0 2 617, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88920 .param/l "INIT_3" 0 2 618, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88960 .param/l "INIT_4" 0 2 619, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d889a0 .param/l "INIT_5" 0 2 620, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d889e0 .param/l "INIT_6" 0 2 621, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88a20 .param/l "INIT_7" 0 2 622, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88a60 .param/l "INIT_8" 0 2 623, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88aa0 .param/l "INIT_9" 0 2 624, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88ae0 .param/l "INIT_A" 0 2 625, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88b20 .param/l "INIT_B" 0 2 626, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88b60 .param/l "INIT_C" 0 2 627, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88ba0 .param/l "INIT_D" 0 2 628, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88be0 .param/l "INIT_E" 0 2 629, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88c20 .param/l "INIT_F" 0 2 630, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88c60 .param/l "READ_MODE" 0 2 613, +C4<00000000000000000000000000000000>;
P_0x1d88ca0 .param/l "WRITE_MODE" 0 2 612, +C4<00000000000000000000000000000000>;
o0x7f98c07b8b08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1dd16c0 .functor NOT 1, o0x7f98c07b8b08, C4<0>, C4<0>, C4<0>;
o0x7f98c07b8b38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1dd1760 .functor NOT 1, o0x7f98c07b8b38, C4<0>, C4<0>, C4<0>;
o0x7f98c07b85f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1db1090_0 .net "MASK", 15 0, o0x7f98c07b85f8;  0 drivers
o0x7f98c07b8628 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x1db1170_0 .net "RADDR", 10 0, o0x7f98c07b8628;  0 drivers
o0x7f98c07b8688 .functor BUFZ 1, C4<z>; HiZ drive
v0x1db1240_0 .net "RCLKE", 0 0, o0x7f98c07b8688;  0 drivers
v0x1db1340_0 .net "RCLKN", 0 0, o0x7f98c07b8b08;  0 drivers
v0x1db13e0_0 .net "RDATA", 15 0, L_0x1dd1600;  1 drivers
o0x7f98c07b8718 .functor BUFZ 1, C4<z>; HiZ drive
v0x1db1480_0 .net "RE", 0 0, o0x7f98c07b8718;  0 drivers
o0x7f98c07b8778 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x1db1550_0 .net "WADDR", 10 0, o0x7f98c07b8778;  0 drivers
o0x7f98c07b87d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1db1620_0 .net "WCLKE", 0 0, o0x7f98c07b87d8;  0 drivers
v0x1db16f0_0 .net "WCLKN", 0 0, o0x7f98c07b8b38;  0 drivers
o0x7f98c07b8808 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1db1790_0 .net "WDATA", 15 0, o0x7f98c07b8808;  0 drivers
o0x7f98c07b8868 .functor BUFZ 1, C4<z>; HiZ drive
v0x1db1860_0 .net "WE", 0 0, o0x7f98c07b8868;  0 drivers
S_0x1dad820 .scope module, "RAM" "SB_RAM40_4K" 2 651, 2 317 0, S_0x1c53eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x1dad9c0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1dada00 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1dada40 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1dada80 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1dadac0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1dadb00 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1dadb40 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1dadb80 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1dadbc0 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1dadc00 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1dadc40 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1dadc80 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1dadcc0 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1dadd00 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1dadd40 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1dadd80 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1daddc0 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0x1dade00 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0x1daff80_0 .net "MASK", 15 0, o0x7f98c07b85f8;  alias, 0 drivers
v0x1db0040_0 .net "RADDR", 10 0, o0x7f98c07b8628;  alias, 0 drivers
v0x1db0120_0 .net "RCLK", 0 0, L_0x1dd16c0;  1 drivers
v0x1db01f0_0 .net "RCLKE", 0 0, o0x7f98c07b8688;  alias, 0 drivers
v0x1db02b0_0 .net "RDATA", 15 0, L_0x1dd1600;  alias, 1 drivers
v0x1db03e0_0 .var "RDATA_I", 15 0;
v0x1db04c0_0 .net "RE", 0 0, o0x7f98c07b8718;  alias, 0 drivers
L_0x7f98c076a210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1db0580_0 .net "RMASK_I", 15 0, L_0x7f98c076a210;  1 drivers
v0x1db0660_0 .net "WADDR", 10 0, o0x7f98c07b8778;  alias, 0 drivers
v0x1db0740_0 .net "WCLK", 0 0, L_0x1dd1760;  1 drivers
v0x1db0800_0 .net "WCLKE", 0 0, o0x7f98c07b87d8;  alias, 0 drivers
v0x1db08c0_0 .net "WDATA", 15 0, o0x7f98c07b8808;  alias, 0 drivers
v0x1db09a0_0 .net "WDATA_I", 15 0, L_0x1dd1510;  1 drivers
v0x1db0a80_0 .net "WE", 0 0, o0x7f98c07b8868;  alias, 0 drivers
v0x1db0b40_0 .net "WMASK_I", 15 0, L_0x1dd1420;  1 drivers
v0x1db0c20_0 .var/i "i", 31 0;
v0x1db0d00 .array "memory", 255 0, 15 0;
E_0x1daf6f0 .event posedge, v0x1db0120_0;
E_0x1daf770 .event posedge, v0x1db0740_0;
S_0x1daf7d0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0x1dad820;
 .timescale 0 0;
L_0x1dd1420 .functor BUFZ 16, o0x7f98c07b85f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1daf9c0 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0x1dad820;
 .timescale 0 0;
S_0x1dafbb0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0x1dad820;
 .timescale 0 0;
L_0x1dd1510 .functor BUFZ 16, o0x7f98c07b8808, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1dafdb0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0x1dad820;
 .timescale 0 0;
L_0x1dd1600 .functor BUFZ 16, v0x1db03e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1c3c220 .scope module, "SB_RAM40_4KNW" "SB_RAM40_4KNW" 2 542;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x1d88cf0 .param/l "INIT_0" 0 2 553, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88d30 .param/l "INIT_1" 0 2 554, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88d70 .param/l "INIT_2" 0 2 555, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88db0 .param/l "INIT_3" 0 2 556, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88df0 .param/l "INIT_4" 0 2 557, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88e30 .param/l "INIT_5" 0 2 558, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88e70 .param/l "INIT_6" 0 2 559, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88eb0 .param/l "INIT_7" 0 2 560, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88ef0 .param/l "INIT_8" 0 2 561, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88f30 .param/l "INIT_9" 0 2 562, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88f70 .param/l "INIT_A" 0 2 563, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88fb0 .param/l "INIT_B" 0 2 564, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d88ff0 .param/l "INIT_C" 0 2 565, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d89030 .param/l "INIT_D" 0 2 566, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d89070 .param/l "INIT_E" 0 2 567, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d890b0 .param/l "INIT_F" 0 2 568, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1d890f0 .param/l "READ_MODE" 0 2 551, +C4<00000000000000000000000000000000>;
P_0x1d89130 .param/l "WRITE_MODE" 0 2 550, +C4<00000000000000000000000000000000>;
o0x7f98c07b9288 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1dd1a80 .functor NOT 1, o0x7f98c07b9288, C4<0>, C4<0>, C4<0>;
o0x7f98c07b8d78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1db5280_0 .net "MASK", 15 0, o0x7f98c07b8d78;  0 drivers
o0x7f98c07b8da8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x1db5360_0 .net "RADDR", 10 0, o0x7f98c07b8da8;  0 drivers
o0x7f98c07b8dd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1db5430_0 .net "RCLK", 0 0, o0x7f98c07b8dd8;  0 drivers
o0x7f98c07b8e08 .functor BUFZ 1, C4<z>; HiZ drive
v0x1db5530_0 .net "RCLKE", 0 0, o0x7f98c07b8e08;  0 drivers
v0x1db5600_0 .net "RDATA", 15 0, L_0x1dd19c0;  1 drivers
o0x7f98c07b8e98 .functor BUFZ 1, C4<z>; HiZ drive
v0x1db56a0_0 .net "RE", 0 0, o0x7f98c07b8e98;  0 drivers
o0x7f98c07b8ef8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0x1db5770_0 .net "WADDR", 10 0, o0x7f98c07b8ef8;  0 drivers
o0x7f98c07b8f58 .functor BUFZ 1, C4<z>; HiZ drive
v0x1db5840_0 .net "WCLKE", 0 0, o0x7f98c07b8f58;  0 drivers
v0x1db5910_0 .net "WCLKN", 0 0, o0x7f98c07b9288;  0 drivers
o0x7f98c07b8f88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1db59b0_0 .net "WDATA", 15 0, o0x7f98c07b8f88;  0 drivers
o0x7f98c07b8fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1db5a80_0 .net "WE", 0 0, o0x7f98c07b8fe8;  0 drivers
S_0x1db1a10 .scope module, "RAM" "SB_RAM40_4K" 2 589, 2 317 0, S_0x1c3c220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0x1db1bb0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1db1bf0 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1db1c30 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1db1c70 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1db1cb0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1db1cf0 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1db1d30 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1db1d70 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1db1db0 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1db1df0 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1db1e30 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1db1e70 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1db1eb0 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1db1ef0 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1db1f30 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1db1f70 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0x1db1fb0 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0x1db1ff0 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0x1db4170_0 .net "MASK", 15 0, o0x7f98c07b8d78;  alias, 0 drivers
v0x1db4230_0 .net "RADDR", 10 0, o0x7f98c07b8da8;  alias, 0 drivers
v0x1db4310_0 .net "RCLK", 0 0, o0x7f98c07b8dd8;  alias, 0 drivers
v0x1db43e0_0 .net "RCLKE", 0 0, o0x7f98c07b8e08;  alias, 0 drivers
v0x1db44a0_0 .net "RDATA", 15 0, L_0x1dd19c0;  alias, 1 drivers
v0x1db45d0_0 .var "RDATA_I", 15 0;
v0x1db46b0_0 .net "RE", 0 0, o0x7f98c07b8e98;  alias, 0 drivers
L_0x7f98c076a258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1db4770_0 .net "RMASK_I", 15 0, L_0x7f98c076a258;  1 drivers
v0x1db4850_0 .net "WADDR", 10 0, o0x7f98c07b8ef8;  alias, 0 drivers
v0x1db4930_0 .net "WCLK", 0 0, L_0x1dd1a80;  1 drivers
v0x1db49f0_0 .net "WCLKE", 0 0, o0x7f98c07b8f58;  alias, 0 drivers
v0x1db4ab0_0 .net "WDATA", 15 0, o0x7f98c07b8f88;  alias, 0 drivers
v0x1db4b90_0 .net "WDATA_I", 15 0, L_0x1dd1920;  1 drivers
v0x1db4c70_0 .net "WE", 0 0, o0x7f98c07b8fe8;  alias, 0 drivers
v0x1db4d30_0 .net "WMASK_I", 15 0, L_0x1dd1830;  1 drivers
v0x1db4e10_0 .var/i "i", 31 0;
v0x1db4ef0 .array "memory", 255 0, 15 0;
E_0x1db38e0 .event posedge, v0x1db4310_0;
E_0x1db3960 .event posedge, v0x1db4930_0;
S_0x1db39c0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0x1db1a10;
 .timescale 0 0;
L_0x1dd1830 .functor BUFZ 16, o0x7f98c07b8d78, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1db3bb0 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0x1db1a10;
 .timescale 0 0;
S_0x1db3da0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0x1db1a10;
 .timescale 0 0;
L_0x1dd1920 .functor BUFZ 16, o0x7f98c07b8f88, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1db3fa0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0x1db1a10;
 .timescale 0 0;
L_0x1dd19c0 .functor BUFZ 16, v0x1db45d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x1cba510 .scope module, "SB_WARMBOOT" "SB_WARMBOOT" 2 878;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BOOT"
    .port_info 1 /INPUT 1 "S1"
    .port_info 2 /INPUT 1 "S0"
o0x7f98c07b94c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1db5bf0_0 .net "BOOT", 0 0, o0x7f98c07b94c8;  0 drivers
o0x7f98c07b94f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1db5cd0_0 .net "S0", 0 0, o0x7f98c07b94f8;  0 drivers
o0x7f98c07b9528 .functor BUFZ 1, C4<z>; HiZ drive
v0x1db5d90_0 .net "S1", 0 0, o0x7f98c07b9528;  0 drivers
S_0x1cba690 .scope module, "doodle_line_follower" "doodle_line_follower" 3 21;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "swh1"
    .port_info 2 /INPUT 1 "swh2"
    .port_info 3 /INPUT 1 "r_ir"
    .port_info 4 /INPUT 1 "l_ir"
    .port_info 5 /OUTPUT 1 "r_leg"
    .port_info 6 /OUTPUT 1 "l_leg"
    .port_info 7 /OUTPUT 1 "c_leg"
    .port_info 8 /OUTPUT 8 "led"
L_0x1dd22f0 .functor AND 1, v0x1db6ec0_0, v0x1dbdb50_0, C4<1>, C4<1>;
L_0x1dd2640 .functor AND 1, v0x1db6700_0, v0x1dbdb50_0, C4<1>, C4<1>;
L_0x1dd2a80 .functor BUFZ 8, v0x1db62f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1dbdd90_0 .net "c_leg", 0 0, v0x1dbad00_0;  1 drivers
o0x7f98c07b9768 .functor BUFZ 1, C4<z>; HiZ drive
v0x1dbde50_0 .net "clk", 0 0, o0x7f98c07b9768;  0 drivers
o0x7f98c07b97c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1dbdef0_0 .net "l_ir", 0 0, o0x7f98c07b97c8;  0 drivers
v0x1dbdff0_0 .net "l_leg", 0 0, v0x1dbc1e0_0;  1 drivers
v0x1dbe0c0_0 .net "l_out_debouncer", 0 0, v0x1db6700_0;  1 drivers
v0x1dbe1b0_0 .net "led", 7 0, L_0x1dd2a80;  1 drivers
v0x1dbe250_0 .net "out_counter", 7 0, v0x1db62f0_0;  1 drivers
v0x1dbe380_0 .net "out_flip_flop", 0 0, v0x1dbdb50_0;  1 drivers
v0x1dbe450_0 .net "out_init_timer", 0 0, L_0x1dd1dc0;  1 drivers
v0x1dbe580_0 .net "out_pump_speed", 0 0, L_0x1dd1c20;  1 drivers
v0x1dbe620_0 .net "out_rom_c", 7 0, v0x1db8b60_0;  1 drivers
v0x1dbe710_0 .net "out_rom_l", 7 0, v0x1db9240_0;  1 drivers
v0x1dbe800_0 .net "out_rom_r", 7 0, v0x1db98b0_0;  1 drivers
o0x7f98c07b9948 .functor BUFZ 1, C4<z>; HiZ drive
v0x1dbe8f0_0 .net "r_ir", 0 0, o0x7f98c07b9948;  0 drivers
v0x1dbe990_0 .net "r_leg", 0 0, v0x1dbd590_0;  1 drivers
v0x1dbea30_0 .net "r_out_debouncer", 0 0, v0x1db6ec0_0;  1 drivers
o0x7f98c07b9618 .functor BUFZ 1, C4<z>; HiZ drive
v0x1dbead0_0 .net "swh1", 0 0, o0x7f98c07b9618;  0 drivers
o0x7f98c07ba878 .functor BUFZ 1, C4<z>; HiZ drive
v0x1dbec80_0 .net "swh2", 0 0, o0x7f98c07ba878;  0 drivers
S_0x1db5ee0 .scope module, "counter" "counter" 3 54, 4 15 0, S_0x1cba690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 8 "value"
v0x1db6150_0 .net "clk", 0 0, L_0x1dd1c20;  alias, 1 drivers
v0x1db6230_0 .net "rst", 0 0, o0x7f98c07b9618;  alias, 0 drivers
v0x1db62f0_0 .var "value", 7 0;
E_0x1db60d0 .event posedge, v0x1db6150_0;
S_0x1db6460 .scope module, "debouncerL_ir" "debouncer" 3 101, 5 5 0, S_0x1cba690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x1db6700_0 .var "btn_out_r", 0 0;
v0x1db67e0_0 .var "btn_prev", 0 0;
v0x1db68a0_0 .net "clk", 0 0, o0x7f98c07b9768;  alias, 0 drivers
v0x1db6970_0 .var "counter", 16 0;
v0x1db6a50_0 .net "in", 0 0, o0x7f98c07b97c8;  alias, 0 drivers
v0x1db6b60_0 .net "out", 0 0, v0x1db6700_0;  alias, 1 drivers
E_0x1db6680 .event posedge, v0x1db68a0_0;
S_0x1db6ca0 .scope module, "debouncerR_ir" "debouncer" 3 108, 5 5 0, S_0x1cba690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "in"
    .port_info 2 /OUTPUT 1 "out"
v0x1db6ec0_0 .var "btn_out_r", 0 0;
v0x1db6f80_0 .var "btn_prev", 0 0;
v0x1db7040_0 .net "clk", 0 0, o0x7f98c07b9768;  alias, 0 drivers
v0x1db7140_0 .var "counter", 16 0;
v0x1db71e0_0 .net "in", 0 0, o0x7f98c07b9948;  alias, 0 drivers
v0x1db72f0_0 .net "out", 0 0, v0x1db6ec0_0;  alias, 1 drivers
S_0x1db7430 .scope module, "pump_init_timer" "pump_bits" 3 85, 6 18 0, S_0x1cba690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "clk_out"
P_0x1db7600 .param/l "M" 0 6 21, +C4<00000100110001001011010000000000>;
P_0x1db7640 .param/l "N" 1 6 24, +C4<00000000000000000000000000011011>;
L_0x1dd1dc0 .functor BUFZ 1, v0x1db78b0_0, C4<0>, C4<0>, C4<0>;
v0x1db78b0_0 .var "T", 0 0;
v0x1db7990_0 .net "clk", 0 0, o0x7f98c07b9768;  alias, 0 drivers
v0x1db7aa0_0 .net "clk_doublehz", 0 0, L_0x1dd1cc0;  1 drivers
v0x1db7b40_0 .net "clk_out", 0 0, L_0x1dd1dc0;  alias, 1 drivers
v0x1db7be0_0 .var "divcounter", 26 0;
E_0x1db7830 .event posedge, v0x1db7aa0_0;
L_0x1dd1cc0 .part v0x1db7be0_0, 26, 1;
S_0x1db7d70 .scope module, "pump_speed" "pump_bits" 3 47, 6 18 0, S_0x1cba690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "clk_out"
P_0x1db76e0 .param/l "M" 0 6 21, +C4<00000000000000110000110101000000>;
P_0x1db7720 .param/l "N" 1 6 24, +C4<00000000000000000000000000010010>;
L_0x1dd1c20 .functor BUFZ 1, v0x1db8180_0, C4<0>, C4<0>, C4<0>;
v0x1db8180_0 .var "T", 0 0;
v0x1db8260_0 .net "clk", 0 0, o0x7f98c07b9768;  alias, 0 drivers
v0x1db8320_0 .net "clk_doublehz", 0 0, L_0x1dd1b20;  1 drivers
v0x1db83f0_0 .net "clk_out", 0 0, L_0x1dd1c20;  alias, 1 drivers
v0x1db84c0_0 .var "divcounter", 17 0;
E_0x1db8100 .event posedge, v0x1db8320_0;
L_0x1dd1b20 .part v0x1db84c0_0, 17, 1;
S_0x1db8610 .scope module, "rom_center_leg" "rom" 3 76, 7 17 0, S_0x1cba690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "adress"
    .port_info 2 /OUTPUT 8 "out"
P_0x1db87e0 .param/str "ROMFILE" 0 7 24, "./romlists/romm.list";
v0x1db89e0_0 .net "adress", 7 0, v0x1db62f0_0;  alias, 1 drivers
v0x1db8ac0_0 .net "clk", 0 0, o0x7f98c07b9768;  alias, 0 drivers
v0x1db8b60_0 .var "out", 7 0;
v0x1db8c00 .array "rom", 31 0, 7 0;
E_0x1db88f0 .event negedge, v0x1db68a0_0;
S_0x1db8d40 .scope module, "rom_left_leg" "rom" 3 69, 7 17 0, S_0x1cba690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "adress"
    .port_info 2 /OUTPUT 8 "out"
P_0x1db8ec0 .param/str "ROMFILE" 0 7 24, "./romlists/romlistl.list";
v0x1db9050_0 .net "adress", 7 0, v0x1db62f0_0;  alias, 1 drivers
v0x1db9180_0 .net "clk", 0 0, o0x7f98c07b9768;  alias, 0 drivers
v0x1db9240_0 .var "out", 7 0;
v0x1db92e0 .array "rom", 31 0, 7 0;
S_0x1db9420 .scope module, "rom_righ_leg" "rom" 3 62, 7 17 0, S_0x1cba690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "adress"
    .port_info 2 /OUTPUT 8 "out"
P_0x1db95f0 .param/str "ROMFILE" 0 7 24, "./romlists/romlistr.list";
v0x1db9710_0 .net "adress", 7 0, v0x1db62f0_0;  alias, 1 drivers
v0x1db97f0_0 .net "clk", 0 0, o0x7f98c07b9768;  alias, 0 drivers
v0x1db98b0_0 .var "out", 7 0;
v0x1db9950 .array "rom", 31 0, 7 0;
S_0x1db9a90 .scope module, "servo_center_leg" "servopwm" 3 132, 8 22 0, S_0x1cba690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "angle"
    .port_info 2 /INPUT 1 "enable_mov"
    .port_info 3 /OUTPUT 1 "servo"
P_0x1db9cf0 .param/l "BIT0" 1 8 38, +C4<00000000000000000000000000000000>;
P_0x1db9d30 .param/l "BIT1" 1 8 41, +C4<00000000000000000000000011111111>;
P_0x1db9d70 .param/l "BITH" 1 8 44, +C4<00000000000000000000000001111111>;
P_0x1db9db0 .param/l "M" 1 8 76, +C4<00000000000000000000000001011110>;
P_0x1db9df0 .param/l "N" 1 8 77, +C4<00000000000000000000000000000111>;
P_0x1db9e30 .param/l "home_pos" 0 8 35, +C4<00000000000000000000000001111111>;
P_0x1db9e70 .param/l "max_angle" 0 8 34, +C4<00000000000000000000000011111111>;
P_0x1db9eb0 .param/l "min_angle" 0 8 33, +C4<00000000000000000000000000000000>;
L_0x7f98c076a450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1dba3c0_0 .net/2u *"_s0", 0 0, L_0x7f98c076a450;  1 drivers
v0x1dba4a0_0 .net *"_s2", 8 0, L_0x1dd2750;  1 drivers
L_0x7f98c076a498 .functor BUFT 1, C4<000101110>, C4<0>, C4<0>, C4<0>;
v0x1dba580_0 .net/2u *"_s4", 8 0, L_0x7f98c076a498;  1 drivers
v0x1dba670_0 .net "angle", 7 0, v0x1db8b60_0;  alias, 1 drivers
v0x1dba760_0 .var "angle_counter", 10 0;
v0x1dba820_0 .net "clk", 0 0, o0x7f98c07b9768;  alias, 0 drivers
v0x1dba8c0_0 .var "divcounter", 6 0;
L_0x7f98c076a4e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1dba9a0_0 .net "enable_mov", 0 0, L_0x7f98c076a4e0;  1 drivers
v0x1dbaa60_0 .var "last_pos", 7 0;
v0x1dbab40_0 .var "pos", 7 0;
v0x1dbac20_0 .net "pose", 8 0, L_0x1dd2950;  1 drivers
v0x1dbad00_0 .var "servo", 0 0;
v0x1dbadc0_0 .var "tic", 0 0;
L_0x1dd2750 .concat [ 8 1 0 0], v0x1dbab40_0, L_0x7f98c076a450;
L_0x1dd2950 .arith/sum 9, L_0x1dd2750, L_0x7f98c076a498;
S_0x1dbaf00 .scope module, "servo_left_leg" "servopwm" 3 124, 8 22 0, S_0x1cba690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "angle"
    .port_info 2 /INPUT 1 "enable_mov"
    .port_info 3 /OUTPUT 1 "servo"
P_0x1dbb080 .param/l "BIT0" 1 8 38, +C4<00000000000000000000000000000000>;
P_0x1dbb0c0 .param/l "BIT1" 1 8 41, +C4<00000000000000000000000011111111>;
P_0x1dbb100 .param/l "BITH" 1 8 44, +C4<00000000000000000000000001111111>;
P_0x1dbb140 .param/l "M" 1 8 76, +C4<00000000000000000000000001011110>;
P_0x1dbb180 .param/l "N" 1 8 77, +C4<00000000000000000000000000000111>;
P_0x1dbb1c0 .param/l "home_pos" 0 8 35, +C4<00000000000000000000000001111111>;
P_0x1dbb200 .param/l "max_angle" 0 8 34, +C4<00000000000000000000000011111111>;
P_0x1dbb240 .param/l "min_angle" 0 8 33, +C4<00000000000000000000000000000000>;
L_0x7f98c076a3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1dbb720_0 .net/2u *"_s0", 0 0, L_0x7f98c076a3c0;  1 drivers
v0x1dbb820_0 .net *"_s2", 8 0, L_0x1dd2450;  1 drivers
L_0x7f98c076a408 .functor BUFT 1, C4<000101110>, C4<0>, C4<0>, C4<0>;
v0x1dbb900_0 .net/2u *"_s4", 8 0, L_0x7f98c076a408;  1 drivers
v0x1dbb9f0_0 .net "angle", 7 0, v0x1db9240_0;  alias, 1 drivers
v0x1dbbae0_0 .var "angle_counter", 10 0;
v0x1dbbbf0_0 .net "clk", 0 0, o0x7f98c07b9768;  alias, 0 drivers
v0x1dbbda0_0 .var "divcounter", 6 0;
v0x1dbbe80_0 .net "enable_mov", 0 0, L_0x1dd2640;  1 drivers
v0x1dbbf40_0 .var "last_pos", 7 0;
v0x1dbc020_0 .var "pos", 7 0;
v0x1dbc100_0 .net "pose", 8 0, L_0x1dd2540;  1 drivers
v0x1dbc1e0_0 .var "servo", 0 0;
v0x1dbc2a0_0 .var "tic", 0 0;
L_0x1dd2450 .concat [ 8 1 0 0], v0x1dbc020_0, L_0x7f98c076a3c0;
L_0x1dd2540 .arith/sum 9, L_0x1dd2450, L_0x7f98c076a408;
S_0x1dbc3e0 .scope module, "servo_right_leg" "servopwm" 3 116, 8 22 0, S_0x1cba690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "angle"
    .port_info 2 /INPUT 1 "enable_mov"
    .port_info 3 /OUTPUT 1 "servo"
P_0x1dbc560 .param/l "BIT0" 1 8 38, +C4<00000000000000000000000000000000>;
P_0x1dbc5a0 .param/l "BIT1" 1 8 41, +C4<00000000000000000000000011111111>;
P_0x1dbc5e0 .param/l "BITH" 1 8 44, +C4<00000000000000000000000001111111>;
P_0x1dbc620 .param/l "M" 1 8 76, +C4<00000000000000000000000001011110>;
P_0x1dbc660 .param/l "N" 1 8 77, +C4<00000000000000000000000000000111>;
P_0x1dbc6a0 .param/l "home_pos" 0 8 35, +C4<00000000000000000000000001111111>;
P_0x1dbc6e0 .param/l "max_angle" 0 8 34, +C4<00000000000000000000000011111111>;
P_0x1dbc720 .param/l "min_angle" 0 8 33, +C4<00000000000000000000000000000000>;
L_0x7f98c076a330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1dbcbe0_0 .net/2u *"_s0", 0 0, L_0x7f98c076a330;  1 drivers
v0x1dbcce0_0 .net *"_s2", 8 0, L_0x1dd2070;  1 drivers
L_0x7f98c076a378 .functor BUFT 1, C4<000101110>, C4<0>, C4<0>, C4<0>;
v0x1dbcdc0_0 .net/2u *"_s4", 8 0, L_0x7f98c076a378;  1 drivers
v0x1dbceb0_0 .net "angle", 7 0, v0x1db98b0_0;  alias, 1 drivers
v0x1dbcfa0_0 .var "angle_counter", 10 0;
v0x1dbd0b0_0 .net "clk", 0 0, o0x7f98c07b9768;  alias, 0 drivers
v0x1dbd150_0 .var "divcounter", 6 0;
v0x1dbd230_0 .net "enable_mov", 0 0, L_0x1dd22f0;  1 drivers
v0x1dbd2f0_0 .var "last_pos", 7 0;
v0x1dbd3d0_0 .var "pos", 7 0;
v0x1dbd4b0_0 .net "pose", 8 0, L_0x1dd21c0;  1 drivers
v0x1dbd590_0 .var "servo", 0 0;
v0x1dbd650_0 .var "tic", 0 0;
L_0x1dd2070 .concat [ 8 1 0 0], v0x1dbd3d0_0, L_0x7f98c076a330;
L_0x1dd21c0 .arith/sum 9, L_0x1dd2070, L_0x7f98c076a378;
S_0x1dbd790 .scope module, "timer_flip_flop" "flip_flop" 3 91, 9 3 0, S_0x1cba690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
v0x1dbd9c0_0 .net "clk", 0 0, L_0x1dd1dc0;  alias, 1 drivers
L_0x7f98c076a2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1dbdab0_0 .net "d", 0 0, L_0x7f98c076a2a0;  1 drivers
v0x1dbdb50_0 .var "q", 0 0;
L_0x7f98c076a2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1dbdc20_0 .net "reset", 0 0, L_0x7f98c076a2e8;  1 drivers
E_0x1db88b0 .event posedge, v0x1db7b40_0;
S_0x1cc0580 .scope module, "prescaler" "prescaler" 10 20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /OUTPUT 1 "clk_out"
P_0x1d39bb0 .param/l "N" 0 10 25, +C4<00000000000000000000000000010110>;
o0x7f98c07baa58 .functor BUFZ 1, C4<z>; HiZ drive
v0x1dbee70_0 .net "clk_in", 0 0, o0x7f98c07baa58;  0 drivers
v0x1dbef50_0 .net "clk_out", 0 0, L_0x1dd2b90;  1 drivers
v0x1dbf010_0 .var "count", 21 0;
E_0x1db8fc0 .event posedge, v0x1dbee70_0;
L_0x1dd2b90 .part v0x1dbf010_0, 21, 1;
    .scope S_0x1d31c70;
T_0 ;
    %wait E_0x1ca6920;
    %load/vec4 v0x1d86180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x1d9b960_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x1d9c200_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0x1d9c560_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1d31c70;
T_1 ;
    %wait E_0x1ca6250;
    %load/vec4 v0x1d9b960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d9c560_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1d86180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x1d9c200_0;
    %assign/vec4 v0x1d9c560_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1d7f890;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d9cfe0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1d7f890;
T_3 ;
    %wait E_0x1ca5dd0;
    %load/vec4 v0x1d9cf20_0;
    %assign/vec4 v0x1d9cfe0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1d83500;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d9d3a0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x1d83500;
T_5 ;
    %wait E_0x1d9d100;
    %load/vec4 v0x1d9d300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x1d9d240_0;
    %assign/vec4 v0x1d9d3a0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1d728d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d9d7a0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x1d728d0;
T_7 ;
    %wait E_0x1d9d4e0;
    %load/vec4 v0x1d9d860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d9d7a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1d9d700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1d9d640_0;
    %assign/vec4 v0x1d9d7a0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1d76780;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d9dc80_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x1d76780;
T_9 ;
    %wait E_0x1d9d9c0;
    %load/vec4 v0x1d9dd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d9dc80_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1d9dbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x1d9db20_0;
    %assign/vec4 v0x1d9dc80_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1d5f4a0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d9e160_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x1d5f4a0;
T_11 ;
    %wait E_0x1d9dea0;
    %load/vec4 v0x1d9e0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1d9e220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d9e160_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x1d9e000_0;
    %assign/vec4 v0x1d9e160_0, 0;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1d5edf0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d9e640_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x1d5edf0;
T_13 ;
    %wait E_0x1d9e380;
    %load/vec4 v0x1d9e5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1d9e700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d9e640_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x1d9e4e0_0;
    %assign/vec4 v0x1d9e640_0, 0;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1d4c210;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d9ead0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x1d4c210;
T_15 ;
    %wait E_0x1d9e8b0;
    %load/vec4 v0x1d9ea10_0;
    %assign/vec4 v0x1d9ead0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1d39200;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d9ee90_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x1d39200;
T_17 ;
    %wait E_0x1d9ebf0;
    %load/vec4 v0x1d9edf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x1d9ed30_0;
    %assign/vec4 v0x1d9ee90_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1d28f50;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d9f290_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x1d28f50;
T_19 ;
    %wait E_0x1d9efd0;
    %load/vec4 v0x1d9f350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d9f290_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1d9f1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x1d9f130_0;
    %assign/vec4 v0x1d9f290_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1d71d30;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d9f7c0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x1d71d30;
T_21 ;
    %wait E_0x1d9f500;
    %load/vec4 v0x1d9f880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d9f7c0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1d9f720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x1d9f660_0;
    %assign/vec4 v0x1d9f7c0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1d5fc40;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d9fcf0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x1d5fc40;
T_23 ;
    %wait E_0x1d9fa30;
    %load/vec4 v0x1d9fc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x1d9fdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d9fcf0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x1d9fb90_0;
    %assign/vec4 v0x1d9fcf0_0, 0;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1d5f860;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da0220_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x1d5f860;
T_25 ;
    %wait E_0x1d9ff60;
    %load/vec4 v0x1da0180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1da02e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1da0220_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x1da00c0_0;
    %assign/vec4 v0x1da0220_0, 0;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1d4c9b0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da06b0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x1d4c9b0;
T_27 ;
    %wait E_0x1da0490;
    %load/vec4 v0x1da0750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1da06b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1da05f0_0;
    %assign/vec4 v0x1da06b0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1d4c5d0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da0ae0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x1d4c5d0;
T_29 ;
    %wait E_0x1da08c0;
    %load/vec4 v0x1da0b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1da0ae0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1da0a20_0;
    %assign/vec4 v0x1da0ae0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1d39a30;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da0f10_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x1d39a30;
T_31 ;
    %wait E_0x1da0cf0;
    %load/vec4 v0x1da0fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1da0f10_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x1da0e50_0;
    %assign/vec4 v0x1da0f10_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1d39650;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da1340_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x1d39650;
T_33 ;
    %wait E_0x1da1120;
    %load/vec4 v0x1da13e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1da1340_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1da1280_0;
    %assign/vec4 v0x1da1340_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1d38ea0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da1770_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x1d38ea0;
T_35 ;
    %wait E_0x1da1550;
    %load/vec4 v0x1da1810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1da1770_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x1da16b0_0;
    %assign/vec4 v0x1da1770_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1d36310;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da1ba0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x1d36310;
T_37 ;
    %wait E_0x1da1980;
    %load/vec4 v0x1da1c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1da1ba0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x1da1ae0_0;
    %assign/vec4 v0x1da1ba0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1d38a00;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da1fd0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x1d38a00;
T_39 ;
    %wait E_0x1da1db0;
    %load/vec4 v0x1da2070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1da1fd0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x1da1f10_0;
    %assign/vec4 v0x1da1fd0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1d37cb0;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da2400_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x1d37cb0;
T_41 ;
    %wait E_0x1da21e0;
    %load/vec4 v0x1da24a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1da2400_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x1da2340_0;
    %assign/vec4 v0x1da2400_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x1da2fb0;
T_42 ;
    %wait E_0x1da32c0;
    %load/vec4 v0x1da3350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x1da3a40_0;
    %assign/vec4 v0x1da3c80_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x1da2fb0;
T_43 ;
    %wait E_0x1da3260;
    %load/vec4 v0x1da3350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x1da3a40_0;
    %assign/vec4 v0x1da3d40_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1da2fb0;
T_44 ;
    %wait E_0x1da3180;
    %load/vec4 v0x1da3350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x1da3570_0;
    %assign/vec4 v0x1da3ec0_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x1da2fb0;
T_45 ;
    %wait E_0x1da3200;
    %load/vec4 v0x1da3350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x1da3630_0;
    %assign/vec4 v0x1da3f80_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x1da2fb0;
T_46 ;
    %wait E_0x1da3180;
    %load/vec4 v0x1da3350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x1da3980_0;
    %assign/vec4 v0x1da42d0_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x1da2810;
T_47 ;
    %wait E_0x1da2f20;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x1da3800_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_47.0, 9;
    %load/vec4 v0x1da3c80_0;
    %store/vec4 v0x1da3b00_0, 0, 1;
T_47.0 ;
    %load/vec4 v0x1da3d40_0;
    %store/vec4 v0x1da3bc0_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1da2810;
T_48 ;
    %wait E_0x1da2ec0;
    %load/vec4 v0x1da38c0_0;
    %assign/vec4 v0x1da4150_0, 0;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x1da2810;
T_49 ;
    %wait E_0x1da2e60;
    %load/vec4 v0x1da4150_0;
    %assign/vec4 v0x1da4210_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x1da2810;
T_50 ;
    %wait E_0x1da2b70;
    %load/vec4 v0x1da4210_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_50.0, 9;
    %load/vec4 v0x1da3ec0_0;
    %jmp/1 T_50.1, 9;
T_50.0 ; End of true expr.
    %load/vec4 v0x1da3f80_0;
    %jmp/0 T_50.1, 9;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0x1da3e00_0, 0, 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x1da9700;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1daca40_0, 0, 32;
T_51.0 ;
    %load/vec4 v0x1daca40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_51.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1daca40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x1daca40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1daca40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0x1daca40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1daca40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0x1daca40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1daca40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0x1daca40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1daca40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0x1daca40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1daca40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0x1daca40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1daca40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0x1daca40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1daca40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0x1daca40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1daca40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0x1daca40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1daca40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0x1daca40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1daca40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0x1daca40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1daca40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0x1daca40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1daca40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0x1daca40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1daca40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0x1daca40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1daca40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0x1daca40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1daca40_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0x1daca40_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 0, 4;
    %load/vec4 v0x1daca40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1daca40_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %end;
    .thread T_51;
    .scope S_0x1da9700;
T_52 ;
    %wait E_0x1dab590;
    %load/vec4 v0x1dac8a0_0;
    %load/vec4 v0x1dac620_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x1dac960_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x1dac7c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1dac480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 0, 4;
T_52.2 ;
    %load/vec4 v0x1dac960_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0x1dac7c0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1dac480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 4, 5;
T_52.4 ;
    %load/vec4 v0x1dac960_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v0x1dac7c0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1dac480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 4, 5;
T_52.6 ;
    %load/vec4 v0x1dac960_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %load/vec4 v0x1dac7c0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1dac480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 4, 5;
T_52.8 ;
    %load/vec4 v0x1dac960_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.10, 8;
    %load/vec4 v0x1dac7c0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x1dac480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 4, 5;
T_52.10 ;
    %load/vec4 v0x1dac960_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.12, 8;
    %load/vec4 v0x1dac7c0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x1dac480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 4, 5;
T_52.12 ;
    %load/vec4 v0x1dac960_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.14, 8;
    %load/vec4 v0x1dac7c0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x1dac480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 4, 5;
T_52.14 ;
    %load/vec4 v0x1dac960_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.16, 8;
    %load/vec4 v0x1dac7c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1dac480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 4, 5;
T_52.16 ;
    %load/vec4 v0x1dac960_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.18, 8;
    %load/vec4 v0x1dac7c0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x1dac480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 4, 5;
T_52.18 ;
    %load/vec4 v0x1dac960_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.20, 8;
    %load/vec4 v0x1dac7c0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x1dac480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 4, 5;
T_52.20 ;
    %load/vec4 v0x1dac960_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.22, 8;
    %load/vec4 v0x1dac7c0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x1dac480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 4, 5;
T_52.22 ;
    %load/vec4 v0x1dac960_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.24, 8;
    %load/vec4 v0x1dac7c0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x1dac480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 4, 5;
T_52.24 ;
    %load/vec4 v0x1dac960_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.26, 8;
    %load/vec4 v0x1dac7c0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x1dac480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 4, 5;
T_52.26 ;
    %load/vec4 v0x1dac960_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.28, 8;
    %load/vec4 v0x1dac7c0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x1dac480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 4, 5;
T_52.28 ;
    %load/vec4 v0x1dac960_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.30, 8;
    %load/vec4 v0x1dac7c0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x1dac480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 4, 5;
T_52.30 ;
    %load/vec4 v0x1dac960_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.32, 8;
    %load/vec4 v0x1dac7c0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1dac480_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dacb20, 4, 5;
T_52.32 ;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x1da9700;
T_53 ;
    %wait E_0x1dab510;
    %load/vec4 v0x1dac2e0_0;
    %load/vec4 v0x1dac010_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x1dabe60_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1dacb20, 4;
    %load/vec4 v0x1dac3a0_0;
    %inv;
    %and;
    %assign/vec4 v0x1dac200_0, 0;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x1dad820;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1db0c20_0, 0, 32;
T_54.0 ;
    %load/vec4 v0x1db0c20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db0c20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x1db0c20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db0c20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0x1db0c20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db0c20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0x1db0c20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db0c20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0x1db0c20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db0c20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0x1db0c20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db0c20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0x1db0c20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db0c20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0x1db0c20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db0c20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0x1db0c20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db0c20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0x1db0c20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db0c20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0x1db0c20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db0c20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0x1db0c20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db0c20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0x1db0c20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db0c20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0x1db0c20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db0c20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0x1db0c20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db0c20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0x1db0c20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db0c20_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0x1db0c20_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 0, 4;
    %load/vec4 v0x1db0c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1db0c20_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %end;
    .thread T_54;
    .scope S_0x1dad820;
T_55 ;
    %wait E_0x1daf770;
    %load/vec4 v0x1db0a80_0;
    %load/vec4 v0x1db0800_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x1db0b40_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x1db09a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1db0660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 0, 4;
T_55.2 ;
    %load/vec4 v0x1db0b40_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v0x1db09a0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1db0660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 4, 5;
T_55.4 ;
    %load/vec4 v0x1db0b40_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %load/vec4 v0x1db09a0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1db0660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 4, 5;
T_55.6 ;
    %load/vec4 v0x1db0b40_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.8, 8;
    %load/vec4 v0x1db09a0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1db0660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 4, 5;
T_55.8 ;
    %load/vec4 v0x1db0b40_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.10, 8;
    %load/vec4 v0x1db09a0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x1db0660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 4, 5;
T_55.10 ;
    %load/vec4 v0x1db0b40_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.12, 8;
    %load/vec4 v0x1db09a0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x1db0660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 4, 5;
T_55.12 ;
    %load/vec4 v0x1db0b40_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.14, 8;
    %load/vec4 v0x1db09a0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x1db0660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 4, 5;
T_55.14 ;
    %load/vec4 v0x1db0b40_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %load/vec4 v0x1db09a0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1db0660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 4, 5;
T_55.16 ;
    %load/vec4 v0x1db0b40_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.18, 8;
    %load/vec4 v0x1db09a0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x1db0660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 4, 5;
T_55.18 ;
    %load/vec4 v0x1db0b40_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.20, 8;
    %load/vec4 v0x1db09a0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x1db0660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 4, 5;
T_55.20 ;
    %load/vec4 v0x1db0b40_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.22, 8;
    %load/vec4 v0x1db09a0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x1db0660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 4, 5;
T_55.22 ;
    %load/vec4 v0x1db0b40_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.24, 8;
    %load/vec4 v0x1db09a0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x1db0660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 4, 5;
T_55.24 ;
    %load/vec4 v0x1db0b40_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.26, 8;
    %load/vec4 v0x1db09a0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x1db0660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 4, 5;
T_55.26 ;
    %load/vec4 v0x1db0b40_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.28, 8;
    %load/vec4 v0x1db09a0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x1db0660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 4, 5;
T_55.28 ;
    %load/vec4 v0x1db0b40_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.30, 8;
    %load/vec4 v0x1db09a0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x1db0660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 4, 5;
T_55.30 ;
    %load/vec4 v0x1db0b40_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.32, 8;
    %load/vec4 v0x1db09a0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1db0660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db0d00, 4, 5;
T_55.32 ;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x1dad820;
T_56 ;
    %wait E_0x1daf6f0;
    %load/vec4 v0x1db04c0_0;
    %load/vec4 v0x1db01f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x1db0040_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1db0d00, 4;
    %load/vec4 v0x1db0580_0;
    %inv;
    %and;
    %assign/vec4 v0x1db03e0_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x1db1a10;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1db4e10_0, 0, 32;
T_57.0 ;
    %load/vec4 v0x1db4e10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_57.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db4e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0x1db4e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db4e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0x1db4e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db4e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0x1db4e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db4e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0x1db4e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db4e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0x1db4e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db4e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0x1db4e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db4e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0x1db4e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db4e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0x1db4e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db4e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0x1db4e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db4e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0x1db4e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db4e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0x1db4e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db4e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0x1db4e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db4e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0x1db4e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db4e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0x1db4e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db4e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0x1db4e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x1db4e10_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0x1db4e10_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 0, 4;
    %load/vec4 v0x1db4e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1db4e10_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_0x1db1a10;
T_58 ;
    %wait E_0x1db3960;
    %load/vec4 v0x1db4c70_0;
    %load/vec4 v0x1db49f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x1db4d30_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x1db4b90_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1db4850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 0, 4;
T_58.2 ;
    %load/vec4 v0x1db4d30_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %load/vec4 v0x1db4b90_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1db4850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 4, 5;
T_58.4 ;
    %load/vec4 v0x1db4d30_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %load/vec4 v0x1db4b90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1db4850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 4, 5;
T_58.6 ;
    %load/vec4 v0x1db4d30_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.8, 8;
    %load/vec4 v0x1db4b90_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1db4850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 4, 5;
T_58.8 ;
    %load/vec4 v0x1db4d30_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.10, 8;
    %load/vec4 v0x1db4b90_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x1db4850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 4, 5;
T_58.10 ;
    %load/vec4 v0x1db4d30_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.12, 8;
    %load/vec4 v0x1db4b90_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x1db4850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 4, 5;
T_58.12 ;
    %load/vec4 v0x1db4d30_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.14, 8;
    %load/vec4 v0x1db4b90_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x1db4850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 4, 5;
T_58.14 ;
    %load/vec4 v0x1db4d30_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.16, 8;
    %load/vec4 v0x1db4b90_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1db4850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 4, 5;
T_58.16 ;
    %load/vec4 v0x1db4d30_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.18, 8;
    %load/vec4 v0x1db4b90_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x1db4850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 4, 5;
T_58.18 ;
    %load/vec4 v0x1db4d30_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.20, 8;
    %load/vec4 v0x1db4b90_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x1db4850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 4, 5;
T_58.20 ;
    %load/vec4 v0x1db4d30_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.22, 8;
    %load/vec4 v0x1db4b90_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x1db4850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 4, 5;
T_58.22 ;
    %load/vec4 v0x1db4d30_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.24, 8;
    %load/vec4 v0x1db4b90_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x1db4850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 4, 5;
T_58.24 ;
    %load/vec4 v0x1db4d30_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.26, 8;
    %load/vec4 v0x1db4b90_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x1db4850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 4, 5;
T_58.26 ;
    %load/vec4 v0x1db4d30_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.28, 8;
    %load/vec4 v0x1db4b90_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x1db4850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 4, 5;
T_58.28 ;
    %load/vec4 v0x1db4d30_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.30, 8;
    %load/vec4 v0x1db4b90_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x1db4850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 4, 5;
T_58.30 ;
    %load/vec4 v0x1db4d30_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.32, 8;
    %load/vec4 v0x1db4b90_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1db4850_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1db4ef0, 4, 5;
T_58.32 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x1db1a10;
T_59 ;
    %wait E_0x1db38e0;
    %load/vec4 v0x1db46b0_0;
    %load/vec4 v0x1db43e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x1db4230_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1db4ef0, 4;
    %load/vec4 v0x1db4770_0;
    %inv;
    %and;
    %assign/vec4 v0x1db45d0_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x1db7d70;
T_60 ;
    %wait E_0x1db6680;
    %load/vec4 v0x1db84c0_0;
    %pad/u 32;
    %cmpi/e 199999, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_60.0, 8;
    %pushi/vec4 0, 0, 18;
    %jmp/1 T_60.1, 8;
T_60.0 ; End of true expr.
    %load/vec4 v0x1db84c0_0;
    %addi 1, 0, 18;
    %jmp/0 T_60.1, 8;
 ; End of false expr.
    %blend;
T_60.1;
    %assign/vec4 v0x1db84c0_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_0x1db7d70;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db8180_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0x1db7d70;
T_62 ;
    %wait E_0x1db8100;
    %load/vec4 v0x1db8180_0;
    %inv;
    %assign/vec4 v0x1db8180_0, 0;
    %jmp T_62;
    .thread T_62;
    .scope S_0x1db5ee0;
T_63 ;
    %wait E_0x1db60d0;
    %load/vec4 v0x1db6230_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_63.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1db62f0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x1db62f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1db62f0_0, 0;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x1db9420;
T_64 ;
    %wait E_0x1db88f0;
    %ix/getv 4, v0x1db9710_0;
    %load/vec4a v0x1db9950, 4;
    %assign/vec4 v0x1db98b0_0, 0;
    %jmp T_64;
    .thread T_64;
    .scope S_0x1db9420;
T_65 ;
    %vpi_call 7 37 "$readmemh", P_0x1db95f0, v0x1db9950 {0 0 0};
    %end;
    .thread T_65;
    .scope S_0x1db8d40;
T_66 ;
    %wait E_0x1db88f0;
    %ix/getv 4, v0x1db9050_0;
    %load/vec4a v0x1db92e0, 4;
    %assign/vec4 v0x1db9240_0, 0;
    %jmp T_66;
    .thread T_66;
    .scope S_0x1db8d40;
T_67 ;
    %vpi_call 7 37 "$readmemh", P_0x1db8ec0, v0x1db92e0 {0 0 0};
    %end;
    .thread T_67;
    .scope S_0x1db8610;
T_68 ;
    %wait E_0x1db88f0;
    %ix/getv 4, v0x1db89e0_0;
    %load/vec4a v0x1db8c00, 4;
    %assign/vec4 v0x1db8b60_0, 0;
    %jmp T_68;
    .thread T_68;
    .scope S_0x1db8610;
T_69 ;
    %vpi_call 7 37 "$readmemh", P_0x1db87e0, v0x1db8c00 {0 0 0};
    %end;
    .thread T_69;
    .scope S_0x1db7430;
T_70 ;
    %wait E_0x1db6680;
    %load/vec4 v0x1db7be0_0;
    %pad/u 32;
    %cmpi/e 79999999, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_70.0, 8;
    %pushi/vec4 0, 0, 27;
    %jmp/1 T_70.1, 8;
T_70.0 ; End of true expr.
    %load/vec4 v0x1db7be0_0;
    %addi 1, 0, 27;
    %jmp/0 T_70.1, 8;
 ; End of false expr.
    %blend;
T_70.1;
    %assign/vec4 v0x1db7be0_0, 0;
    %jmp T_70;
    .thread T_70;
    .scope S_0x1db7430;
T_71 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db78b0_0, 0, 1;
    %end;
    .thread T_71;
    .scope S_0x1db7430;
T_72 ;
    %wait E_0x1db7830;
    %load/vec4 v0x1db78b0_0;
    %inv;
    %assign/vec4 v0x1db78b0_0, 0;
    %jmp T_72;
    .thread T_72;
    .scope S_0x1dbd790;
T_73 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dbdb50_0, 0, 1;
    %end;
    .thread T_73;
    .scope S_0x1dbd790;
T_74 ;
    %wait E_0x1db88b0;
    %load/vec4 v0x1dbdc20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_74.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dbdb50_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x1dbdab0_0;
    %assign/vec4 v0x1dbdb50_0, 0;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x1db6460;
T_75 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db67e0_0, 0, 1;
    %end;
    .thread T_75;
    .scope S_0x1db6460;
T_76 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db6700_0, 0, 1;
    %end;
    .thread T_76;
    .scope S_0x1db6460;
T_77 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x1db6970_0, 0, 17;
    %end;
    .thread T_77;
    .scope S_0x1db6460;
T_78 ;
    %wait E_0x1db6680;
    %load/vec4 v0x1db67e0_0;
    %load/vec4 v0x1db6a50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x1db6970_0, 0;
    %load/vec4 v0x1db6a50_0;
    %assign/vec4 v0x1db67e0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x1db6970_0;
    %parti/s 1, 16, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_78.2, 4;
    %load/vec4 v0x1db6970_0;
    %addi 1, 0, 17;
    %assign/vec4 v0x1db6970_0, 0;
    %jmp T_78.3;
T_78.2 ;
    %load/vec4 v0x1db67e0_0;
    %assign/vec4 v0x1db6700_0, 0;
T_78.3 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x1db6ca0;
T_79 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db6f80_0, 0, 1;
    %end;
    .thread T_79;
    .scope S_0x1db6ca0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db6ec0_0, 0, 1;
    %end;
    .thread T_80;
    .scope S_0x1db6ca0;
T_81 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x1db7140_0, 0, 17;
    %end;
    .thread T_81;
    .scope S_0x1db6ca0;
T_82 ;
    %wait E_0x1db6680;
    %load/vec4 v0x1db6f80_0;
    %load/vec4 v0x1db71e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x1db7140_0, 0;
    %load/vec4 v0x1db71e0_0;
    %assign/vec4 v0x1db6f80_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x1db7140_0;
    %parti/s 1, 16, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_82.2, 4;
    %load/vec4 v0x1db7140_0;
    %addi 1, 0, 17;
    %assign/vec4 v0x1db7140_0, 0;
    %jmp T_82.3;
T_82.2 ;
    %load/vec4 v0x1db6f80_0;
    %assign/vec4 v0x1db6ec0_0, 0;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x1dbc3e0;
T_83 ;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x1dbd2f0_0, 0, 8;
    %end;
    .thread T_83;
    .scope S_0x1dbc3e0;
T_84 ;
    %wait E_0x1db6680;
    %load/vec4 v0x1dbd230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_84.0, 4;
    %load/vec4 v0x1dbd2f0_0;
    %assign/vec4 v0x1dbd3d0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x1dbceb0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_84.2, 5;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x1dbd3d0_0, 0;
    %jmp T_84.3;
T_84.2 ;
    %load/vec4 v0x1dbceb0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_84.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1dbd3d0_0, 0;
    %jmp T_84.5;
T_84.4 ;
    %load/vec4 v0x1dbceb0_0;
    %assign/vec4 v0x1dbd3d0_0, 0;
    %load/vec4 v0x1dbceb0_0;
    %assign/vec4 v0x1dbd2f0_0, 0;
T_84.5 ;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x1dbc3e0;
T_85 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1dbd150_0, 0, 7;
    %end;
    .thread T_85;
    .scope S_0x1dbc3e0;
T_86 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dbd650_0, 0, 1;
    %end;
    .thread T_86;
    .scope S_0x1dbc3e0;
T_87 ;
    %wait E_0x1db6680;
    %load/vec4 v0x1dbd150_0;
    %pad/u 32;
    %pushi/vec4 92, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1dbd650_0, 0;
    %jmp T_87;
    .thread T_87;
    .scope S_0x1dbc3e0;
T_88 ;
    %wait E_0x1db6680;
    %load/vec4 v0x1dbd650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1dbd150_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x1dbd150_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x1dbd150_0, 0;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x1dbc3e0;
T_89 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x1dbcfa0_0, 0, 11;
    %end;
    .thread T_89;
    .scope S_0x1dbc3e0;
T_90 ;
    %wait E_0x1db6680;
    %load/vec4 v0x1dbd650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %load/vec4 v0x1dbcfa0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x1dbcfa0_0, 0;
T_90.0 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x1dbc3e0;
T_91 ;
    %wait E_0x1db6680;
    %load/vec4 v0x1dbcfa0_0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x1dbd4b0_0;
    %concat/vec4; draw_concat_vec4
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0x1dbd590_0, 0;
    %jmp T_91;
    .thread T_91;
    .scope S_0x1dbaf00;
T_92 ;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x1dbbf40_0, 0, 8;
    %end;
    .thread T_92;
    .scope S_0x1dbaf00;
T_93 ;
    %wait E_0x1db6680;
    %load/vec4 v0x1dbbe80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.0, 4;
    %load/vec4 v0x1dbbf40_0;
    %assign/vec4 v0x1dbc020_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x1dbb9f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_93.2, 5;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x1dbc020_0, 0;
    %jmp T_93.3;
T_93.2 ;
    %load/vec4 v0x1dbb9f0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_93.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1dbc020_0, 0;
    %jmp T_93.5;
T_93.4 ;
    %load/vec4 v0x1dbb9f0_0;
    %assign/vec4 v0x1dbc020_0, 0;
    %load/vec4 v0x1dbb9f0_0;
    %assign/vec4 v0x1dbbf40_0, 0;
T_93.5 ;
T_93.3 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x1dbaf00;
T_94 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1dbbda0_0, 0, 7;
    %end;
    .thread T_94;
    .scope S_0x1dbaf00;
T_95 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dbc2a0_0, 0, 1;
    %end;
    .thread T_95;
    .scope S_0x1dbaf00;
T_96 ;
    %wait E_0x1db6680;
    %load/vec4 v0x1dbbda0_0;
    %pad/u 32;
    %pushi/vec4 92, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1dbc2a0_0, 0;
    %jmp T_96;
    .thread T_96;
    .scope S_0x1dbaf00;
T_97 ;
    %wait E_0x1db6680;
    %load/vec4 v0x1dbc2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1dbbda0_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x1dbbda0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x1dbbda0_0, 0;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x1dbaf00;
T_98 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x1dbbae0_0, 0, 11;
    %end;
    .thread T_98;
    .scope S_0x1dbaf00;
T_99 ;
    %wait E_0x1db6680;
    %load/vec4 v0x1dbc2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %load/vec4 v0x1dbbae0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x1dbbae0_0, 0;
T_99.0 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x1dbaf00;
T_100 ;
    %wait E_0x1db6680;
    %load/vec4 v0x1dbbae0_0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x1dbc100_0;
    %concat/vec4; draw_concat_vec4
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0x1dbc1e0_0, 0;
    %jmp T_100;
    .thread T_100;
    .scope S_0x1db9a90;
T_101 ;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x1dbaa60_0, 0, 8;
    %end;
    .thread T_101;
    .scope S_0x1db9a90;
T_102 ;
    %wait E_0x1db6680;
    %load/vec4 v0x1dba9a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_102.0, 4;
    %load/vec4 v0x1dbaa60_0;
    %assign/vec4 v0x1dbab40_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x1dba670_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_102.2, 5;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x1dbab40_0, 0;
    %jmp T_102.3;
T_102.2 ;
    %load/vec4 v0x1dba670_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_102.4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1dbab40_0, 0;
    %jmp T_102.5;
T_102.4 ;
    %load/vec4 v0x1dba670_0;
    %assign/vec4 v0x1dbab40_0, 0;
    %load/vec4 v0x1dba670_0;
    %assign/vec4 v0x1dbaa60_0, 0;
T_102.5 ;
T_102.3 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x1db9a90;
T_103 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1dba8c0_0, 0, 7;
    %end;
    .thread T_103;
    .scope S_0x1db9a90;
T_104 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dbadc0_0, 0, 1;
    %end;
    .thread T_104;
    .scope S_0x1db9a90;
T_105 ;
    %wait E_0x1db6680;
    %load/vec4 v0x1dba8c0_0;
    %pad/u 32;
    %pushi/vec4 92, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1dbadc0_0, 0;
    %jmp T_105;
    .thread T_105;
    .scope S_0x1db9a90;
T_106 ;
    %wait E_0x1db6680;
    %load/vec4 v0x1dbadc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1dba8c0_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x1dba8c0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x1dba8c0_0, 0;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x1db9a90;
T_107 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x1dba760_0, 0, 11;
    %end;
    .thread T_107;
    .scope S_0x1db9a90;
T_108 ;
    %wait E_0x1db6680;
    %load/vec4 v0x1dbadc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %load/vec4 v0x1dba760_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x1dba760_0, 0;
T_108.0 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x1db9a90;
T_109 ;
    %wait E_0x1db6680;
    %load/vec4 v0x1dba760_0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x1dbac20_0;
    %concat/vec4; draw_concat_vec4
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0x1dbad00_0, 0;
    %jmp T_109;
    .thread T_109;
    .scope S_0x1cc0580;
T_110 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x1dbf010_0, 0, 22;
    %end;
    .thread T_110;
    .scope S_0x1cc0580;
T_111 ;
    %wait E_0x1db8fc0;
    %load/vec4 v0x1dbf010_0;
    %addi 1, 0, 22;
    %assign/vec4 v0x1dbf010_0, 0;
    %jmp T_111;
    .thread T_111;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "/home/jcarolinares/.apio/packages/toolchain-iverilog/vlib/cells_sim.v";
    "doodle_line_follower.v";
    "counter.v";
    "debouncer.v";
    "pump_bits.v";
    "rom.v";
    "servopwm.v";
    "flip-flop-b.v";
    "prescaler.v";
