
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000958                       # Number of seconds simulated
sim_ticks                                   958208037                       # Number of ticks simulated
final_tick                               391057521774                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 194691                       # Simulator instruction rate (inst/s)
host_op_rate                                   256757                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32838                       # Simulator tick rate (ticks/s)
host_mem_usage                               67347560                       # Number of bytes of host memory used
host_seconds                                 29180.28                       # Real time elapsed on the host
sim_insts                                  5681130715                       # Number of instructions simulated
sim_ops                                    7492243420                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        27264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        16768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        15488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data         8320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        16384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data         8192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        54656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        16384                       # Number of bytes read from this memory
system.physmem.bytes_read::total               183680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20224                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        80000                       # Number of bytes written to this memory
system.physmem.bytes_written::total             80000                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          213                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          131                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          121                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           65                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          128                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           64                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          427                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          128                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1435                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             625                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  625                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1870158                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     28453111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3205984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17499331                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3339567                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16163505                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3740315                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      8682874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1736575                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17098583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3740315                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      8549292                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1736575                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     57039805                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1736575                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     17098583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               191691149                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1870158                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3205984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3339567                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3740315                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1736575                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3740315                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1736575                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1736575                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           21106064                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          83489177                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               83489177                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          83489177                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1870158                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     28453111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3205984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17499331                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3339567                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16163505                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3740315                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      8682874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1736575                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17098583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3740315                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      8549292                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1736575                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     57039805                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1736575                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     17098583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              275180326                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2297862                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          180443                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       162442                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        11220                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        69978                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           62760                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS            9852                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          511                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1892828                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1130347                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             180443                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        72612                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               223101                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          35666                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         38030                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           110382                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        11092                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2178159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.609728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.942845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1955058     89.76%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            7937      0.36%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           16360      0.75%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6809      0.31%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           36255      1.66%     92.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           32628      1.50%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6391      0.29%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           13274      0.61%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          103447      4.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2178159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078526                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491912                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1882313                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        48918                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           222165                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          734                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         24021                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        16023                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          180                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1325327                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1073                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         24021                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1884728                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          32072                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        10423                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           220582                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6325                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1323579                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2330                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         2463                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          113                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      1563665                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6227146                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6227146                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1348966                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          214688                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          159                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            17590                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       308503                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       154633                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1388                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7518                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1318926                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          158                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1256324                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          996                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       123675                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       302621                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2178159                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.576783                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.373218                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1731343     79.49%     79.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       133728      6.14%     85.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110041      5.05%     90.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        47687      2.19%     92.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        60372      2.77%     95.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        57895      2.66%     98.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        32746      1.50%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2762      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1585      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2178159                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3140     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         24473     86.35%     97.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          730      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       792674     63.09%     63.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10985      0.87%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       298548     23.76%     87.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       154042     12.26%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1256324                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.546736                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              28343                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022560                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      4720145                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1442808                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1243406                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1284667                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2277                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15804                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1542                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          111                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         24021                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          28832                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1671                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1319084                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           13                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       308503                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       154633                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           84                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5787                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         7024                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        12811                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1246039                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       297392                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        10284                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              451392                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          163117                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            154000                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.542260                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1243531                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1243406                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           673011                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1331788                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.541114                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.505344                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1175558                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       143686                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        11250                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2154138                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.545721                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367241                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1726937     80.17%     80.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       156413      7.26%     87.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        73244      3.40%     90.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        72015      3.34%     94.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19601      0.91%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        83809      3.89%     98.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6605      0.31%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4579      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        10935      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2154138                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1175558                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                445790                       # Number of memory references committed
system.switch_cpus0.commit.loads               292699                       # Number of loads committed
system.switch_cpus0.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            155352                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1045399                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        11459                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        10935                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3462447                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2662518                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42867                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 119703                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1175558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.297862                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.297862                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.435187                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.435187                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6149617                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1450495                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1567789                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2297862                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          186077                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       152552                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        20172                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        76494                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           71032                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           18794                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          898                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1785450                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1060909                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             186077                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        89826                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               232480                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          57439                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         55497                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines           111575                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        19889                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2110391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.968908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1877911     88.98%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           24697      1.17%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           29361      1.39%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           15773      0.75%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           17602      0.83%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           10462      0.50%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6870      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           17884      0.85%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          109831      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2110391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.080978                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.461694                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1770332                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        71229                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           230323                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1939                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         36565                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        30014                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1293786                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2072                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         36565                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1773622                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          14767                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47977                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           229025                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         8432                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1291921                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1921                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4091                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1798396                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6012871                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6012871                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1508361                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          290035                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          338                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          192                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            23966                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       123699                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        66445                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1688                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        14057                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1288383                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          340                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1210140                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1453                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       175199                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       408043                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2110391                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.573420                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.264545                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1600568     75.84%     75.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       205202      9.72%     85.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       110096      5.22%     90.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        76346      3.62%     94.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        66665      3.16%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        33562      1.59%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         8470      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5438      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4044      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2110391                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            324     12.30%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1117     42.41%     54.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1193     45.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1013897     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        18710      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          146      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       111650      9.23%     94.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        65737      5.43%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1210140                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.526637                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2634                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002177                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4534758                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1463966                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1188187                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1212774                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3204                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        23644                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1754                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         36565                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          10603                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1118                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1288729                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       123699                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        66445                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          192                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           743                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11105                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        11612                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        22717                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1190565                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       104826                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        19575                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              170529                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          166227                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             65703                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.518119                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1188286                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1188187                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           707150                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1851210                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.517084                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381993                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       885656                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1086804                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       201936                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          297                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        20092                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2073826                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.524057                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.342531                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1629765     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       206118      9.94%     88.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        86376      4.17%     92.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        51621      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        35703      1.72%     96.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        23188      1.12%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        12263      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         9595      0.46%     99.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        19197      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2073826                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       885656                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1086804                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                164746                       # Number of memory references committed
system.switch_cpus1.commit.loads               100055                       # Number of loads committed
system.switch_cpus1.commit.membars                148                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            155604                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           979752                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        22118                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        19197                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3343356                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2614051                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 187471                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             885656                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1086804                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       885656                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.594531                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.594531                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.385426                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.385426                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5369825                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1652178                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1206670                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           296                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2297862                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          186365                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       152835                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        20235                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        76389                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           71004                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           18832                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          906                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1787851                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1063206                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             186365                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        89836                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               232777                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          57714                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         52774                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines           111767                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        19948                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2110575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.970858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1877798     88.97%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           24677      1.17%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           29324      1.39%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           15762      0.75%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           17592      0.83%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           10516      0.50%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6893      0.33%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           17937      0.85%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          110076      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2110575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081104                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462694                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1772622                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        68616                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           230623                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1938                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         36773                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        30019                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          377                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1296368                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2072                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         36773                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1775939                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          14456                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        45638                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           229302                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         8464                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1294470                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1918                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4106                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1802444                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6024404                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6024404                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1509751                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          292684                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          340                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          194                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            24120                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       123908                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        66494                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1699                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        14074                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1290921                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          344                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1211928                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1427                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       176716                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       411549                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2110575                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.574217                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.265198                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1599994     75.81%     75.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       205499      9.74%     85.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       110189      5.22%     90.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        76579      3.63%     94.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        66782      3.16%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        33594      1.59%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6         8410      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         5468      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         4060      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2110575                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            322     12.21%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1120     42.47%     54.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1195     45.32%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1015418     83.79%     83.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        18745      1.55%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          146      0.01%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       111813      9.23%     94.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        65806      5.43%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1211928                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.527415                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2637                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002176                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4538495                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1468024                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1189860                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1214565                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3209                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        23766                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1734                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         36773                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          10220                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1139                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1291271                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       123908                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        66494                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          194                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           762                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11109                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        11706                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        22815                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1192224                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       104948                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        19704                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              170721                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          166360                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             65773                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.518841                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1189955                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1189860                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           708442                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1853870                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.517812                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382142                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       886574                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1087775                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       203499                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          301                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        20157                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2073802                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.524532                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.342854                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1629246     78.56%     78.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       206473      9.96%     88.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        86324      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        51704      2.49%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        35748      1.72%     96.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        23251      1.12%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        12266      0.59%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9621      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        19169      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2073802                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       886574                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1087775                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                164902                       # Number of memory references committed
system.switch_cpus2.commit.loads               100142                       # Number of loads committed
system.switch_cpus2.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            155689                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           980655                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        22126                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        19169                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3345894                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2619335                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 187287                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             886574                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1087775                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       886574                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.591845                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.591845                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.385826                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.385826                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5377482                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1654876                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1209177                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           300                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2297862                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          209617                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       174664                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        20671                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        79205                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           74210                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           22003                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          924                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1809080                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1149354                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             209617                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        96213                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               238314                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          58616                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         50832                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           113952                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        19680                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2135978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.661737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.043175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1897664     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           14316      0.67%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18022      0.84%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           28915      1.35%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           12133      0.57%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           15655      0.73%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           18048      0.84%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            8544      0.40%     94.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          122681      5.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2135978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.091223                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.500184                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1798351                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        62880                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           237041                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          172                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         37533                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        31588                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1403478                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         37533                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1800768                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles           5601                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        51598                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           234769                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         5708                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1393643                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           769                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         3935                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1946851                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6475661                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6475661                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1593371                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          353465                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          339                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          180                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            21589                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       131810                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        67328                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          803                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        14885                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1358335                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          342                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1291795                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1671                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       185682                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       392837                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2135978                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.604779                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.327494                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1590560     74.47%     74.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       247380     11.58%     86.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       101684      4.76%     90.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        57480      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        77284      3.62%     97.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        24474      1.15%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        23753      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        12321      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1042      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2135978                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           9055     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1266     11.02%     89.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1165     10.14%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1088405     84.26%     84.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        17521      1.36%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          158      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       118734      9.19%     94.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        66977      5.18%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1291795                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.562173                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              11486                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008892                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4732725                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1544379                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1255822                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1303281                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          986                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        28122                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1428                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         37533                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           4179                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          527                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1358678                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1113                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       131810                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        67328                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          181                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           471                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11407                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12234                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        23641                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1267573                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       116290                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        24222                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              183232                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          178725                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             66942                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.551631                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1255863                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1255822                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           752673                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2021416                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.546518                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372349                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       927086                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1142516                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       216172                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          322                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        20631                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2098445                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.544458                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.364382                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1614691     76.95%     76.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       245439     11.70%     88.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        88843      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        44293      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        40369      1.92%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        17159      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        16950      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         8067      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        22634      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2098445                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       927086                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1142516                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                169588                       # Number of memory references committed
system.switch_cpus3.commit.loads               103688                       # Number of loads committed
system.switch_cpus3.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            165633                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1028626                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        23608                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        22634                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3434486                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2754914                       # The number of ROB writes
system.switch_cpus3.timesIdled                  29239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 161884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             927086                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1142516                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       927086                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.478586                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.478586                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.403456                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.403456                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5701509                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1756718                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1296681                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           322                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2297862                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          174283                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       156336                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        15269                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       117469                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          114335                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS            9509                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          440                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1849289                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts                994948                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             174283                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       123844                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               220441                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          50718                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         19891                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           113104                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        14797                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2124997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.521185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.763801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1904556     89.63%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           34490      1.62%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           16263      0.77%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           33765      1.59%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4            9138      0.43%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           31598      1.49%     95.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            4498      0.21%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            7836      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8           82853      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2124997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.075846                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.432989                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1837301                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        32563                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           219853                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          233                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         35041                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        15437                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          335                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1103264                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1493                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         35041                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1839025                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          17934                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles         9854                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           218202                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         4935                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1100890                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents           802                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         3587                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1435349                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      4975324                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      4975324                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1130338                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          305001                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          133                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           67                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            13230                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       206966                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        29652                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          260                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         6304                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1093697                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          133                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1012681                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          913                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       219657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       465639                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2124997                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.476556                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.088548                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1684161     79.25%     79.25% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       131509      6.19%     85.44% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       153654      7.23%     92.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        86860      4.09%     96.76% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        44398      2.09%     98.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        11635      0.55%     99.40% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        12201      0.57%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7          321      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8          258      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2124997                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           1665     57.69%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           668     23.15%     80.84% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          553     19.16%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       788964     77.91%     77.91% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult         7340      0.72%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           66      0.01%     78.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     78.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       187028     18.47%     97.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        29283      2.89%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1012681                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.440706                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2886                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002850                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4154158                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1313494                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses       984493                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1015567                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads          781                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        45464                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1102                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         35041                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          13095                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          609                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1093830                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           59                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       206966                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        29652                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           67                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           346                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         9327                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         6715                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        16042                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts       999085                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       184309                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        13596                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              213587                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          152139                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             29278                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.434789                       # Inst execution rate
system.switch_cpus4.iew.wb_sent                984895                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count               984493                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           597615                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1269274                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.428439                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.470832                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       781435                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps       871907                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       221955                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        15001                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2089956                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.417189                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.288944                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1769152     84.65%     84.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       123416      5.91%     90.56% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        81526      3.90%     94.46% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        25306      1.21%     95.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        44120      2.11%     97.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5         7881      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         5138      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         4528      0.22%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        28889      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2089956                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       781435                       # Number of instructions committed
system.switch_cpus4.commit.committedOps        871907                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                190051                       # Number of memory references committed
system.switch_cpus4.commit.loads               161501                       # Number of loads committed
system.switch_cpus4.commit.membars                 66                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            134446                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           759734                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        10195                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        28889                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3154929                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2222787                       # The number of ROB writes
system.switch_cpus4.timesIdled                  43267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 172865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             781435                       # Number of Instructions Simulated
system.switch_cpus4.committedOps               871907                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       781435                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.940567                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.940567                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.340070                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.340070                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         4654538                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1276368                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1182676                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           132                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2297862                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          209224                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       174244                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        20674                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        79562                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           74311                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           22040                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          939                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1809991                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1147778                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             209224                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        96351                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               238241                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          58576                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         50160                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           113982                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        19662                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2136104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.660995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.041401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1897863     88.85%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           14308      0.67%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           18009      0.84%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           28944      1.35%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12153      0.57%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           15850      0.74%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           18132      0.85%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            8617      0.40%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          122228      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2136104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.091052                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.499498                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1799451                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        62028                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           236954                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          176                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         37494                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        31628                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1401836                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1298                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         37494                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1801867                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles           5550                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        50870                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           234693                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         5629                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1391860                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           792                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         3865                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1943917                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6467994                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6467994                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1591766                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          352151                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          330                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          171                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            21113                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       131798                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        67306                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          832                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        14901                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1356829                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          332                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1290657                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1667                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       185196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       392269                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2136104                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.604211                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.326967                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1591018     74.48%     74.48% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       247391     11.58%     86.06% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       101737      4.76%     90.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        57045      2.67%     93.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        77398      3.62%     97.12% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        24402      1.14%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        23754      1.11%     99.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        12341      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1018      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2136104                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           8996     78.66%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1274     11.14%     89.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1166     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1087157     84.23%     84.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        17495      1.36%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          158      0.01%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       118897      9.21%     94.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        66950      5.19%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1290657                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.561677                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              11436                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008861                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4730521                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1542377                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1254666                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1302093                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1027                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        28211                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1460                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         37494                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           4165                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          528                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1357162                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1097                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       131798                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        67306                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           463                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11435                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        12061                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        23496                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1266485                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       116303                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        24172                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              183214                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          178579                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             66911                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.551158                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1254709                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1254666                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           751629                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2019243                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.546015                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372233                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       926168                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1141390                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       215782                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          321                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        20632                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2098610                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.543879                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.363669                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1615352     76.97%     76.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       245187     11.68%     88.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        88726      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        44162      2.10%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        40409      1.93%     96.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        17219      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        16920      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         8066      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        22569      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2098610                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       926168                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1141390                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                169433                       # Number of memory references committed
system.switch_cpus5.commit.loads               103587                       # Number of loads committed
system.switch_cpus5.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            165458                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1027630                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        23589                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        22569                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3433200                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2751843                       # The number of ROB writes
system.switch_cpus5.timesIdled                  29259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 161758                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             926168                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1141390                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       926168                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.481042                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.481042                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.403056                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.403056                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5696363                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1754563                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1295051                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2297862                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          180354                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       147089                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        19170                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        73662                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           68529                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           17899                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          836                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1749028                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1066607                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             180354                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        86428                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               218772                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          59942                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         54022                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           109318                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        19230                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2061908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.629028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.996621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1843136     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           11482      0.56%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18292      0.89%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           27689      1.34%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           11538      0.56%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           13442      0.65%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           14001      0.68%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           10127      0.49%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          112201      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2061908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078488                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.464174                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1727649                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        76042                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           217149                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1286                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         39779                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        29263                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          308                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1293223                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1064                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         39779                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1732039                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          34964                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        27902                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           214183                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        13038                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1290366                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          378                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2545                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         6657                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          732                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1767129                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6015486                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6015486                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1454120                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          313004                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          279                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          146                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            38898                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       130459                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        71869                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         3594                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        13864                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1285765                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          278                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1199294                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1766                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       199087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       460012                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2061908                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581643                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.266973                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1551553     75.25%     75.25% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       206772     10.03%     85.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       114213      5.54%     90.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        75150      3.64%     94.46% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        68809      3.34%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        21255      1.03%     98.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        15398      0.75%     99.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5317      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         3441      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2061908                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            335     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1274     42.49%     53.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1389     46.33%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       987866     82.37%     82.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        22051      1.84%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          133      0.01%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       118701      9.90%     94.12% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        70543      5.88%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1199294                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.521917                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2998                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002500                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4465260                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1485189                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1177011                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1202292                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         5610                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        27480                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         4523                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          938                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         39779                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          25609                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1357                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1286043                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           20                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       130459                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        71869                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          146                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           668                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        10302                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        11858                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        22160                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1181483                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       112166                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        17811                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              182569                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          160146                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             70403                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.514166                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1177097                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1177011                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           696516                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1768778                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.512220                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.393784                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       871045                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1062387                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       224594                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        19504                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2022129                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.525380                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.376616                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1591907     78.72%     78.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       204821     10.13%     88.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        85096      4.21%     93.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        43186      2.14%     95.20% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        32861      1.63%     96.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        18434      0.91%     97.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        11422      0.56%     98.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         9546      0.47%     98.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        24856      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2022129                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       871045                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1062387                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                170322                       # Number of memory references committed
system.switch_cpus6.commit.loads               102976                       # Number of loads committed
system.switch_cpus6.commit.membars                132                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            147550                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           960525                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        20730                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        24856                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3284254                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2613753                       # The number of ROB writes
system.switch_cpus6.timesIdled                  31235                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 235954                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             871045                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1062387                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       871045                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.638052                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.638052                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.379068                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.379068                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5362186                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1609782                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1224469                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           264                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2297862                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          174231                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       156249                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        15360                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       117671                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          114294                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS            9512                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          465                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1847774                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts                994161                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             174231                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       123806                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               220337                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          50887                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         20385                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           113086                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        14872                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2123949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.521128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.763510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1903612     89.63%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           34513      1.62%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           16147      0.76%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           33712      1.59%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4            9307      0.44%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           31562      1.49%     95.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            4546      0.21%     95.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            7807      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8           82743      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2123949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.075823                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.432646                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1836225                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        32613                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           219758                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          234                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         35113                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        15445                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          340                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1102557                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1536                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         35113                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1837931                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          18075                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles         9876                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           218139                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         4809                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1100192                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents           814                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         3448                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1434416                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      4972305                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      4972305                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1129568                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          304741                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          132                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts           66                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            12979                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       206802                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        29735                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          316                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         6319                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1092833                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          132                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1011488                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          905                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       219454                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       466743                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.issued_per_cycle::samples      2123949                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.476230                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.088041                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1683529     79.26%     79.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       131424      6.19%     85.45% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       153408      7.22%     92.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        87035      4.10%     96.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        44236      2.08%     98.86% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        11567      0.54%     99.40% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        12160      0.57%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7          316      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8          274      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2123949                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           1662     57.69%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           668     23.19%     80.87% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          551     19.13%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       787928     77.90%     77.90% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult         7339      0.73%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           66      0.01%     78.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     78.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       186829     18.47%     97.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        29326      2.90%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1011488                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.440187                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2881                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002848                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4150711                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1312429                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses       983316                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1014369                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads          825                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        45482                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1193                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         35113                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          13465                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          603                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1092965                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           55                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       206802                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        29735                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts           66                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           337                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         9413                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         6736                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        16149                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts       998007                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       184251                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        13481                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              213567                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          151966                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             29316                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.434320                       # Inst execution rate
system.switch_cpus7.iew.wb_sent                983758                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count               983316                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           596892                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1267270                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.427926                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.471006                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       780770                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps       871242                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       221687                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        15087                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2088836                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.417094                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.288602                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1768207     84.65%     84.65% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       123340      5.90%     90.56% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        81597      3.91%     94.46% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        25149      1.20%     95.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        44142      2.11%     97.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5         7886      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         5147      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         4563      0.22%     98.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        28805      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2088836                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       780770                       # Number of instructions committed
system.switch_cpus7.commit.committedOps        871242                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                189836                       # Number of memory references committed
system.switch_cpus7.commit.loads               161294                       # Number of loads committed
system.switch_cpus7.commit.membars                 66                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            134341                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           759166                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        10191                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        28805                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3152960                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2221070                       # The number of ROB writes
system.switch_cpus7.timesIdled                  43382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 173913                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             780770                       # Number of Instructions Simulated
system.switch_cpus7.committedOps               871242                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       780770                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.943072                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.943072                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.339781                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.339781                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         4649472                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1274831                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1181784                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           132                       # number of misc regfile writes
system.l2.replacements                           1437                       # number of replacements
system.l2.tagsinuse                      32756.782979                       # Cycle average of tags in use
system.l2.total_refs                           692127                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34196                       # Sample count of references to valid blocks.
system.l2.avg_refs                          20.239999                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1799.460952                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.034707                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    118.620932                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     18.392482                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     68.475051                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     18.881644                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     65.008160                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     20.464987                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     29.286269                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     11.942564                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     71.508367                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     20.467036                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     28.398112                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     12.665809                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    193.127088                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     12.042701                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     74.595072                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4617.275721                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3454.675701                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3534.677507                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2215.952600                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4327.048390                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2201.663998                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           5552.654339                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4275.462790                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.054915                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000398                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.003620                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000561                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.002090                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000576                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001984                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000625                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.000894                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000364                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.002182                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000625                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.000867                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.005894                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000368                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.002276                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.140908                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.105428                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.107870                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.067626                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.132051                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.067189                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.169454                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.130477                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999658                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          491                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          384                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          398                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          262                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          269                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          263                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          548                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          271                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2892                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1282                       # number of Writeback hits
system.l2.Writeback_hits::total                  1282                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    10                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.data          491                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          387                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          401                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          264                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          269                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          265                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          548                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          271                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2902                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          491                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          387                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          401                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          264                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          269                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          265                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          548                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          271                       # number of overall hits
system.l2.overall_hits::total                    2902                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          213                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           24                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          131                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          121                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data           65                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          128                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data           64                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          383                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          128                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1391                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  44                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          213                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          131                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          121                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data           65                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          128                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           64                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          427                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          128                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1435                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          213                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          131                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          121                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data           65                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          128                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           64                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          427                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          128                       # number of overall misses
system.l2.overall_misses::total                  1435                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2105813                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     32313944                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3612742                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     20101197                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3591056                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     17917616                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4266594                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data      9939319                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      2018484                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     19069173                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      4216054                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data      9604630                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      2023892                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     57621297                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      1979986                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     19457012                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       209838809                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data      6686384                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6686384                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2105813                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     32313944                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3612742                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     20101197                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3591056                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     17917616                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4266594                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data      9939319                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      2018484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     19069173                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      4216054                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data      9604630                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      2023892                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     64307681                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      1979986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     19457012                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        216525193                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2105813                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     32313944                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3612742                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     20101197                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3591056                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     17917616                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4266594                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data      9939319                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      2018484                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     19069173                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      4216054                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data      9604630                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      2023892                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     64307681                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      1979986                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     19457012                       # number of overall miss cycles
system.l2.overall_miss_latency::total       216525193                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          704                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          515                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          519                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          327                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          397                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          327                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          931                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          399                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4283                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1282                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1282                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           44                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                54                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          704                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          518                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           26                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          522                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          329                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          397                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          329                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          975                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          399                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4337                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          704                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          518                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           26                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          522                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          329                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          397                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          329                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          975                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          399                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4337                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.302557                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.254369                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.961538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.233141                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.198777                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.322418                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.195719                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.411386                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.320802                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.324772                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.814815                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.302557                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.252896                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.961538                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.231801                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.197568                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.322418                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.194529                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.437949                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.320802                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.330874                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.302557                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.252896                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.961538                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.231801                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.197568                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.322418                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.194529                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.437949                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.320802                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.330874                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150415.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151708.657277                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150530.916667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 153444.251908                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 143642.240000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 148079.471074                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 152378.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 152912.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst       155268                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 148977.914062                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 150573.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150072.343750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst       155684                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150447.250653                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 152306.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 152007.906250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150854.643422                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 151963.272727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 151963.272727                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150415.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151708.657277                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150530.916667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 153444.251908                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 143642.240000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 148079.471074                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 152378.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 152912.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst       155268                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 148977.914062                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 150573.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150072.343750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst       155684                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150603.468384                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 152306.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 152007.906250                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150888.636237                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150415.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151708.657277                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150530.916667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 153444.251908                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 143642.240000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 148079.471074                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 152378.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 152912.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst       155268                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 148977.914062                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 150573.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150072.343750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst       155684                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150603.468384                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 152306.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 152007.906250                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150888.636237                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  625                       # number of writebacks
system.l2.writebacks::total                       625                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          213                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          131                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          121                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data           65                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          128                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data           64                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          383                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          128                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1391                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             44                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          121                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data           65                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data           64                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1435                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data           65                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data           64                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1435                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1289790                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     19909083                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2213604                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     12480536                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2132994                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     10872990                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2639665                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data      6155197                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1262406                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     11610641                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2587201                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data      5877488                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1267601                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     35301944                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1222742                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     11998835                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    128822717                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data      4122534                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4122534                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1289790                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     19909083                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2213604                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     12480536                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2132994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     10872990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2639665                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data      6155197                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1262406                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     11610641                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2587201                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data      5877488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1267601                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     39424478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1222742                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     11998835                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    132945251                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1289790                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     19909083                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2213604                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     12480536                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2132994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     10872990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2639665                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data      6155197                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1262406                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     11610641                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2587201                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data      5877488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1267601                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     39424478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1222742                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     11998835                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    132945251                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.302557                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.254369                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.233141                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.198777                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.322418                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.195719                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.411386                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.320802                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.324772                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.814815                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.302557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.252896                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.961538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.231801                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.197568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.322418                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.194529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.437949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.320802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.330874                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.302557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.252896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.961538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.231801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.197568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.322418                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.194529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.437949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.320802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.330874                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92127.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93469.873239                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92233.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95271.267176                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 85319.760000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89859.421488                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 94273.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94695.338462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 97108.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90708.132812                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 92400.035714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91835.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 97507.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92172.177546                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 94057.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93740.898438                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92611.586628                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 93693.954545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93693.954545                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92127.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93469.873239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 92233.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 95271.267176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 85319.760000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 89859.421488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 94273.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 94695.338462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 97108.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 90708.132812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 92400.035714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 91835.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 97507.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92328.988290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 94057.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93740.898438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92644.774216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92127.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93469.873239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 92233.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 95271.267176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 85319.760000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 89859.421488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 94273.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 94695.338462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 97108.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 90708.132812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 92400.035714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 91835.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 97507.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92328.988290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 94057.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93740.898438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92644.774216                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               556.033824                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750118199                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1346711.308797                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.033824                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020888                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.870192                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891080                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       110367                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         110367                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       110367                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          110367                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       110367                       # number of overall hits
system.cpu0.icache.overall_hits::total         110367                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2438094                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2438094                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2438094                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2438094                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2438094                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2438094                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110382                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110382                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110382                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110382                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110382                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110382                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000136                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 162539.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 162539.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 162539.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 162539.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 162539.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 162539.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2252370                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2252370                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2252370                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2252370                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2252370                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2252370                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 160883.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 160883.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 160883.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 160883.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 160883.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 160883.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   704                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               281231324                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   960                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              292949.295833                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   100.513993                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   155.486007                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.392633                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.607367                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       280629                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         280629                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       152938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        152938                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           75                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           75                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           74                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       433567                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          433567                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       433567                       # number of overall hits
system.cpu0.dcache.overall_hits::total         433567                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2479                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2479                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2479                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2479                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2479                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2479                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    265878042                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    265878042                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    265878042                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    265878042                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    265878042                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    265878042                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       283108                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       283108                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           75                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       436046                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       436046                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       436046                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       436046                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008756                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008756                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005685                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005685                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005685                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005685                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 107252.134732                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 107252.134732                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 107252.134732                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 107252.134732                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 107252.134732                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 107252.134732                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          142                       # number of writebacks
system.cpu0.dcache.writebacks::total              142                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1775                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1775                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1775                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1775                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1775                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1775                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          704                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          704                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          704                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          704                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          704                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          704                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     68192023                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     68192023                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     68192023                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     68192023                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     68192023                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     68192023                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002487                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002487                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001615                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001615                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001615                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001615                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 96863.669034                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96863.669034                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 96863.669034                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96863.669034                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 96863.669034                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96863.669034                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               500.870822                       # Cycle average of tags in use
system.cpu1.icache.total_refs               732326693                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1444431.347140                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    18.870822                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.030242                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.802678                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       111544                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         111544                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       111544                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          111544                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       111544                       # number of overall hits
system.cpu1.icache.overall_hits::total         111544                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           31                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           31                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            31                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           31                       # number of overall misses
system.cpu1.icache.overall_misses::total           31                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4650458                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4650458                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4650458                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4650458                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4650458                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4650458                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       111575                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       111575                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       111575                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       111575                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       111575                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       111575                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000278                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000278                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000278                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000278                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000278                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000278                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 150014.774194                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 150014.774194                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 150014.774194                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 150014.774194                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 150014.774194                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 150014.774194                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           25                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           25                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           25                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3915648                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3915648                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3915648                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3915648                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3915648                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3915648                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000224                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000224                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000224                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000224                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 156625.920000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 156625.920000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 156625.920000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 156625.920000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 156625.920000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 156625.920000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   518                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               115427139                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   774                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              149130.670543                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   157.863957                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    98.136043                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.616656                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.383344                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        76442                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          76442                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        64322                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         64322                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          158                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          148                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          148                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       140764                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          140764                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       140764                       # number of overall hits
system.cpu1.dcache.overall_hits::total         140764                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1715                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1715                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           48                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1763                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1763                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1763                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1763                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    196594529                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    196594529                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5217276                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5217276                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    201811805                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    201811805                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    201811805                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    201811805                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        78157                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        78157                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        64370                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        64370                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       142527                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       142527                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       142527                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       142527                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021943                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021943                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000746                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000746                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012370                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012370                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012370                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012370                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 114632.378426                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 114632.378426                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 108693.250000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 108693.250000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 114470.677822                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 114470.677822                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 114470.677822                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 114470.677822                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          211                       # number of writebacks
system.cpu1.dcache.writebacks::total              211                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1200                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1200                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1245                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1245                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1245                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1245                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          515                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          518                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          518                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          518                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          518                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     47018289                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     47018289                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       220564                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       220564                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     47238853                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     47238853                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     47238853                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     47238853                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006589                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006589                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000047                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003634                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003634                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003634                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003634                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91297.648544                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91297.648544                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 73521.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73521.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91194.696911                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91194.696911                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91194.696911                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91194.696911                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               501.360710                       # Cycle average of tags in use
system.cpu2.icache.total_refs               732326883                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1441588.352362                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    19.360710                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.031027                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.803463                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       111734                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         111734                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       111734                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          111734                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       111734                       # number of overall hits
system.cpu2.icache.overall_hits::total         111734                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           33                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           33                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           33                       # number of overall misses
system.cpu2.icache.overall_misses::total           33                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4669536                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4669536                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4669536                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4669536                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4669536                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4669536                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       111767                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       111767                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       111767                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       111767                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       111767                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       111767                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000295                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000295                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000295                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000295                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000295                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000295                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 141501.090909                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 141501.090909                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 141501.090909                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 141501.090909                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 141501.090909                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 141501.090909                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           26                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           26                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           26                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3898617                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3898617                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3898617                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3898617                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3898617                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3898617                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000233                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000233                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000233                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000233                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 149946.807692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 149946.807692                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 149946.807692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 149946.807692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 149946.807692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 149946.807692                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   522                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               115427310                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   778                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              148364.151671                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   157.938284                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    98.061716                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.616946                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.383054                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        76541                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          76541                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        64390                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         64390                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          160                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          160                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          150                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       140931                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          140931                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       140931                       # number of overall hits
system.cpu2.dcache.overall_hits::total         140931                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1734                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1734                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           47                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1781                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1781                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1781                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1781                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    191187310                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    191187310                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4225220                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4225220                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    195412530                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    195412530                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    195412530                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    195412530                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        78275                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        78275                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        64437                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        64437                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       142712                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       142712                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       142712                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       142712                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.022153                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022153                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000729                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000729                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012480                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012480                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012480                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012480                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 110257.964245                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110257.964245                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 89898.297872                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 89898.297872                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 109720.679394                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 109720.679394                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 109720.679394                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 109720.679394                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          213                       # number of writebacks
system.cpu2.dcache.writebacks::total              213                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1215                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1215                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           44                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1259                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1259                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1259                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1259                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          519                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          519                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          522                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          522                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          522                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          522                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     45667516                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     45667516                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       205845                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       205845                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     45873361                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     45873361                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     45873361                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     45873361                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006630                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006630                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000047                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003658                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003658                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003658                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003658                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87991.360308                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87991.360308                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        68615                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        68615                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 87880.001916                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87880.001916                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 87880.001916                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87880.001916                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               476.566526                       # Cycle average of tags in use
system.cpu3.icache.total_refs               735274754                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   485                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1516030.420619                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    21.566526                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.034562                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.763728                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       113913                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         113913                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       113913                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          113913                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       113913                       # number of overall hits
system.cpu3.icache.overall_hits::total         113913                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.cpu3.icache.overall_misses::total           39                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6057628                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6057628                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6057628                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6057628                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6057628                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6057628                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       113952                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       113952                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       113952                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       113952                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       113952                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       113952                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000342                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000342                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000342                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000342                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000342                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000342                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 155323.794872                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 155323.794872                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 155323.794872                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 155323.794872                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 155323.794872                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 155323.794872                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           30                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           30                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4764843                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4764843                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4764843                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4764843                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4764843                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4764843                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000263                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000263                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000263                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000263                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 158828.100000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 158828.100000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 158828.100000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 158828.100000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 158828.100000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 158828.100000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   329                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               106620889                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              182257.929915                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   123.856363                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   132.143637                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.483814                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.516186                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        89273                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          89273                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        65565                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         65565                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          172                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          172                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          161                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          161                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       154838                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          154838                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       154838                       # number of overall hits
system.cpu3.dcache.overall_hits::total         154838                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          850                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          850                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data            7                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          857                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           857                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          857                       # number of overall misses
system.cpu3.dcache.overall_misses::total          857                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     81173876                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     81173876                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data       543521                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       543521                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data     81717397                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     81717397                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data     81717397                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     81717397                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        90123                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        90123                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        65572                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        65572                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          161                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          161                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       155695                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       155695                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       155695                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       155695                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009432                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009432                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000107                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000107                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005504                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005504                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005504                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005504                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 95498.677647                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 95498.677647                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 77645.857143                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77645.857143                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 95352.855309                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 95352.855309                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 95352.855309                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 95352.855309                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           70                       # number of writebacks
system.cpu3.dcache.writebacks::total               70                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          523                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          523                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            5                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          528                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          528                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          528                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          528                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          327                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          327                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          329                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          329                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          329                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          329                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     28010581                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     28010581                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       133506                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       133506                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     28144087                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     28144087                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     28144087                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     28144087                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003628                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003628                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002113                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002113                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002113                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002113                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 85659.269113                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85659.269113                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        66753                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        66753                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 85544.337386                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85544.337386                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 85544.337386                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85544.337386                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               537.941774                       # Cycle average of tags in use
system.cpu4.icache.total_refs               627179632                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1163598.575139                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    11.941774                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          526                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.019137                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842949                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.862086                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       113091                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         113091                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       113091                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          113091                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       113091                       # number of overall hits
system.cpu4.icache.overall_hits::total         113091                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.cpu4.icache.overall_misses::total           13                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      2262884                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2262884                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      2262884                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2262884                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      2262884                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2262884                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       113104                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       113104                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       113104                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       113104                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       113104                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       113104                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000115                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000115                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000115                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000115                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000115                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000115                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst       174068                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total       174068                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst       174068                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total       174068                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst       174068                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total       174068                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2127184                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2127184                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2127184                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2127184                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2127184                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2127184                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 163629.538462                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 163629.538462                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 163629.538462                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 163629.538462                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 163629.538462                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 163629.538462                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   397                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               147678895                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   653                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              226154.509954                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   136.680792                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   119.319208                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.533909                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.466091                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       170095                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         170095                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        28418                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         28418                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           66                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           66                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           66                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           66                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       198513                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          198513                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       198513                       # number of overall hits
system.cpu4.dcache.overall_hits::total         198513                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1356                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1356                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1356                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1356                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1356                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1356                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    138409985                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    138409985                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    138409985                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    138409985                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    138409985                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    138409985                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       171451                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       171451                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        28418                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        28418                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           66                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           66                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           66                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           66                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       199869                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       199869                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       199869                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       199869                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.007909                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.007909                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.006784                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.006784                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.006784                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.006784                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 102072.260324                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 102072.260324                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 102072.260324                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 102072.260324                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 102072.260324                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 102072.260324                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           40                       # number of writebacks
system.cpu4.dcache.writebacks::total               40                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          959                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          959                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          959                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          959                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          959                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          959                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          397                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          397                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          397                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     38138682                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     38138682                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     38138682                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     38138682                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     38138682                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     38138682                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002316                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002316                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001986                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001986                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001986                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001986                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 96067.209068                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 96067.209068                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 96067.209068                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 96067.209068                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 96067.209068                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 96067.209068                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               476.569096                       # Cycle average of tags in use
system.cpu5.icache.total_refs               735274784                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   485                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1516030.482474                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    21.569096                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.034566                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.763733                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       113943                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         113943                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       113943                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          113943                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       113943                       # number of overall hits
system.cpu5.icache.overall_hits::total         113943                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           39                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           39                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           39                       # number of overall misses
system.cpu5.icache.overall_misses::total           39                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5880891                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5880891                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5880891                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5880891                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5880891                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5880891                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       113982                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       113982                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       113982                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       113982                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       113982                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       113982                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000342                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000342                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000342                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000342                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000342                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000342                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 150792.076923                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 150792.076923                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 150792.076923                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 150792.076923                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 150792.076923                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 150792.076923                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           30                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           30                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           30                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4726630                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4726630                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4726630                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4726630                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4726630                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4726630                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000263                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000263                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000263                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000263                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 157554.333333                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 157554.333333                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 157554.333333                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 157554.333333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 157554.333333                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 157554.333333                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   329                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               106620836                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              182257.839316                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   123.872159                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   132.127841                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.483876                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.516124                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        89282                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          89282                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        65514                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         65514                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          162                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          162                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          160                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       154796                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          154796                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       154796                       # number of overall hits
system.cpu5.dcache.overall_hits::total         154796                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          856                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          856                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            5                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data          861                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           861                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data          861                       # number of overall misses
system.cpu5.dcache.overall_misses::total          861                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data     80459359                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     80459359                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data       355050                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total       355050                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data     80814409                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     80814409                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data     80814409                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     80814409                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        90138                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        90138                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        65519                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        65519                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       155657                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       155657                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       155657                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       155657                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009497                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009497                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000076                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000076                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005531                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005531                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005531                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005531                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 93994.578271                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 93994.578271                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data        71010                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        71010                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 93861.102207                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 93861.102207                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 93861.102207                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 93861.102207                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           72                       # number of writebacks
system.cpu5.dcache.writebacks::total               72                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          529                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          529                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            3                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          532                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          532                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          532                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          532                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          327                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          327                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            2                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          329                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          329                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          329                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          329                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     27647937                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     27647937                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       145052                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       145052                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     27792989                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     27792989                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     27792989                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     27792989                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003628                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003628                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002114                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002114                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002114                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002114                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 84550.266055                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 84550.266055                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        72526                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        72526                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 84477.170213                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 84477.170213                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 84477.170213                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 84477.170213                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               501.665007                       # Cycle average of tags in use
system.cpu6.icache.total_refs               735400289                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1464940.814741                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    12.665007                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          489                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.020296                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.783654                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.803950                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       109302                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         109302                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       109302                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          109302                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       109302                       # number of overall hits
system.cpu6.icache.overall_hits::total         109302                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           16                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           16                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           16                       # number of overall misses
system.cpu6.icache.overall_misses::total           16                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2458152                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2458152                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2458152                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2458152                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2458152                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2458152                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       109318                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       109318                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       109318                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       109318                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       109318                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       109318                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000146                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000146                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000146                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000146                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000146                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 153634.500000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 153634.500000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 153634.500000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 153634.500000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 153634.500000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 153634.500000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            3                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            3                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2144794                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2144794                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2144794                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2144794                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2144794                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2144794                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000119                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000119                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 164984.153846                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 164984.153846                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 164984.153846                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 164984.153846                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 164984.153846                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 164984.153846                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   975                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               122589007                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1231                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              99584.896019                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   190.023478                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    65.976522                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.742279                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.257721                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        82291                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          82291                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        66663                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         66663                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          133                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          133                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          132                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          132                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       148954                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          148954                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       148954                       # number of overall hits
system.cpu6.dcache.overall_hits::total         148954                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2208                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2208                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          332                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          332                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2540                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2540                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2540                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2540                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    273785534                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    273785534                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     58461235                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     58461235                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    332246769                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    332246769                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    332246769                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    332246769                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        84499                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        84499                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        66995                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        66995                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       151494                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       151494                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       151494                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       151494                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.026130                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.026130                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.004956                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.004956                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.016766                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.016766                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.016766                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.016766                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 123997.071558                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 123997.071558                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 176088.057229                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 176088.057229                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 130805.814567                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 130805.814567                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 130805.814567                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 130805.814567                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          495                       # number of writebacks
system.cpu6.dcache.writebacks::total              495                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1277                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1277                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          288                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          288                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1565                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1565                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1565                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1565                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          931                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          931                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           44                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           44                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          975                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          975                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          975                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          975                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     97916963                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     97916963                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      7051784                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      7051784                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    104968747                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    104968747                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    104968747                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    104968747                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.011018                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.011018                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000657                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000657                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006436                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006436                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006436                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006436                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 105173.966702                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 105173.966702                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 160267.818182                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 160267.818182                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 107660.253333                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 107660.253333                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 107660.253333                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 107660.253333                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               538.041894                       # Cycle average of tags in use
system.cpu7.icache.total_refs               627179614                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1163598.541744                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.041894                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          526                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.019298                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.842949                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.862247                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       113073                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         113073                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       113073                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          113073                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       113073                       # number of overall hits
system.cpu7.icache.overall_hits::total         113073                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.cpu7.icache.overall_misses::total           13                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2239386                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2239386                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2239386                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2239386                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2239386                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2239386                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       113086                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       113086                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       113086                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       113086                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       113086                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       113086                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000115                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000115                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000115                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000115                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000115                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000115                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 172260.461538                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 172260.461538                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 172260.461538                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 172260.461538                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 172260.461538                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 172260.461538                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2103486                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2103486                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2103486                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2103486                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2103486                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2103486                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 161806.615385                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 161806.615385                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 161806.615385                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 161806.615385                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 161806.615385                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 161806.615385                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   398                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               147678755                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   654                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              225808.493884                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   137.444971                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   118.555029                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.536894                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.463106                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       169963                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         169963                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        28410                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         28410                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           66                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           66                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           66                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           66                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       198373                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          198373                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       198373                       # number of overall hits
system.cpu7.dcache.overall_hits::total         198373                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1360                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1360                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1360                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1360                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1360                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1360                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    140682084                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    140682084                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    140682084                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    140682084                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    140682084                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    140682084                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       171323                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       171323                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        28410                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        28410                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           66                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           66                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           66                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           66                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       199733                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       199733                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       199733                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       199733                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.007938                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.007938                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.006809                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.006809                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.006809                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.006809                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 103442.708824                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 103442.708824                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 103442.708824                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 103442.708824                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 103442.708824                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 103442.708824                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           39                       # number of writebacks
system.cpu7.dcache.writebacks::total               39                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          961                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          961                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          961                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          961                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          961                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          961                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          399                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          399                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          399                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     38487666                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     38487666                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     38487666                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     38487666                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     38487666                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     38487666                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002329                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002329                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001998                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001998                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001998                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001998                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 96460.315789                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 96460.315789                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 96460.315789                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 96460.315789                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 96460.315789                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 96460.315789                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
