#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec 28 10:16:39 2023
# Process ID: 72636
# Current directory: C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent62636 C:\vivadoprojects\jsjzcyl-master\5_flowline_CPU\5_flowline_CPU.xpr
# Log file: C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/vivado.log
# Journal file: C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/vivadoprojects/jsjzcyl-master/5_flowline_CPU/5_flowline_CPU.xpr
update_compile_order -fileset sources_1
launch_simulation
source openmips_min_sopc_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/clk}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rst}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_data_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_ce_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_data_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_data_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_we_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_sel_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_ce_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/pc}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_pc_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_inst_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_aluop_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_alusel_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_reg1_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_reg2_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_wreg_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_wd_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_is_in_delayslot_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_link_address_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_inst_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_aluop_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_alusel_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg1_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg2_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wreg_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wd_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_is_in_delayslot_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_link_address_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_inst_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wreg_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wd_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wdata_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_hi_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_lo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_whilo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_aluop_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_mem_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg1_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg2_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wreg_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wd_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wdata_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_hi_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_lo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_whilo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_aluop_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_mem_addr_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_reg1_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_reg2_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wreg_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wd_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wdata_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_hi_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_lo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_whilo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_LLbit_value_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_LLbit_we_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_wreg_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_wd_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_wdata_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_hi_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_lo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_whilo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_LLbit_value_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_LLbit_we_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg1_read}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg2_read}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg1_data}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg2_data}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg1_addr}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg2_addr}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hi}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/lo}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hilo_temp_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/cnt_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hilo_temp_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/cnt_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_result}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_ready}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_opdata1}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_opdata2}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_start}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_annul}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/signed_div}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/is_in_delayslot_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/is_in_delayslot_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/next_inst_in_delayslot_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_branch_flag_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/branch_target_address}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/stall}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/stallreq_from_id}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/stallreq_from_ex}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/LLbit_o}} 
close_sim
launch_simulation
source openmips_min_sopc_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/clk}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rst}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_data_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_ce_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_data_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_data_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_we_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_sel_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_ce_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/pc}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_pc_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_inst_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_aluop_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_alusel_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_reg1_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_reg2_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_wreg_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_wd_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_is_in_delayslot_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_link_address_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_inst_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_aluop_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_alusel_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg1_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg2_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wreg_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wd_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_is_in_delayslot_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_link_address_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_inst_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wreg_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wd_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wdata_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_hi_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_lo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_whilo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_aluop_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_mem_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg1_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg2_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wreg_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wd_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wdata_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_hi_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_lo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_whilo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_aluop_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_mem_addr_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_reg1_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_reg2_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wreg_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wd_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wdata_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_hi_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_lo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_whilo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_LLbit_value_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_LLbit_we_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_wreg_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_wd_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_wdata_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_hi_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_lo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_whilo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_LLbit_value_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_LLbit_we_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg1_read}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg2_read}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg1_data}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg2_data}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg1_addr}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg2_addr}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hi}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/lo}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hilo_temp_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/cnt_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hilo_temp_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/cnt_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_result}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_ready}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_opdata1}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_opdata2}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_start}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_annul}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/signed_div}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/is_in_delayslot_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/is_in_delayslot_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/next_inst_in_delayslot_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_branch_flag_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/branch_target_address}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/stall}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/stallreq_from_id}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/stallreq_from_ex}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/LLbit_o}} 
close_sim
launch_simulation
source openmips_min_sopc_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/clk}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rst}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_data_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_ce_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_data_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_data_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_we_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_sel_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_ce_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/pc}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_pc_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_inst_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_aluop_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_alusel_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_reg1_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_reg2_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_wreg_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_wd_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_is_in_delayslot_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_link_address_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_inst_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_aluop_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_alusel_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg1_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg2_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wreg_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wd_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_is_in_delayslot_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_link_address_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_inst_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wreg_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wd_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wdata_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_hi_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_lo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_whilo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_aluop_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_mem_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg1_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg2_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wreg_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wd_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wdata_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_hi_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_lo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_whilo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_aluop_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_mem_addr_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_reg1_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_reg2_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wreg_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wd_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wdata_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_hi_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_lo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_whilo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_LLbit_value_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_LLbit_we_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_wreg_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_wd_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_wdata_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_hi_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_lo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_whilo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_LLbit_value_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_LLbit_we_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg1_read}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg2_read}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg1_data}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg2_data}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg1_addr}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg2_addr}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hi}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/lo}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hilo_temp_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/cnt_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hilo_temp_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/cnt_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_result}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_ready}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_opdata1}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_opdata2}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_start}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_annul}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/signed_div}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/is_in_delayslot_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/is_in_delayslot_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/next_inst_in_delayslot_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_branch_flag_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/branch_target_address}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/stall}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/stallreq_from_id}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/stallreq_from_ex}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/LLbit_o}} 
close_sim
launch_simulation
source openmips_min_sopc_tb.tcl
current_wave_config {Untitled 4}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/clk}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rst}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_data_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_ce_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_data_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_data_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_we_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_sel_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_ce_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/pc}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_pc_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_inst_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_aluop_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_alusel_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_reg1_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_reg2_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_wreg_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_w_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_is_in_delayslot_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_link_address_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_inst_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_aluop_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_alusel_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg1_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg2_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wreg_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wd_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_is_in_delayslot_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_link_address_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_inst_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wreg_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_w_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wdata_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_hi_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_lo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_whilo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_aluop_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_mem_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg1_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg2_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wreg_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wd_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wdata_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_hi_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_lo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_whilo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_aluop_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_mem_addr_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_reg1_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_reg2_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wreg_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_w_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wdata_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_hi_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_lo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_whilo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_LLbit_value_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_LLbit_we_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_wreg_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_wd_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_wdata_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_hi_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_lo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_whilo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_LLbit_value_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_LLbit_we_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg1_read}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg2_read}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg1_data}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg2_data}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg1_addr}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg2_addr}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hi}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/lo}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hilo_temp_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/cnt_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hilo_temp_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/cnt_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_result}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_ready}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_opdata1}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_opdata2}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_start}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_annul}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/signed_div}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/is_in_delayslot_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/is_in_delayslot_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/next_inst_in_delayslot_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_branch_flag_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/branch_target_address}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/stall}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/stallreq_from_id}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/stallreq_from_ex}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/LLbit_o}} 
close_sim
launch_simulation
source openmips_min_sopc_tb.tcl
current_wave_config {Untitled 5}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/clk}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rst}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_data_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_ce_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_data_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_data_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_we_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_sel_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_ce_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/pc}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_pc_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_inst_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_aluop_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_alusel_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_reg1_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_reg2_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_wreg_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_w_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_is_in_delayslot_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_link_address_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_inst_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_aluop_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_alusel_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg1_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg2_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wreg_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wd_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_is_in_delayslot_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_link_address_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_inst_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wreg_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_w_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wdata_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_hi_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_lo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_whilo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_aluop_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_mem_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg1_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg2_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wreg_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wd_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wdata_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_hi_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_lo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_whilo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_aluop_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_mem_addr_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_reg1_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_reg2_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wreg_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_w_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wdata_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_hi_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_lo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_whilo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_LLbit_value_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_LLbit_we_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_wreg_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_wd_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_wdata_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_hi_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_lo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_whilo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_LLbit_value_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_LLbit_we_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg1_read}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg2_read}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg1_data}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg2_data}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg1_addr}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg2_addr}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hi}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/lo}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hilo_temp_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/cnt_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hilo_temp_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/cnt_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_result}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_ready}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_opdata1}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_opdata2}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_start}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_annul}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/signed_div}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/is_in_delayslot_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/is_in_delayslot_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/next_inst_in_delayslot_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_branch_flag_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/branch_target_address}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/stall}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/stallreq_from_id}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/stallreq_from_ex}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/LLbit_o}} 
close_sim
launch_simulation
source openmips_min_sopc_tb.tcl
current_wave_config {Untitled 6}
log_wave {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/clk} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rst} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_data_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_addr_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_ce_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_data_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_addr_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_data_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_we_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_sel_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_ce_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/pc} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_pc_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_inst_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_aluop_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_alusel_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_reg1_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_reg2_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_wreg_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_w_addr_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_is_in_delayslot_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_link_address_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_inst_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_aluop_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_alusel_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg1_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg2_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wreg_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wd_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_is_in_delayslot_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_link_address_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_inst_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wreg_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_w_addr_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wdata_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_hi_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_lo_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_whilo_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_aluop_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_mem_addr_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg1_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg2_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wreg_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wd_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wdata_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_hi_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_lo_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_whilo_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_aluop_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_mem_addr_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_reg1_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_reg2_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wreg_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_w_addr_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wdata_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_hi_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_lo_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_whilo_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_LLbit_value_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_LLbit_we_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_wreg_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_wd_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_wdata_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_hi_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_lo_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_whilo_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_LLbit_value_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_LLbit_we_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg1_read} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg2_read} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg1_data} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg2_data} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg1_addr} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg2_addr} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hi} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/lo} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hilo_temp_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/cnt_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hilo_temp_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/cnt_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_result} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_ready} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_opdata1} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_opdata2} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_start} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_annul} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/signed_div} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/is_in_delayslot_i} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/is_in_delayslot_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/next_inst_in_delayslot_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_branch_flag_o} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/branch_target_address} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/stall} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/stallreq_from_id} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/stallreq_from_ex} {/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/LLbit_o} 
current_wave_config {Untitled 6}
add_wave {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/clk}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rst}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_data_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/rom_ce_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_data_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_data_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_we_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_sel_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ram_ce_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/pc}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_pc_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_inst_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_aluop_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_alusel_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_reg1_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_reg2_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_wreg_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_w_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_is_in_delayslot_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_link_address_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_inst_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_aluop_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_alusel_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg1_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg2_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wreg_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wd_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_is_in_delayslot_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_link_address_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_inst_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wreg_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_w_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_wdata_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_hi_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_lo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_whilo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_aluop_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_mem_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg1_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_reg2_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wreg_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wd_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wdata_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_hi_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_lo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_whilo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_aluop_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_mem_addr_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_reg1_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_reg2_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wreg_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_w_addr_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_wdata_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_hi_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_lo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_whilo_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_LLbit_value_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_LLbit_we_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_wreg_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_wd_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_wdata_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_hi_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_lo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_whilo_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_LLbit_value_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_LLbit_we_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg1_read}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg2_read}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg1_data}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg2_data}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg1_addr}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/reg2_addr}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hi}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/lo}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hilo_temp_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/cnt_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hilo_temp_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/cnt_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_result}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_ready}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_opdata1}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_opdata2}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_start}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_annul}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/signed_div}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/is_in_delayslot_i}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/is_in_delayslot_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/next_inst_in_delayslot_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/id_branch_flag_o}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/branch_target_address}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/stall}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/stallreq_from_id}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/stallreq_from_ex}} {{/openmips_min_sopc_tb/openmips_min_sopc0/openmips0/LLbit_o}} 
close_sim
