
Lab1_444.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000113c  080001c0  080001c0  000011c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000844  080012fc  080012fc  000022fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001b40  08001b40  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001b40  08001b40  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001b40  08001b40  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001b40  08001b40  00002b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001b44  08001b44  00002b44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001b48  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001b54  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001b54  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_line   00007fdd  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 0000008c  00000000  00000000  0000b019  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   000096e6  00000000  00000000  0000b0a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001b8a  00000000  00000000  0001478b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000005c0  00000000  00000000  00016318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000ff2f8  00000000  00000000  000168d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_loclists 00001570  00000000  00000000  00115bd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 000004b8  00000000  00000000  00117140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  00029a72  00000000  00000000  001175f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      000000b8  00000000  00000000  0014106a  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00000afc  00000000  00000000  00141124  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    000001f4  00000000  00000000  00141c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 00000020  00000000  00000000  00141e14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	2000000c 	.word	0x2000000c
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080012e4 	.word	0x080012e4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000010 	.word	0x20000010
 80001fc:	080012e4 	.word	0x080012e4

08000200 <asmTrans>:
 * 3. float phi     -> S1 (Floats go to S-registers)
 * 4. uint32_t iter -> R1 string
 */

asmTrans:
    PUSH {R4, LR}
 8000200:	b510      	push	{r4, lr}
    VPUSH {S16-S23}
 8000202:	ed2d 8a08 	vpush	{s16-s23}

    MOV R4, R1              // Move counter to R4, in R1 it disappears because its a volatile register and CMSIS-DSP function probably uses R1 and value is lost.
 8000206:	460c      	mov	r4, r1
    CMP R4, #0              // if 0 iterations do nothing
 8000208:	2c00      	cmp	r4, #0
    BEQ done
 800020a:	d025      	beq.n	8000258 <done>

    // Load inputs to safe registers
    VLDR.f32 S16, [R0]      // S16 = x
 800020c:	ed90 8a00 	vldr	s16, [r0]
    VMOV.f32 S17, S0        // S17 = omega
 8000210:	eef0 8a40 	vmov.f32	s17, s0
    VMOV.f32 S18, S1        // S18 = phi
 8000214:	eeb0 9a60 	vmov.f32	s18, s1

    // Load 2.0
    VMOV.f32 S23, #2.0
 8000218:	eef0 ba00 	vmov.f32	s23, #0	@ 0x40000000  2.0

0800021c <loop>:

loop:
    // Calculate Angle = (omega * x) + phi
    VMOV.f32 S19, S18       // S19 = phi
 800021c:	eef0 9a49 	vmov.f32	s19, s18
    VMLA.f32 S19, S16, S17  // S19 += x * omega
 8000220:	ee48 9a28 	vmla.f32	s19, s16, s17

    //  Cosine
    VMOV.f32 S0, S19        // Put angle in S0
 8000224:	eeb0 0a69 	vmov.f32	s0, s19
    BL arm_cos_f32
 8000228:	f000 ffe6 	bl	80011f8 <arm_cos_f32>
    VMOV.f32 S20, S0        // S20 = cos(angle)
 800022c:	eeb0 aa40 	vmov.f32	s20, s0

    //  Sine
    VMOV.f32 S0, S19
 8000230:	eeb0 0a69 	vmov.f32	s0, s19
    BL arm_sin_f32
 8000234:	f000 ff9a 	bl	800116c <arm_sin_f32>
    VMOV.f32 S21, S0        // S21 = sin(angle)
 8000238:	eef0 aa40 	vmov.f32	s21, s0

    // f'(x) = 2x + w*sin
    VMUL.f32 S22, S16, S23  // S22 = x * 2.0
 800023c:	ee28 ba2b 	vmul.f32	s22, s16, s23
    VMLA.f32 S22, S17, S21  // S22 += omega * sin
 8000240:	ee08 baaa 	vmla.f32	s22, s17, s21

    // f(x) = x^2 - cos
    VMUL.f32 S21, S16, S16  // S21 = x^2
 8000244:	ee68 aa08 	vmul.f32	s21, s16, s16
    VSUB.f32 S21, S21, S20  // S21 = x^2 - cos
 8000248:	ee7a aaca 	vsub.f32	s21, s21, s20

    // x = x - (f(x) / f'(x))
    VDIV.f32 S21, S21, S22  // Divide
 800024c:	eeca aa8b 	vdiv.f32	s21, s21, s22
    VSUB.f32 S16, S16, S21  // x = x - result
 8000250:	ee38 8a6a 	vsub.f32	s16, s16, s21

    // Loop
    SUBS R4, R4, #1         // Decrement counter
 8000254:	3c01      	subs	r4, #1
    BNE loop                // If not 0, go back up
 8000256:	d1e1      	bne.n	800021c <loop>

08000258 <done>:

done:
    VSTR.f32 S16, [R0]      // Save final x back to pointer
 8000258:	ed80 8a00 	vstr	s16, [r0]
    VPOP {S16-S23}
 800025c:	ecbd 8a08 	vpop	{s16-s23}
    POP {R4, PC}
 8000260:	bd10      	pop	{r4, pc}

08000262 <armSquareRoot>:
	//extern void armSquareRoot(float input, float *output);
	// R0 = input pointer
	// R1 = output pointer

armSquareRoot:
	VSQRT.f32	S0, S0
 8000262:	eeb1 0ac0 	vsqrt.f32	s0, s0
	VSTR.f32 	S0, [R0]
 8000266:	ed80 0a00 	vstr	s0, [r0]
	BX LR
 800026a:	4770      	bx	lr

0800026c <cSquareRoot>:

#include "main.h"
#include "arm_math.h"

void cSquareRoot(float x, float *result) {
    if (x <= 0.0f) {
 800026c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8000270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000274:	d91d      	bls.n	80002b2 <cSquareRoot+0x46>
    //float output;
    while (i < max_iterations) {
        x_next = 0.5 * (x_n + (x / x_n));

        // Check if the change is smaller than our tolerance
        if (fabs(x_next - x_n) < epsilon)
 8000276:	eddf 5a11 	vldr	s11, [pc, #68]	@ 80002bc <cSquareRoot+0x50>
    float x_n = x; // Initial guess
 800027a:	eeb0 7a40 	vmov.f32	s14, s0
 800027e:	2364      	movs	r3, #100	@ 0x64
        x_next = 0.5 * (x_n + (x / x_n));
 8000280:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8000284:	e001      	b.n	800028a <cSquareRoot+0x1e>
    while (i < max_iterations) {
 8000286:	3b01      	subs	r3, #1
 8000288:	d010      	beq.n	80002ac <cSquareRoot+0x40>
        x_next = 0.5 * (x_n + (x / x_n));
 800028a:	eec0 6a07 	vdiv.f32	s13, s0, s14
 800028e:	eef0 7a47 	vmov.f32	s15, s14
 8000292:	ee36 7a87 	vadd.f32	s14, s13, s14
 8000296:	ee27 7a06 	vmul.f32	s14, s14, s12
        if (fabs(x_next - x_n) < epsilon)
 800029a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800029e:	eef0 7ae7 	vabs.f32	s15, s15
 80002a2:	eef4 7ae5 	vcmpe.f32	s15, s11
 80002a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80002aa:	d5ec      	bpl.n	8000286 <cSquareRoot+0x1a>
    	*result = 0.0f;
 80002ac:	ed80 7a00 	vstr	s14, [r0]
            break;
        x_n = x_next;
        i++;
    }
    *result = x_next;
}
 80002b0:	4770      	bx	lr
 80002b2:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80002c0 <cSquareRoot+0x54>
    	*result = 0.0f;
 80002b6:	ed80 7a00 	vstr	s14, [r0]
}
 80002ba:	4770      	bx	lr
 80002bc:	358637bd 	.word	0x358637bd
 80002c0:	00000000 	.word	0x00000000

080002c4 <cTrans>:
 */

#include "lab1math.h"
#include "arm_math.h"

void cTrans(float *x, float omega, float phi, uint32_t iterations) {
 80002c4:	b570      	push	{r4, r5, r6, lr}
 80002c6:	4606      	mov	r6, r0
 80002c8:	ed2d 8b06 	vpush	{d8-d10}
    float current_x = *x;
 80002cc:	edd0 8a00 	vldr	s17, [r0]
    float f_x;      // Function value
    float f_prime_x; // Derivative value
    float angle;    // omega * x + phi
    float cos_val, sin_val;

    for (uint32_t i = 0; i < iterations; i++) {
 80002d0:	b349      	cbz	r1, 8000326 <cTrans+0x62>
 80002d2:	eeb0 9a40 	vmov.f32	s18, s0
 80002d6:	eef0 9a60 	vmov.f32	s19, s1
 80002da:	460d      	mov	r5, r1
 80002dc:	2400      	movs	r4, #0

        // f(x) = x^2 - cos(omega*x + phi)
        f_x = (current_x * current_x) - cos_val;

        // f'(x) = 2x + omega * sin(omega*x + phi)
        f_prime_x = (2.0f * current_x) + (omega * sin_val);
 80002de:	eeb0 aa00 	vmov.f32	s20, #0	@ 0x40000000  2.0
        angle = (omega * current_x) + phi;
 80002e2:	eeb0 8a69 	vmov.f32	s16, s19
 80002e6:	eea9 8a28 	vfma.f32	s16, s18, s17
    for (uint32_t i = 0; i < iterations; i++) {
 80002ea:	3401      	adds	r4, #1
        cos_val = arm_cos_f32(angle);
 80002ec:	eeb0 0a48 	vmov.f32	s0, s16
 80002f0:	f000 ff82 	bl	80011f8 <arm_cos_f32>
 80002f4:	eef0 7a40 	vmov.f32	s15, s0
        sin_val = arm_sin_f32(angle);
 80002f8:	eeb0 0a48 	vmov.f32	s0, s16
        cos_val = arm_cos_f32(angle);
 80002fc:	eeb0 8a67 	vmov.f32	s16, s15
        sin_val = arm_sin_f32(angle);
 8000300:	f000 ff34 	bl	800116c <arm_sin_f32>
        f_prime_x = (2.0f * current_x) + (omega * sin_val);
 8000304:	ee69 7a00 	vmul.f32	s15, s18, s0
 8000308:	eee8 7a8a 	vfma.f32	s15, s17, s20

        // Update x = x - f(x)/f'(x)
        if (f_prime_x != 0.0f) {
 800030c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000314:	d005      	beq.n	8000322 <cTrans+0x5e>
        f_x = (current_x * current_x) - cos_val;
 8000316:	ee98 8aa8 	vfnms.f32	s16, s17, s17
            current_x = current_x - (f_x / f_prime_x);
 800031a:	ee88 7a27 	vdiv.f32	s14, s16, s15
 800031e:	ee78 8ac7 	vsub.f32	s17, s17, s14
    for (uint32_t i = 0; i < iterations; i++) {
 8000322:	42a5      	cmp	r5, r4
 8000324:	d1dd      	bne.n	80002e2 <cTrans+0x1e>
        }
    }
    *x = current_x;
 8000326:	edc6 8a00 	vstr	s17, [r6]
}
 800032a:	ecbd 8b06 	vpop	{d8-d10}
 800032e:	bd70      	pop	{r4, r5, r6, pc}

08000330 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000330:	b510      	push	{r4, lr}
 8000332:	b098      	sub	sp, #96	@ 0x60
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000334:	2244      	movs	r2, #68	@ 0x44
 8000336:	2100      	movs	r1, #0
 8000338:	a806      	add	r0, sp, #24
 800033a:	f000 ffa7 	bl	800128c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800033e:	2000      	movs	r0, #0
 8000340:	e9cd 0001 	strd	r0, r0, [sp, #4]
 8000344:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8000348:	9005      	str	r0, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800034a:	f000 f9d3 	bl	80006f4 <HAL_PWREx_ControlVoltageScaling>
 800034e:	b108      	cbz	r0, 8000354 <SystemClock_Config+0x24>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000350:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000352:	e7fe      	b.n	8000352 <SystemClock_Config+0x22>
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000354:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 80003b0 <SystemClock_Config+0x80>
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000358:	2301      	movs	r3, #1
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800035a:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800035e:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 80003b8 <SystemClock_Config+0x88>
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000362:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000366:	233c      	movs	r3, #60	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000368:	2202      	movs	r2, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800036a:	2110      	movs	r1, #16
  RCC_OscInitStruct.PLL.PLLN = 60;
 800036c:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800036e:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000370:	2360      	movs	r3, #96	@ 0x60
 8000372:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000374:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000378:	9106      	str	r1, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800037a:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800037c:	9216      	str	r2, [sp, #88]	@ 0x58
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800037e:	f000 fabd 	bl	80008fc <HAL_RCC_OscConfig>
 8000382:	4603      	mov	r3, r0
 8000384:	b108      	cbz	r0, 800038a <SystemClock_Config+0x5a>
 8000386:	b672      	cpsid	i
  while (1)
 8000388:	e7fe      	b.n	8000388 <SystemClock_Config+0x58>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800038a:	240f      	movs	r4, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800038c:	2203      	movs	r2, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800038e:	2105      	movs	r1, #5
 8000390:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000392:	e9cd 4201 	strd	r4, r2, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000396:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800039a:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800039c:	f000 fdc4 	bl	8000f28 <HAL_RCC_ClockConfig>
 80003a0:	b108      	cbz	r0, 80003a6 <SystemClock_Config+0x76>
 80003a2:	b672      	cpsid	i
  while (1)
 80003a4:	e7fe      	b.n	80003a4 <SystemClock_Config+0x74>
}
 80003a6:	b018      	add	sp, #96	@ 0x60
 80003a8:	bd10      	pop	{r4, pc}
 80003aa:	bf00      	nop
 80003ac:	f3af 8000 	nop.w
 80003b0:	00000002 	.word	0x00000002
 80003b4:	00000002 	.word	0x00000002
 80003b8:	00000001 	.word	0x00000001
 80003bc:	00000000 	.word	0x00000000

080003c0 <main>:
{
 80003c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80003c4:	ed2d 8b02 	vpush	{d8}
 80003c8:	b084      	sub	sp, #16
  HAL_Init();
 80003ca:	f000 f8e7 	bl	800059c <HAL_Init>
  SystemClock_Config();
 80003ce:	f7ff ffaf 	bl	8000330 <SystemClock_Config>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003d2:	4b2d      	ldr	r3, [pc, #180]	@ (8000488 <main+0xc8>)
		armSquareRoot(x, &result);
 80003d4:	ed9f 8a2d 	vldr	s16, [pc, #180]	@ 800048c <main+0xcc>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003d8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80003da:	f8df 80b4 	ldr.w	r8, [pc, #180]	@ 8000490 <main+0xd0>
 80003de:	f042 0202 	orr.w	r2, r2, #2
 80003e2:	64da      	str	r2, [r3, #76]	@ 0x4c
 80003e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003e6:	f003 0302 	and.w	r3, r3, #2
 80003ea:	9303      	str	r3, [sp, #12]
  float x_c = 1.0f;
 80003ec:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
  float result = 0;
 80003f0:	2000      	movs	r0, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003f2:	9b03      	ldr	r3, [sp, #12]
  float result = 0;
 80003f4:	9000      	str	r0, [sp, #0]
  float x_c = 1.0f;
 80003f6:	9101      	str	r1, [sp, #4]
  float x_asm = 1.0f;
 80003f8:	9102      	str	r1, [sp, #8]
	ITM_Port32(31) = 1;
 80003fa:	f04f 4660 	mov.w	r6, #3758096384	@ 0xe0000000
 80003fe:	2701      	movs	r7, #1
 8000400:	67f7      	str	r7, [r6, #124]	@ 0x7c
 8000402:	f44f 747a 	mov.w	r4, #1000	@ 0x3e8
		armSquareRoot(x, &result);
 8000406:	eeb0 0a48 	vmov.f32	s0, s16
 800040a:	4668      	mov	r0, sp
 800040c:	f7ff ff29 	bl	8000262 <armSquareRoot>
	for (uint32_t i=0; i<1000; i++)
 8000410:	3c01      	subs	r4, #1
 8000412:	d1f8      	bne.n	8000406 <main+0x46>
	ITM_Port32(31) = 2;
 8000414:	2202      	movs	r2, #2
	ITM_Port32(31) = 3;
 8000416:	2303      	movs	r3, #3
	ITM_Port32(31) = 2;
 8000418:	67f2      	str	r2, [r6, #124]	@ 0x7c
	ITM_Port32(31) = 3;
 800041a:	f44f 747a 	mov.w	r4, #1000	@ 0x3e8
 800041e:	f8cd 8000 	str.w	r8, [sp]
 8000422:	67f3      	str	r3, [r6, #124]	@ 0x7c
		cSquareRoot(x, &result);
 8000424:	eeb0 0a48 	vmov.f32	s0, s16
 8000428:	4668      	mov	r0, sp
 800042a:	f7ff ff1f 	bl	800026c <cSquareRoot>
	for (uint32_t i=0; i<1000; i++)
 800042e:	3c01      	subs	r4, #1
 8000430:	d1f8      	bne.n	8000424 <main+0x64>
	ITM_Port32(31) = 4;
 8000432:	2204      	movs	r2, #4
	  ITM_Port32(31) = 5;
 8000434:	2305      	movs	r3, #5
	ITM_Port32(31) = 4;
 8000436:	67f2      	str	r2, [r6, #124]	@ 0x7c
	  ITM_Port32(31) = 5;
 8000438:	2464      	movs	r4, #100	@ 0x64
 800043a:	67f3      	str	r3, [r6, #124]	@ 0x7c
	      x_c = 1.0f;
 800043c:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
	      cTrans(&x_c, omega, phi, iterations);
 8000440:	210a      	movs	r1, #10
 8000442:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 8000446:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800044a:	a801      	add	r0, sp, #4
	      x_c = 1.0f;
 800044c:	9501      	str	r5, [sp, #4]
	      cTrans(&x_c, omega, phi, iterations);
 800044e:	f7ff ff39 	bl	80002c4 <cTrans>
	  for(int k=0; k<100; k++) {
 8000452:	3c01      	subs	r4, #1
 8000454:	d1f4      	bne.n	8000440 <main+0x80>
	  ITM_Port32(31) = 6;
 8000456:	2206      	movs	r2, #6
	  ITM_Port32(31) = 7;
 8000458:	2307      	movs	r3, #7
	  ITM_Port32(31) = 6;
 800045a:	67f2      	str	r2, [r6, #124]	@ 0x7c
	  ITM_Port32(31) = 7;
 800045c:	2464      	movs	r4, #100	@ 0x64
 800045e:	67f3      	str	r3, [r6, #124]	@ 0x7c
	      x_asm = 1.0f;
 8000460:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
	      asmTrans(&x_asm, omega, phi, iterations);
 8000464:	210a      	movs	r1, #10
 8000466:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 800046a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800046e:	a802      	add	r0, sp, #8
	      x_asm = 1.0f;
 8000470:	9502      	str	r5, [sp, #8]
	      asmTrans(&x_asm, omega, phi, iterations);
 8000472:	f7ff fec5 	bl	8000200 <asmTrans>
	  for(int k=0; k<100; k++) {
 8000476:	3c01      	subs	r4, #1
 8000478:	d1f4      	bne.n	8000464 <main+0xa4>
	  ITM_Port32(31) = 8;
 800047a:	2308      	movs	r3, #8
 800047c:	67f3      	str	r3, [r6, #124]	@ 0x7c
	  HAL_Delay(1000);
 800047e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000482:	f000 f8ad 	bl	80005e0 <HAL_Delay>
	ITM_Port32(31) = 1;
 8000486:	e7bb      	b.n	8000400 <main+0x40>
 8000488:	40021000 	.word	0x40021000
 800048c:	454d5000 	.word	0x454d5000
 8000490:	4265427a 	.word	0x4265427a

08000494 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000494:	4b0a      	ldr	r3, [pc, #40]	@ (80004c0 <HAL_MspInit+0x2c>)
 8000496:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000498:	f042 0201 	orr.w	r2, r2, #1
{
 800049c:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800049e:	661a      	str	r2, [r3, #96]	@ 0x60
 80004a0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80004a2:	f002 0201 	and.w	r2, r2, #1
 80004a6:	9200      	str	r2, [sp, #0]
 80004a8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004aa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80004ac:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80004b0:	659a      	str	r2, [r3, #88]	@ 0x58
 80004b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80004b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004bc:	b002      	add	sp, #8
 80004be:	4770      	bx	lr
 80004c0:	40021000 	.word	0x40021000

080004c4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80004c4:	e7fe      	b.n	80004c4 <NMI_Handler>
 80004c6:	bf00      	nop

080004c8 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004c8:	e7fe      	b.n	80004c8 <HardFault_Handler>
 80004ca:	bf00      	nop

080004cc <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004cc:	e7fe      	b.n	80004cc <MemManage_Handler>
 80004ce:	bf00      	nop

080004d0 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004d0:	e7fe      	b.n	80004d0 <BusFault_Handler>
 80004d2:	bf00      	nop

080004d4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004d4:	e7fe      	b.n	80004d4 <UsageFault_Handler>
 80004d6:	bf00      	nop

080004d8 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop

080004e4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004e4:	f000 b86a 	b.w	80005bc <HAL_IncTick>

080004e8 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80004e8:	4a03      	ldr	r2, [pc, #12]	@ (80004f8 <SystemInit+0x10>)
 80004ea:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80004ee:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80004f2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80004f6:	4770      	bx	lr
 80004f8:	e000ed00 	.word	0xe000ed00

080004fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80004fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000534 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000500:	f7ff fff2 	bl	80004e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000504:	480c      	ldr	r0, [pc, #48]	@ (8000538 <LoopForever+0x6>)
  ldr r1, =_edata
 8000506:	490d      	ldr	r1, [pc, #52]	@ (800053c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000508:	4a0d      	ldr	r2, [pc, #52]	@ (8000540 <LoopForever+0xe>)
  movs r3, #0
 800050a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800050c:	e002      	b.n	8000514 <LoopCopyDataInit>

0800050e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800050e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000510:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000512:	3304      	adds	r3, #4

08000514 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000514:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000516:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000518:	d3f9      	bcc.n	800050e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800051a:	4a0a      	ldr	r2, [pc, #40]	@ (8000544 <LoopForever+0x12>)
  ldr r4, =_ebss
 800051c:	4c0a      	ldr	r4, [pc, #40]	@ (8000548 <LoopForever+0x16>)
  movs r3, #0
 800051e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000520:	e001      	b.n	8000526 <LoopFillZerobss>

08000522 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000522:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000524:	3204      	adds	r2, #4

08000526 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000526:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000528:	d3fb      	bcc.n	8000522 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800052a:	f000 feb7 	bl	800129c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800052e:	f7ff ff47 	bl	80003c0 <main>

08000532 <LoopForever>:

LoopForever:
    b LoopForever
 8000532:	e7fe      	b.n	8000532 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000534:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8000538:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800053c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000540:	08001b48 	.word	0x08001b48
  ldr r2, =_sbss
 8000544:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000548:	2000002c 	.word	0x2000002c

0800054c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800054c:	e7fe      	b.n	800054c <ADC1_IRQHandler>
	...

08000550 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000550:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000552:	4b0f      	ldr	r3, [pc, #60]	@ (8000590 <HAL_InitTick+0x40>)
 8000554:	781b      	ldrb	r3, [r3, #0]
 8000556:	b90b      	cbnz	r3, 800055c <HAL_InitTick+0xc>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8000558:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 800055a:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800055c:	490d      	ldr	r1, [pc, #52]	@ (8000594 <HAL_InitTick+0x44>)
 800055e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000562:	4605      	mov	r5, r0
 8000564:	fbb2 f3f3 	udiv	r3, r2, r3
 8000568:	6808      	ldr	r0, [r1, #0]
 800056a:	fbb0 f0f3 	udiv	r0, r0, r3
 800056e:	f000 f897 	bl	80006a0 <HAL_SYSTICK_Config>
 8000572:	4604      	mov	r4, r0
 8000574:	2800      	cmp	r0, #0
 8000576:	d1ef      	bne.n	8000558 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000578:	2d0f      	cmp	r5, #15
 800057a:	d8ed      	bhi.n	8000558 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800057c:	4602      	mov	r2, r0
 800057e:	4629      	mov	r1, r5
 8000580:	f04f 30ff 	mov.w	r0, #4294967295
 8000584:	f000 f850 	bl	8000628 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000588:	4b03      	ldr	r3, [pc, #12]	@ (8000598 <HAL_InitTick+0x48>)
 800058a:	4620      	mov	r0, r4
 800058c:	601d      	str	r5, [r3, #0]
}
 800058e:	bd38      	pop	{r3, r4, r5, pc}
 8000590:	20000004 	.word	0x20000004
 8000594:	20000000 	.word	0x20000000
 8000598:	20000008 	.word	0x20000008

0800059c <HAL_Init>:
{
 800059c:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800059e:	2003      	movs	r0, #3
 80005a0:	f000 f830 	bl	8000604 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005a4:	2000      	movs	r0, #0
 80005a6:	f7ff ffd3 	bl	8000550 <HAL_InitTick>
 80005aa:	b110      	cbz	r0, 80005b2 <HAL_Init+0x16>
    status = HAL_ERROR;
 80005ac:	2401      	movs	r4, #1
}
 80005ae:	4620      	mov	r0, r4
 80005b0:	bd10      	pop	{r4, pc}
 80005b2:	4604      	mov	r4, r0
    HAL_MspInit();
 80005b4:	f7ff ff6e 	bl	8000494 <HAL_MspInit>
}
 80005b8:	4620      	mov	r0, r4
 80005ba:	bd10      	pop	{r4, pc}

080005bc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80005bc:	4a03      	ldr	r2, [pc, #12]	@ (80005cc <HAL_IncTick+0x10>)
 80005be:	4b04      	ldr	r3, [pc, #16]	@ (80005d0 <HAL_IncTick+0x14>)
 80005c0:	6811      	ldr	r1, [r2, #0]
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	440b      	add	r3, r1
 80005c6:	6013      	str	r3, [r2, #0]
}
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	20000028 	.word	0x20000028
 80005d0:	20000004 	.word	0x20000004

080005d4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005d4:	4b01      	ldr	r3, [pc, #4]	@ (80005dc <HAL_GetTick+0x8>)
 80005d6:	6818      	ldr	r0, [r3, #0]
}
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop
 80005dc:	20000028 	.word	0x20000028

080005e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005e0:	b538      	push	{r3, r4, r5, lr}
 80005e2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80005e4:	f7ff fff6 	bl	80005d4 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005e8:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80005ea:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80005ec:	d002      	beq.n	80005f4 <HAL_Delay+0x14>
  {
    wait += (uint32_t)uwTickFreq;
 80005ee:	4b04      	ldr	r3, [pc, #16]	@ (8000600 <HAL_Delay+0x20>)
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80005f4:	f7ff ffee 	bl	80005d4 <HAL_GetTick>
 80005f8:	1b40      	subs	r0, r0, r5
 80005fa:	42a0      	cmp	r0, r4
 80005fc:	d3fa      	bcc.n	80005f4 <HAL_Delay+0x14>
  {
  }
}
 80005fe:	bd38      	pop	{r3, r4, r5, pc}
 8000600:	20000004 	.word	0x20000004

08000604 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000604:	4907      	ldr	r1, [pc, #28]	@ (8000624 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000606:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000608:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800060a:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800060e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000612:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000614:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000616:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800061a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800061e:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	e000ed00 	.word	0xe000ed00

08000628 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000628:	4b1b      	ldr	r3, [pc, #108]	@ (8000698 <HAL_NVIC_SetPriority+0x70>)
 800062a:	68db      	ldr	r3, [r3, #12]
 800062c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000630:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000632:	f1c3 0e07 	rsb	lr, r3, #7
 8000636:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800063a:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800063e:	bf28      	it	cs
 8000640:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000644:	f1bc 0f06 	cmp.w	ip, #6
 8000648:	d91c      	bls.n	8000684 <HAL_NVIC_SetPriority+0x5c>
 800064a:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800064e:	f04f 33ff 	mov.w	r3, #4294967295
 8000652:	fa03 f30c 	lsl.w	r3, r3, ip
 8000656:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800065a:	f04f 33ff 	mov.w	r3, #4294967295
 800065e:	fa03 f30e 	lsl.w	r3, r3, lr
 8000662:	ea21 0303 	bic.w	r3, r1, r3
 8000666:	fa03 f30c 	lsl.w	r3, r3, ip
 800066a:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800066c:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 800066e:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000670:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8000672:	db0a      	blt.n	800068a <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000674:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8000678:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 800067c:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000680:	f85d fb04 	ldr.w	pc, [sp], #4
 8000684:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000686:	4694      	mov	ip, r2
 8000688:	e7e7      	b.n	800065a <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800068a:	4a04      	ldr	r2, [pc, #16]	@ (800069c <HAL_NVIC_SetPriority+0x74>)
 800068c:	f000 000f 	and.w	r0, r0, #15
 8000690:	4402      	add	r2, r0
 8000692:	7613      	strb	r3, [r2, #24]
 8000694:	f85d fb04 	ldr.w	pc, [sp], #4
 8000698:	e000ed00 	.word	0xe000ed00
 800069c:	e000ecfc 	.word	0xe000ecfc

080006a0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006a0:	3801      	subs	r0, #1
 80006a2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80006a6:	d301      	bcc.n	80006ac <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006a8:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80006aa:	4770      	bx	lr
{
 80006ac:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006ae:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b2:	4c07      	ldr	r4, [pc, #28]	@ (80006d0 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006b4:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b6:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 80006ba:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006be:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006c0:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006c2:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006c4:	619a      	str	r2, [r3, #24]
}
 80006c6:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006ca:	6119      	str	r1, [r3, #16]
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	e000ed00 	.word	0xe000ed00

080006d4 <HAL_PWREx_GetVoltageRange>:
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80006d4:	4b06      	ldr	r3, [pc, #24]	@ (80006f0 <HAL_PWREx_GetVoltageRange+0x1c>)
 80006d6:	6818      	ldr	r0, [r3, #0]
 80006d8:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 80006dc:	f5b0 6f80 	cmp.w	r0, #1024	@ 0x400
 80006e0:	d004      	beq.n	80006ec <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80006e2:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80006e6:	f3c0 2000 	ubfx	r0, r0, #8, #1
 80006ea:	0240      	lsls	r0, r0, #9
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	40007000 	.word	0x40007000

080006f4 <HAL_PWREx_ControlVoltageScaling>:

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80006f4:	4a35      	ldr	r2, [pc, #212]	@ (80007cc <HAL_PWREx_ControlVoltageScaling+0xd8>)
 80006f6:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80006f8:	b960      	cbnz	r0, 8000714 <HAL_PWREx_ControlVoltageScaling+0x20>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80006fa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80006fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000702:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000706:	d01b      	beq.n	8000740 <HAL_PWREx_ControlVoltageScaling+0x4c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000708:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800070c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000710:	2000      	movs	r0, #0
}
 8000712:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000714:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8000718:	d006      	beq.n	8000728 <HAL_PWREx_ControlVoltageScaling+0x34>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800071a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800071e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000722:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8000724:	2000      	movs	r0, #0
}
 8000726:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000728:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800072c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000730:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000734:	d029      	beq.n	800078a <HAL_PWREx_ControlVoltageScaling+0x96>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000736:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800073a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800073e:	e7f1      	b.n	8000724 <HAL_PWREx_ControlVoltageScaling+0x30>
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000740:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000744:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000748:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800074a:	4821      	ldr	r0, [pc, #132]	@ (80007d0 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 800074c:	4921      	ldr	r1, [pc, #132]	@ (80007d4 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800074e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000752:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000756:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000758:	6803      	ldr	r3, [r0, #0]
 800075a:	2032      	movs	r0, #50	@ 0x32
 800075c:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000760:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000762:	fba1 1303 	umull	r1, r3, r1, r3
 8000766:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000768:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800076a:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800076e:	d506      	bpl.n	800077e <HAL_PWREx_ControlVoltageScaling+0x8a>
 8000770:	e000      	b.n	8000774 <HAL_PWREx_ControlVoltageScaling+0x80>
 8000772:	b123      	cbz	r3, 800077e <HAL_PWREx_ControlVoltageScaling+0x8a>
 8000774:	6951      	ldr	r1, [r2, #20]
 8000776:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8000778:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800077c:	d4f9      	bmi.n	8000772 <HAL_PWREx_ControlVoltageScaling+0x7e>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800077e:	4b13      	ldr	r3, [pc, #76]	@ (80007cc <HAL_PWREx_ControlVoltageScaling+0xd8>)
 8000780:	695b      	ldr	r3, [r3, #20]
 8000782:	055b      	lsls	r3, r3, #21
 8000784:	d5ce      	bpl.n	8000724 <HAL_PWREx_ControlVoltageScaling+0x30>
        return HAL_TIMEOUT;
 8000786:	2003      	movs	r0, #3
 8000788:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800078a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800078e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000792:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000794:	480e      	ldr	r0, [pc, #56]	@ (80007d0 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8000796:	490f      	ldr	r1, [pc, #60]	@ (80007d4 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000798:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800079c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80007a0:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80007a2:	6803      	ldr	r3, [r0, #0]
 80007a4:	2032      	movs	r0, #50	@ 0x32
 80007a6:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007aa:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80007ac:	fba1 1303 	umull	r1, r3, r1, r3
 80007b0:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007b2:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80007b4:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007b8:	d5e1      	bpl.n	800077e <HAL_PWREx_ControlVoltageScaling+0x8a>
 80007ba:	e001      	b.n	80007c0 <HAL_PWREx_ControlVoltageScaling+0xcc>
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d0de      	beq.n	800077e <HAL_PWREx_ControlVoltageScaling+0x8a>
 80007c0:	6951      	ldr	r1, [r2, #20]
 80007c2:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 80007c4:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007c8:	d5d9      	bpl.n	800077e <HAL_PWREx_ControlVoltageScaling+0x8a>
 80007ca:	e7f7      	b.n	80007bc <HAL_PWREx_ControlVoltageScaling+0xc8>
 80007cc:	40007000 	.word	0x40007000
 80007d0:	20000000 	.word	0x20000000
 80007d4:	431bde83 	.word	0x431bde83

080007d8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80007d8:	b530      	push	{r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80007da:	4d1e      	ldr	r5, [pc, #120]	@ (8000854 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 80007dc:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80007de:	00db      	lsls	r3, r3, #3
{
 80007e0:	b083      	sub	sp, #12
 80007e2:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80007e4:	d51b      	bpl.n	800081e <RCC_SetFlashLatencyFromMSIRange+0x46>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80007e6:	f7ff ff75 	bl	80006d4 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80007ea:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80007ee:	d028      	beq.n	8000842 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80007f0:	2c7f      	cmp	r4, #127	@ 0x7f
 80007f2:	d812      	bhi.n	800081a <RCC_SetFlashLatencyFromMSIRange+0x42>
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80007f4:	f1a4 0470 	sub.w	r4, r4, #112	@ 0x70
 80007f8:	fab4 f484 	clz	r4, r4
 80007fc:	0964      	lsrs	r4, r4, #5
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80007fe:	4916      	ldr	r1, [pc, #88]	@ (8000858 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8000800:	680b      	ldr	r3, [r1, #0]
 8000802:	f023 030f 	bic.w	r3, r3, #15
 8000806:	4323      	orrs	r3, r4
 8000808:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800080a:	6808      	ldr	r0, [r1, #0]
 800080c:	f000 000f 	and.w	r0, r0, #15
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8000810:	1b00      	subs	r0, r0, r4
 8000812:	bf18      	it	ne
 8000814:	2001      	movne	r0, #1
 8000816:	b003      	add	sp, #12
 8000818:	bd30      	pop	{r4, r5, pc}
        latency = FLASH_LATENCY_2; /* 2WS */
 800081a:	2402      	movs	r4, #2
 800081c:	e7ef      	b.n	80007fe <RCC_SetFlashLatencyFromMSIRange+0x26>
    __HAL_RCC_PWR_CLK_ENABLE();
 800081e:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8000820:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000824:	65ab      	str	r3, [r5, #88]	@ 0x58
 8000826:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8000828:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800082c:	9301      	str	r3, [sp, #4]
 800082e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8000830:	f7ff ff50 	bl	80006d4 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8000834:	6dab      	ldr	r3, [r5, #88]	@ 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000836:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
    __HAL_RCC_PWR_CLK_DISABLE();
 800083a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800083e:	65ab      	str	r3, [r5, #88]	@ 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000840:	d1d6      	bne.n	80007f0 <RCC_SetFlashLatencyFromMSIRange+0x18>
    if(msirange > RCC_MSIRANGE_8)
 8000842:	2c80      	cmp	r4, #128	@ 0x80
 8000844:	d904      	bls.n	8000850 <RCC_SetFlashLatencyFromMSIRange+0x78>
        latency = FLASH_LATENCY_1; /* 1WS */
 8000846:	2ca0      	cmp	r4, #160	@ 0xa0
 8000848:	bf8c      	ite	hi
 800084a:	2402      	movhi	r4, #2
 800084c:	2401      	movls	r4, #1
 800084e:	e7d6      	b.n	80007fe <RCC_SetFlashLatencyFromMSIRange+0x26>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8000850:	2400      	movs	r4, #0
 8000852:	e7d4      	b.n	80007fe <RCC_SetFlashLatencyFromMSIRange+0x26>
 8000854:	40021000 	.word	0x40021000
 8000858:	40022000 	.word	0x40022000

0800085c <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800085c:	4a23      	ldr	r2, [pc, #140]	@ (80008ec <HAL_RCC_GetSysClockFreq+0x90>)
 800085e:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000860:	68d2      	ldr	r2, [r2, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000862:	f013 030c 	ands.w	r3, r3, #12
 8000866:	d008      	beq.n	800087a <HAL_RCC_GetSysClockFreq+0x1e>
 8000868:	2b0c      	cmp	r3, #12
 800086a:	d036      	beq.n	80008da <HAL_RCC_GetSysClockFreq+0x7e>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800086c:	2b04      	cmp	r3, #4
 800086e:	d032      	beq.n	80008d6 <HAL_RCC_GetSysClockFreq+0x7a>
    sysclockfreq = HSE_VALUE;
 8000870:	2b08      	cmp	r3, #8
 8000872:	481f      	ldr	r0, [pc, #124]	@ (80008f0 <HAL_RCC_GetSysClockFreq+0x94>)
 8000874:	bf18      	it	ne
 8000876:	2000      	movne	r0, #0
 8000878:	4770      	bx	lr
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800087a:	4a1c      	ldr	r2, [pc, #112]	@ (80008ec <HAL_RCC_GetSysClockFreq+0x90>)
 800087c:	6811      	ldr	r1, [r2, #0]
 800087e:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000880:	bf54      	ite	pl
 8000882:	f8d2 2094 	ldrpl.w	r2, [r2, #148]	@ 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000886:	6812      	ldrmi	r2, [r2, #0]
    msirange = MSIRangeTable[msirange];
 8000888:	491a      	ldr	r1, [pc, #104]	@ (80008f4 <HAL_RCC_GetSysClockFreq+0x98>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800088a:	bf54      	ite	pl
 800088c:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000890:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 8000894:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000898:	b1f3      	cbz	r3, 80008d8 <HAL_RCC_GetSysClockFreq+0x7c>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800089a:	4b14      	ldr	r3, [pc, #80]	@ (80008ec <HAL_RCC_GetSysClockFreq+0x90>)
 800089c:	68db      	ldr	r3, [r3, #12]
 800089e:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 80008a2:	2b02      	cmp	r3, #2
 80008a4:	d01f      	beq.n	80008e6 <HAL_RCC_GetSysClockFreq+0x8a>
 80008a6:	4a12      	ldr	r2, [pc, #72]	@ (80008f0 <HAL_RCC_GetSysClockFreq+0x94>)
 80008a8:	2b03      	cmp	r3, #3
 80008aa:	bf08      	it	eq
 80008ac:	4610      	moveq	r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80008ae:	4b0f      	ldr	r3, [pc, #60]	@ (80008ec <HAL_RCC_GetSysClockFreq+0x90>)
 80008b0:	68d9      	ldr	r1, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80008b2:	68da      	ldr	r2, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80008b4:	68db      	ldr	r3, [r3, #12]
 80008b6:	f3c3 6341 	ubfx	r3, r3, #25, #2
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80008ba:	f3c2 2206 	ubfx	r2, r2, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80008be:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80008c2:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80008c4:	fb00 f202 	mul.w	r2, r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80008c8:	3101      	adds	r1, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80008ca:	005b      	lsls	r3, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80008cc:	fbb2 f2f1 	udiv	r2, r2, r1
    sysclockfreq = pllvco / pllr;
 80008d0:	fbb2 f0f3 	udiv	r0, r2, r3
 80008d4:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 80008d6:	4808      	ldr	r0, [pc, #32]	@ (80008f8 <HAL_RCC_GetSysClockFreq+0x9c>)
}
 80008d8:	4770      	bx	lr
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80008da:	f002 0203 	and.w	r2, r2, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80008de:	2a01      	cmp	r2, #1
 80008e0:	d0cb      	beq.n	800087a <HAL_RCC_GetSysClockFreq+0x1e>
 80008e2:	2000      	movs	r0, #0
 80008e4:	e7d9      	b.n	800089a <HAL_RCC_GetSysClockFreq+0x3e>
      pllvco = HSI_VALUE;
 80008e6:	4804      	ldr	r0, [pc, #16]	@ (80008f8 <HAL_RCC_GetSysClockFreq+0x9c>)
 80008e8:	e7e1      	b.n	80008ae <HAL_RCC_GetSysClockFreq+0x52>
 80008ea:	bf00      	nop
 80008ec:	40021000 	.word	0x40021000
 80008f0:	007a1200 	.word	0x007a1200
 80008f4:	080012fc 	.word	0x080012fc
 80008f8:	00f42400 	.word	0x00f42400

080008fc <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 80008fc:	2800      	cmp	r0, #0
 80008fe:	f000 824b 	beq.w	8000d98 <HAL_RCC_OscConfig+0x49c>
{
 8000902:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000906:	4a8c      	ldr	r2, [pc, #560]	@ (8000b38 <HAL_RCC_OscConfig+0x23c>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000908:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800090a:	6895      	ldr	r5, [r2, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800090c:	68d6      	ldr	r6, [r2, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800090e:	06d9      	lsls	r1, r3, #27
{
 8000910:	b083      	sub	sp, #12
 8000912:	4604      	mov	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000914:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000918:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800091c:	461a      	mov	r2, r3
 800091e:	d52f      	bpl.n	8000980 <HAL_RCC_OscConfig+0x84>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000920:	2d00      	cmp	r5, #0
 8000922:	f000 8112 	beq.w	8000b4a <HAL_RCC_OscConfig+0x24e>
 8000926:	2d0c      	cmp	r5, #12
 8000928:	f000 810c 	beq.w	8000b44 <HAL_RCC_OscConfig+0x248>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800092c:	69a3      	ldr	r3, [r4, #24]
        __HAL_RCC_MSI_ENABLE();
 800092e:	4f82      	ldr	r7, [pc, #520]	@ (8000b38 <HAL_RCC_OscConfig+0x23c>)
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000930:	2b00      	cmp	r3, #0
 8000932:	f000 81a7 	beq.w	8000c84 <HAL_RCC_OscConfig+0x388>
        __HAL_RCC_MSI_ENABLE();
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	f043 0301 	orr.w	r3, r3, #1
 800093c:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 800093e:	f7ff fe49 	bl	80005d4 <HAL_GetTick>
 8000942:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000944:	e006      	b.n	8000954 <HAL_RCC_OscConfig+0x58>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000946:	f7ff fe45 	bl	80005d4 <HAL_GetTick>
 800094a:	eba0 0008 	sub.w	r0, r0, r8
 800094e:	2802      	cmp	r0, #2
 8000950:	f200 8194 	bhi.w	8000c7c <HAL_RCC_OscConfig+0x380>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000954:	683b      	ldr	r3, [r7, #0]
 8000956:	079a      	lsls	r2, r3, #30
 8000958:	d5f5      	bpl.n	8000946 <HAL_RCC_OscConfig+0x4a>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	f043 0308 	orr.w	r3, r3, #8
 8000960:	603b      	str	r3, [r7, #0]
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	6a22      	ldr	r2, [r4, #32]
 8000966:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800096a:	4313      	orrs	r3, r2
 800096c:	603b      	str	r3, [r7, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	69e2      	ldr	r2, [r4, #28]
 8000972:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8000976:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800097a:	607b      	str	r3, [r7, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800097c:	6823      	ldr	r3, [r4, #0]
 800097e:	461a      	mov	r2, r3
 8000980:	07df      	lsls	r7, r3, #31
 8000982:	d529      	bpl.n	80009d8 <HAL_RCC_OscConfig+0xdc>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000984:	2d08      	cmp	r5, #8
 8000986:	f000 814b 	beq.w	8000c20 <HAL_RCC_OscConfig+0x324>
 800098a:	2d0c      	cmp	r5, #12
 800098c:	f000 8145 	beq.w	8000c1a <HAL_RCC_OscConfig+0x31e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000990:	6863      	ldr	r3, [r4, #4]
 8000992:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000996:	f000 8189 	beq.w	8000cac <HAL_RCC_OscConfig+0x3b0>
 800099a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800099e:	f000 8209 	beq.w	8000db4 <HAL_RCC_OscConfig+0x4b8>
 80009a2:	4f65      	ldr	r7, [pc, #404]	@ (8000b38 <HAL_RCC_OscConfig+0x23c>)
 80009a4:	683a      	ldr	r2, [r7, #0]
 80009a6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80009aa:	603a      	str	r2, [r7, #0]
 80009ac:	683a      	ldr	r2, [r7, #0]
 80009ae:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80009b2:	603a      	str	r2, [r7, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	f040 817e 	bne.w	8000cb6 <HAL_RCC_OscConfig+0x3ba>
        tickstart = HAL_GetTick();
 80009ba:	f7ff fe0b 	bl	80005d4 <HAL_GetTick>
 80009be:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80009c0:	e006      	b.n	80009d0 <HAL_RCC_OscConfig+0xd4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80009c2:	f7ff fe07 	bl	80005d4 <HAL_GetTick>
 80009c6:	eba0 0008 	sub.w	r0, r0, r8
 80009ca:	2864      	cmp	r0, #100	@ 0x64
 80009cc:	f200 8156 	bhi.w	8000c7c <HAL_RCC_OscConfig+0x380>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	0398      	lsls	r0, r3, #14
 80009d4:	d4f5      	bmi.n	80009c2 <HAL_RCC_OscConfig+0xc6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80009d6:	6822      	ldr	r2, [r4, #0]
 80009d8:	0791      	lsls	r1, r2, #30
 80009da:	d513      	bpl.n	8000a04 <HAL_RCC_OscConfig+0x108>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80009dc:	2d04      	cmp	r5, #4
 80009de:	f040 80f5 	bne.w	8000bcc <HAL_RCC_OscConfig+0x2d0>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80009e2:	4b55      	ldr	r3, [pc, #340]	@ (8000b38 <HAL_RCC_OscConfig+0x23c>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	055a      	lsls	r2, r3, #21
 80009e8:	d503      	bpl.n	80009f2 <HAL_RCC_OscConfig+0xf6>
 80009ea:	68e3      	ldr	r3, [r4, #12]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	f000 8110 	beq.w	8000c12 <HAL_RCC_OscConfig+0x316>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009f2:	4a51      	ldr	r2, [pc, #324]	@ (8000b38 <HAL_RCC_OscConfig+0x23c>)
 80009f4:	6921      	ldr	r1, [r4, #16]
 80009f6:	6853      	ldr	r3, [r2, #4]
 80009f8:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80009fc:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8000a00:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000a02:	6822      	ldr	r2, [r4, #0]
 8000a04:	0711      	lsls	r1, r2, #28
 8000a06:	d519      	bpl.n	8000a3c <HAL_RCC_OscConfig+0x140>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000a08:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8000a0a:	4e4b      	ldr	r6, [pc, #300]	@ (8000b38 <HAL_RCC_OscConfig+0x23c>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	f000 8110 	beq.w	8000c32 <HAL_RCC_OscConfig+0x336>
      __HAL_RCC_LSI_ENABLE();
 8000a12:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8000a16:	f043 0301 	orr.w	r3, r3, #1
 8000a1a:	f8c6 3094 	str.w	r3, [r6, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8000a1e:	f7ff fdd9 	bl	80005d4 <HAL_GetTick>
 8000a22:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000a24:	e005      	b.n	8000a32 <HAL_RCC_OscConfig+0x136>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000a26:	f7ff fdd5 	bl	80005d4 <HAL_GetTick>
 8000a2a:	1bc0      	subs	r0, r0, r7
 8000a2c:	2802      	cmp	r0, #2
 8000a2e:	f200 8125 	bhi.w	8000c7c <HAL_RCC_OscConfig+0x380>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000a32:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8000a36:	079a      	lsls	r2, r3, #30
 8000a38:	d5f5      	bpl.n	8000a26 <HAL_RCC_OscConfig+0x12a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a3a:	6822      	ldr	r2, [r4, #0]
 8000a3c:	0757      	lsls	r7, r2, #29
 8000a3e:	d53f      	bpl.n	8000ac0 <HAL_RCC_OscConfig+0x1c4>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000a40:	4b3d      	ldr	r3, [pc, #244]	@ (8000b38 <HAL_RCC_OscConfig+0x23c>)
 8000a42:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000a44:	00d6      	lsls	r6, r2, #3
 8000a46:	f100 8146 	bmi.w	8000cd6 <HAL_RCC_OscConfig+0x3da>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a4a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000a4c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000a50:	659a      	str	r2, [r3, #88]	@ 0x58
 8000a52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a58:	9301      	str	r3, [sp, #4]
 8000a5a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000a5c:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000a5e:	4f37      	ldr	r7, [pc, #220]	@ (8000b3c <HAL_RCC_OscConfig+0x240>)
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	05d8      	lsls	r0, r3, #23
 8000a64:	f140 80f9 	bpl.w	8000c5a <HAL_RCC_OscConfig+0x35e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a68:	68a3      	ldr	r3, [r4, #8]
 8000a6a:	2b01      	cmp	r3, #1
 8000a6c:	f000 8147 	beq.w	8000cfe <HAL_RCC_OscConfig+0x402>
 8000a70:	2b05      	cmp	r3, #5
 8000a72:	f000 81ac 	beq.w	8000dce <HAL_RCC_OscConfig+0x4d2>
 8000a76:	4f30      	ldr	r7, [pc, #192]	@ (8000b38 <HAL_RCC_OscConfig+0x23c>)
 8000a78:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000a7c:	f022 0201 	bic.w	r2, r2, #1
 8000a80:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8000a84:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000a88:	f022 0204 	bic.w	r2, r2, #4
 8000a8c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	f040 813b 	bne.w	8000d0c <HAL_RCC_OscConfig+0x410>
      tickstart = HAL_GetTick();
 8000a96:	f7ff fd9d 	bl	80005d4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000a9a:	f241 3988 	movw	r9, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8000a9e:	4680      	mov	r8, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000aa0:	e006      	b.n	8000ab0 <HAL_RCC_OscConfig+0x1b4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000aa2:	f7ff fd97 	bl	80005d4 <HAL_GetTick>
 8000aa6:	eba0 0008 	sub.w	r0, r0, r8
 8000aaa:	4548      	cmp	r0, r9
 8000aac:	f200 80e6 	bhi.w	8000c7c <HAL_RCC_OscConfig+0x380>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000ab0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000ab4:	079b      	lsls	r3, r3, #30
 8000ab6:	d4f4      	bmi.n	8000aa2 <HAL_RCC_OscConfig+0x1a6>
    if(pwrclkchanged == SET)
 8000ab8:	2e00      	cmp	r6, #0
 8000aba:	f040 816f 	bne.w	8000d9c <HAL_RCC_OscConfig+0x4a0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000abe:	6822      	ldr	r2, [r4, #0]
 8000ac0:	0696      	lsls	r6, r2, #26
 8000ac2:	d518      	bpl.n	8000af6 <HAL_RCC_OscConfig+0x1fa>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000ac4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      __HAL_RCC_HSI48_ENABLE();
 8000ac6:	4e1c      	ldr	r6, [pc, #112]	@ (8000b38 <HAL_RCC_OscConfig+0x23c>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	f000 8150 	beq.w	8000d6e <HAL_RCC_OscConfig+0x472>
      __HAL_RCC_HSI48_ENABLE();
 8000ace:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 8000ad2:	f043 0301 	orr.w	r3, r3, #1
 8000ad6:	f8c6 3098 	str.w	r3, [r6, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8000ada:	f7ff fd7b 	bl	80005d4 <HAL_GetTick>
 8000ade:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000ae0:	e005      	b.n	8000aee <HAL_RCC_OscConfig+0x1f2>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000ae2:	f7ff fd77 	bl	80005d4 <HAL_GetTick>
 8000ae6:	1bc0      	subs	r0, r0, r7
 8000ae8:	2802      	cmp	r0, #2
 8000aea:	f200 80c7 	bhi.w	8000c7c <HAL_RCC_OscConfig+0x380>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000aee:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 8000af2:	0798      	lsls	r0, r3, #30
 8000af4:	d5f5      	bpl.n	8000ae2 <HAL_RCC_OscConfig+0x1e6>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000af6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000af8:	b1db      	cbz	r3, 8000b32 <HAL_RCC_OscConfig+0x236>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000afa:	2b02      	cmp	r3, #2
 8000afc:	f000 817e 	beq.w	8000dfc <HAL_RCC_OscConfig+0x500>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000b00:	2d0c      	cmp	r5, #12
 8000b02:	f000 8086 	beq.w	8000c12 <HAL_RCC_OscConfig+0x316>
        __HAL_RCC_PLL_DISABLE();
 8000b06:	4c0c      	ldr	r4, [pc, #48]	@ (8000b38 <HAL_RCC_OscConfig+0x23c>)
 8000b08:	6823      	ldr	r3, [r4, #0]
 8000b0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000b0e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b10:	f7ff fd60 	bl	80005d4 <HAL_GetTick>
 8000b14:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000b16:	e005      	b.n	8000b24 <HAL_RCC_OscConfig+0x228>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b18:	f7ff fd5c 	bl	80005d4 <HAL_GetTick>
 8000b1c:	1b40      	subs	r0, r0, r5
 8000b1e:	2802      	cmp	r0, #2
 8000b20:	f200 80ac 	bhi.w	8000c7c <HAL_RCC_OscConfig+0x380>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000b24:	6823      	ldr	r3, [r4, #0]
 8000b26:	019b      	lsls	r3, r3, #6
 8000b28:	d4f6      	bmi.n	8000b18 <HAL_RCC_OscConfig+0x21c>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8000b2a:	68e2      	ldr	r2, [r4, #12]
 8000b2c:	4b04      	ldr	r3, [pc, #16]	@ (8000b40 <HAL_RCC_OscConfig+0x244>)
 8000b2e:	4013      	ands	r3, r2
 8000b30:	60e3      	str	r3, [r4, #12]
  return HAL_OK;
 8000b32:	2000      	movs	r0, #0
 8000b34:	e06e      	b.n	8000c14 <HAL_RCC_OscConfig+0x318>
 8000b36:	bf00      	nop
 8000b38:	40021000 	.word	0x40021000
 8000b3c:	40007000 	.word	0x40007000
 8000b40:	feeefffc 	.word	0xfeeefffc
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000b44:	2e01      	cmp	r6, #1
 8000b46:	f47f aef1 	bne.w	800092c <HAL_RCC_OscConfig+0x30>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000b4a:	4ba8      	ldr	r3, [pc, #672]	@ (8000dec <HAL_RCC_OscConfig+0x4f0>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	079b      	lsls	r3, r3, #30
 8000b50:	d45c      	bmi.n	8000c0c <HAL_RCC_OscConfig+0x310>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000b52:	4ba6      	ldr	r3, [pc, #664]	@ (8000dec <HAL_RCC_OscConfig+0x4f0>)
 8000b54:	6a20      	ldr	r0, [r4, #32]
 8000b56:	681a      	ldr	r2, [r3, #0]
 8000b58:	0717      	lsls	r7, r2, #28
 8000b5a:	bf56      	itet	pl
 8000b5c:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	@ 0x94
 8000b60:	681b      	ldrmi	r3, [r3, #0]
 8000b62:	091b      	lsrpl	r3, r3, #4
 8000b64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000b68:	4298      	cmp	r0, r3
 8000b6a:	f200 80e4 	bhi.w	8000d36 <HAL_RCC_OscConfig+0x43a>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000b6e:	4b9f      	ldr	r3, [pc, #636]	@ (8000dec <HAL_RCC_OscConfig+0x4f0>)
 8000b70:	681a      	ldr	r2, [r3, #0]
 8000b72:	f042 0208 	orr.w	r2, r2, #8
 8000b76:	601a      	str	r2, [r3, #0]
 8000b78:	681a      	ldr	r2, [r3, #0]
 8000b7a:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8000b7e:	4302      	orrs	r2, r0
 8000b80:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b82:	685a      	ldr	r2, [r3, #4]
 8000b84:	69e1      	ldr	r1, [r4, #28]
 8000b86:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 8000b8a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000b8e:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000b90:	2d00      	cmp	r5, #0
 8000b92:	f000 8109 	beq.w	8000da8 <HAL_RCC_OscConfig+0x4ac>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000b96:	f7ff fe61 	bl	800085c <HAL_RCC_GetSysClockFreq>
 8000b9a:	4b94      	ldr	r3, [pc, #592]	@ (8000dec <HAL_RCC_OscConfig+0x4f0>)
 8000b9c:	4a94      	ldr	r2, [pc, #592]	@ (8000df0 <HAL_RCC_OscConfig+0x4f4>)
 8000b9e:	689b      	ldr	r3, [r3, #8]
 8000ba0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000ba4:	5cd3      	ldrb	r3, [r2, r3]
        status = HAL_InitTick(uwTickPrio);
 8000ba6:	4a93      	ldr	r2, [pc, #588]	@ (8000df4 <HAL_RCC_OscConfig+0x4f8>)
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000ba8:	f003 031f 	and.w	r3, r3, #31
 8000bac:	fa20 f303 	lsr.w	r3, r0, r3
        status = HAL_InitTick(uwTickPrio);
 8000bb0:	6810      	ldr	r0, [r2, #0]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000bb2:	4a91      	ldr	r2, [pc, #580]	@ (8000df8 <HAL_RCC_OscConfig+0x4fc>)
 8000bb4:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick(uwTickPrio);
 8000bb6:	f7ff fccb 	bl	8000550 <HAL_InitTick>
        if(status != HAL_OK)
 8000bba:	bb58      	cbnz	r0, 8000c14 <HAL_RCC_OscConfig+0x318>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bbc:	6822      	ldr	r2, [r4, #0]
 8000bbe:	07d1      	lsls	r1, r2, #31
 8000bc0:	4613      	mov	r3, r2
 8000bc2:	f53f aee2 	bmi.w	800098a <HAL_RCC_OscConfig+0x8e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bc6:	0791      	lsls	r1, r2, #30
 8000bc8:	f57f af1c 	bpl.w	8000a04 <HAL_RCC_OscConfig+0x108>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000bcc:	2d0c      	cmp	r5, #12
 8000bce:	f000 80ca 	beq.w	8000d66 <HAL_RCC_OscConfig+0x46a>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000bd2:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 8000bd4:	4e85      	ldr	r6, [pc, #532]	@ (8000dec <HAL_RCC_OscConfig+0x4f0>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d07f      	beq.n	8000cda <HAL_RCC_OscConfig+0x3de>
        __HAL_RCC_HSI_ENABLE();
 8000bda:	6833      	ldr	r3, [r6, #0]
 8000bdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000be0:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000be2:	f7ff fcf7 	bl	80005d4 <HAL_GetTick>
 8000be6:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000be8:	e004      	b.n	8000bf4 <HAL_RCC_OscConfig+0x2f8>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bea:	f7ff fcf3 	bl	80005d4 <HAL_GetTick>
 8000bee:	1bc0      	subs	r0, r0, r7
 8000bf0:	2802      	cmp	r0, #2
 8000bf2:	d843      	bhi.n	8000c7c <HAL_RCC_OscConfig+0x380>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000bf4:	6833      	ldr	r3, [r6, #0]
 8000bf6:	055b      	lsls	r3, r3, #21
 8000bf8:	d5f7      	bpl.n	8000bea <HAL_RCC_OscConfig+0x2ee>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bfa:	6873      	ldr	r3, [r6, #4]
 8000bfc:	6922      	ldr	r2, [r4, #16]
 8000bfe:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8000c02:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000c06:	6073      	str	r3, [r6, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c08:	6822      	ldr	r2, [r4, #0]
 8000c0a:	e6fb      	b.n	8000a04 <HAL_RCC_OscConfig+0x108>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000c0c:	69a3      	ldr	r3, [r4, #24]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d19f      	bne.n	8000b52 <HAL_RCC_OscConfig+0x256>
    return HAL_ERROR;
 8000c12:	2001      	movs	r0, #1
}
 8000c14:	b003      	add	sp, #12
 8000c16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000c1a:	2e03      	cmp	r6, #3
 8000c1c:	f47f aeb8 	bne.w	8000990 <HAL_RCC_OscConfig+0x94>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c20:	4a72      	ldr	r2, [pc, #456]	@ (8000dec <HAL_RCC_OscConfig+0x4f0>)
 8000c22:	6812      	ldr	r2, [r2, #0]
 8000c24:	0390      	lsls	r0, r2, #14
 8000c26:	d502      	bpl.n	8000c2e <HAL_RCC_OscConfig+0x332>
 8000c28:	6862      	ldr	r2, [r4, #4]
 8000c2a:	2a00      	cmp	r2, #0
 8000c2c:	d0f1      	beq.n	8000c12 <HAL_RCC_OscConfig+0x316>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c2e:	461a      	mov	r2, r3
 8000c30:	e7c9      	b.n	8000bc6 <HAL_RCC_OscConfig+0x2ca>
      __HAL_RCC_LSI_DISABLE();
 8000c32:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8000c36:	f023 0301 	bic.w	r3, r3, #1
 8000c3a:	f8c6 3094 	str.w	r3, [r6, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8000c3e:	f7ff fcc9 	bl	80005d4 <HAL_GetTick>
 8000c42:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000c44:	e004      	b.n	8000c50 <HAL_RCC_OscConfig+0x354>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c46:	f7ff fcc5 	bl	80005d4 <HAL_GetTick>
 8000c4a:	1bc0      	subs	r0, r0, r7
 8000c4c:	2802      	cmp	r0, #2
 8000c4e:	d815      	bhi.n	8000c7c <HAL_RCC_OscConfig+0x380>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000c50:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8000c54:	079b      	lsls	r3, r3, #30
 8000c56:	d4f6      	bmi.n	8000c46 <HAL_RCC_OscConfig+0x34a>
 8000c58:	e6ef      	b.n	8000a3a <HAL_RCC_OscConfig+0x13e>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c60:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8000c62:	f7ff fcb7 	bl	80005d4 <HAL_GetTick>
 8000c66:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	05d9      	lsls	r1, r3, #23
 8000c6c:	f53f aefc 	bmi.w	8000a68 <HAL_RCC_OscConfig+0x16c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000c70:	f7ff fcb0 	bl	80005d4 <HAL_GetTick>
 8000c74:	eba0 0008 	sub.w	r0, r0, r8
 8000c78:	2802      	cmp	r0, #2
 8000c7a:	d9f5      	bls.n	8000c68 <HAL_RCC_OscConfig+0x36c>
            return HAL_TIMEOUT;
 8000c7c:	2003      	movs	r0, #3
}
 8000c7e:	b003      	add	sp, #12
 8000c80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        __HAL_RCC_MSI_DISABLE();
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	f023 0301 	bic.w	r3, r3, #1
 8000c8a:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8000c8c:	f7ff fca2 	bl	80005d4 <HAL_GetTick>
 8000c90:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000c92:	e005      	b.n	8000ca0 <HAL_RCC_OscConfig+0x3a4>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000c94:	f7ff fc9e 	bl	80005d4 <HAL_GetTick>
 8000c98:	eba0 0008 	sub.w	r0, r0, r8
 8000c9c:	2802      	cmp	r0, #2
 8000c9e:	d8ed      	bhi.n	8000c7c <HAL_RCC_OscConfig+0x380>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	079b      	lsls	r3, r3, #30
 8000ca4:	d4f6      	bmi.n	8000c94 <HAL_RCC_OscConfig+0x398>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ca6:	6823      	ldr	r3, [r4, #0]
 8000ca8:	461a      	mov	r2, r3
 8000caa:	e669      	b.n	8000980 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cac:	4a4f      	ldr	r2, [pc, #316]	@ (8000dec <HAL_RCC_OscConfig+0x4f0>)
 8000cae:	6813      	ldr	r3, [r2, #0]
 8000cb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cb4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8000cb6:	f7ff fc8d 	bl	80005d4 <HAL_GetTick>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000cba:	f8df 8130 	ldr.w	r8, [pc, #304]	@ 8000dec <HAL_RCC_OscConfig+0x4f0>
        tickstart = HAL_GetTick();
 8000cbe:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000cc0:	e004      	b.n	8000ccc <HAL_RCC_OscConfig+0x3d0>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cc2:	f7ff fc87 	bl	80005d4 <HAL_GetTick>
 8000cc6:	1bc0      	subs	r0, r0, r7
 8000cc8:	2864      	cmp	r0, #100	@ 0x64
 8000cca:	d8d7      	bhi.n	8000c7c <HAL_RCC_OscConfig+0x380>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ccc:	f8d8 3000 	ldr.w	r3, [r8]
 8000cd0:	039b      	lsls	r3, r3, #14
 8000cd2:	d5f6      	bpl.n	8000cc2 <HAL_RCC_OscConfig+0x3c6>
 8000cd4:	e67f      	b.n	80009d6 <HAL_RCC_OscConfig+0xda>
    FlagStatus       pwrclkchanged = RESET;
 8000cd6:	2600      	movs	r6, #0
 8000cd8:	e6c1      	b.n	8000a5e <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8000cda:	6833      	ldr	r3, [r6, #0]
 8000cdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000ce0:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000ce2:	f7ff fc77 	bl	80005d4 <HAL_GetTick>
 8000ce6:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000ce8:	e004      	b.n	8000cf4 <HAL_RCC_OscConfig+0x3f8>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000cea:	f7ff fc73 	bl	80005d4 <HAL_GetTick>
 8000cee:	1bc0      	subs	r0, r0, r7
 8000cf0:	2802      	cmp	r0, #2
 8000cf2:	d8c3      	bhi.n	8000c7c <HAL_RCC_OscConfig+0x380>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000cf4:	6833      	ldr	r3, [r6, #0]
 8000cf6:	0558      	lsls	r0, r3, #21
 8000cf8:	d4f7      	bmi.n	8000cea <HAL_RCC_OscConfig+0x3ee>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000cfa:	6822      	ldr	r2, [r4, #0]
 8000cfc:	e682      	b.n	8000a04 <HAL_RCC_OscConfig+0x108>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cfe:	4a3b      	ldr	r2, [pc, #236]	@ (8000dec <HAL_RCC_OscConfig+0x4f0>)
 8000d00:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8000d04:	f043 0301 	orr.w	r3, r3, #1
 8000d08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 8000d0c:	f7ff fc62 	bl	80005d4 <HAL_GetTick>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000d10:	f8df 80d8 	ldr.w	r8, [pc, #216]	@ 8000dec <HAL_RCC_OscConfig+0x4f0>
      tickstart = HAL_GetTick();
 8000d14:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d16:	f241 3988 	movw	r9, #5000	@ 0x1388
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000d1a:	e004      	b.n	8000d26 <HAL_RCC_OscConfig+0x42a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d1c:	f7ff fc5a 	bl	80005d4 <HAL_GetTick>
 8000d20:	1bc0      	subs	r0, r0, r7
 8000d22:	4548      	cmp	r0, r9
 8000d24:	d8aa      	bhi.n	8000c7c <HAL_RCC_OscConfig+0x380>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000d26:	f8d8 3090 	ldr.w	r3, [r8, #144]	@ 0x90
 8000d2a:	079a      	lsls	r2, r3, #30
 8000d2c:	d5f6      	bpl.n	8000d1c <HAL_RCC_OscConfig+0x420>
    if(pwrclkchanged == SET)
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	f43f aec5 	beq.w	8000abe <HAL_RCC_OscConfig+0x1c2>
 8000d34:	e032      	b.n	8000d9c <HAL_RCC_OscConfig+0x4a0>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d36:	f7ff fd4f 	bl	80007d8 <RCC_SetFlashLatencyFromMSIRange>
 8000d3a:	2800      	cmp	r0, #0
 8000d3c:	f47f af69 	bne.w	8000c12 <HAL_RCC_OscConfig+0x316>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d40:	4b2a      	ldr	r3, [pc, #168]	@ (8000dec <HAL_RCC_OscConfig+0x4f0>)
 8000d42:	681a      	ldr	r2, [r3, #0]
 8000d44:	f042 0208 	orr.w	r2, r2, #8
 8000d48:	601a      	str	r2, [r3, #0]
 8000d4a:	681a      	ldr	r2, [r3, #0]
 8000d4c:	6a21      	ldr	r1, [r4, #32]
 8000d4e:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8000d52:	430a      	orrs	r2, r1
 8000d54:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d56:	685a      	ldr	r2, [r3, #4]
 8000d58:	69e1      	ldr	r1, [r4, #28]
 8000d5a:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 8000d5e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000d62:	605a      	str	r2, [r3, #4]
 8000d64:	e717      	b.n	8000b96 <HAL_RCC_OscConfig+0x29a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000d66:	2e02      	cmp	r6, #2
 8000d68:	f47f af33 	bne.w	8000bd2 <HAL_RCC_OscConfig+0x2d6>
 8000d6c:	e639      	b.n	80009e2 <HAL_RCC_OscConfig+0xe6>
      __HAL_RCC_HSI48_DISABLE();
 8000d6e:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 8000d72:	f023 0301 	bic.w	r3, r3, #1
 8000d76:	f8c6 3098 	str.w	r3, [r6, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8000d7a:	f7ff fc2b 	bl	80005d4 <HAL_GetTick>
 8000d7e:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000d80:	e005      	b.n	8000d8e <HAL_RCC_OscConfig+0x492>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000d82:	f7ff fc27 	bl	80005d4 <HAL_GetTick>
 8000d86:	1bc0      	subs	r0, r0, r7
 8000d88:	2802      	cmp	r0, #2
 8000d8a:	f63f af77 	bhi.w	8000c7c <HAL_RCC_OscConfig+0x380>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000d8e:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 8000d92:	0799      	lsls	r1, r3, #30
 8000d94:	d4f5      	bmi.n	8000d82 <HAL_RCC_OscConfig+0x486>
 8000d96:	e6ae      	b.n	8000af6 <HAL_RCC_OscConfig+0x1fa>
    return HAL_ERROR;
 8000d98:	2001      	movs	r0, #1
}
 8000d9a:	4770      	bx	lr
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d9c:	4a13      	ldr	r2, [pc, #76]	@ (8000dec <HAL_RCC_OscConfig+0x4f0>)
 8000d9e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8000da0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000da4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000da6:	e68a      	b.n	8000abe <HAL_RCC_OscConfig+0x1c2>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000da8:	f7ff fd16 	bl	80007d8 <RCC_SetFlashLatencyFromMSIRange>
 8000dac:	2800      	cmp	r0, #0
 8000dae:	f43f aef2 	beq.w	8000b96 <HAL_RCC_OscConfig+0x29a>
 8000db2:	e72e      	b.n	8000c12 <HAL_RCC_OscConfig+0x316>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000db4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8000db8:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8000dbc:	681a      	ldr	r2, [r3, #0]
 8000dbe:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	681a      	ldr	r2, [r3, #0]
 8000dc6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000dca:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000dcc:	e773      	b.n	8000cb6 <HAL_RCC_OscConfig+0x3ba>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000dce:	4b07      	ldr	r3, [pc, #28]	@ (8000dec <HAL_RCC_OscConfig+0x4f0>)
 8000dd0:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000dd4:	f042 0204 	orr.w	r2, r2, #4
 8000dd8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8000ddc:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000de0:	f042 0201 	orr.w	r2, r2, #1
 8000de4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000de8:	e790      	b.n	8000d0c <HAL_RCC_OscConfig+0x410>
 8000dea:	bf00      	nop
 8000dec:	40021000 	.word	0x40021000
 8000df0:	0800132c 	.word	0x0800132c
 8000df4:	20000008 	.word	0x20000008
 8000df8:	20000000 	.word	0x20000000
      pll_config = RCC->PLLCFGR;
 8000dfc:	4e48      	ldr	r6, [pc, #288]	@ (8000f20 <HAL_RCC_OscConfig+0x624>)
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000dfe:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
      pll_config = RCC->PLLCFGR;
 8000e00:	68f3      	ldr	r3, [r6, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e02:	f003 0103 	and.w	r1, r3, #3
 8000e06:	4291      	cmp	r1, r2
 8000e08:	d04d      	beq.n	8000ea6 <HAL_RCC_OscConfig+0x5aa>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000e0a:	2d0c      	cmp	r5, #12
 8000e0c:	f43f af01 	beq.w	8000c12 <HAL_RCC_OscConfig+0x316>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8000e10:	4d43      	ldr	r5, [pc, #268]	@ (8000f20 <HAL_RCC_OscConfig+0x624>)
 8000e12:	682b      	ldr	r3, [r5, #0]
 8000e14:	015a      	lsls	r2, r3, #5
 8000e16:	f53f aefc 	bmi.w	8000c12 <HAL_RCC_OscConfig+0x316>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8000e1a:	682b      	ldr	r3, [r5, #0]
 8000e1c:	00db      	lsls	r3, r3, #3
 8000e1e:	f53f aef8 	bmi.w	8000c12 <HAL_RCC_OscConfig+0x316>
            __HAL_RCC_PLL_DISABLE();
 8000e22:	682b      	ldr	r3, [r5, #0]
 8000e24:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000e28:	602b      	str	r3, [r5, #0]
            tickstart = HAL_GetTick();
 8000e2a:	f7ff fbd3 	bl	80005d4 <HAL_GetTick>
 8000e2e:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000e30:	e005      	b.n	8000e3e <HAL_RCC_OscConfig+0x542>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e32:	f7ff fbcf 	bl	80005d4 <HAL_GetTick>
 8000e36:	1b80      	subs	r0, r0, r6
 8000e38:	2802      	cmp	r0, #2
 8000e3a:	f63f af1f 	bhi.w	8000c7c <HAL_RCC_OscConfig+0x380>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000e3e:	682b      	ldr	r3, [r5, #0]
 8000e40:	019f      	lsls	r7, r3, #6
 8000e42:	d4f6      	bmi.n	8000e32 <HAL_RCC_OscConfig+0x536>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000e44:	68e9      	ldr	r1, [r5, #12]
 8000e46:	4b37      	ldr	r3, [pc, #220]	@ (8000f24 <HAL_RCC_OscConfig+0x628>)
 8000e48:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8000e4a:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8000e4c:	400b      	ands	r3, r1
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	e9d4 120d 	ldrd	r1, r2, [r4, #52]	@ 0x34
 8000e54:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000e58:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8000e5c:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	@ 0x3c
 8000e60:	3801      	subs	r0, #1
 8000e62:	0849      	lsrs	r1, r1, #1
 8000e64:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8000e68:	3901      	subs	r1, #1
 8000e6a:	0852      	lsrs	r2, r2, #1
 8000e6c:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8000e70:	3a01      	subs	r2, #1
 8000e72:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8000e76:	60eb      	str	r3, [r5, #12]
            __HAL_RCC_PLL_ENABLE();
 8000e78:	682b      	ldr	r3, [r5, #0]
 8000e7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000e7e:	602b      	str	r3, [r5, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000e80:	68eb      	ldr	r3, [r5, #12]
 8000e82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000e86:	60eb      	str	r3, [r5, #12]
            tickstart = HAL_GetTick();
 8000e88:	f7ff fba4 	bl	80005d4 <HAL_GetTick>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000e8c:	4d24      	ldr	r5, [pc, #144]	@ (8000f20 <HAL_RCC_OscConfig+0x624>)
            tickstart = HAL_GetTick();
 8000e8e:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000e90:	e005      	b.n	8000e9e <HAL_RCC_OscConfig+0x5a2>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e92:	f7ff fb9f 	bl	80005d4 <HAL_GetTick>
 8000e96:	1b00      	subs	r0, r0, r4
 8000e98:	2802      	cmp	r0, #2
 8000e9a:	f63f aeef 	bhi.w	8000c7c <HAL_RCC_OscConfig+0x380>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000e9e:	682b      	ldr	r3, [r5, #0]
 8000ea0:	0198      	lsls	r0, r3, #6
 8000ea2:	d5f6      	bpl.n	8000e92 <HAL_RCC_OscConfig+0x596>
 8000ea4:	e645      	b.n	8000b32 <HAL_RCC_OscConfig+0x236>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000ea6:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8000ea8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8000eac:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000eae:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8000eb2:	d1aa      	bne.n	8000e0a <HAL_RCC_OscConfig+0x50e>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000eb4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8000eb6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000eba:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8000ebe:	d1a4      	bne.n	8000e0a <HAL_RCC_OscConfig+0x50e>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000ec0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8000ec2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000ec6:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8000eca:	d19e      	bne.n	8000e0a <HAL_RCC_OscConfig+0x50e>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000ecc:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8000ece:	0852      	lsrs	r2, r2, #1
 8000ed0:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 8000ed4:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000ed6:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8000eda:	d196      	bne.n	8000e0a <HAL_RCC_OscConfig+0x50e>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8000edc:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8000ede:	0852      	lsrs	r2, r2, #1
 8000ee0:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8000ee4:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000ee6:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8000eea:	d18e      	bne.n	8000e0a <HAL_RCC_OscConfig+0x50e>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000eec:	6833      	ldr	r3, [r6, #0]
 8000eee:	0199      	lsls	r1, r3, #6
 8000ef0:	f53f ae1f 	bmi.w	8000b32 <HAL_RCC_OscConfig+0x236>
          __HAL_RCC_PLL_ENABLE();
 8000ef4:	6833      	ldr	r3, [r6, #0]
 8000ef6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000efa:	6033      	str	r3, [r6, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000efc:	68f3      	ldr	r3, [r6, #12]
 8000efe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000f02:	60f3      	str	r3, [r6, #12]
          tickstart = HAL_GetTick();
 8000f04:	f7ff fb66 	bl	80005d4 <HAL_GetTick>
 8000f08:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000f0a:	e005      	b.n	8000f18 <HAL_RCC_OscConfig+0x61c>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f0c:	f7ff fb62 	bl	80005d4 <HAL_GetTick>
 8000f10:	1b03      	subs	r3, r0, r4
 8000f12:	2b02      	cmp	r3, #2
 8000f14:	f63f aeb2 	bhi.w	8000c7c <HAL_RCC_OscConfig+0x380>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000f18:	6833      	ldr	r3, [r6, #0]
 8000f1a:	019a      	lsls	r2, r3, #6
 8000f1c:	d5f6      	bpl.n	8000f0c <HAL_RCC_OscConfig+0x610>
 8000f1e:	e608      	b.n	8000b32 <HAL_RCC_OscConfig+0x236>
 8000f20:	40021000 	.word	0x40021000
 8000f24:	019d800c 	.word	0x019d800c

08000f28 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8000f28:	2800      	cmp	r0, #0
 8000f2a:	f000 80f6 	beq.w	800111a <HAL_RCC_ClockConfig+0x1f2>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000f2e:	4a86      	ldr	r2, [pc, #536]	@ (8001148 <HAL_RCC_ClockConfig+0x220>)
{
 8000f30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000f34:	6813      	ldr	r3, [r2, #0]
 8000f36:	f003 030f 	and.w	r3, r3, #15
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	460d      	mov	r5, r1
 8000f3e:	4604      	mov	r4, r0
 8000f40:	d20c      	bcs.n	8000f5c <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f42:	6813      	ldr	r3, [r2, #0]
 8000f44:	f023 030f 	bic.w	r3, r3, #15
 8000f48:	430b      	orrs	r3, r1
 8000f4a:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f4c:	6813      	ldr	r3, [r2, #0]
 8000f4e:	f003 030f 	and.w	r3, r3, #15
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d002      	beq.n	8000f5c <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8000f56:	2001      	movs	r0, #1
}
 8000f58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f5c:	6823      	ldr	r3, [r4, #0]
 8000f5e:	0798      	lsls	r0, r3, #30
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f60:	f003 0201 	and.w	r2, r3, #1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f64:	f140 8089 	bpl.w	800107a <HAL_RCC_ClockConfig+0x152>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8000f68:	4e78      	ldr	r6, [pc, #480]	@ (800114c <HAL_RCC_ClockConfig+0x224>)
 8000f6a:	68a0      	ldr	r0, [r4, #8]
 8000f6c:	68b1      	ldr	r1, [r6, #8]
 8000f6e:	f001 01f0 	and.w	r1, r1, #240	@ 0xf0
 8000f72:	4288      	cmp	r0, r1
 8000f74:	d904      	bls.n	8000f80 <HAL_RCC_ClockConfig+0x58>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f76:	68b1      	ldr	r1, [r6, #8]
 8000f78:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
 8000f7c:	4301      	orrs	r1, r0
 8000f7e:	60b1      	str	r1, [r6, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f80:	2a00      	cmp	r2, #0
 8000f82:	d03d      	beq.n	8001000 <HAL_RCC_ClockConfig+0xd8>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f84:	6867      	ldr	r7, [r4, #4]
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000f86:	4b71      	ldr	r3, [pc, #452]	@ (800114c <HAL_RCC_ClockConfig+0x224>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f88:	2f03      	cmp	r7, #3
 8000f8a:	d07c      	beq.n	8001086 <HAL_RCC_ClockConfig+0x15e>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f8c:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f8e:	681b      	ldr	r3, [r3, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f90:	f000 80bf 	beq.w	8001112 <HAL_RCC_ClockConfig+0x1ea>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8000f94:	2f00      	cmp	r7, #0
 8000f96:	f040 80c4 	bne.w	8001122 <HAL_RCC_ClockConfig+0x1fa>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f9a:	079e      	lsls	r6, r3, #30
 8000f9c:	d5db      	bpl.n	8000f56 <HAL_RCC_ClockConfig+0x2e>
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8000f9e:	f7ff fc5d 	bl	800085c <HAL_RCC_GetSysClockFreq>
 8000fa2:	4b6b      	ldr	r3, [pc, #428]	@ (8001150 <HAL_RCC_ClockConfig+0x228>)
 8000fa4:	4298      	cmp	r0, r3
 8000fa6:	d905      	bls.n	8000fb4 <HAL_RCC_ClockConfig+0x8c>
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8000fa8:	4b68      	ldr	r3, [pc, #416]	@ (800114c <HAL_RCC_ClockConfig+0x224>)
 8000faa:	689a      	ldr	r2, [r3, #8]
 8000fac:	f012 0ff0 	tst.w	r2, #240	@ 0xf0
 8000fb0:	f000 80bb 	beq.w	800112a <HAL_RCC_ClockConfig+0x202>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8000fb4:	f04f 0900 	mov.w	r9, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8000fb8:	4e64      	ldr	r6, [pc, #400]	@ (800114c <HAL_RCC_ClockConfig+0x224>)
 8000fba:	68b3      	ldr	r3, [r6, #8]
 8000fbc:	f023 0303 	bic.w	r3, r3, #3
 8000fc0:	433b      	orrs	r3, r7
 8000fc2:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000fc4:	f7ff fb06 	bl	80005d4 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fc8:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8000fcc:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000fce:	e005      	b.n	8000fdc <HAL_RCC_ClockConfig+0xb4>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fd0:	f7ff fb00 	bl	80005d4 <HAL_GetTick>
 8000fd4:	1bc0      	subs	r0, r0, r7
 8000fd6:	4540      	cmp	r0, r8
 8000fd8:	f200 80a1 	bhi.w	800111e <HAL_RCC_ClockConfig+0x1f6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000fdc:	68b3      	ldr	r3, [r6, #8]
 8000fde:	6862      	ldr	r2, [r4, #4]
 8000fe0:	f003 030c 	and.w	r3, r3, #12
 8000fe4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000fe8:	d1f2      	bne.n	8000fd0 <HAL_RCC_ClockConfig+0xa8>
  if(hpre == RCC_SYSCLK_DIV2)
 8000fea:	f1b9 0f00 	cmp.w	r9, #0
 8000fee:	d003      	beq.n	8000ff8 <HAL_RCC_ClockConfig+0xd0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8000ff0:	68b3      	ldr	r3, [r6, #8]
 8000ff2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000ff6:	60b3      	str	r3, [r6, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000ff8:	6823      	ldr	r3, [r4, #0]
 8000ffa:	0799      	lsls	r1, r3, #30
 8000ffc:	d506      	bpl.n	800100c <HAL_RCC_ClockConfig+0xe4>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8000ffe:	68a0      	ldr	r0, [r4, #8]
 8001000:	4952      	ldr	r1, [pc, #328]	@ (800114c <HAL_RCC_ClockConfig+0x224>)
 8001002:	688a      	ldr	r2, [r1, #8]
 8001004:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 8001008:	4282      	cmp	r2, r0
 800100a:	d87c      	bhi.n	8001106 <HAL_RCC_ClockConfig+0x1de>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800100c:	494e      	ldr	r1, [pc, #312]	@ (8001148 <HAL_RCC_ClockConfig+0x220>)
 800100e:	680a      	ldr	r2, [r1, #0]
 8001010:	f002 020f 	and.w	r2, r2, #15
 8001014:	42aa      	cmp	r2, r5
 8001016:	d909      	bls.n	800102c <HAL_RCC_ClockConfig+0x104>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001018:	680a      	ldr	r2, [r1, #0]
 800101a:	f022 020f 	bic.w	r2, r2, #15
 800101e:	432a      	orrs	r2, r5
 8001020:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001022:	680a      	ldr	r2, [r1, #0]
 8001024:	f002 020f 	and.w	r2, r2, #15
 8001028:	42aa      	cmp	r2, r5
 800102a:	d194      	bne.n	8000f56 <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800102c:	075a      	lsls	r2, r3, #29
 800102e:	d506      	bpl.n	800103e <HAL_RCC_ClockConfig+0x116>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001030:	4946      	ldr	r1, [pc, #280]	@ (800114c <HAL_RCC_ClockConfig+0x224>)
 8001032:	68e0      	ldr	r0, [r4, #12]
 8001034:	688a      	ldr	r2, [r1, #8]
 8001036:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800103a:	4302      	orrs	r2, r0
 800103c:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800103e:	071b      	lsls	r3, r3, #28
 8001040:	d507      	bpl.n	8001052 <HAL_RCC_ClockConfig+0x12a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001042:	4a42      	ldr	r2, [pc, #264]	@ (800114c <HAL_RCC_ClockConfig+0x224>)
 8001044:	6921      	ldr	r1, [r4, #16]
 8001046:	6893      	ldr	r3, [r2, #8]
 8001048:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 800104c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001050:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001052:	f7ff fc03 	bl	800085c <HAL_RCC_GetSysClockFreq>
 8001056:	4a3d      	ldr	r2, [pc, #244]	@ (800114c <HAL_RCC_ClockConfig+0x224>)
 8001058:	4c3e      	ldr	r4, [pc, #248]	@ (8001154 <HAL_RCC_ClockConfig+0x22c>)
 800105a:	6892      	ldr	r2, [r2, #8]
 800105c:	493e      	ldr	r1, [pc, #248]	@ (8001158 <HAL_RCC_ClockConfig+0x230>)
 800105e:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8001062:	4603      	mov	r3, r0
 8001064:	5ca2      	ldrb	r2, [r4, r2]
  status = HAL_InitTick(uwTickPrio);
 8001066:	483d      	ldr	r0, [pc, #244]	@ (800115c <HAL_RCC_ClockConfig+0x234>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001068:	f002 021f 	and.w	r2, r2, #31
 800106c:	40d3      	lsrs	r3, r2
 800106e:	600b      	str	r3, [r1, #0]
  status = HAL_InitTick(uwTickPrio);
 8001070:	6800      	ldr	r0, [r0, #0]
}
 8001072:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  status = HAL_InitTick(uwTickPrio);
 8001076:	f7ff ba6b 	b.w	8000550 <HAL_InitTick>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800107a:	2a00      	cmp	r2, #0
 800107c:	d0c6      	beq.n	800100c <HAL_RCC_ClockConfig+0xe4>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800107e:	6867      	ldr	r7, [r4, #4]
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001080:	4b32      	ldr	r3, [pc, #200]	@ (800114c <HAL_RCC_ClockConfig+0x224>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001082:	2f03      	cmp	r7, #3
 8001084:	d182      	bne.n	8000f8c <HAL_RCC_ClockConfig+0x64>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	0191      	lsls	r1, r2, #6
 800108a:	f57f af64 	bpl.w	8000f56 <HAL_RCC_ClockConfig+0x2e>
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800108e:	68da      	ldr	r2, [r3, #12]
 8001090:	f002 0203 	and.w	r2, r2, #3

  switch (pllsource)
 8001094:	2a02      	cmp	r2, #2
 8001096:	d04f      	beq.n	8001138 <HAL_RCC_ClockConfig+0x210>
 8001098:	2a03      	cmp	r2, #3
 800109a:	d053      	beq.n	8001144 <HAL_RCC_ClockConfig+0x21c>
 800109c:	2a01      	cmp	r2, #1
 800109e:	d14d      	bne.n	800113c <HAL_RCC_ClockConfig+0x214>
    pllvco = HSE_VALUE;
    break;

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80010a0:	681a      	ldr	r2, [r3, #0]
 80010a2:	0712      	lsls	r2, r2, #28
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80010a4:	bf54      	ite	pl
 80010a6:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	@ 0x94
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80010aa:	681b      	ldrmi	r3, [r3, #0]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80010ac:	4a2c      	ldr	r2, [pc, #176]	@ (8001160 <HAL_RCC_ClockConfig+0x238>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80010ae:	bf54      	ite	pl
 80010b0:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80010b4:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
    pllvco = MSIRangeTable[msirange];
 80010b8:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
  default:
    /* unexpected */
    pllvco = 0;
    break;
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80010bc:	4923      	ldr	r1, [pc, #140]	@ (800114c <HAL_RCC_ClockConfig+0x224>)
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80010be:	4824      	ldr	r0, [pc, #144]	@ (8001150 <HAL_RCC_ClockConfig+0x228>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80010c0:	68ca      	ldr	r2, [r1, #12]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80010c2:	68cb      	ldr	r3, [r1, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80010c4:	f3c2 1203 	ubfx	r2, r2, #4, #4
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80010c8:	f3c3 2306 	ubfx	r3, r3, #8, #7
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80010cc:	3201      	adds	r2, #1
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80010ce:	fb06 f303 	mul.w	r3, r6, r3
 80010d2:	fbb3 f3f2 	udiv	r3, r3, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80010d6:	68ca      	ldr	r2, [r1, #12]
 80010d8:	f3c2 6241 	ubfx	r2, r2, #25, #2
 80010dc:	3201      	adds	r2, #1
 80010de:	0052      	lsls	r2, r2, #1
  sysclockfreq = pllvco / pllr;
 80010e0:	fbb3 f3f2 	udiv	r3, r3, r2
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80010e4:	4283      	cmp	r3, r0
 80010e6:	f67f af65 	bls.w	8000fb4 <HAL_RCC_ClockConfig+0x8c>
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80010ea:	688b      	ldr	r3, [r1, #8]
 80010ec:	f013 0ff0 	tst.w	r3, #240	@ 0xf0
 80010f0:	f47f af60 	bne.w	8000fb4 <HAL_RCC_ClockConfig+0x8c>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80010f4:	688b      	ldr	r3, [r1, #8]
 80010f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80010fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010fe:	608b      	str	r3, [r1, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001100:	f04f 0980 	mov.w	r9, #128	@ 0x80
 8001104:	e758      	b.n	8000fb8 <HAL_RCC_ClockConfig+0x90>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001106:	688a      	ldr	r2, [r1, #8]
 8001108:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800110c:	4302      	orrs	r2, r0
 800110e:	608a      	str	r2, [r1, #8]
 8001110:	e77c      	b.n	800100c <HAL_RCC_ClockConfig+0xe4>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001112:	039b      	lsls	r3, r3, #14
 8001114:	f53f af43 	bmi.w	8000f9e <HAL_RCC_ClockConfig+0x76>
 8001118:	e71d      	b.n	8000f56 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 800111a:	2001      	movs	r0, #1
}
 800111c:	4770      	bx	lr
        return HAL_TIMEOUT;
 800111e:	2003      	movs	r0, #3
 8001120:	e71a      	b.n	8000f58 <HAL_RCC_ClockConfig+0x30>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001122:	0558      	lsls	r0, r3, #21
 8001124:	f57f af17 	bpl.w	8000f56 <HAL_RCC_ClockConfig+0x2e>
 8001128:	e739      	b.n	8000f9e <HAL_RCC_ClockConfig+0x76>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800112a:	689a      	ldr	r2, [r3, #8]
 800112c:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8001130:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001134:	609a      	str	r2, [r3, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001136:	e7e3      	b.n	8001100 <HAL_RCC_ClockConfig+0x1d8>
    pllvco = HSI_VALUE;
 8001138:	4e0a      	ldr	r6, [pc, #40]	@ (8001164 <HAL_RCC_ClockConfig+0x23c>)
 800113a:	e7bf      	b.n	80010bc <HAL_RCC_ClockConfig+0x194>
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800113c:	68da      	ldr	r2, [r3, #12]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800113e:	68da      	ldr	r2, [r3, #12]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001140:	68db      	ldr	r3, [r3, #12]

  return sysclockfreq;
 8001142:	e737      	b.n	8000fb4 <HAL_RCC_ClockConfig+0x8c>
  switch (pllsource)
 8001144:	4e08      	ldr	r6, [pc, #32]	@ (8001168 <HAL_RCC_ClockConfig+0x240>)
 8001146:	e7b9      	b.n	80010bc <HAL_RCC_ClockConfig+0x194>
 8001148:	40022000 	.word	0x40022000
 800114c:	40021000 	.word	0x40021000
 8001150:	04c4b400 	.word	0x04c4b400
 8001154:	0800132c 	.word	0x0800132c
 8001158:	20000000 	.word	0x20000000
 800115c:	20000008 	.word	0x20000008
 8001160:	080012fc 	.word	0x080012fc
 8001164:	00f42400 	.word	0x00f42400
 8001168:	007a1200 	.word	0x007a1200

0800116c <arm_sin_f32>:
 800116c:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 80011ec <arm_sin_f32+0x80>
 8001170:	ee20 0a27 	vmul.f32	s0, s0, s15
 8001174:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8001178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800117c:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8001180:	d504      	bpl.n	800118c <arm_sin_f32+0x20>
 8001182:	ee17 3a90 	vmov	r3, s15
 8001186:	3b01      	subs	r3, #1
 8001188:	ee07 3a90 	vmov	s15, r3
 800118c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001190:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80011f0 <arm_sin_f32+0x84>
 8001194:	ee30 0a67 	vsub.f32	s0, s0, s15
 8001198:	ee20 0a07 	vmul.f32	s0, s0, s14
 800119c:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 80011a0:	ee17 3a90 	vmov	r3, s15
 80011a4:	b29b      	uxth	r3, r3
 80011a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80011aa:	d21a      	bcs.n	80011e2 <arm_sin_f32+0x76>
 80011ac:	ee07 3a90 	vmov	s15, r3
 80011b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011b4:	1c59      	adds	r1, r3, #1
 80011b6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80011ba:	4a0e      	ldr	r2, [pc, #56]	@ (80011f4 <arm_sin_f32+0x88>)
 80011bc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80011c0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80011c4:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80011c8:	ed93 7a00 	vldr	s14, [r3]
 80011cc:	edd2 6a00 	vldr	s13, [r2]
 80011d0:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80011d4:	ee20 0a26 	vmul.f32	s0, s0, s13
 80011d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011dc:	ee37 0a80 	vadd.f32	s0, s15, s0
 80011e0:	4770      	bx	lr
 80011e2:	ee30 0a47 	vsub.f32	s0, s0, s14
 80011e6:	2101      	movs	r1, #1
 80011e8:	2300      	movs	r3, #0
 80011ea:	e7e6      	b.n	80011ba <arm_sin_f32+0x4e>
 80011ec:	3e22f983 	.word	0x3e22f983
 80011f0:	44000000 	.word	0x44000000
 80011f4:	0800133c 	.word	0x0800133c

080011f8 <arm_cos_f32>:
 80011f8:	eddf 7a21 	vldr	s15, [pc, #132]	@ 8001280 <arm_cos_f32+0x88>
 80011fc:	ee20 0a27 	vmul.f32	s0, s0, s15
 8001200:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8001204:	ee30 0a27 	vadd.f32	s0, s0, s15
 8001208:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800120c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001210:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8001214:	d504      	bpl.n	8001220 <arm_cos_f32+0x28>
 8001216:	ee17 3a90 	vmov	r3, s15
 800121a:	3b01      	subs	r3, #1
 800121c:	ee07 3a90 	vmov	s15, r3
 8001220:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001224:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001284 <arm_cos_f32+0x8c>
 8001228:	ee30 0a67 	vsub.f32	s0, s0, s15
 800122c:	ee20 0a07 	vmul.f32	s0, s0, s14
 8001230:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8001234:	ee17 3a90 	vmov	r3, s15
 8001238:	b29b      	uxth	r3, r3
 800123a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800123e:	d21a      	bcs.n	8001276 <arm_cos_f32+0x7e>
 8001240:	ee07 3a90 	vmov	s15, r3
 8001244:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001248:	1c59      	adds	r1, r3, #1
 800124a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800124e:	4a0e      	ldr	r2, [pc, #56]	@ (8001288 <arm_cos_f32+0x90>)
 8001250:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8001254:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001258:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800125c:	ed93 7a00 	vldr	s14, [r3]
 8001260:	edd2 6a00 	vldr	s13, [r2]
 8001264:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8001268:	ee20 0a26 	vmul.f32	s0, s0, s13
 800126c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001270:	ee37 0a80 	vadd.f32	s0, s15, s0
 8001274:	4770      	bx	lr
 8001276:	ee30 0a47 	vsub.f32	s0, s0, s14
 800127a:	2101      	movs	r1, #1
 800127c:	2300      	movs	r3, #0
 800127e:	e7e6      	b.n	800124e <arm_cos_f32+0x56>
 8001280:	3e22f983 	.word	0x3e22f983
 8001284:	44000000 	.word	0x44000000
 8001288:	0800133c 	.word	0x0800133c

0800128c <memset>:
 800128c:	4402      	add	r2, r0
 800128e:	4603      	mov	r3, r0
 8001290:	4293      	cmp	r3, r2
 8001292:	d100      	bne.n	8001296 <memset+0xa>
 8001294:	4770      	bx	lr
 8001296:	f803 1b01 	strb.w	r1, [r3], #1
 800129a:	e7f9      	b.n	8001290 <memset+0x4>

0800129c <__libc_init_array>:
 800129c:	b570      	push	{r4, r5, r6, lr}
 800129e:	4d0d      	ldr	r5, [pc, #52]	@ (80012d4 <__libc_init_array+0x38>)
 80012a0:	4c0d      	ldr	r4, [pc, #52]	@ (80012d8 <__libc_init_array+0x3c>)
 80012a2:	1b64      	subs	r4, r4, r5
 80012a4:	10a4      	asrs	r4, r4, #2
 80012a6:	2600      	movs	r6, #0
 80012a8:	42a6      	cmp	r6, r4
 80012aa:	d109      	bne.n	80012c0 <__libc_init_array+0x24>
 80012ac:	4d0b      	ldr	r5, [pc, #44]	@ (80012dc <__libc_init_array+0x40>)
 80012ae:	4c0c      	ldr	r4, [pc, #48]	@ (80012e0 <__libc_init_array+0x44>)
 80012b0:	f000 f818 	bl	80012e4 <_init>
 80012b4:	1b64      	subs	r4, r4, r5
 80012b6:	10a4      	asrs	r4, r4, #2
 80012b8:	2600      	movs	r6, #0
 80012ba:	42a6      	cmp	r6, r4
 80012bc:	d105      	bne.n	80012ca <__libc_init_array+0x2e>
 80012be:	bd70      	pop	{r4, r5, r6, pc}
 80012c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80012c4:	4798      	blx	r3
 80012c6:	3601      	adds	r6, #1
 80012c8:	e7ee      	b.n	80012a8 <__libc_init_array+0xc>
 80012ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80012ce:	4798      	blx	r3
 80012d0:	3601      	adds	r6, #1
 80012d2:	e7f2      	b.n	80012ba <__libc_init_array+0x1e>
 80012d4:	08001b40 	.word	0x08001b40
 80012d8:	08001b40 	.word	0x08001b40
 80012dc:	08001b40 	.word	0x08001b40
 80012e0:	08001b44 	.word	0x08001b44

080012e4 <_init>:
 80012e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012e6:	bf00      	nop
 80012e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012ea:	bc08      	pop	{r3}
 80012ec:	469e      	mov	lr, r3
 80012ee:	4770      	bx	lr

080012f0 <_fini>:
 80012f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012f2:	bf00      	nop
 80012f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80012f6:	bc08      	pop	{r3}
 80012f8:	469e      	mov	lr, r3
 80012fa:	4770      	bx	lr
