// Seed: 1326893186
module module_0 (
    input wire id_0,
    input wire id_1,
    output supply1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output tri id_5,
    output wand id_6,
    input supply0 id_7,
    input tri1 id_8,
    output tri id_9,
    output tri id_10,
    output supply0 id_11,
    output uwire id_12,
    input uwire id_13
    , id_15
);
  assign module_1._id_7 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd90
) (
    input supply1 id_0,
    output supply0 id_1,
    output wor id_2,
    output wire id_3,
    input wand id_4,
    output tri id_5,
    output uwire id_6,
    input wand _id_7
);
  module_0 modCall_1 (
      id_0,
      id_4,
      id_6,
      id_0,
      id_4,
      id_3,
      id_1,
      id_0,
      id_0,
      id_5,
      id_3,
      id_2,
      id_6,
      id_0
  );
  logic id_9;
  if (-1) begin : LABEL_0
    wire [-1 : id_7] id_10;
    always cover (1);
  end else begin : LABEL_1
    wire [1 : -1] id_11;
  end
endmodule
