{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643145030788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643145030789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 25 15:10:30 2022 " "Processing started: Tue Jan 25 15:10:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643145030789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643145030789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digibotfpga -c digibotfpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off digibotfpga -c digibotfpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643145030789 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643145031518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643145031518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digibotfpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file digibotfpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 digibotfpga " "Found entity 1: digibotfpga" {  } { { "digibotfpga.bdf" "" { Schematic "C:/ce1901/lab/07_digibot_fpga/digibotfpga.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643145044138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643145044138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digibotfpga " "Elaborating entity \"digibotfpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643145044184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst " "Elaborating entity \"74151\" for hierarchy \"74151:inst\"" {  } { { "digibotfpga.bdf" "inst" { Schematic "C:/ce1901/lab/07_digibot_fpga/digibotfpga.bdf" { { 152 704 824 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643145044268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst " "Elaborated megafunction instantiation \"74151:inst\"" {  } { { "digibotfpga.bdf" "" { Schematic "C:/ce1901/lab/07_digibot_fpga/digibotfpga.bdf" { { 152 704 824 376 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643145044281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 74151:inst\|f74151:sub " "Elaborating entity \"f74151\" for hierarchy \"74151:inst\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643145044305 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74151:inst\|f74151:sub 74151:inst " "Elaborated megafunction instantiation \"74151:inst\|f74151:sub\", which is child of megafunction instantiation \"74151:inst\"" {  } { { "74151.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "digibotfpga.bdf" "" { Schematic "C:/ce1901/lab/07_digibot_fpga/digibotfpga.bdf" { { 152 704 824 376 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643145044324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst3 " "Elaborating entity \"74151\" for hierarchy \"74151:inst3\"" {  } { { "digibotfpga.bdf" "inst3" { Schematic "C:/ce1901/lab/07_digibot_fpga/digibotfpga.bdf" { { 392 704 824 616 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643145044325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst3 " "Elaborated megafunction instantiation \"74151:inst3\"" {  } { { "digibotfpga.bdf" "" { Schematic "C:/ce1901/lab/07_digibot_fpga/digibotfpga.bdf" { { 392 704 824 616 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643145044339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst4 " "Elaborating entity \"74151\" for hierarchy \"74151:inst4\"" {  } { { "digibotfpga.bdf" "inst4" { Schematic "C:/ce1901/lab/07_digibot_fpga/digibotfpga.bdf" { { 632 704 824 856 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643145044340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst4 " "Elaborated megafunction instantiation \"74151:inst4\"" {  } { { "digibotfpga.bdf" "" { Schematic "C:/ce1901/lab/07_digibot_fpga/digibotfpga.bdf" { { 632 704 824 856 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643145044353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 74151:inst5 " "Elaborating entity \"74151\" for hierarchy \"74151:inst5\"" {  } { { "digibotfpga.bdf" "inst5" { Schematic "C:/ce1901/lab/07_digibot_fpga/digibotfpga.bdf" { { 872 704 824 1096 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643145044358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74151:inst5 " "Elaborated megafunction instantiation \"74151:inst5\"" {  } { { "digibotfpga.bdf" "" { Schematic "C:/ce1901/lab/07_digibot_fpga/digibotfpga.bdf" { { 872 704 824 1096 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643145044368 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "5 " "Ignored 5 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CASCADE" "5 " "Ignored 5 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1643145044572 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1643145044572 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643145044985 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643145045754 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643145045754 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643145045823 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643145045823 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643145045823 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643145045823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643145045849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 25 15:10:45 2022 " "Processing ended: Tue Jan 25 15:10:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643145045849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643145045849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643145045849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643145045849 ""}
