{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1622098372096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622098372097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 09:52:51 2021 " "Processing started: Thu May 27 09:52:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622098372097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1622098372097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register_IF_ID -c Register_IF_ID " "Command: quartus_map --read_settings_files=on --write_settings_files=off Register_IF_ID -c Register_IF_ID" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1622098372097 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1622098372467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_IF_ID-behav " "Found design unit 1: register_IF_ID-behav" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622098372891 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_IF_ID " "Found entity 1: register_IF_ID" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622098372891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622098372891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Register_IF_ID " "Elaborating entity \"Register_IF_ID\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1622098372920 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inPC Register_IF_ID.vhd(21) " "VHDL Process Statement warning at Register_IF_ID.vhd(21): signal \"inPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622098372921 "|Register_IF_ID"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inInstruction Register_IF_ID.vhd(22) " "VHDL Process Statement warning at Register_IF_ID.vhd(22): signal \"inInstruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622098372921 "|Register_IF_ID"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outPC Register_IF_ID.vhd(18) " "VHDL Process Statement warning at Register_IF_ID.vhd(18): inferring latch(es) for signal or variable \"outPC\", which holds its previous value in one or more paths through the process" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1622098372921 "|Register_IF_ID"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outInstruction Register_IF_ID.vhd(18) " "VHDL Process Statement warning at Register_IF_ID.vhd(18): inferring latch(es) for signal or variable \"outInstruction\", which holds its previous value in one or more paths through the process" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1622098372922 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[0\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[0\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372922 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[1\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[1\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372922 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[2\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[2\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372922 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[3\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[3\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372922 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[4\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[4\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372922 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[5\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[5\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372922 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[6\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[6\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372923 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[7\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[7\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372923 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[8\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[8\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372923 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[9\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[9\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372923 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[10\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[10\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372923 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[11\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[11\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372923 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[12\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[12\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372923 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[13\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[13\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372923 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[14\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[14\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372923 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[15\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[15\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372923 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[0\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[0\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372923 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[1\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[1\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372923 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[2\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[2\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372924 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[3\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[3\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372924 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[4\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[4\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372924 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[5\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[5\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372924 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[6\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[6\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372924 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[7\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[7\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372924 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[8\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[8\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372924 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[9\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[9\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372924 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[10\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[10\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372924 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[11\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[11\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372924 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[12\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[12\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372924 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[13\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[13\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372924 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[14\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[14\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372924 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[15\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[15\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622098372924 "|Register_IF_ID"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[0\]\$latch " "Latch outPC\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373148 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[1\]\$latch " "Latch outPC\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373148 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[2\]\$latch " "Latch outPC\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373148 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[3\]\$latch " "Latch outPC\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373148 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[4\]\$latch " "Latch outPC\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373149 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[5\]\$latch " "Latch outPC\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373149 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[6\]\$latch " "Latch outPC\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373149 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[7\]\$latch " "Latch outPC\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373149 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[8\]\$latch " "Latch outPC\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373149 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[9\]\$latch " "Latch outPC\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373149 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[10\]\$latch " "Latch outPC\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373149 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[11\]\$latch " "Latch outPC\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373149 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[12\]\$latch " "Latch outPC\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373149 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[13\]\$latch " "Latch outPC\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373149 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[14\]\$latch " "Latch outPC\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373150 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[15\]\$latch " "Latch outPC\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373150 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[0\]\$latch " "Latch outInstruction\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373150 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[1\]\$latch " "Latch outInstruction\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373150 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[2\]\$latch " "Latch outInstruction\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373150 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[3\]\$latch " "Latch outInstruction\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373150 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[4\]\$latch " "Latch outInstruction\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373150 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[5\]\$latch " "Latch outInstruction\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373150 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[6\]\$latch " "Latch outInstruction\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373150 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[7\]\$latch " "Latch outInstruction\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373150 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[8\]\$latch " "Latch outInstruction\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373151 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[9\]\$latch " "Latch outInstruction\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373151 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[10\]\$latch " "Latch outInstruction\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373151 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[11\]\$latch " "Latch outInstruction\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373151 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[12\]\$latch " "Latch outInstruction\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373151 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[13\]\$latch " "Latch outInstruction\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373151 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[14\]\$latch " "Latch outInstruction\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373151 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[15\]\$latch " "Latch outInstruction\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622098373151 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622098373151 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1622098373275 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622098373275 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1622098373297 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1622098373297 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1622098373297 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1622098373297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622098373313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 09:52:53 2021 " "Processing ended: Thu May 27 09:52:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622098373313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622098373313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622098373313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622098373313 ""}
