

================================================================
== Vivado HLS Report for 'subconv_3x3_8_stride'
================================================================
* Date:           Tue Dec 11 23:30:59 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  189889|  189889|  189889|  189889|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  189888|  189888|      1978|          -|          -|    96|    no    |
        | + Loop 1.1              |    1976|    1976|       494|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |     492|     492|       123|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |     114|     114|        38|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      36|      36|        12|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     473|    276|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    206|
|Register         |        -|      -|     392|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1213|   1193|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U81  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fmulcud_x_U82  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      5|  348|  711|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_1_fu_193_p2       |     +    |      0|  26|  12|           7|           1|
    |h_1_fu_248_p2        |     +    |      0|  14|   9|           3|           1|
    |m_1_fu_319_p2        |     +    |      0|  11|   8|           2|           1|
    |n_1_fu_412_p2        |     +    |      0|  11|   8|           2|           1|
    |tmp3_fu_346_p2       |     +    |      0|  11|   8|           2|           2|
    |tmp4_fu_432_p2       |     +    |      0|  11|   8|           2|           2|
    |tmp_10_fu_442_p2     |     +    |      0|  17|   9|           4|           4|
    |tmp_11_fu_329_p2     |     +    |      0|  38|  16|          11|          11|
    |tmp_16_fu_365_p2     |     +    |      0|  38|  16|          11|          11|
    |tmp_17_fu_422_p2     |     +    |      0|  38|  16|          11|          11|
    |tmp_18_fu_451_p2     |     +    |      0|  47|  19|          14|          14|
    |tmp_4_fu_356_p2      |     +    |      0|  17|   9|           4|           4|
    |tmp_6_fu_268_p2      |     +    |      0|  35|  15|          10|          10|
    |tmp_8_fu_397_p2      |     +    |      0|  41|  17|          12|          12|
    |w_1_fu_287_p2        |     +    |      0|  14|   9|           3|           1|
    |tmp_15_fu_340_p2     |     -    |      0|  38|  16|          11|          11|
    |tmp_1_fu_303_p2      |     -    |      0|  17|   9|           1|           4|
    |tmp_3_fu_232_p2      |     -    |      0|  35|  15|          10|          10|
    |tmp_9_fu_378_p2      |     -    |      0|  14|   9|           1|           3|
    |exitcond1_fu_313_p2  |   icmp   |      0|   0|   1|           2|           2|
    |exitcond2_fu_281_p2  |   icmp   |      0|   0|   2|           3|           4|
    |exitcond3_fu_242_p2  |   icmp   |      0|   0|   2|           3|           4|
    |exitcond4_fu_187_p2  |   icmp   |      0|   0|   4|           7|           7|
    |exitcond_fu_406_p2   |   icmp   |      0|   0|   1|           2|           2|
    |p_not_fu_427_p2      |   icmp   |      0|   0|   2|           4|           4|
    |sel_tmp_fu_388_p2    |   icmp   |      0|   0|   2|           4|           4|
    |sel_tmp1_fu_464_p2   |    or    |      0|   0|   2|           1|           1|
    |tmp_12_fu_468_p3     |  select  |      0|   0|  32|           1|           1|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 473| 276|         148|         143|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         25|    1|         25|
    |co_reg_97      |    9|          2|    7|         14|
    |grp_fu_177_p0  |   15|          3|   32|         96|
    |grp_fu_177_p1  |   15|          3|   32|         96|
    |h_reg_108      |    9|          2|    3|          6|
    |m_reg_143      |    9|          2|    2|          4|
    |n_reg_166      |    9|          2|    2|          4|
    |sum_1_reg_154  |    9|          2|   32|         64|
    |sum_reg_131    |    9|          2|   32|         64|
    |w_reg_119      |    9|          2|    3|          6|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  206|         45|  146|        379|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  24|   0|   24|          0|
    |bias_addr_reg_503    |   7|   0|    7|          0|
    |bias_load_reg_626    |  32|   0|   32|          0|
    |co_1_reg_483         |   7|   0|    7|          0|
    |co_reg_97            |   7|   0|    7|          0|
    |h_1_reg_511          |   3|   0|    3|          0|
    |h_reg_108            |   3|   0|    3|          0|
    |m_1_reg_548          |   2|   0|    2|          0|
    |m_reg_143            |   2|   0|    2|          0|
    |n_1_reg_576          |   2|   0|    2|          0|
    |n_reg_166            |   2|   0|    2|          0|
    |p_not_reg_586        |   1|   0|    1|          0|
    |p_shl_cast_reg_493   |   7|   0|   10|          3|
    |result_reg_631       |  32|   0|   32|          0|
    |sel_tmp_reg_563      |   1|   0|    1|          0|
    |sum_1_reg_154        |  32|   0|   32|          0|
    |sum_reg_131          |  32|   0|   32|          0|
    |tmp_12_reg_611       |  32|   0|   32|          0|
    |tmp_13_reg_616       |  32|   0|   32|          0|
    |tmp_15_cast_reg_488  |   7|   0|   11|          4|
    |tmp_15_reg_553       |  11|   0|   11|          0|
    |tmp_17_cast_reg_498  |  11|   0|   11|          0|
    |tmp_17_reg_581       |  11|   0|   11|          0|
    |tmp_18_reg_591       |  14|   0|   14|          0|
    |tmp_1_reg_540        |   3|   0|    4|          1|
    |tmp_23_cast_reg_522  |  10|   0|   12|          2|
    |tmp_2_cast_reg_516   |   2|   0|    4|          2|
    |tmp_31_cast_reg_558  |  11|   0|   14|          3|
    |tmp_5_cast_reg_535   |   2|   0|    4|          2|
    |tmp_8_reg_568        |  12|   0|   12|          0|
    |w_1_reg_530          |   3|   0|    3|          0|
    |w_reg_119            |   3|   0|    3|          0|
    |weight_load_reg_606  |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 392|   0|  409|         17|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_3x3_8_stride | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_3x3_8_stride | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_3x3_8_stride | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_3x3_8_stride | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_3x3_8_stride | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_3x3_8_stride | return value |
|input_r_address0   | out |   13|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   32|  ap_memory |        input_r       |     array    |
|weight_address0    | out |   10|  ap_memory |        weight        |     array    |
|weight_ce0         | out |    1|  ap_memory |        weight        |     array    |
|weight_q0          |  in |   32|  ap_memory |        weight        |     array    |
|bias_address0      | out |    7|  ap_memory |         bias         |     array    |
|bias_ce0           | out |    1|  ap_memory |         bias         |     array    |
|bias_q0            |  in |   32|  ap_memory |         bias         |     array    |
|output_r_address0  | out |   11|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   32|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

