

================================================================
== Vitis HLS Report for 'FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2'
================================================================
* Date:           Wed Jul 16 18:22:39 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FFT_DIT_RN
* Solution:       FFT_DIT_RN (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.870 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      132|      132|  0.528 us|  0.528 us|  130|  130|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_764_2  |      130|      130|         5|          2|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     35|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     77|    -|
|Register         |        -|    -|     279|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     279|    112|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln764_fu_181_p2             |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_334                |       and|   0|  0|   2|           1|           1|
    |icmp_ln764_fu_175_p2            |      icmp|   0|  0|  15|           7|           8|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  35|          17|          13|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |i_fu_52                           |   9|          2|    7|         14|
    |out_r_blk_n                       |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  77|         17|   14|         29|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |add_ln764_reg_266                          |    7|   0|    7|          0|
    |ap_CS_fsm                                  |    2|   0|    2|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |    1|   0|    1|          0|
    |ap_done_reg                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |    1|   0|    1|          0|
    |i_fu_52                                    |    7|   0|    7|          0|
    |icmp_ln764_reg_262                         |    1|   0|    1|          0|
    |p_0_reg_311                                |  256|   0|  256|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      |  279|   0|  279|          0|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|                                RTL Ports                                | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                                                                   |   in|    1|  ap_ctrl_hs|                            FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2|  return value|
|ap_rst                                                                   |   in|    1|  ap_ctrl_hs|                            FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2|  return value|
|ap_start                                                                 |   in|    1|  ap_ctrl_hs|                            FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2|  return value|
|ap_done                                                                  |  out|    1|  ap_ctrl_hs|                            FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2|  return value|
|ap_idle                                                                  |  out|    1|  ap_ctrl_hs|                            FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2|  return value|
|ap_ready                                                                 |  out|    1|  ap_ctrl_hs|                            FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2|  return value|
|out_r_din                                                                |  out|  256|     ap_fifo|                                                           out_r|       pointer|
|out_r_full_n                                                             |   in|    1|     ap_fifo|                                                           out_r|       pointer|
|out_r_write                                                              |  out|    1|     ap_fifo|                                                           out_r|       pointer|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_q0        |   in|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0_q0        |   in|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_0|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1_q0        |   in|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1_q0        |   in|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_1|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2_q0        |   in|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2_q0        |   in|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_2|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3_q0        |   in|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_3|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_address0  |  out|    6|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_ce0       |  out|    1|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3|         array|
|FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3_q0        |   in|   32|   ap_memory|  FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_1_3|         array|
+-------------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

