#include <types.h>
#include <mmu.h>

memory_layout_entry memory_padr_layout[] =
{
    {ADDR_TO_PAGE(0x00100000), ADDR_TO_PAGE(0x00500000), MLT_TRUSTED_RAM, MLF_READABLE | MLF_WRITEABLE 	}, // hypervisor ram
    {ADDR_TO_PAGE(0x00500000), ADDR_TO_PAGE(0x00900000), MLT_HYPER_RAM, MLF_READABLE | MLF_WRITEABLE 	}, // hypervisor ram
    
    {ADDR_TO_PAGE(0x01000000), ADDR_TO_PAGE(0x08000000), MLT_USER_RAM, MLF_READABLE | MLF_WRITEABLE 	}, // user ram 128MB for linux
    {ADDR_TO_PAGE(0x10000000), ADDR_TO_PAGE(0x10001000), MLT_IO_RO_REG, MLF_READABLE 			    	}, // Core Module 9x6
    {ADDR_TO_PAGE(0x14000000), ADDR_TO_PAGE(0x14001000), MLT_IO_RW_REG, MLF_READABLE | MLF_WRITEABLE	}, // PIC
  //{ADDR_TO_PAGE(0xca000000), ADDR_TO_PAGE(0xca000fff), MLT_IO_REG, MLF_READABLE | MLF_WRITEABLE}, // PIC2
  //{ADDR_TO_PAGE(0xc8000000), ADDR_TO_PAGE(0xc8000fff), MLT_IO_REG, MLF_READABLE | MLF_WRITEABLE}, // EthLan (dummy)
    {ADDR_TO_PAGE(0x13000000), ADDR_TO_PAGE(0x13001000), MLT_IO_RO_REG, MLF_READABLE 					}, // Pit Counter Timer
    {ADDR_TO_PAGE(0x1a000000), ADDR_TO_PAGE(0x1a001000), MLT_IO_RO_REG, MLF_READABLE 					}, // ICP control
    {ADDR_TO_PAGE(0x18000000), ADDR_TO_PAGE(0x18001000), MLT_IO_RO_REG, MLF_READABLE 					}, // kb1 Keyboard
    {ADDR_TO_PAGE(0x19000000), ADDR_TO_PAGE(0x19001000), MLT_IO_RO_REG, MLF_READABLE 					}, // ms1 Mouse
    {ADDR_TO_PAGE(0x15000000), ADDR_TO_PAGE(0x15001000), MLT_IO_RO_REG, MLF_READABLE 					}, // RTC PL031
    {ADDR_TO_PAGE(0x16000000), ADDR_TO_PAGE(0x16001000), MLT_IO_RW_REG, MLF_READABLE | MLF_WRITEABLE	}, // Uart1
    {ADDR_TO_PAGE(0x17000000), ADDR_TO_PAGE(0x17001000), MLT_IO_RW_REG, MLF_READABLE | MLF_WRITEABLE| MLF_LAST}, // Uart2
//  {ADDR_TO_PAGE(0x1c000000), ADDR_TO_PAGE(0x1c001000), MLT_IO_REG, MLF_READABLE | MLF_WRITEABLE | MLF_LAST}, // MMCi
//  {ADDR_TO_PAGE(0xc0000000), ADDR_TO_PAGE(0xc0000fff), MLT_IO_REG, MLF_READABLE | MLF_WRITEABLE | MLF_LAST}, // LCD
};
