    ____  ____
   /   /\/   /
  /___/  \  /    VENDOR      : Xilinx Inc.
  \   \   \/     VERSION     : 9.2i (J.36)
   \   \         APPLICATION : compxlib
   /   /         CONTENTS    : Compilation Log
  /___/   /\     FILENAME    : compxlib.log
  \   \  /  \    CREATED ON  : Fri Mar 08 15:13:50 2019
   \___\/\___\

XILINX = 'C:\Xilinx92i'
Library Source => 'C:\Xilinx92i'

Compilation Mode = FAST
Scheduling library compilation for SPARTAN-IIIE 

Signature:-
------------------------------------------------------------------------------
compxlib -s mti_pe
         -arch spartan3e
         -lib unisim
         -lib simprim
         -lib xilinxcorelib
         -l vhdl
         -dir C:\Xilinx92i
         -log compxlib.log
         -w
         -p C:/Modeltech_pe_edu_10.4a/win32pe_edu
------------------------------------------------------------------------------
Compiling Xilinx HDL Libraries for ModelSim PE Simulator
Language => vhdl
Backing up setup files if any...
Output directory => 'C:\Xilinx92i\vhdl\mti_pe'

--> Compiling vhdl unisim library
    > Unisim compiled to C:\Xilinx92i\vhdl\mti_pe\unisim

==============================================================================

Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
vmap UNISIM C:\Xilinx92i\vhdl\mti_pe\unisim 
Copying C:/Modeltech_pe_edu_10.4a/win32pe_edu/../modelsim.ini to modelsim.ini
Modifying modelsim.ini

Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
Start time: 15:13:50 on Mar 08,2019
vcom -source -93 -work C:\Xilinx92i\vhdl\mti_pe\unisim C:\Xilinx92i\vhdl\src\unisims\unisim_VCOMP.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package VCOMPONENTS
End time: 15:13:50 on Mar 08,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
Start time: 15:13:50 on Mar 08,2019
vcom -source -93 -work C:\Xilinx92i\vhdl\mti_pe\unisim C:\Xilinx92i\vhdl\src\unisims\unisim_VPKG.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Compiling package VPKG
-- Compiling package body VPKG
-- Loading package VPKG
End time: 15:13:50 on Mar 08,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
Start time: 15:13:50 on Mar 08,2019
vcom -source -93 -work C:\Xilinx92i\vhdl\mti_pe\unisim C:\Xilinx92i\vhdl\src\unisims\unisim_VITAL.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity AND2
-- Compiling architecture AND2_V of AND2
-- Compiling entity AND2B1
-- Compiling architecture AND2B1_V of AND2B1
-- Compiling entity AND2B2
-- Compiling architecture AND2B2_V of AND2B2
-- Compiling entity AND3
-- Compiling architecture AND3_V of AND3
-- Compiling entity AND3B1
-- Compiling architecture AND3B1_V of AND3B1
-- Compiling entity AND3B2
-- Compiling architecture AND3B2_V of AND3B2
-- Compiling entity AND3B3
-- Compiling architecture AND3B3_V of AND3B3
-- Compiling entity AND4
-- Compiling architecture AND4_V of AND4
-- Compiling entity AND4B1
-- Compiling architecture AND4B1_V of AND4B1
-- Compiling entity AND4B2
-- Compiling architecture AND4B2_V of AND4B2
-- Compiling entity AND4B3
-- Compiling architecture AND4B3_V of AND4B3
-- Compiling entity AND4B4
-- Compiling architecture AND4B4_V of AND4B4
-- Compiling entity AND5
-- Compiling architecture AND5_V of AND5
-- Compiling entity AND5B1
-- Compiling architecture AND5B1_V of AND5B1
-- Compiling entity AND5B2
-- Compiling architecture AND5B2_V of AND5B2
-- Compiling entity AND5B3
-- Compiling architecture AND5B3_V of AND5B3
-- Compiling entity AND5B4
-- Compiling architecture AND5B4_V of AND5B4
-- Compiling entity AND5B5
-- Compiling architecture AND5B5_V of AND5B5
-- Compiling entity BSCAN_FPGACORE
-- Compiling architecture BSCAN_FPGACORE_V of BSCAN_FPGACORE
-- Compiling entity BSCAN_SPARTAN2
-- Compiling architecture BSCAN_SPARTAN2_V of BSCAN_SPARTAN2
-- Compiling entity BSCAN_SPARTAN3
-- Compiling architecture BSCAN_SPARTAN3_V of BSCAN_SPARTAN3
-- Compiling entity BSCAN_VIRTEX
-- Compiling architecture BSCAN_VIRTEX_V of BSCAN_VIRTEX
-- Compiling entity BSCAN_VIRTEX2
-- Compiling architecture BSCAN_VIRTEX2_V of BSCAN_VIRTEX2
-- Compiling entity BUF
-- Compiling architecture BUF_V of BUF
-- Compiling entity BUFCF
-- Compiling architecture BUFCF_V of BUFCF
-- Compiling entity BUFE
-- Compiling architecture BUFE_V of BUFE
-- Compiling entity BUFG
-- Compiling architecture BUFG_V of BUFG
-- Loading package VCOMPONENTS
-- Compiling entity BUFGCE
-- Compiling architecture BUFGCE_V of BUFGCE
-- Compiling entity BUFGCE_1
-- Compiling architecture BUFGCE_1_V of BUFGCE_1
-- Compiling entity BUFGDLL
-- Compiling architecture BUFGDLL_V of BUFGDLL
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Compiling entity BUFGMUX
-- Compiling architecture BUFGMUX_V of BUFGMUX
-- Compiling entity BUFGMUX_1
-- Compiling architecture BUFGMUX_1_V of BUFGMUX_1
-- Compiling entity BUFGP
-- Compiling architecture BUFGP_V of BUFGP
-- Compiling entity BUFT
-- Compiling architecture BUFT_V of BUFT
-- Compiling entity CAPTURE_FPGACORE
-- Compiling architecture CAPTURE_FPGACORE_V of CAPTURE_FPGACORE
-- Compiling entity CAPTURE_SPARTAN2
-- Compiling architecture CAPTURE_SPARTAN2_V of CAPTURE_SPARTAN2
-- Compiling entity CAPTURE_SPARTAN3
-- Compiling architecture CAPTURE_SPARTAN3_V of CAPTURE_SPARTAN3
-- Compiling entity CAPTURE_VIRTEX
-- Compiling architecture CAPTURE_VIRTEX_V of CAPTURE_VIRTEX
-- Compiling entity CAPTURE_VIRTEX2
-- Compiling architecture CAPTURE_VIRTEX2_V of CAPTURE_VIRTEX2
-- Compiling entity clkdll_maximum_period_check
-- Compiling architecture clkdll_maximum_period_check_V of clkdll_maximum_period_check
-- Loading package VPKG
-- Compiling entity CLKDLL
-- Compiling architecture CLKDLL_V of CLKDLL
-- Compiling entity clkdlle_maximum_period_check
-- Compiling architecture clkdlle_maximum_period_check_V of clkdlle_maximum_period_check
-- Compiling entity CLKDLLE
-- Compiling architecture CLKDLLE_V of CLKDLLE
-- Compiling entity clkdllhf_maximum_period_check
-- Compiling architecture clkdllhf_maximum_period_check_V of clkdllhf_maximum_period_check
-- Compiling entity CLKDLLHF
-- Compiling architecture CLKDLLHF_V of CLKDLLHF
-- Compiling entity CONFIG
-- Compiling architecture CONFIG_V of CONFIG
-- Compiling entity dcm_clock_divide_by_2
-- Compiling architecture dcm_clock_divide_by_2_V of dcm_clock_divide_by_2
-- Compiling entity dcm_maximum_period_check
-- Compiling architecture dcm_maximum_period_check_V of dcm_maximum_period_check
-- Compiling entity dcm_clock_lost
-- Compiling architecture dcm_clock_lost_V of dcm_clock_lost
-- Compiling entity DCM
-- Compiling architecture NEW_DCM_V of DCM
-- Compiling architecture DCM_V of DCM
-- Loading entity DCM
-- Compiling entity dcm_sp_clock_divide_by_2
-- Compiling architecture dcm_sp_clock_divide_by_2_V of dcm_sp_clock_divide_by_2
-- Compiling entity dcm_sp_maximum_period_check
-- Compiling architecture dcm_sp_maximum_period_check_V of dcm_sp_maximum_period_check
-- Compiling entity dcm_sp_clock_lost
-- Compiling architecture dcm_sp_clock_lost_V of dcm_sp_clock_lost
-- Compiling entity DCM_SP
-- Compiling architecture DCM_SP_V of DCM_SP
-- Compiling entity FD
-- Compiling architecture FD_V of FD
-- Compiling entity FD_1
-- Compiling architecture FD_1_V of FD_1
-- Compiling entity FDC
-- Compiling architecture FDC_V of FDC
-- Compiling entity FDC_1
-- Compiling architecture FDC_1_V of FDC_1
-- Compiling entity FDCE
-- Compiling architecture FDCE_V of FDCE
-- Compiling entity FDCE_1
-- Compiling architecture FDCE_1_V of FDCE_1
-- Compiling entity FDCP
-- Compiling architecture FDCP_V of FDCP
-- Compiling entity FDCP_1
-- Compiling architecture FDCP_1_V of FDCP_1
-- Compiling entity FDCPE
-- Compiling architecture FDCPE_V of FDCPE
-- Compiling entity FDCPE_1
-- Compiling architecture FDCPE_1_V of FDCPE_1
-- Compiling entity FDDRCPE
-- Compiling architecture FDDRCPE_V of FDDRCPE
-- Compiling entity FDDRRSE
-- Compiling architecture FDDRRSE_V of FDDRRSE
-- Compiling entity FDE
-- Compiling architecture FDE_V of FDE
-- Compiling entity FDE_1
-- Compiling architecture FDE_1_V of FDE_1
-- Compiling entity FDP
-- Compiling architecture FDP_V of FDP
-- Compiling entity FDP_1
-- Compiling architecture FDP_1_V of FDP_1
-- Compiling entity FDPE
-- Compiling architecture FDPE_V of FDPE
-- Compiling entity FDPE_1
-- Compiling architecture FDPE_1_V of FDPE_1
-- Compiling entity FDR
-- Compiling architecture FDR_V of FDR
-- Compiling entity FDR_1
-- Compiling architecture FDR_1_V of FDR_1
-- Compiling entity FDRE
-- Compiling architecture FDRE_V of FDRE
-- Compiling entity FDRE_1
-- Compiling architecture FDRE_1_V of FDRE_1
-- Compiling entity FDRS
-- Compiling architecture FDRS_V of FDRS
-- Compiling entity FDRS_1
-- Compiling architecture FDRS_1_V of FDRS_1
-- Compiling entity FDRSE
-- Compiling architecture FDRSE_V of FDRSE
-- Compiling entity FDRSE_1
-- Compiling architecture FDRSE_1_V of FDRSE_1
-- Compiling entity FDS
-- Compiling architecture FDS_V of FDS
-- Compiling entity FDS_1
-- Compiling architecture FDS_1_V of FDS_1
-- Compiling entity FDSE
-- Compiling architecture FDSE_V of FDSE
-- Compiling entity FDSE_1
-- Compiling architecture FDSE_1_V of FDSE_1
-- Compiling entity FMAP
-- Compiling architecture FMAP_V of FMAP
-- Compiling entity GND
-- Compiling architecture GND_V of GND
-- Compiling entity IBUF
-- Compiling architecture IBUF_V of IBUF
-- Compiling entity IBUF_AGP
-- Compiling architecture IBUF_AGP_V of IBUF_AGP
-- Compiling entity IBUF_CTT
-- Compiling architecture IBUF_CTT_V of IBUF_CTT
-- Compiling entity IBUF_GTL
-- Compiling architecture IBUF_GTL_V of IBUF_GTL
-- Compiling entity IBUF_GTL_DCI
-- Compiling architecture IBUF_GTL_DCI_V of IBUF_GTL_DCI
-- Compiling entity IBUF_GTLP
-- Compiling architecture IBUF_GTLP_V of IBUF_GTLP
-- Compiling entity IBUF_GTLP_DCI
-- Compiling architecture IBUF_GTLP_DCI_V of IBUF_GTLP_DCI
-- Compiling entity IBUF_HSTL_I
-- Compiling architecture IBUF_HSTL_I_V of IBUF_HSTL_I
-- Compiling entity IBUF_HSTL_I_18
-- Compiling architecture IBUF_HSTL_I_18_V of IBUF_HSTL_I_18
-- Compiling entity IBUF_HSTL_I_DCI
-- Compiling architecture IBUF_HSTL_I_DCI_V of IBUF_HSTL_I_DCI
-- Compiling entity IBUF_HSTL_I_DCI_18
-- Compiling architecture IBUF_HSTL_I_DCI_18_V of IBUF_HSTL_I_DCI_18
-- Compiling entity IBUF_HSTL_II
-- Compiling architecture IBUF_HSTL_II_V of IBUF_HSTL_II
-- Compiling entity IBUF_HSTL_II_18
-- Compiling architecture IBUF_HSTL_II_18_V of IBUF_HSTL_II_18
-- Compiling entity IBUF_HSTL_II_DCI
-- Compiling architecture IBUF_HSTL_II_DCI_V of IBUF_HSTL_II_DCI
-- Compiling entity IBUF_HSTL_II_DCI_18
-- Compiling architecture IBUF_HSTL_II_DCI_18_V of IBUF_HSTL_II_DCI_18
-- Compiling entity IBUF_HSTL_III
-- Compiling architecture IBUF_HSTL_III_V of IBUF_HSTL_III
-- Compiling entity IBUF_HSTL_III_18
-- Compiling architecture IBUF_HSTL_III_18_V of IBUF_HSTL_III_18
-- Compiling entity IBUF_HSTL_III_DCI
-- Compiling architecture IBUF_HSTL_III_DCI_V of IBUF_HSTL_III_DCI
-- Compiling entity IBUF_HSTL_III_DCI_18
-- Compiling architecture IBUF_HSTL_III_DCI_18_V of IBUF_HSTL_III_DCI_18
-- Compiling entity IBUF_HSTL_IV
-- Compiling architecture IBUF_HSTL_IV_V of IBUF_HSTL_IV
-- Compiling entity IBUF_HSTL_IV_18
-- Compiling architecture IBUF_HSTL_IV_18_V of IBUF_HSTL_IV_18
-- Compiling entity IBUF_HSTL_IV_DCI
-- Compiling architecture IBUF_HSTL_IV_DCI_V of IBUF_HSTL_IV_DCI
-- Compiling entity IBUF_HSTL_IV_DCI_18
-- Compiling architecture IBUF_HSTL_IV_DCI_18_V of IBUF_HSTL_IV_DCI_18
-- Compiling entity IBUF_LVCMOS12
-- Compiling architecture IBUF_LVCMOS12_V of IBUF_LVCMOS12
-- Compiling entity IBUF_LVCMOS15
-- Compiling architecture IBUF_LVCMOS15_V of IBUF_LVCMOS15
-- Compiling entity IBUF_LVCMOS18
-- Compiling architecture IBUF_LVCMOS18_V of IBUF_LVCMOS18
-- Compiling entity IBUF_LVCMOS2
-- Compiling architecture IBUF_LVCMOS2_V of IBUF_LVCMOS2
-- Compiling entity IBUF_LVCMOS25
-- Compiling architecture IBUF_LVCMOS25_V of IBUF_LVCMOS25
-- Compiling entity IBUF_LVCMOS33
-- Compiling architecture IBUF_LVCMOS33_V of IBUF_LVCMOS33
-- Compiling entity IBUF_LVDCI_15
-- Compiling architecture IBUF_LVDCI_15_V of IBUF_LVDCI_15
-- Compiling entity IBUF_LVDCI_18
-- Compiling architecture IBUF_LVDCI_18_V of IBUF_LVDCI_18
-- Compiling entity IBUF_LVDCI_25
-- Compiling architecture IBUF_LVDCI_25_V of IBUF_LVDCI_25
-- Compiling entity IBUF_LVDCI_33
-- Compiling architecture IBUF_LVDCI_33_V of IBUF_LVDCI_33
-- Compiling entity IBUF_LVDCI_DV2_15
-- Compiling architecture IBUF_LVDCI_DV2_15_V of IBUF_LVDCI_DV2_15
-- Compiling entity IBUF_LVDCI_DV2_18
-- Compiling architecture IBUF_LVDCI_DV2_18_V of IBUF_LVDCI_DV2_18
-- Compiling entity IBUF_LVDCI_DV2_25
-- Compiling architecture IBUF_LVDCI_DV2_25_V of IBUF_LVDCI_DV2_25
-- Compiling entity IBUF_LVDCI_DV2_33
-- Compiling architecture IBUF_LVDCI_DV2_33_V of IBUF_LVDCI_DV2_33
-- Compiling entity IBUF_LVDS
-- Compiling architecture IBUF_LVDS_V of IBUF_LVDS
-- Compiling entity IBUF_LVPECL
-- Compiling architecture IBUF_LVPECL_V of IBUF_LVPECL
-- Compiling entity IBUF_LVTTL
-- Compiling architecture IBUF_LVTTL_V of IBUF_LVTTL
-- Compiling entity IBUF_PCI33_3
-- Compiling architecture IBUF_PCI33_3_V of IBUF_PCI33_3
-- Compiling entity IBUF_PCI33_5
-- Compiling architecture IBUF_PCI33_5_V of IBUF_PCI33_5
-- Compiling entity IBUF_PCI66_3
-- Compiling architecture IBUF_PCI66_3_V of IBUF_PCI66_3
-- Compiling entity IBUF_PCIX
-- Compiling architecture IBUF_PCIX_V of IBUF_PCIX
-- Compiling entity IBUF_PCIX66_3
-- Compiling architecture IBUF_PCIX66_3_V of IBUF_PCIX66_3
-- Compiling entity IBUF_SSTL18_I
-- Compiling architecture IBUF_SSTL18_I_V of IBUF_SSTL18_I
-- Compiling entity IBUF_SSTL18_I_DCI
-- Compiling architecture IBUF_SSTL18_I_DCI_V of IBUF_SSTL18_I_DCI
-- Compiling entity IBUF_SSTL18_II
-- Compiling architecture IBUF_SSTL18_II_V of IBUF_SSTL18_II
-- Compiling entity IBUF_SSTL18_II_DCI
-- Compiling architecture IBUF_SSTL18_II_DCI_V of IBUF_SSTL18_II_DCI
-- Compiling entity IBUF_SSTL2_I
-- Compiling architecture IBUF_SSTL2_I_V of IBUF_SSTL2_I
-- Compiling entity IBUF_SSTL2_I_DCI
-- Compiling architecture IBUF_SSTL2_I_DCI_V of IBUF_SSTL2_I_DCI
-- Compiling entity IBUF_SSTL2_II
-- Compiling architecture IBUF_SSTL2_II_V of IBUF_SSTL2_II
-- Compiling entity IBUF_SSTL2_II_DCI
-- Compiling architecture IBUF_SSTL2_II_DCI_V of IBUF_SSTL2_II_DCI
-- Compiling entity IBUF_SSTL3_I
-- Compiling architecture IBUF_SSTL3_I_V of IBUF_SSTL3_I
-- Compiling entity IBUF_SSTL3_I_DCI
-- Compiling architecture IBUF_SSTL3_I_DCI_V of IBUF_SSTL3_I_DCI
-- Compiling entity IBUF_SSTL3_II
-- Compiling architecture IBUF_SSTL3_II_V of IBUF_SSTL3_II
-- Compiling entity IBUF_SSTL3_II_DCI
-- Compiling architecture IBUF_SSTL3_II_DCI_V of IBUF_SSTL3_II_DCI
-- Compiling entity IBUFDS
-- Compiling architecture IBUFDS_V of IBUFDS
-- Compiling entity IBUFDS_BLVDS_25
-- Compiling architecture IBUFDS_BLVDS_25_V of IBUFDS_BLVDS_25
-- Compiling entity IBUFDS_DIFF_OUT
-- Compiling architecture IBUFDS_DIFF_OUT_V of IBUFDS_DIFF_OUT
-- Compiling entity IBUFDS_LDT_25
-- Compiling architecture IBUFDS_LDT_25_V of IBUFDS_LDT_25
-- Compiling entity IBUFDS_LVDS_25
-- Compiling architecture IBUFDS_LVDS_25_V of IBUFDS_LVDS_25
-- Compiling entity IBUFDS_LVDS_25_DCI
-- Compiling architecture IBUFDS_LVDS_25_DCI_V of IBUFDS_LVDS_25_DCI
-- Compiling entity IBUFDS_LVDS_33
-- Compiling architecture IBUFDS_LVDS_33_V of IBUFDS_LVDS_33
-- Compiling entity IBUFDS_LVDS_33_DCI
-- Compiling architecture IBUFDS_LVDS_33_DCI_V of IBUFDS_LVDS_33_DCI
-- Compiling entity IBUFDS_LVDSEXT_25
-- Compiling architecture IBUFDS_LVDSEXT_25_V of IBUFDS_LVDSEXT_25
-- Compiling entity IBUFDS_LVDSEXT_25_DCI
-- Compiling architecture IBUFDS_LVDSEXT_25_DCI_V of IBUFDS_LVDSEXT_25_DCI
-- Compiling entity IBUFDS_LVDSEXT_33
-- Compiling architecture IBUFDS_LVDSEXT_33_V of IBUFDS_LVDSEXT_33
-- Compiling entity IBUFDS_LVDSEXT_33_DCI
-- Compiling architecture IBUFDS_LVDSEXT_33_DCI_V of IBUFDS_LVDSEXT_33_DCI
-- Compiling entity IBUFDS_LVPECL_25
-- Compiling architecture IBUFDS_LVPECL_25_V of IBUFDS_LVPECL_25
-- Compiling entity IBUFDS_LVPECL_33
-- Compiling architecture IBUFDS_LVPECL_33_V of IBUFDS_LVPECL_33
-- Compiling entity IBUFDS_ULVDS_25
-- Compiling architecture IBUFDS_ULVDS_25_V of IBUFDS_ULVDS_25
-- Compiling entity IBUFG
-- Compiling architecture IBUFG_V of IBUFG
-- Compiling entity IBUFG_AGP
-- Compiling architecture IBUFG_AGP_V of IBUFG_AGP
-- Compiling entity IBUFG_CTT
-- Compiling architecture IBUFG_CTT_V of IBUFG_CTT
-- Compiling entity IBUFG_GTL
-- Compiling architecture IBUFG_GTL_V of IBUFG_GTL
-- Compiling entity IBUFG_GTL_DCI
-- Compiling architecture IBUFG_GTL_DCI_V of IBUFG_GTL_DCI
-- Compiling entity IBUFG_GTLP
-- Compiling architecture IBUFG_GTLP_V of IBUFG_GTLP
-- Compiling entity IBUFG_GTLP_DCI
-- Compiling architecture IBUFG_GTLP_DCI_V of IBUFG_GTLP_DCI
-- Compiling entity IBUFG_HSTL_I
-- Compiling architecture IBUFG_HSTL_I_V of IBUFG_HSTL_I
-- Compiling entity IBUFG_HSTL_I_18
-- Compiling architecture IBUFG_HSTL_I_18_V of IBUFG_HSTL_I_18
-- Compiling entity IBUFG_HSTL_I_DCI
-- Compiling architecture IBUFG_HSTL_I_DCI_V of IBUFG_HSTL_I_DCI
-- Compiling entity IBUFG_HSTL_I_DCI_18
-- Compiling architecture IBUFG_HSTL_I_DCI_18_V of IBUFG_HSTL_I_DCI_18
-- Compiling entity IBUFG_HSTL_II
-- Compiling architecture IBUFG_HSTL_II_V of IBUFG_HSTL_II
-- Compiling entity IBUFG_HSTL_II_18
-- Compiling architecture IBUFG_HSTL_II_18_V of IBUFG_HSTL_II_18
-- Compiling entity IBUFG_HSTL_II_DCI
-- Compiling architecture IBUFG_HSTL_II_DCI_V of IBUFG_HSTL_II_DCI
-- Compiling entity IBUFG_HSTL_II_DCI_18
-- Compiling architecture IBUFG_HSTL_II_DCI_18_V of IBUFG_HSTL_II_DCI_18
-- Compiling entity IBUFG_HSTL_III
-- Compiling architecture IBUFG_HSTL_III_V of IBUFG_HSTL_III
-- Compiling entity IBUFG_HSTL_III_18
-- Compiling architecture IBUFG_HSTL_III_18_V of IBUFG_HSTL_III_18
-- Compiling entity IBUFG_HSTL_III_DCI
-- Compiling architecture IBUFG_HSTL_III_DCI_V of IBUFG_HSTL_III_DCI
-- Compiling entity IBUFG_HSTL_III_DCI_18
-- Compiling architecture IBUFG_HSTL_III_DCI_18_V of IBUFG_HSTL_III_DCI_18
-- Compiling entity IBUFG_HSTL_IV
-- Compiling architecture IBUFG_HSTL_IV_V of IBUFG_HSTL_IV
-- Compiling entity IBUFG_HSTL_IV_18
-- Compiling architecture IBUFG_HSTL_IV_18_V of IBUFG_HSTL_IV_18
-- Compiling entity IBUFG_HSTL_IV_DCI
-- Compiling architecture IBUFG_HSTL_IV_DCI_V of IBUFG_HSTL_IV_DCI
-- Compiling entity IBUFG_HSTL_IV_DCI_18
-- Compiling architecture IBUFG_HSTL_IV_DCI_18_V of IBUFG_HSTL_IV_DCI_18
-- Compiling entity IBUFG_LVCMOS12
-- Compiling architecture IBUFG_LVCMOS12_V of IBUFG_LVCMOS12
-- Compiling entity IBUFG_LVCMOS15
-- Compiling architecture IBUFG_LVCMOS15_V of IBUFG_LVCMOS15
-- Compiling entity IBUFG_LVCMOS18
-- Compiling architecture IBUFG_LVCMOS18_V of IBUFG_LVCMOS18
-- Compiling entity IBUFG_LVCMOS2
-- Compiling architecture IBUFG_LVCMOS2_V of IBUFG_LVCMOS2
-- Compiling entity IBUFG_LVCMOS25
-- Compiling architecture IBUFG_LVCMOS25_V of IBUFG_LVCMOS25
-- Compiling entity IBUFG_LVCMOS33
-- Compiling architecture IBUFG_LVCMOS33_V of IBUFG_LVCMOS33
-- Compiling entity IBUFG_LVDCI_15
-- Compiling architecture IBUFG_LVDCI_15_V of IBUFG_LVDCI_15
-- Compiling entity IBUFG_LVDCI_18
-- Compiling architecture IBUFG_LVDCI_18_V of IBUFG_LVDCI_18
-- Compiling entity IBUFG_LVDCI_25
-- Compiling architecture IBUFG_LVDCI_25_V of IBUFG_LVDCI_25
-- Compiling entity IBUFG_LVDCI_33
-- Compiling architecture IBUFG_LVDCI_33_V of IBUFG_LVDCI_33
-- Compiling entity IBUFG_LVDCI_DV2_15
-- Compiling architecture IBUFG_LVDCI_DV2_15_V of IBUFG_LVDCI_DV2_15
-- Compiling entity IBUFG_LVDCI_DV2_18
-- Compiling architecture IBUFG_LVDCI_DV2_18_V of IBUFG_LVDCI_DV2_18
-- Compiling entity IBUFG_LVDCI_DV2_25
-- Compiling architecture IBUFG_LVDCI_DV2_25_V of IBUFG_LVDCI_DV2_25
-- Compiling entity IBUFG_LVDCI_DV2_33
-- Compiling architecture IBUFG_LVDCI_DV2_33_V of IBUFG_LVDCI_DV2_33
-- Compiling entity IBUFG_LVDS
-- Compiling architecture IBUFG_LVDS_V of IBUFG_LVDS
-- Compiling entity IBUFG_LVPECL
-- Compiling architecture IBUFG_LVPECL_V of IBUFG_LVPECL
-- Compiling entity IBUFG_LVTTL
-- Compiling architecture IBUFG_LVTTL_V of IBUFG_LVTTL
-- Compiling entity IBUFG_PCI33_3
-- Compiling architecture IBUFG_PCI33_3_V of IBUFG_PCI33_3
-- Compiling entity IBUFG_PCI33_5
-- Compiling architecture IBUFG_PCI33_5_V of IBUFG_PCI33_5
-- Compiling entity IBUFG_PCI66_3
-- Compiling architecture IBUFG_PCI66_3_V of IBUFG_PCI66_3
-- Compiling entity IBUFG_PCIX
-- Compiling architecture IBUFG_PCIX_V of IBUFG_PCIX
-- Compiling entity IBUFG_PCIX66_3
-- Compiling architecture IBUFG_PCIX66_3_V of IBUFG_PCIX66_3
-- Compiling entity IBUFG_SSTL18_I
-- Compiling architecture IBUFG_SSTL18_I_V of IBUFG_SSTL18_I
-- Compiling entity IBUFG_SSTL18_I_DCI
-- Compiling architecture IBUFG_SSTL18_I_DCI_V of IBUFG_SSTL18_I_DCI
-- Compiling entity IBUFG_SSTL18_II
-- Compiling architecture IBUFG_SSTL18_II_V of IBUFG_SSTL18_II
-- Compiling entity IBUFG_SSTL18_II_DCI
-- Compiling architecture IBUFG_SSTL18_II_DCI_V of IBUFG_SSTL18_II_DCI
-- Compiling entity IBUFG_SSTL2_I
-- Compiling architecture IBUFG_SSTL2_I_V of IBUFG_SSTL2_I
-- Compiling entity IBUFG_SSTL2_I_DCI
-- Compiling architecture IBUFG_SSTL2_I_DCI_V of IBUFG_SSTL2_I_DCI
-- Compiling entity IBUFG_SSTL2_II
-- Compiling architecture IBUFG_SSTL2_II_V of IBUFG_SSTL2_II
-- Compiling entity IBUFG_SSTL2_II_DCI
-- Compiling architecture IBUFG_SSTL2_II_DCI_V of IBUFG_SSTL2_II_DCI
-- Compiling entity IBUFG_SSTL3_I
-- Compiling architecture IBUFG_SSTL3_I_V of IBUFG_SSTL3_I
-- Compiling entity IBUFG_SSTL3_I_DCI
-- Compiling architecture IBUFG_SSTL3_I_DCI_V of IBUFG_SSTL3_I_DCI
-- Compiling entity IBUFG_SSTL3_II
-- Compiling architecture IBUFG_SSTL3_II_V of IBUFG_SSTL3_II
-- Compiling entity IBUFG_SSTL3_II_DCI
-- Compiling architecture IBUFG_SSTL3_II_DCI_V of IBUFG_SSTL3_II_DCI
-- Compiling entity IBUFGDS
-- Compiling architecture IBUFGDS_V of IBUFGDS
-- Compiling entity IBUFGDS_BLVDS_25
-- Compiling architecture IBUFGDS_BLVDS_25_V of IBUFGDS_BLVDS_25
-- Compiling entity IBUFGDS_DIFF_OUT
-- Compiling architecture IBUFGDS_DIFF_OUT_V of IBUFGDS_DIFF_OUT
-- Compiling entity IBUFGDS_LDT_25
-- Compiling architecture IBUFGDS_LDT_25_V of IBUFGDS_LDT_25
-- Compiling entity IBUFGDS_LVDS_25
-- Compiling architecture IBUFGDS_LVDS_25_V of IBUFGDS_LVDS_25
-- Compiling entity IBUFGDS_LVDS_25_DCI
-- Compiling architecture IBUFGDS_LVDS_25_DCI_V of IBUFGDS_LVDS_25_DCI
-- Compiling entity IBUFGDS_LVDS_33
-- Compiling architecture IBUFGDS_LVDS_33_V of IBUFGDS_LVDS_33
-- Compiling entity IBUFGDS_LVDS_33_DCI
-- Compiling architecture IBUFGDS_LVDS_33_DCI_V of IBUFGDS_LVDS_33_DCI
-- Compiling entity IBUFGDS_LVDSEXT_25
-- Compiling architecture IBUFGDS_LVDSEXT_25_V of IBUFGDS_LVDSEXT_25
-- Compiling entity IBUFGDS_LVDSEXT_25_DCI
-- Compiling architecture IBUFGDS_LVDSEXT_25_DCI_V of IBUFGDS_LVDSEXT_25_DCI
-- Compiling entity IBUFGDS_LVDSEXT_33
-- Compiling architecture IBUFGDS_LVDSEXT_33_V of IBUFGDS_LVDSEXT_33
-- Compiling entity IBUFGDS_LVDSEXT_33_DCI
-- Compiling architecture IBUFGDS_LVDSEXT_33_DCI_V of IBUFGDS_LVDSEXT_33_DCI
-- Compiling entity IBUFGDS_LVPECL_25
-- Compiling architecture IBUFGDS_LVPECL_25_V of IBUFGDS_LVPECL_25
-- Compiling entity IBUFGDS_LVPECL_33
-- Compiling architecture IBUFGDS_LVPECL_33_V of IBUFGDS_LVPECL_33
-- Compiling entity IBUFGDS_ULVDS_25
-- Compiling architecture IBUFGDS_ULVDS_25_V of IBUFGDS_ULVDS_25
-- Compiling entity ICAP_VIRTEX2
-- Compiling architecture ICAP_VIRTEX2_V of ICAP_VIRTEX2
-- Compiling entity IFDDRCPE
-- Compiling architecture IFDDRCPE_V of IFDDRCPE
-- Compiling entity IFDDRRSE
-- Compiling architecture IFDDRRSE_V of IFDDRRSE
-- Compiling entity INV
-- Compiling architecture INV_V of INV
-- Compiling entity IOBUF
-- Compiling architecture IOBUF_V of IOBUF
-- Compiling entity IOBUF_AGP
-- Compiling architecture IOBUF_AGP_V of IOBUF_AGP
-- Compiling entity IOBUF_CTT
-- Compiling architecture IOBUF_CTT_V of IOBUF_CTT
-- Compiling entity IOBUF_F_12
-- Compiling architecture IOBUF_F_12_V of IOBUF_F_12
-- Compiling entity IOBUF_F_16
-- Compiling architecture IOBUF_F_16_V of IOBUF_F_16
-- Compiling entity IOBUF_F_2
-- Compiling architecture IOBUF_F_2_V of IOBUF_F_2
-- Compiling entity IOBUF_F_24
-- Compiling architecture IOBUF_F_24_V of IOBUF_F_24
-- Compiling entity IOBUF_F_4
-- Compiling architecture IOBUF_F_4_V of IOBUF_F_4
-- Compiling entity IOBUF_F_6
-- Compiling architecture IOBUF_F_6_V of IOBUF_F_6
-- Compiling entity IOBUF_F_8
-- Compiling architecture IOBUF_F_8_V of IOBUF_F_8
-- Compiling entity IOBUF_GTL
-- Compiling architecture IOBUF_GTL_V of IOBUF_GTL
-- Compiling entity IOBUF_GTL_DCI
-- Compiling architecture IOBUF_GTL_DCI_V of IOBUF_GTL_DCI
-- Compiling entity IOBUF_GTLP
-- Compiling architecture IOBUF_GTLP_V of IOBUF_GTLP
-- Compiling entity IOBUF_GTLP_DCI
-- Compiling architecture IOBUF_GTLP_DCI_V of IOBUF_GTLP_DCI
-- Compiling entity IOBUF_HSTL_I
-- Compiling architecture IOBUF_HSTL_I_V of IOBUF_HSTL_I
-- Compiling entity IOBUF_HSTL_I_18
-- Compiling architecture IOBUF_HSTL_I_18_V of IOBUF_HSTL_I_18
-- Compiling entity IOBUF_HSTL_II
-- Compiling architecture IOBUF_HSTL_II_V of IOBUF_HSTL_II
-- Compiling entity IOBUF_HSTL_II_18
-- Compiling architecture IOBUF_HSTL_II_18_V of IOBUF_HSTL_II_18
-- Compiling entity IOBUF_HSTL_II_DCI
-- Compiling architecture IOBUF_HSTL_II_DCI_V of IOBUF_HSTL_II_DCI
-- Compiling entity IOBUF_HSTL_II_DCI_18
-- Compiling architecture IOBUF_HSTL_II_DCI_18_V of IOBUF_HSTL_II_DCI_18
-- Compiling entity IOBUF_HSTL_III
-- Compiling architecture IOBUF_HSTL_III_V of IOBUF_HSTL_III
-- Compiling entity IOBUF_HSTL_III_18
-- Compiling architecture IOBUF_HSTL_III_18_V of IOBUF_HSTL_III_18
-- Compiling entity IOBUF_HSTL_IV
-- Compiling architecture IOBUF_HSTL_IV_V of IOBUF_HSTL_IV
-- Compiling entity IOBUF_HSTL_IV_18
-- Compiling architecture IOBUF_HSTL_IV_18_V of IOBUF_HSTL_IV_18
-- Compiling entity IOBUF_HSTL_IV_DCI
-- Compiling architecture IOBUF_HSTL_IV_DCI_V of IOBUF_HSTL_IV_DCI
-- Compiling entity IOBUF_HSTL_IV_DCI_18
-- Compiling architecture IOBUF_HSTL_IV_DCI_18_V of IOBUF_HSTL_IV_DCI_18
-- Compiling entity IOBUF_LVCMOS12
-- Compiling architecture IOBUF_LVCMOS12_V of IOBUF_LVCMOS12
-- Compiling entity IOBUF_LVCMOS12_F_2
-- Compiling architecture IOBUF_LVCMOS12_F_2_V of IOBUF_LVCMOS12_F_2
-- Compiling entity IOBUF_LVCMOS12_F_4
-- Compiling architecture IOBUF_LVCMOS12_F_4_V of IOBUF_LVCMOS12_F_4
-- Compiling entity IOBUF_LVCMOS12_F_6
-- Compiling architecture IOBUF_LVCMOS12_F_6_V of IOBUF_LVCMOS12_F_6
-- Compiling entity IOBUF_LVCMOS12_F_8
-- Compiling architecture IOBUF_LVCMOS12_F_8_V of IOBUF_LVCMOS12_F_8
-- Compiling entity IOBUF_LVCMOS12_S_2
-- Compiling architecture IOBUF_LVCMOS12_S_2_V of IOBUF_LVCMOS12_S_2
-- Compiling entity IOBUF_LVCMOS12_S_4
-- Compiling architecture IOBUF_LVCMOS12_S_4_V of IOBUF_LVCMOS12_S_4
-- Compiling entity IOBUF_LVCMOS12_S_6
-- Compiling architecture IOBUF_LVCMOS12_S_6_V of IOBUF_LVCMOS12_S_6
-- Compiling entity IOBUF_LVCMOS12_S_8
-- Compiling architecture IOBUF_LVCMOS12_S_8_V of IOBUF_LVCMOS12_S_8
-- Compiling entity IOBUF_LVCMOS15
-- Compiling architecture IOBUF_LVCMOS15_V of IOBUF_LVCMOS15
-- Compiling entity IOBUF_LVCMOS15_F_12
-- Compiling architecture IOBUF_LVCMOS15_F_12_V of IOBUF_LVCMOS15_F_12
-- Compiling entity IOBUF_LVCMOS15_F_16
-- Compiling architecture IOBUF_LVCMOS15_F_16_V of IOBUF_LVCMOS15_F_16
-- Compiling entity IOBUF_LVCMOS15_F_2
-- Compiling architecture IOBUF_LVCMOS15_F_2_V of IOBUF_LVCMOS15_F_2
-- Compiling entity IOBUF_LVCMOS15_F_4
-- Compiling architecture IOBUF_LVCMOS15_F_4_V of IOBUF_LVCMOS15_F_4
-- Compiling entity IOBUF_LVCMOS15_F_6
-- Compiling architecture IOBUF_LVCMOS15_F_6_V of IOBUF_LVCMOS15_F_6
-- Compiling entity IOBUF_LVCMOS15_F_8
-- Compiling architecture IOBUF_LVCMOS15_F_8_V of IOBUF_LVCMOS15_F_8
-- Compiling entity IOBUF_LVCMOS15_S_12
-- Compiling architecture IOBUF_LVCMOS15_S_12_V of IOBUF_LVCMOS15_S_12
-- Compiling entity IOBUF_LVCMOS15_S_16
-- Compiling architecture IOBUF_LVCMOS15_S_16_V of IOBUF_LVCMOS15_S_16
-- Compiling entity IOBUF_LVCMOS15_S_2
-- Compiling architecture IOBUF_LVCMOS15_S_2_V of IOBUF_LVCMOS15_S_2
-- Compiling entity IOBUF_LVCMOS15_S_4
-- Compiling architecture IOBUF_LVCMOS15_S_4_V of IOBUF_LVCMOS15_S_4
-- Compiling entity IOBUF_LVCMOS15_S_6
-- Compiling architecture IOBUF_LVCMOS15_S_6_V of IOBUF_LVCMOS15_S_6
-- Compiling entity IOBUF_LVCMOS15_S_8
-- Compiling architecture IOBUF_LVCMOS15_S_8_V of IOBUF_LVCMOS15_S_8
-- Compiling entity IOBUF_LVCMOS18
-- Compiling architecture IOBUF_LVCMOS18_V of IOBUF_LVCMOS18
-- Compiling entity IOBUF_LVCMOS18_F_12
-- Compiling architecture IOBUF_LVCMOS18_F_12_V of IOBUF_LVCMOS18_F_12
-- Compiling entity IOBUF_LVCMOS18_F_16
-- Compiling architecture IOBUF_LVCMOS18_F_16_V of IOBUF_LVCMOS18_F_16
-- Compiling entity IOBUF_LVCMOS18_F_2
-- Compiling architecture IOBUF_LVCMOS18_F_2_V of IOBUF_LVCMOS18_F_2
-- Compiling entity IOBUF_LVCMOS18_F_4
-- Compiling architecture IOBUF_LVCMOS18_F_4_V of IOBUF_LVCMOS18_F_4
-- Compiling entity IOBUF_LVCMOS18_F_6
-- Compiling architecture IOBUF_LVCMOS18_F_6_V of IOBUF_LVCMOS18_F_6
-- Compiling entity IOBUF_LVCMOS18_F_8
-- Compiling architecture IOBUF_LVCMOS18_F_8_V of IOBUF_LVCMOS18_F_8
-- Compiling entity IOBUF_LVCMOS18_S_12
-- Compiling architecture IOBUF_LVCMOS18_S_12_V of IOBUF_LVCMOS18_S_12
-- Compiling entity IOBUF_LVCMOS18_S_16
-- Compiling architecture IOBUF_LVCMOS18_S_16_V of IOBUF_LVCMOS18_S_16
-- Compiling entity IOBUF_LVCMOS18_S_2
-- Compiling architecture IOBUF_LVCMOS18_S_2_V of IOBUF_LVCMOS18_S_2
-- Compiling entity IOBUF_LVCMOS18_S_4
-- Compiling architecture IOBUF_LVCMOS18_S_4_V of IOBUF_LVCMOS18_S_4
-- Compiling entity IOBUF_LVCMOS18_S_6
-- Compiling architecture IOBUF_LVCMOS18_S_6_V of IOBUF_LVCMOS18_S_6
-- Compiling entity IOBUF_LVCMOS18_S_8
-- Compiling architecture IOBUF_LVCMOS18_S_8_V of IOBUF_LVCMOS18_S_8
-- Compiling entity IOBUF_LVCMOS2
-- Compiling architecture IOBUF_LVCMOS2_V of IOBUF_LVCMOS2
-- Compiling entity IOBUF_LVCMOS25
-- Compiling architecture IOBUF_LVCMOS25_V of IOBUF_LVCMOS25
-- Compiling entity IOBUF_LVCMOS25_F_12
-- Compiling architecture IOBUF_LVCMOS25_F_12_V of IOBUF_LVCMOS25_F_12
-- Compiling entity IOBUF_LVCMOS25_F_16
-- Compiling architecture IOBUF_LVCMOS25_F_16_V of IOBUF_LVCMOS25_F_16
-- Compiling entity IOBUF_LVCMOS25_F_2
-- Compiling architecture IOBUF_LVCMOS25_F_2_V of IOBUF_LVCMOS25_F_2
-- Compiling entity IOBUF_LVCMOS25_F_24
-- Compiling architecture IOBUF_LVCMOS25_F_24_V of IOBUF_LVCMOS25_F_24
-- Compiling entity IOBUF_LVCMOS25_F_4
-- Compiling architecture IOBUF_LVCMOS25_F_4_V of IOBUF_LVCMOS25_F_4
-- Compiling entity IOBUF_LVCMOS25_F_6
-- Compiling architecture IOBUF_LVCMOS25_F_6_V of IOBUF_LVCMOS25_F_6
-- Compiling entity IOBUF_LVCMOS25_F_8
-- Compiling architecture IOBUF_LVCMOS25_F_8_V of IOBUF_LVCMOS25_F_8
-- Compiling entity IOBUF_LVCMOS25_S_12
-- Compiling architecture IOBUF_LVCMOS25_S_12_V of IOBUF_LVCMOS25_S_12
-- Compiling entity IOBUF_LVCMOS25_S_16
-- Compiling architecture IOBUF_LVCMOS25_S_16_V of IOBUF_LVCMOS25_S_16
-- Compiling entity IOBUF_LVCMOS25_S_2
-- Compiling architecture IOBUF_LVCMOS25_S_2_V of IOBUF_LVCMOS25_S_2
-- Compiling entity IOBUF_LVCMOS25_S_24
-- Compiling architecture IOBUF_LVCMOS25_S_24_V of IOBUF_LVCMOS25_S_24
-- Compiling entity IOBUF_LVCMOS25_S_4
-- Compiling architecture IOBUF_LVCMOS25_S_4_V of IOBUF_LVCMOS25_S_4
-- Compiling entity IOBUF_LVCMOS25_S_6
-- Compiling architecture IOBUF_LVCMOS25_S_6_V of IOBUF_LVCMOS25_S_6
-- Compiling entity IOBUF_LVCMOS25_S_8
-- Compiling architecture IOBUF_LVCMOS25_S_8_V of IOBUF_LVCMOS25_S_8
-- Compiling entity IOBUF_LVCMOS33
-- Compiling architecture IOBUF_LVCMOS33_V of IOBUF_LVCMOS33
-- Compiling entity IOBUF_LVCMOS33_F_12
-- Compiling architecture IOBUF_LVCMOS33_F_12_V of IOBUF_LVCMOS33_F_12
-- Compiling entity IOBUF_LVCMOS33_F_16
-- Compiling architecture IOBUF_LVCMOS33_F_16_V of IOBUF_LVCMOS33_F_16
-- Compiling entity IOBUF_LVCMOS33_F_2
-- Compiling architecture IOBUF_LVCMOS33_F_2_V of IOBUF_LVCMOS33_F_2
-- Compiling entity IOBUF_LVCMOS33_F_24
-- Compiling architecture IOBUF_LVCMOS33_F_24_V of IOBUF_LVCMOS33_F_24
-- Compiling entity IOBUF_LVCMOS33_F_4
-- Compiling architecture IOBUF_LVCMOS33_F_4_V of IOBUF_LVCMOS33_F_4
-- Compiling entity IOBUF_LVCMOS33_F_6
-- Compiling architecture IOBUF_LVCMOS33_F_6_V of IOBUF_LVCMOS33_F_6
-- Compiling entity IOBUF_LVCMOS33_F_8
-- Compiling architecture IOBUF_LVCMOS33_F_8_V of IOBUF_LVCMOS33_F_8
-- Compiling entity IOBUF_LVCMOS33_S_12
-- Compiling architecture IOBUF_LVCMOS33_S_12_V of IOBUF_LVCMOS33_S_12
-- Compiling entity IOBUF_LVCMOS33_S_16
-- Compiling architecture IOBUF_LVCMOS33_S_16_V of IOBUF_LVCMOS33_S_16
-- Compiling entity IOBUF_LVCMOS33_S_2
-- Compiling architecture IOBUF_LVCMOS33_S_2_V of IOBUF_LVCMOS33_S_2
-- Compiling entity IOBUF_LVCMOS33_S_24
-- Compiling architecture IOBUF_LVCMOS33_S_24_V of IOBUF_LVCMOS33_S_24
-- Compiling entity IOBUF_LVCMOS33_S_4
-- Compiling architecture IOBUF_LVCMOS33_S_4_V of IOBUF_LVCMOS33_S_4
-- Compiling entity IOBUF_LVCMOS33_S_6
-- Compiling architecture IOBUF_LVCMOS33_S_6_V of IOBUF_LVCMOS33_S_6
-- Compiling entity IOBUF_LVCMOS33_S_8
-- Compiling architecture IOBUF_LVCMOS33_S_8_V of IOBUF_LVCMOS33_S_8
-- Compiling entity IOBUF_LVDCI_15
-- Compiling architecture IOBUF_LVDCI_15_V of IOBUF_LVDCI_15
-- Compiling entity IOBUF_LVDCI_18
-- Compiling architecture IOBUF_LVDCI_18_V of IOBUF_LVDCI_18
-- Compiling entity IOBUF_LVDCI_25
-- Compiling architecture IOBUF_LVDCI_25_V of IOBUF_LVDCI_25
-- Compiling entity IOBUF_LVDCI_33
-- Compiling architecture IOBUF_LVDCI_33_V of IOBUF_LVDCI_33
-- Compiling entity IOBUF_LVDCI_DV2_15
-- Compiling architecture IOBUF_LVDCI_DV2_15_V of IOBUF_LVDCI_DV2_15
-- Compiling entity IOBUF_LVDCI_DV2_18
-- Compiling architecture IOBUF_LVDCI_DV2_18_V of IOBUF_LVDCI_DV2_18
-- Compiling entity IOBUF_LVDCI_DV2_25
-- Compiling architecture IOBUF_LVDCI_DV2_25_V of IOBUF_LVDCI_DV2_25
-- Compiling entity IOBUF_LVDCI_DV2_33
-- Compiling architecture IOBUF_LVDCI_DV2_33_V of IOBUF_LVDCI_DV2_33
-- Compiling entity IOBUF_LVDS
-- Compiling architecture IOBUF_LVDS_V of IOBUF_LVDS
-- Compiling entity IOBUF_LVPECL
-- Compiling architecture IOBUF_LVPECL_V of IOBUF_LVPECL
-- Compiling entity IOBUF_LVTTL
-- Compiling architecture IOBUF_LVTTL_V of IOBUF_LVTTL
-- Compiling entity IOBUF_LVTTL_F_12
-- Compiling architecture IOBUF_LVTTL_F_12_V of IOBUF_LVTTL_F_12
-- Compiling entity IOBUF_LVTTL_F_16
-- Compiling architecture IOBUF_LVTTL_F_16_V of IOBUF_LVTTL_F_16
-- Compiling entity IOBUF_LVTTL_F_2
-- Compiling architecture IOBUF_LVTTL_F_2_V of IOBUF_LVTTL_F_2
-- Compiling entity IOBUF_LVTTL_F_24
-- Compiling architecture IOBUF_LVTTL_F_24_V of IOBUF_LVTTL_F_24
-- Compiling entity IOBUF_LVTTL_F_4
-- Compiling architecture IOBUF_LVTTL_F_4_V of IOBUF_LVTTL_F_4
-- Compiling entity IOBUF_LVTTL_F_6
-- Compiling architecture IOBUF_LVTTL_F_6_V of IOBUF_LVTTL_F_6
-- Compiling entity IOBUF_LVTTL_F_8
-- Compiling architecture IOBUF_LVTTL_F_8_V of IOBUF_LVTTL_F_8
-- Compiling entity IOBUF_LVTTL_S_12
-- Compiling architecture IOBUF_LVTTL_S_12_V of IOBUF_LVTTL_S_12
-- Compiling entity IOBUF_LVTTL_S_16
-- Compiling architecture IOBUF_LVTTL_S_16_V of IOBUF_LVTTL_S_16
-- Compiling entity IOBUF_LVTTL_S_2
-- Compiling architecture IOBUF_LVTTL_S_2_V of IOBUF_LVTTL_S_2
-- Compiling entity IOBUF_LVTTL_S_24
-- Compiling architecture IOBUF_LVTTL_S_24_V of IOBUF_LVTTL_S_24
-- Compiling entity IOBUF_LVTTL_S_4
-- Compiling architecture IOBUF_LVTTL_S_4_V of IOBUF_LVTTL_S_4
-- Compiling entity IOBUF_LVTTL_S_6
-- Compiling architecture IOBUF_LVTTL_S_6_V of IOBUF_LVTTL_S_6
-- Compiling entity IOBUF_LVTTL_S_8
-- Compiling architecture IOBUF_LVTTL_S_8_V of IOBUF_LVTTL_S_8
-- Compiling entity IOBUF_PCI33_3
-- Compiling architecture IOBUF_PCI33_3_V of IOBUF_PCI33_3
-- Compiling entity IOBUF_PCI33_5
-- Compiling architecture IOBUF_PCI33_5_V of IOBUF_PCI33_5
-- Compiling entity IOBUF_PCI66_3
-- Compiling architecture IOBUF_PCI66_3_V of IOBUF_PCI66_3
-- Compiling entity IOBUF_PCIX
-- Compiling architecture IOBUF_PCIX_V of IOBUF_PCIX
-- Compiling entity IOBUF_PCIX66_3
-- Compiling architecture IOBUF_PCIX66_3_V of IOBUF_PCIX66_3
-- Compiling entity IOBUF_S_12
-- Compiling architecture IOBUF_S_12_V of IOBUF_S_12
-- Compiling entity IOBUF_S_16
-- Compiling architecture IOBUF_S_16_V of IOBUF_S_16
-- Compiling entity IOBUF_S_2
-- Compiling architecture IOBUF_S_2_V of IOBUF_S_2
-- Compiling entity IOBUF_S_24
-- Compiling architecture IOBUF_S_24_V of IOBUF_S_24
-- Compiling entity IOBUF_S_4
-- Compiling architecture IOBUF_S_4_V of IOBUF_S_4
-- Compiling entity IOBUF_S_6
-- Compiling architecture IOBUF_S_6_V of IOBUF_S_6
-- Compiling entity IOBUF_S_8
-- Compiling architecture IOBUF_S_8_V of IOBUF_S_8
-- Compiling entity IOBUF_SSTL18_I
-- Compiling architecture IOBUF_SSTL18_I_V of IOBUF_SSTL18_I
-- Compiling entity IOBUF_SSTL18_II
-- Compiling architecture IOBUF_SSTL18_II_V of IOBUF_SSTL18_II
-- Compiling entity IOBUF_SSTL18_II_DCI
-- Compiling architecture IOBUF_SSTL18_II_DCI_V of IOBUF_SSTL18_II_DCI
-- Compiling entity IOBUF_SSTL2_I
-- Compiling architecture IOBUF_SSTL2_I_V of IOBUF_SSTL2_I
-- Compiling entity IOBUF_SSTL2_II
-- Compiling architecture IOBUF_SSTL2_II_V of IOBUF_SSTL2_II
-- Compiling entity IOBUF_SSTL2_II_DCI
-- Compiling architecture IOBUF_SSTL2_II_DCI_V of IOBUF_SSTL2_II_DCI
-- Compiling entity IOBUF_SSTL3_I
-- Compiling architecture IOBUF_SSTL3_I_V of IOBUF_SSTL3_I
-- Compiling entity IOBUF_SSTL3_II
-- Compiling architecture IOBUF_SSTL3_II_V of IOBUF_SSTL3_II
-- Compiling entity IOBUF_SSTL3_II_DCI
-- Compiling architecture IOBUF_SSTL3_II_DCI_V of IOBUF_SSTL3_II_DCI
-- Compiling entity IOBUFDS
-- Compiling architecture IOBUFDS_V of IOBUFDS
-- Compiling entity IOBUFDS_BLVDS_25
-- Compiling architecture IOBUFDS_BLVDS_25_V of IOBUFDS_BLVDS_25
-- Compiling entity KEEPER
-- Compiling architecture KEEPER_V of KEEPER
-- Compiling entity LD
-- Compiling architecture LD_V of LD
-- Compiling entity LD_1
-- Compiling architecture LD_1_V of LD_1
-- Compiling entity LDC
-- Compiling architecture LDC_V of LDC
-- Compiling entity LDC_1
-- Compiling architecture LDC_1_V of LDC_1
-- Compiling entity LDCE
-- Compiling architecture LDCE_V of LDCE
-- Compiling entity LDCE_1
-- Compiling architecture LDCE_1_V of LDCE_1
-- Compiling entity LDCP
-- Compiling architecture LDCP_V of LDCP
-- Compiling entity LDCP_1
-- Compiling architecture LDCP_1_V of LDCP_1
-- Compiling entity LDCPE
-- Compiling architecture LDCPE_V of LDCPE
-- Compiling entity LDCPE_1
-- Compiling architecture LDCPE_1_V of LDCPE_1
-- Compiling entity LDE
-- Compiling architecture LDE_V of LDE
-- Compiling entity LDE_1
-- Compiling architecture LDE_1_V of LDE_1
-- Compiling entity LDP
-- Compiling architecture LDP_V of LDP
-- Compiling entity LDP_1
-- Compiling architecture LDP_1_V of LDP_1
-- Compiling entity LDPE
-- Compiling architecture LDPE_V of LDPE
-- Compiling entity LDPE_1
-- Compiling architecture LDPE_1_V of LDPE_1
-- Compiling entity LUT1
-- Compiling architecture LUT1_V of LUT1
-- Compiling entity LUT1_D
-- Compiling architecture LUT1_D_V of LUT1_D
-- Compiling entity LUT1_L
-- Compiling architecture LUT1_L_V of LUT1_L
-- Compiling entity LUT2
-- Compiling architecture LUT2_V of LUT2
-- Compiling entity LUT2_D
-- Compiling architecture LUT2_D_V of LUT2_D
-- Compiling entity LUT2_L
-- Compiling architecture LUT2_L_V of LUT2_L
-- Compiling entity LUT3
-- Compiling architecture LUT3_V of LUT3
-- Compiling entity LUT3_D
-- Compiling architecture LUT3_D_V of LUT3_D
-- Compiling entity LUT3_L
-- Compiling architecture LUT3_L_V of LUT3_L
-- Compiling entity LUT4
-- Compiling architecture LUT4_V of LUT4
-- Compiling entity LUT4_D
-- Compiling architecture LUT4_D_V of LUT4_D
-- Compiling entity LUT4_L
-- Compiling architecture LUT4_L_V of LUT4_L
-- Compiling entity MULT18X18
-- Compiling architecture MULT18X18_V of MULT18X18
-- Compiling entity MULT18X18S
-- Compiling architecture MULT18X18S_V of MULT18X18S
-- Compiling entity MULT_AND
-- Compiling architecture MULT_AND_V of MULT_AND
-- Compiling entity MUXCY
-- Compiling architecture MUXCY_V of MUXCY
-- Compiling entity MUXCY_D
-- Compiling architecture MUXCY_D_V of MUXCY_D
-- Compiling entity MUXCY_L
-- Compiling architecture MUXCY_L_V of MUXCY_L
-- Compiling entity MUXF5
-- Compiling architecture MUXF5_V of MUXF5
-- Compiling entity MUXF5_D
-- Compiling architecture MUXF5_D_V of MUXF5_D
-- Compiling entity MUXF5_L
-- Compiling architecture MUXF5_L_V of MUXF5_L
-- Compiling entity MUXF6
-- Compiling architecture MUXF6_V of MUXF6
-- Compiling entity MUXF6_D
-- Compiling architecture MUXF6_D_V of MUXF6_D
-- Compiling entity MUXF6_L
-- Compiling architecture MUXF6_L_V of MUXF6_L
-- Compiling entity MUXF7
-- Compiling architecture MUXF7_V of MUXF7
-- Compiling entity MUXF7_D
-- Compiling architecture MUXF7_D_V of MUXF7_D
-- Compiling entity MUXF7_L
-- Compiling architecture MUXF7_L_V of MUXF7_L
-- Compiling entity MUXF8
-- Compiling architecture MUXF8_V of MUXF8
-- Compiling entity MUXF8_D
-- Compiling architecture MUXF8_D_V of MUXF8_D
-- Compiling entity MUXF8_L
-- Compiling architecture MUXF8_L_V of MUXF8_L
-- Compiling entity NAND2
-- Compiling architecture NAND2_V of NAND2
-- Compiling entity NAND2B1
-- Compiling architecture NAND2B1_V of NAND2B1
-- Compiling entity NAND2B2
-- Compiling architecture NAND2B2_V of NAND2B2
-- Compiling entity NAND3
-- Compiling architecture NAND3_V of NAND3
-- Compiling entity NAND3B1
-- Compiling architecture NAND3B1_V of NAND3B1
-- Compiling entity NAND3B2
-- Compiling architecture NAND3B2_V of NAND3B2
-- Compiling entity NAND3B3
-- Compiling architecture NAND3B3_V of NAND3B3
-- Compiling entity NAND4
-- Compiling architecture NAND4_V of NAND4
-- Compiling entity NAND4B1
-- Compiling architecture NAND4B1_V of NAND4B1
-- Compiling entity NAND4B2
-- Compiling architecture NAND4B2_V of NAND4B2
-- Compiling entity NAND4B3
-- Compiling architecture NAND4B3_V of NAND4B3
-- Compiling entity NAND4B4
-- Compiling architecture NAND4B4_V of NAND4B4
-- Compiling entity NAND5
-- Compiling architecture NAND5_V of NAND5
-- Compiling entity NAND5B1
-- Compiling architecture NAND5B1_V of NAND5B1
-- Compiling entity NAND5B2
-- Compiling architecture NAND5B2_V of NAND5B2
-- Compiling entity NAND5B3
-- Compiling architecture NAND5B3_V of NAND5B3
-- Compiling entity NAND5B4
-- Compiling architecture NAND5B4_V of NAND5B4
-- Compiling entity NAND5B5
-- Compiling architecture NAND5B5_V of NAND5B5
-- Compiling entity NOR2
-- Compiling architecture NOR2_V of NOR2
-- Compiling entity NOR2B1
-- Compiling architecture NOR2B1_V of NOR2B1
-- Compiling entity NOR2B2
-- Compiling architecture NOR2B2_V of NOR2B2
-- Compiling entity NOR3
-- Compiling architecture NOR3_V of NOR3
-- Compiling entity NOR3B1
-- Compiling architecture NOR3B1_V of NOR3B1
-- Compiling entity NOR3B2
-- Compiling architecture NOR3B2_V of NOR3B2
-- Compiling entity NOR3B3
-- Compiling architecture NOR3B3_V of NOR3B3
-- Compiling entity NOR4
-- Compiling architecture NOR4_V of NOR4
-- Compiling entity NOR4B1
-- Compiling architecture NOR4B1_V of NOR4B1
-- Compiling entity NOR4B2
-- Compiling architecture NOR4B2_V of NOR4B2
-- Compiling entity NOR4B3
-- Compiling architecture NOR4B3_V of NOR4B3
-- Compiling entity NOR4B4
-- Compiling architecture NOR4B4_V of NOR4B4
-- Compiling entity NOR5
-- Compiling architecture NOR5_V of NOR5
-- Compiling entity NOR5B1
-- Compiling architecture NOR5B1_V of NOR5B1
-- Compiling entity NOR5B2
-- Compiling architecture NOR5B2_V of NOR5B2
-- Compiling entity NOR5B3
-- Compiling architecture NOR5B3_V of NOR5B3
-- Compiling entity NOR5B4
-- Compiling architecture NOR5B4_V of NOR5B4
-- Compiling entity NOR5B5
-- Compiling architecture NOR5B5_V of NOR5B5
-- Compiling entity OBUF
-- Compiling architecture OBUF_V of OBUF
-- Compiling entity OBUF_AGP
-- Compiling architecture OBUF_AGP_V of OBUF_AGP
-- Compiling entity OBUF_CTT
-- Compiling architecture OBUF_CTT_V of OBUF_CTT
-- Compiling entity OBUF_F_12
-- Compiling architecture OBUF_F_12_V of OBUF_F_12
-- Compiling entity OBUF_F_16
-- Compiling architecture OBUF_F_16_V of OBUF_F_16
-- Compiling entity OBUF_F_2
-- Compiling architecture OBUF_F_2_V of OBUF_F_2
-- Compiling entity OBUF_F_24
-- Compiling architecture OBUF_F_24_V of OBUF_F_24
-- Compiling entity OBUF_F_4
-- Compiling architecture OBUF_F_4_V of OBUF_F_4
-- Compiling entity OBUF_F_6
-- Compiling architecture OBUF_F_6_V of OBUF_F_6
-- Compiling entity OBUF_F_8
-- Compiling architecture OBUF_F_8_V of OBUF_F_8
-- Compiling entity OBUF_GTL
-- Compiling architecture OBUF_GTL_V of OBUF_GTL
-- Compiling entity OBUF_GTL_DCI
-- Compiling architecture OBUF_GTL_DCI_V of OBUF_GTL_DCI
-- Compiling entity OBUF_GTLP
-- Compiling architecture OBUF_GTLP_V of OBUF_GTLP
-- Compiling entity OBUF_GTLP_DCI
-- Compiling architecture OBUF_GTLP_DCI_V of OBUF_GTLP_DCI
-- Compiling entity OBUF_HSTL_I
-- Compiling architecture OBUF_HSTL_I_V of OBUF_HSTL_I
-- Compiling entity OBUF_HSTL_I_18
-- Compiling architecture OBUF_HSTL_I_18_V of OBUF_HSTL_I_18
-- Compiling entity OBUF_HSTL_I_DCI
-- Compiling architecture OBUF_HSTL_I_DCI_V of OBUF_HSTL_I_DCI
-- Compiling entity OBUF_HSTL_I_DCI_18
-- Compiling architecture OBUF_HSTL_I_DCI_18_V of OBUF_HSTL_I_DCI_18
-- Compiling entity OBUF_HSTL_II
-- Compiling architecture OBUF_HSTL_II_V of OBUF_HSTL_II
-- Compiling entity OBUF_HSTL_II_18
-- Compiling architecture OBUF_HSTL_II_18_V of OBUF_HSTL_II_18
-- Compiling entity OBUF_HSTL_II_DCI
-- Compiling architecture OBUF_HSTL_II_DCI_V of OBUF_HSTL_II_DCI
-- Compiling entity OBUF_HSTL_II_DCI_18
-- Compiling architecture OBUF_HSTL_II_DCI_18_V of OBUF_HSTL_II_DCI_18
-- Compiling entity OBUF_HSTL_III
-- Compiling architecture OBUF_HSTL_III_V of OBUF_HSTL_III
-- Compiling entity OBUF_HSTL_III_18
-- Compiling architecture OBUF_HSTL_III_18_V of OBUF_HSTL_III_18
-- Compiling entity OBUF_HSTL_III_DCI
-- Compiling architecture OBUF_HSTL_III_DCI_V of OBUF_HSTL_III_DCI
-- Compiling entity OBUF_HSTL_III_DCI_18
-- Compiling architecture OBUF_HSTL_III_DCI_18_V of OBUF_HSTL_III_DCI_18
-- Compiling entity OBUF_HSTL_IV
-- Compiling architecture OBUF_HSTL_IV_V of OBUF_HSTL_IV
-- Compiling entity OBUF_HSTL_IV_18
-- Compiling architecture OBUF_HSTL_IV_18_V of OBUF_HSTL_IV_18
-- Compiling entity OBUF_HSTL_IV_DCI
-- Compiling architecture OBUF_HSTL_IV_DCI_V of OBUF_HSTL_IV_DCI
-- Compiling entity OBUF_HSTL_IV_DCI_18
-- Compiling architecture OBUF_HSTL_IV_DCI_18_V of OBUF_HSTL_IV_DCI_18
-- Compiling entity OBUF_LVCMOS12
-- Compiling architecture OBUF_LVCMOS12_V of OBUF_LVCMOS12
-- Compiling entity OBUF_LVCMOS12_F_2
-- Compiling architecture OBUF_LVCMOS12_F_2_V of OBUF_LVCMOS12_F_2
-- Compiling entity OBUF_LVCMOS12_F_4
-- Compiling architecture OBUF_LVCMOS12_F_4_V of OBUF_LVCMOS12_F_4
-- Compiling entity OBUF_LVCMOS12_F_6
-- Compiling architecture OBUF_LVCMOS12_F_6_V of OBUF_LVCMOS12_F_6
-- Compiling entity OBUF_LVCMOS12_F_8
-- Compiling architecture OBUF_LVCMOS12_F_8_V of OBUF_LVCMOS12_F_8
-- Compiling entity OBUF_LVCMOS12_S_2
-- Compiling architecture OBUF_LVCMOS12_S_2_V of OBUF_LVCMOS12_S_2
-- Compiling entity OBUF_LVCMOS12_S_4
-- Compiling architecture OBUF_LVCMOS12_S_4_V of OBUF_LVCMOS12_S_4
-- Compiling entity OBUF_LVCMOS12_S_6
-- Compiling architecture OBUF_LVCMOS12_S_6_V of OBUF_LVCMOS12_S_6
-- Compiling entity OBUF_LVCMOS12_S_8
-- Compiling architecture OBUF_LVCMOS12_S_8_V of OBUF_LVCMOS12_S_8
-- Compiling entity OBUF_LVCMOS15
-- Compiling architecture OBUF_LVCMOS15_V of OBUF_LVCMOS15
-- Compiling entity OBUF_LVCMOS15_F_12
-- Compiling architecture OBUF_LVCMOS15_F_12_V of OBUF_LVCMOS15_F_12
-- Compiling entity OBUF_LVCMOS15_F_16
-- Compiling architecture OBUF_LVCMOS15_F_16_V of OBUF_LVCMOS15_F_16
-- Compiling entity OBUF_LVCMOS15_F_2
-- Compiling architecture OBUF_LVCMOS15_F_2_V of OBUF_LVCMOS15_F_2
-- Compiling entity OBUF_LVCMOS15_F_4
-- Compiling architecture OBUF_LVCMOS15_F_4_V of OBUF_LVCMOS15_F_4
-- Compiling entity OBUF_LVCMOS15_F_6
-- Compiling architecture OBUF_LVCMOS15_F_6_V of OBUF_LVCMOS15_F_6
-- Compiling entity OBUF_LVCMOS15_F_8
-- Compiling architecture OBUF_LVCMOS15_F_8_V of OBUF_LVCMOS15_F_8
-- Compiling entity OBUF_LVCMOS15_S_12
-- Compiling architecture OBUF_LVCMOS15_S_12_V of OBUF_LVCMOS15_S_12
-- Compiling entity OBUF_LVCMOS15_S_16
-- Compiling architecture OBUF_LVCMOS15_S_16_V of OBUF_LVCMOS15_S_16
-- Compiling entity OBUF_LVCMOS15_S_2
-- Compiling architecture OBUF_LVCMOS15_S_2_V of OBUF_LVCMOS15_S_2
-- Compiling entity OBUF_LVCMOS15_S_4
-- Compiling architecture OBUF_LVCMOS15_S_4_V of OBUF_LVCMOS15_S_4
-- Compiling entity OBUF_LVCMOS15_S_6
-- Compiling architecture OBUF_LVCMOS15_S_6_V of OBUF_LVCMOS15_S_6
-- Compiling entity OBUF_LVCMOS15_S_8
-- Compiling architecture OBUF_LVCMOS15_S_8_V of OBUF_LVCMOS15_S_8
-- Compiling entity OBUF_LVCMOS18
-- Compiling architecture OBUF_LVCMOS18_V of OBUF_LVCMOS18
-- Compiling entity OBUF_LVCMOS18_F_12
-- Compiling architecture OBUF_LVCMOS18_F_12_V of OBUF_LVCMOS18_F_12
-- Compiling entity OBUF_LVCMOS18_F_16
-- Compiling architecture OBUF_LVCMOS18_F_16_V of OBUF_LVCMOS18_F_16
-- Compiling entity OBUF_LVCMOS18_F_2
-- Compiling architecture OBUF_LVCMOS18_F_2_V of OBUF_LVCMOS18_F_2
-- Compiling entity OBUF_LVCMOS18_F_4
-- Compiling architecture OBUF_LVCMOS18_F_4_V of OBUF_LVCMOS18_F_4
-- Compiling entity OBUF_LVCMOS18_F_6
-- Compiling architecture OBUF_LVCMOS18_F_6_V of OBUF_LVCMOS18_F_6
-- Compiling entity OBUF_LVCMOS18_F_8
-- Compiling architecture OBUF_LVCMOS18_F_8_V of OBUF_LVCMOS18_F_8
-- Compiling entity OBUF_LVCMOS18_S_12
-- Compiling architecture OBUF_LVCMOS18_S_12_V of OBUF_LVCMOS18_S_12
-- Compiling entity OBUF_LVCMOS18_S_16
-- Compiling architecture OBUF_LVCMOS18_S_16_V of OBUF_LVCMOS18_S_16
-- Compiling entity OBUF_LVCMOS18_S_2
-- Compiling architecture OBUF_LVCMOS18_S_2_V of OBUF_LVCMOS18_S_2
-- Compiling entity OBUF_LVCMOS18_S_4
-- Compiling architecture OBUF_LVCMOS18_S_4_V of OBUF_LVCMOS18_S_4
-- Compiling entity OBUF_LVCMOS18_S_6
-- Compiling architecture OBUF_LVCMOS18_S_6_V of OBUF_LVCMOS18_S_6
-- Compiling entity OBUF_LVCMOS18_S_8
-- Compiling architecture OBUF_LVCMOS18_S_8_V of OBUF_LVCMOS18_S_8
-- Compiling entity OBUF_LVCMOS2
-- Compiling architecture OBUF_LVCMOS2_V of OBUF_LVCMOS2
-- Compiling entity OBUF_LVCMOS25
-- Compiling architecture OBUF_LVCMOS25_V of OBUF_LVCMOS25
-- Compiling entity OBUF_LVCMOS25_F_12
-- Compiling architecture OBUF_LVCMOS25_F_12_V of OBUF_LVCMOS25_F_12
-- Compiling entity OBUF_LVCMOS25_F_16
-- Compiling architecture OBUF_LVCMOS25_F_16_V of OBUF_LVCMOS25_F_16
-- Compiling entity OBUF_LVCMOS25_F_2
-- Compiling architecture OBUF_LVCMOS25_F_2_V of OBUF_LVCMOS25_F_2
-- Compiling entity OBUF_LVCMOS25_F_24
-- Compiling architecture OBUF_LVCMOS25_F_24_V of OBUF_LVCMOS25_F_24
-- Compiling entity OBUF_LVCMOS25_F_4
-- Compiling architecture OBUF_LVCMOS25_F_4_V of OBUF_LVCMOS25_F_4
-- Compiling entity OBUF_LVCMOS25_F_6
-- Compiling architecture OBUF_LVCMOS25_F_6_V of OBUF_LVCMOS25_F_6
-- Compiling entity OBUF_LVCMOS25_F_8
-- Compiling architecture OBUF_LVCMOS25_F_8_V of OBUF_LVCMOS25_F_8
-- Compiling entity OBUF_LVCMOS25_S_12
-- Compiling architecture OBUF_LVCMOS25_S_12_V of OBUF_LVCMOS25_S_12
-- Compiling entity OBUF_LVCMOS25_S_16
-- Compiling architecture OBUF_LVCMOS25_S_16_V of OBUF_LVCMOS25_S_16
-- Compiling entity OBUF_LVCMOS25_S_2
-- Compiling architecture OBUF_LVCMOS25_S_2_V of OBUF_LVCMOS25_S_2
-- Compiling entity OBUF_LVCMOS25_S_24
-- Compiling architecture OBUF_LVCMOS25_S_24_V of OBUF_LVCMOS25_S_24
-- Compiling entity OBUF_LVCMOS25_S_4
-- Compiling architecture OBUF_LVCMOS25_S_4_V of OBUF_LVCMOS25_S_4
-- Compiling entity OBUF_LVCMOS25_S_6
-- Compiling architecture OBUF_LVCMOS25_S_6_V of OBUF_LVCMOS25_S_6
-- Compiling entity OBUF_LVCMOS25_S_8
-- Compiling architecture OBUF_LVCMOS25_S_8_V of OBUF_LVCMOS25_S_8
-- Compiling entity OBUF_LVCMOS33
-- Compiling architecture OBUF_LVCMOS33_V of OBUF_LVCMOS33
-- Compiling entity OBUF_LVCMOS33_F_12
-- Compiling architecture OBUF_LVCMOS33_F_12_V of OBUF_LVCMOS33_F_12
-- Compiling entity OBUF_LVCMOS33_F_16
-- Compiling architecture OBUF_LVCMOS33_F_16_V of OBUF_LVCMOS33_F_16
-- Compiling entity OBUF_LVCMOS33_F_2
-- Compiling architecture OBUF_LVCMOS33_F_2_V of OBUF_LVCMOS33_F_2
-- Compiling entity OBUF_LVCMOS33_F_24
-- Compiling architecture OBUF_LVCMOS33_F_24_V of OBUF_LVCMOS33_F_24
-- Compiling entity OBUF_LVCMOS33_F_4
-- Compiling architecture OBUF_LVCMOS33_F_4_V of OBUF_LVCMOS33_F_4
-- Compiling entity OBUF_LVCMOS33_F_6
-- Compiling architecture OBUF_LVCMOS33_F_6_V of OBUF_LVCMOS33_F_6
-- Compiling entity OBUF_LVCMOS33_F_8
-- Compiling architecture OBUF_LVCMOS33_F_8_V of OBUF_LVCMOS33_F_8
-- Compiling entity OBUF_LVCMOS33_S_12
-- Compiling architecture OBUF_LVCMOS33_S_12_V of OBUF_LVCMOS33_S_12
-- Compiling entity OBUF_LVCMOS33_S_16
-- Compiling architecture OBUF_LVCMOS33_S_16_V of OBUF_LVCMOS33_S_16
-- Compiling entity OBUF_LVCMOS33_S_2
-- Compiling architecture OBUF_LVCMOS33_S_2_V of OBUF_LVCMOS33_S_2
-- Compiling entity OBUF_LVCMOS33_S_24
-- Compiling architecture OBUF_LVCMOS33_S_24_V of OBUF_LVCMOS33_S_24
-- Compiling entity OBUF_LVCMOS33_S_4
-- Compiling architecture OBUF_LVCMOS33_S_4_V of OBUF_LVCMOS33_S_4
-- Compiling entity OBUF_LVCMOS33_S_6
-- Compiling architecture OBUF_LVCMOS33_S_6_V of OBUF_LVCMOS33_S_6
-- Compiling entity OBUF_LVCMOS33_S_8
-- Compiling architecture OBUF_LVCMOS33_S_8_V of OBUF_LVCMOS33_S_8
-- Compiling entity OBUF_LVDCI_15
-- Compiling architecture OBUF_LVDCI_15_V of OBUF_LVDCI_15
-- Compiling entity OBUF_LVDCI_18
-- Compiling architecture OBUF_LVDCI_18_V of OBUF_LVDCI_18
-- Compiling entity OBUF_LVDCI_25
-- Compiling architecture OBUF_LVDCI_25_V of OBUF_LVDCI_25
-- Compiling entity OBUF_LVDCI_33
-- Compiling architecture OBUF_LVDCI_33_V of OBUF_LVDCI_33
-- Compiling entity OBUF_LVDCI_DV2_15
-- Compiling architecture OBUF_LVDCI_DV2_15_V of OBUF_LVDCI_DV2_15
-- Compiling entity OBUF_LVDCI_DV2_18
-- Compiling architecture OBUF_LVDCI_DV2_18_V of OBUF_LVDCI_DV2_18
-- Compiling entity OBUF_LVDCI_DV2_25
-- Compiling architecture OBUF_LVDCI_DV2_25_V of OBUF_LVDCI_DV2_25
-- Compiling entity OBUF_LVDCI_DV2_33
-- Compiling architecture OBUF_LVDCI_DV2_33_V of OBUF_LVDCI_DV2_33
-- Compiling entity OBUF_LVDS
-- Compiling architecture OBUF_LVDS_V of OBUF_LVDS
-- Compiling entity OBUF_LVPECL
-- Compiling architecture OBUF_LVPECL_V of OBUF_LVPECL
-- Compiling entity OBUF_LVTTL
-- Compiling architecture OBUF_LVTTL_V of OBUF_LVTTL
-- Compiling entity OBUF_LVTTL_F_12
-- Compiling architecture OBUF_LVTTL_F_12_V of OBUF_LVTTL_F_12
-- Compiling entity OBUF_LVTTL_F_16
-- Compiling architecture OBUF_LVTTL_F_16_V of OBUF_LVTTL_F_16
-- Compiling entity OBUF_LVTTL_F_2
-- Compiling architecture OBUF_LVTTL_F_2_V of OBUF_LVTTL_F_2
-- Compiling entity OBUF_LVTTL_F_24
-- Compiling architecture OBUF_LVTTL_F_24_V of OBUF_LVTTL_F_24
-- Compiling entity OBUF_LVTTL_F_4
-- Compiling architecture OBUF_LVTTL_F_4_V of OBUF_LVTTL_F_4
-- Compiling entity OBUF_LVTTL_F_6
-- Compiling architecture OBUF_LVTTL_F_6_V of OBUF_LVTTL_F_6
-- Compiling entity OBUF_LVTTL_F_8
-- Compiling architecture OBUF_LVTTL_F_8_V of OBUF_LVTTL_F_8
-- Compiling entity OBUF_LVTTL_S_12
-- Compiling architecture OBUF_LVTTL_S_12_V of OBUF_LVTTL_S_12
-- Compiling entity OBUF_LVTTL_S_16
-- Compiling architecture OBUF_LVTTL_S_16_V of OBUF_LVTTL_S_16
-- Compiling entity OBUF_LVTTL_S_2
-- Compiling architecture OBUF_LVTTL_S_2_V of OBUF_LVTTL_S_2
-- Compiling entity OBUF_LVTTL_S_24
-- Compiling architecture OBUF_LVTTL_S_24_V of OBUF_LVTTL_S_24
-- Compiling entity OBUF_LVTTL_S_4
-- Compiling architecture OBUF_LVTTL_S_4_V of OBUF_LVTTL_S_4
-- Compiling entity OBUF_LVTTL_S_6
-- Compiling architecture OBUF_LVTTL_S_6_V of OBUF_LVTTL_S_6
-- Compiling entity OBUF_LVTTL_S_8
-- Compiling architecture OBUF_LVTTL_S_8_V of OBUF_LVTTL_S_8
-- Compiling entity OBUF_PCI33_3
-- Compiling architecture OBUF_PCI33_3_V of OBUF_PCI33_3
-- Compiling entity OBUF_PCI33_5
-- Compiling architecture OBUF_PCI33_5_V of OBUF_PCI33_5
-- Compiling entity OBUF_PCI66_3
-- Compiling architecture OBUF_PCI66_3_V of OBUF_PCI66_3
-- Compiling entity OBUF_PCIX
-- Compiling architecture OBUF_PCIX_V of OBUF_PCIX
-- Compiling entity OBUF_PCIX66_3
-- Compiling architecture OBUF_PCIX66_3_V of OBUF_PCIX66_3
-- Compiling entity OBUF_S_12
-- Compiling architecture OBUF_S_12_V of OBUF_S_12
-- Compiling entity OBUF_S_16
-- Compiling architecture OBUF_S_16_V of OBUF_S_16
-- Compiling entity OBUF_S_2
-- Compiling architecture OBUF_S_2_V of OBUF_S_2
-- Compiling entity OBUF_S_24
-- Compiling architecture OBUF_S_24_V of OBUF_S_24
-- Compiling entity OBUF_S_4
-- Compiling architecture OBUF_S_4_V of OBUF_S_4
-- Compiling entity OBUF_S_6
-- Compiling architecture OBUF_S_6_V of OBUF_S_6
-- Compiling entity OBUF_S_8
-- Compiling architecture OBUF_S_8_V of OBUF_S_8
-- Compiling entity OBUF_SSTL18_I
-- Compiling architecture OBUF_SSTL18_I_V of OBUF_SSTL18_I
-- Compiling entity OBUF_SSTL18_I_DCI
-- Compiling architecture OBUF_SSTL18_I_DCI_V of OBUF_SSTL18_I_DCI
-- Compiling entity OBUF_SSTL18_II
-- Compiling architecture OBUF_SSTL18_II_V of OBUF_SSTL18_II
-- Compiling entity OBUF_SSTL18_II_DCI
-- Compiling architecture OBUF_SSTL18_II_DCI_V of OBUF_SSTL18_II_DCI
-- Compiling entity OBUF_SSTL2_I
-- Compiling architecture OBUF_SSTL2_I_V of OBUF_SSTL2_I
-- Compiling entity OBUF_SSTL2_I_DCI
-- Compiling architecture OBUF_SSTL2_I_DCI_V of OBUF_SSTL2_I_DCI
-- Compiling entity OBUF_SSTL2_II
-- Compiling architecture OBUF_SSTL2_II_V of OBUF_SSTL2_II
-- Compiling entity OBUF_SSTL2_II_DCI
-- Compiling architecture OBUF_SSTL2_II_DCI_V of OBUF_SSTL2_II_DCI
-- Compiling entity OBUF_SSTL3_I
-- Compiling architecture OBUF_SSTL3_I_V of OBUF_SSTL3_I
-- Compiling entity OBUF_SSTL3_I_DCI
-- Compiling architecture OBUF_SSTL3_I_DCI_V of OBUF_SSTL3_I_DCI
-- Compiling entity OBUF_SSTL3_II
-- Compiling architecture OBUF_SSTL3_II_V of OBUF_SSTL3_II
-- Compiling entity OBUF_SSTL3_II_DCI
-- Compiling architecture OBUF_SSTL3_II_DCI_V of OBUF_SSTL3_II_DCI
-- Compiling entity OBUFDS
-- Compiling architecture OBUFDS_V of OBUFDS
-- Compiling entity OBUFDS_BLVDS_25
-- Compiling architecture OBUFDS_BLVDS_25_V of OBUFDS_BLVDS_25
-- Compiling entity OBUFDS_LDT_25
-- Compiling architecture OBUFDS_LDT_25_V of OBUFDS_LDT_25
-- Compiling entity OBUFDS_LVDS_25
-- Compiling architecture OBUFDS_LVDS_25_V of OBUFDS_LVDS_25
-- Compiling entity OBUFDS_LVDS_33
-- Compiling architecture OBUFDS_LVDS_33_V of OBUFDS_LVDS_33
-- Compiling entity OBUFDS_LVDSEXT_25
-- Compiling architecture OBUFDS_LVDSEXT_25_V of OBUFDS_LVDSEXT_25
-- Compiling entity OBUFDS_LVDSEXT_33
-- Compiling architecture OBUFDS_LVDSEXT_33_V of OBUFDS_LVDSEXT_33
-- Compiling entity OBUFDS_LVPECL_25
-- Compiling architecture OBUFDS_LVPECL_25_V of OBUFDS_LVPECL_25
-- Compiling entity OBUFDS_LVPECL_33
-- Compiling architecture OBUFDS_LVPECL_33_V of OBUFDS_LVPECL_33
-- Compiling entity OBUFDS_ULVDS_25
-- Compiling architecture OBUFDS_ULVDS_25_V of OBUFDS_ULVDS_25
-- Compiling entity OBUFT
-- Compiling architecture OBUFT_V of OBUFT
-- Compiling entity OBUFT_AGP
-- Compiling architecture OBUFT_AGP_V of OBUFT_AGP
-- Compiling entity OBUFT_CTT
-- Compiling architecture OBUFT_CTT_V of OBUFT_CTT
-- Compiling entity OBUFT_F_12
-- Compiling architecture OBUFT_F_12_V of OBUFT_F_12
-- Compiling entity OBUFT_F_16
-- Compiling architecture OBUFT_F_16_V of OBUFT_F_16
-- Compiling entity OBUFT_F_2
-- Compiling architecture OBUFT_F_2_V of OBUFT_F_2
-- Compiling entity OBUFT_F_24
-- Compiling architecture OBUFT_F_24_V of OBUFT_F_24
-- Compiling entity OBUFT_F_4
-- Compiling architecture OBUFT_F_4_V of OBUFT_F_4
-- Compiling entity OBUFT_F_6
-- Compiling architecture OBUFT_F_6_V of OBUFT_F_6
-- Compiling entity OBUFT_F_8
-- Compiling architecture OBUFT_F_8_V of OBUFT_F_8
-- Compiling entity OBUFT_GTL
-- Compiling architecture OBUFT_GTL_V of OBUFT_GTL
-- Compiling entity OBUFT_GTL_DCI
-- Compiling architecture OBUFT_GTL_DCI_V of OBUFT_GTL_DCI
-- Compiling entity OBUFT_GTLP
-- Compiling architecture OBUFT_GTLP_V of OBUFT_GTLP
-- Compiling entity OBUFT_GTLP_DCI
-- Compiling architecture OBUFT_GTLP_DCI_V of OBUFT_GTLP_DCI
-- Compiling entity OBUFT_HSTL_I
-- Compiling architecture OBUFT_HSTL_I_V of OBUFT_HSTL_I
-- Compiling entity OBUFT_HSTL_I_18
-- Compiling architecture OBUFT_HSTL_I_18_V of OBUFT_HSTL_I_18
-- Compiling entity OBUFT_HSTL_I_DCI
-- Compiling architecture OBUFT_HSTL_I_DCI_V of OBUFT_HSTL_I_DCI
-- Compiling entity OBUFT_HSTL_I_DCI_18
-- Compiling architecture OBUFT_HSTL_I_DCI_18_V of OBUFT_HSTL_I_DCI_18
-- Compiling entity OBUFT_HSTL_II
-- Compiling architecture OBUFT_HSTL_II_V of OBUFT_HSTL_II
-- Compiling entity OBUFT_HSTL_II_18
-- Compiling architecture OBUFT_HSTL_II_18_V of OBUFT_HSTL_II_18
-- Compiling entity OBUFT_HSTL_II_DCI
-- Compiling architecture OBUFT_HSTL_II_DCI_V of OBUFT_HSTL_II_DCI
-- Compiling entity OBUFT_HSTL_II_DCI_18
-- Compiling architecture OBUFT_HSTL_II_DCI_18_V of OBUFT_HSTL_II_DCI_18
-- Compiling entity OBUFT_HSTL_III
-- Compiling architecture OBUFT_HSTL_III_V of OBUFT_HSTL_III
-- Compiling entity OBUFT_HSTL_III_18
-- Compiling architecture OBUFT_HSTL_III_18_V of OBUFT_HSTL_III_18
-- Compiling entity OBUFT_HSTL_III_DCI
-- Compiling architecture OBUFT_HSTL_III_DCI_V of OBUFT_HSTL_III_DCI
-- Compiling entity OBUFT_HSTL_III_DCI_18
-- Compiling architecture OBUFT_HSTL_III_DCI_18_V of OBUFT_HSTL_III_DCI_18
-- Compiling entity OBUFT_HSTL_IV
-- Compiling architecture OBUFT_HSTL_IV_V of OBUFT_HSTL_IV
-- Compiling entity OBUFT_HSTL_IV_18
-- Compiling architecture OBUFT_HSTL_IV_18_V of OBUFT_HSTL_IV_18
-- Compiling entity OBUFT_HSTL_IV_DCI
-- Compiling architecture OBUFT_HSTL_IV_DCI_V of OBUFT_HSTL_IV_DCI
-- Compiling entity OBUFT_HSTL_IV_DCI_18
-- Compiling architecture OBUFT_HSTL_IV_DCI_18_V of OBUFT_HSTL_IV_DCI_18
-- Compiling entity OBUFT_LVCMOS12
-- Compiling architecture OBUFT_LVCMOS12_V of OBUFT_LVCMOS12
-- Compiling entity OBUFT_LVCMOS12_F_2
-- Compiling architecture OBUFT_LVCMOS12_F_2_V of OBUFT_LVCMOS12_F_2
-- Compiling entity OBUFT_LVCMOS12_F_4
-- Compiling architecture OBUFT_LVCMOS12_F_4_V of OBUFT_LVCMOS12_F_4
-- Compiling entity OBUFT_LVCMOS12_F_6
-- Compiling architecture OBUFT_LVCMOS12_F_6_V of OBUFT_LVCMOS12_F_6
-- Compiling entity OBUFT_LVCMOS12_F_8
-- Compiling architecture OBUFT_LVCMOS12_F_8_V of OBUFT_LVCMOS12_F_8
-- Compiling entity OBUFT_LVCMOS12_S_2
-- Compiling architecture OBUFT_LVCMOS12_S_2_V of OBUFT_LVCMOS12_S_2
-- Compiling entity OBUFT_LVCMOS12_S_4
-- Compiling architecture OBUFT_LVCMOS12_S_4_V of OBUFT_LVCMOS12_S_4
-- Compiling entity OBUFT_LVCMOS12_S_6
-- Compiling architecture OBUFT_LVCMOS12_S_6_V of OBUFT_LVCMOS12_S_6
-- Compiling entity OBUFT_LVCMOS12_S_8
-- Compiling architecture OBUFT_LVCMOS12_S_8_V of OBUFT_LVCMOS12_S_8
-- Compiling entity OBUFT_LVCMOS15
-- Compiling architecture OBUFT_LVCMOS15_V of OBUFT_LVCMOS15
-- Compiling entity OBUFT_LVCMOS15_F_12
-- Compiling architecture OBUFT_LVCMOS15_F_12_V of OBUFT_LVCMOS15_F_12
-- Compiling entity OBUFT_LVCMOS15_F_16
-- Compiling architecture OBUFT_LVCMOS15_F_16_V of OBUFT_LVCMOS15_F_16
-- Compiling entity OBUFT_LVCMOS15_F_2
-- Compiling architecture OBUFT_LVCMOS15_F_2_V of OBUFT_LVCMOS15_F_2
-- Compiling entity OBUFT_LVCMOS15_F_4
-- Compiling architecture OBUFT_LVCMOS15_F_4_V of OBUFT_LVCMOS15_F_4
-- Compiling entity OBUFT_LVCMOS15_F_6
-- Compiling architecture OBUFT_LVCMOS15_F_6_V of OBUFT_LVCMOS15_F_6
-- Compiling entity OBUFT_LVCMOS15_F_8
-- Compiling architecture OBUFT_LVCMOS15_F_8_V of OBUFT_LVCMOS15_F_8
-- Compiling entity OBUFT_LVCMOS15_S_12
-- Compiling architecture OBUFT_LVCMOS15_S_12_V of OBUFT_LVCMOS15_S_12
-- Compiling entity OBUFT_LVCMOS15_S_16
-- Compiling architecture OBUFT_LVCMOS15_S_16_V of OBUFT_LVCMOS15_S_16
-- Compiling entity OBUFT_LVCMOS15_S_2
-- Compiling architecture OBUFT_LVCMOS15_S_2_V of OBUFT_LVCMOS15_S_2
-- Compiling entity OBUFT_LVCMOS15_S_4
-- Compiling architecture OBUFT_LVCMOS15_S_4_V of OBUFT_LVCMOS15_S_4
-- Compiling entity OBUFT_LVCMOS15_S_6
-- Compiling architecture OBUFT_LVCMOS15_S_6_V of OBUFT_LVCMOS15_S_6
-- Compiling entity OBUFT_LVCMOS15_S_8
-- Compiling architecture OBUFT_LVCMOS15_S_8_V of OBUFT_LVCMOS15_S_8
-- Compiling entity OBUFT_LVCMOS18
-- Compiling architecture OBUFT_LVCMOS18_V of OBUFT_LVCMOS18
-- Compiling entity OBUFT_LVCMOS18_F_12
-- Compiling architecture OBUFT_LVCMOS18_F_12_V of OBUFT_LVCMOS18_F_12
-- Compiling entity OBUFT_LVCMOS18_F_16
-- Compiling architecture OBUFT_LVCMOS18_F_16_V of OBUFT_LVCMOS18_F_16
-- Compiling entity OBUFT_LVCMOS18_F_2
-- Compiling architecture OBUFT_LVCMOS18_F_2_V of OBUFT_LVCMOS18_F_2
-- Compiling entity OBUFT_LVCMOS18_F_4
-- Compiling architecture OBUFT_LVCMOS18_F_4_V of OBUFT_LVCMOS18_F_4
-- Compiling entity OBUFT_LVCMOS18_F_6
-- Compiling architecture OBUFT_LVCMOS18_F_6_V of OBUFT_LVCMOS18_F_6
-- Compiling entity OBUFT_LVCMOS18_F_8
-- Compiling architecture OBUFT_LVCMOS18_F_8_V of OBUFT_LVCMOS18_F_8
-- Compiling entity OBUFT_LVCMOS18_S_12
-- Compiling architecture OBUFT_LVCMOS18_S_12_V of OBUFT_LVCMOS18_S_12
-- Compiling entity OBUFT_LVCMOS18_S_16
-- Compiling architecture OBUFT_LVCMOS18_S_16_V of OBUFT_LVCMOS18_S_16
-- Compiling entity OBUFT_LVCMOS18_S_2
-- Compiling architecture OBUFT_LVCMOS18_S_2_V of OBUFT_LVCMOS18_S_2
-- Compiling entity OBUFT_LVCMOS18_S_4
-- Compiling architecture OBUFT_LVCMOS18_S_4_V of OBUFT_LVCMOS18_S_4
-- Compiling entity OBUFT_LVCMOS18_S_6
-- Compiling architecture OBUFT_LVCMOS18_S_6_V of OBUFT_LVCMOS18_S_6
-- Compiling entity OBUFT_LVCMOS18_S_8
-- Compiling architecture OBUFT_LVCMOS18_S_8_V of OBUFT_LVCMOS18_S_8
-- Compiling entity OBUFT_LVCMOS2
-- Compiling architecture OBUFT_LVCMOS2_V of OBUFT_LVCMOS2
-- Compiling entity OBUFT_LVCMOS25
-- Compiling architecture OBUFT_LVCMOS25_V of OBUFT_LVCMOS25
-- Compiling entity OBUFT_LVCMOS25_F_12
-- Compiling architecture OBUFT_LVCMOS25_F_12_V of OBUFT_LVCMOS25_F_12
-- Compiling entity OBUFT_LVCMOS25_F_16
-- Compiling architecture OBUFT_LVCMOS25_F_16_V of OBUFT_LVCMOS25_F_16
-- Compiling entity OBUFT_LVCMOS25_F_2
-- Compiling architecture OBUFT_LVCMOS25_F_2_V of OBUFT_LVCMOS25_F_2
-- Compiling entity OBUFT_LVCMOS25_F_24
-- Compiling architecture OBUFT_LVCMOS25_F_24_V of OBUFT_LVCMOS25_F_24
-- Compiling entity OBUFT_LVCMOS25_F_4
-- Compiling architecture OBUFT_LVCMOS25_F_4_V of OBUFT_LVCMOS25_F_4
-- Compiling entity OBUFT_LVCMOS25_F_6
-- Compiling architecture OBUFT_LVCMOS25_F_6_V of OBUFT_LVCMOS25_F_6
-- Compiling entity OBUFT_LVCMOS25_F_8
-- Compiling architecture OBUFT_LVCMOS25_F_8_V of OBUFT_LVCMOS25_F_8
-- Compiling entity OBUFT_LVCMOS25_S_12
-- Compiling architecture OBUFT_LVCMOS25_S_12_V of OBUFT_LVCMOS25_S_12
-- Compiling entity OBUFT_LVCMOS25_S_16
-- Compiling architecture OBUFT_LVCMOS25_S_16_V of OBUFT_LVCMOS25_S_16
-- Compiling entity OBUFT_LVCMOS25_S_2
-- Compiling architecture OBUFT_LVCMOS25_S_2_V of OBUFT_LVCMOS25_S_2
-- Compiling entity OBUFT_LVCMOS25_S_24
-- Compiling architecture OBUFT_LVCMOS25_S_24_V of OBUFT_LVCMOS25_S_24
-- Compiling entity OBUFT_LVCMOS25_S_4
-- Compiling architecture OBUFT_LVCMOS25_S_4_V of OBUFT_LVCMOS25_S_4
-- Compiling entity OBUFT_LVCMOS25_S_6
-- Compiling architecture OBUFT_LVCMOS25_S_6_V of OBUFT_LVCMOS25_S_6
-- Compiling entity OBUFT_LVCMOS25_S_8
-- Compiling architecture OBUFT_LVCMOS25_S_8_V of OBUFT_LVCMOS25_S_8
-- Compiling entity OBUFT_LVCMOS33
-- Compiling architecture OBUFT_LVCMOS33_V of OBUFT_LVCMOS33
-- Compiling entity OBUFT_LVCMOS33_F_12
-- Compiling architecture OBUFT_LVCMOS33_F_12_V of OBUFT_LVCMOS33_F_12
-- Compiling entity OBUFT_LVCMOS33_F_16
-- Compiling architecture OBUFT_LVCMOS33_F_16_V of OBUFT_LVCMOS33_F_16
-- Compiling entity OBUFT_LVCMOS33_F_2
-- Compiling architecture OBUFT_LVCMOS33_F_2_V of OBUFT_LVCMOS33_F_2
-- Compiling entity OBUFT_LVCMOS33_F_24
-- Compiling architecture OBUFT_LVCMOS33_F_24_V of OBUFT_LVCMOS33_F_24
-- Compiling entity OBUFT_LVCMOS33_F_4
-- Compiling architecture OBUFT_LVCMOS33_F_4_V of OBUFT_LVCMOS33_F_4
-- Compiling entity OBUFT_LVCMOS33_F_6
-- Compiling architecture OBUFT_LVCMOS33_F_6_V of OBUFT_LVCMOS33_F_6
-- Compiling entity OBUFT_LVCMOS33_F_8
-- Compiling architecture OBUFT_LVCMOS33_F_8_V of OBUFT_LVCMOS33_F_8
-- Compiling entity OBUFT_LVCMOS33_S_12
-- Compiling architecture OBUFT_LVCMOS33_S_12_V of OBUFT_LVCMOS33_S_12
-- Compiling entity OBUFT_LVCMOS33_S_16
-- Compiling architecture OBUFT_LVCMOS33_S_16_V of OBUFT_LVCMOS33_S_16
-- Compiling entity OBUFT_LVCMOS33_S_2
-- Compiling architecture OBUFT_LVCMOS33_S_2_V of OBUFT_LVCMOS33_S_2
-- Compiling entity OBUFT_LVCMOS33_S_24
-- Compiling architecture OBUFT_LVCMOS33_S_24_V of OBUFT_LVCMOS33_S_24
-- Compiling entity OBUFT_LVCMOS33_S_4
-- Compiling architecture OBUFT_LVCMOS33_S_4_V of OBUFT_LVCMOS33_S_4
-- Compiling entity OBUFT_LVCMOS33_S_6
-- Compiling architecture OBUFT_LVCMOS33_S_6_V of OBUFT_LVCMOS33_S_6
-- Compiling entity OBUFT_LVCMOS33_S_8
-- Compiling architecture OBUFT_LVCMOS33_S_8_V of OBUFT_LVCMOS33_S_8
-- Compiling entity OBUFT_LVDCI_15
-- Compiling architecture OBUFT_LVDCI_15_V of OBUFT_LVDCI_15
-- Compiling entity OBUFT_LVDCI_18
-- Compiling architecture OBUFT_LVDCI_18_V of OBUFT_LVDCI_18
-- Compiling entity OBUFT_LVDCI_25
-- Compiling architecture OBUFT_LVDCI_25_V of OBUFT_LVDCI_25
-- Compiling entity OBUFT_LVDCI_33
-- Compiling architecture OBUFT_LVDCI_33_V of OBUFT_LVDCI_33
-- Compiling entity OBUFT_LVDCI_DV2_15
-- Compiling architecture OBUFT_LVDCI_DV2_15_V of OBUFT_LVDCI_DV2_15
-- Compiling entity OBUFT_LVDCI_DV2_18
-- Compiling architecture OBUFT_LVDCI_DV2_18_V of OBUFT_LVDCI_DV2_18
-- Compiling entity OBUFT_LVDCI_DV2_25
-- Compiling architecture OBUFT_LVDCI_DV2_25_V of OBUFT_LVDCI_DV2_25
-- Compiling entity OBUFT_LVDCI_DV2_33
-- Compiling architecture OBUFT_LVDCI_DV2_33_V of OBUFT_LVDCI_DV2_33
-- Compiling entity OBUFT_LVDS
-- Compiling architecture OBUFT_LVDS_V of OBUFT_LVDS
-- Compiling entity OBUFT_LVPECL
-- Compiling architecture OBUFT_LVPECL_V of OBUFT_LVPECL
-- Compiling entity OBUFT_LVTTL
-- Compiling architecture OBUFT_LVTTL_V of OBUFT_LVTTL
-- Compiling entity OBUFT_LVTTL_F_12
-- Compiling architecture OBUFT_LVTTL_F_12_V of OBUFT_LVTTL_F_12
-- Compiling entity OBUFT_LVTTL_F_16
-- Compiling architecture OBUFT_LVTTL_F_16_V of OBUFT_LVTTL_F_16
-- Compiling entity OBUFT_LVTTL_F_2
-- Compiling architecture OBUFT_LVTTL_F_2_V of OBUFT_LVTTL_F_2
-- Compiling entity OBUFT_LVTTL_F_24
-- Compiling architecture OBUFT_LVTTL_F_24_V of OBUFT_LVTTL_F_24
-- Compiling entity OBUFT_LVTTL_F_4
-- Compiling architecture OBUFT_LVTTL_F_4_V of OBUFT_LVTTL_F_4
-- Compiling entity OBUFT_LVTTL_F_6
-- Compiling architecture OBUFT_LVTTL_F_6_V of OBUFT_LVTTL_F_6
-- Compiling entity OBUFT_LVTTL_F_8
-- Compiling architecture OBUFT_LVTTL_F_8_V of OBUFT_LVTTL_F_8
-- Compiling entity OBUFT_LVTTL_S_12
-- Compiling architecture OBUFT_LVTTL_S_12_V of OBUFT_LVTTL_S_12
-- Compiling entity OBUFT_LVTTL_S_16
-- Compiling architecture OBUFT_LVTTL_S_16_V of OBUFT_LVTTL_S_16
-- Compiling entity OBUFT_LVTTL_S_2
-- Compiling architecture OBUFT_LVTTL_S_2_V of OBUFT_LVTTL_S_2
-- Compiling entity OBUFT_LVTTL_S_24
-- Compiling architecture OBUFT_LVTTL_S_24_V of OBUFT_LVTTL_S_24
-- Compiling entity OBUFT_LVTTL_S_4
-- Compiling architecture OBUFT_LVTTL_S_4_V of OBUFT_LVTTL_S_4
-- Compiling entity OBUFT_LVTTL_S_6
-- Compiling architecture OBUFT_LVTTL_S_6_V of OBUFT_LVTTL_S_6
-- Compiling entity OBUFT_LVTTL_S_8
-- Compiling architecture OBUFT_LVTTL_S_8_V of OBUFT_LVTTL_S_8
-- Compiling entity OBUFT_PCI33_3
-- Compiling architecture OBUFT_PCI33_3_V of OBUFT_PCI33_3
-- Compiling entity OBUFT_PCI33_5
-- Compiling architecture OBUFT_PCI33_5_V of OBUFT_PCI33_5
-- Compiling entity OBUFT_PCI66_3
-- Compiling architecture OBUFT_PCI66_3_V of OBUFT_PCI66_3
-- Compiling entity OBUFT_PCIX
-- Compiling architecture OBUFT_PCIX_V of OBUFT_PCIX
-- Compiling entity OBUFT_PCIX66_3
-- Compiling architecture OBUFT_PCIX66_3_V of OBUFT_PCIX66_3
-- Compiling entity OBUFT_S_12
-- Compiling architecture OBUFT_S_12_V of OBUFT_S_12
-- Compiling entity OBUFT_S_16
-- Compiling architecture OBUFT_S_16_V of OBUFT_S_16
-- Compiling entity OBUFT_S_2
-- Compiling architecture OBUFT_S_2_V of OBUFT_S_2
-- Compiling entity OBUFT_S_24
-- Compiling architecture OBUFT_S_24_V of OBUFT_S_24
-- Compiling entity OBUFT_S_4
-- Compiling architecture OBUFT_S_4_V of OBUFT_S_4
-- Compiling entity OBUFT_S_6
-- Compiling architecture OBUFT_S_6_V of OBUFT_S_6
-- Compiling entity OBUFT_S_8
-- Compiling architecture OBUFT_S_8_V of OBUFT_S_8
-- Compiling entity OBUFT_SSTL18_I
-- Compiling architecture OBUFT_SSTL18_I_V of OBUFT_SSTL18_I
-- Compiling entity OBUFT_SSTL18_I_DCI
-- Compiling architecture OBUFT_SSTL18_I_DCI_V of OBUFT_SSTL18_I_DCI
-- Compiling entity OBUFT_SSTL18_II
-- Compiling architecture OBUFT_SSTL18_II_V of OBUFT_SSTL18_II
-- Compiling entity OBUFT_SSTL18_II_DCI
-- Compiling architecture OBUFT_SSTL18_II_DCI_V of OBUFT_SSTL18_II_DCI
-- Compiling entity OBUFT_SSTL2_I
-- Compiling architecture OBUFT_SSTL2_I_V of OBUFT_SSTL2_I
-- Compiling entity OBUFT_SSTL2_I_DCI
-- Compiling architecture OBUFT_SSTL2_I_DCI_V of OBUFT_SSTL2_I_DCI
-- Compiling entity OBUFT_SSTL2_II
-- Compiling architecture OBUFT_SSTL2_II_V of OBUFT_SSTL2_II
-- Compiling entity OBUFT_SSTL2_II_DCI
-- Compiling architecture OBUFT_SSTL2_II_DCI_V of OBUFT_SSTL2_II_DCI
-- Compiling entity OBUFT_SSTL3_I
-- Compiling architecture OBUFT_SSTL3_I_V of OBUFT_SSTL3_I
-- Compiling entity OBUFT_SSTL3_I_DCI
-- Compiling architecture OBUFT_SSTL3_I_DCI_V of OBUFT_SSTL3_I_DCI
-- Compiling entity OBUFT_SSTL3_II
-- Compiling architecture OBUFT_SSTL3_II_V of OBUFT_SSTL3_II
-- Compiling entity OBUFT_SSTL3_II_DCI
-- Compiling architecture OBUFT_SSTL3_II_DCI_V of OBUFT_SSTL3_II_DCI
-- Compiling entity OBUFTDS
-- Compiling architecture OBUFTDS_V of OBUFTDS
-- Compiling entity OBUFTDS_BLVDS_25
-- Compiling architecture OBUFTDS_BLVDS_25_V of OBUFTDS_BLVDS_25
-- Compiling entity OBUFTDS_LDT_25
-- Compiling architecture OBUFTDS_LDT_25_V of OBUFTDS_LDT_25
-- Compiling entity OBUFTDS_LVDS_25
-- Compiling architecture OBUFTDS_LVDS_25_V of OBUFTDS_LVDS_25
-- Compiling entity OBUFTDS_LVDS_33
-- Compiling architecture OBUFTDS_LVDS_33_V of OBUFTDS_LVDS_33
-- Compiling entity OBUFTDS_LVDSEXT_25
-- Compiling architecture OBUFTDS_LVDSEXT_25_V of OBUFTDS_LVDSEXT_25
-- Compiling entity OBUFTDS_LVDSEXT_33
-- Compiling architecture OBUFTDS_LVDSEXT_33_V of OBUFTDS_LVDSEXT_33
-- Compiling entity OBUFTDS_LVPECL_25
-- Compiling architecture OBUFTDS_LVPECL_25_V of OBUFTDS_LVPECL_25
-- Compiling entity OBUFTDS_LVPECL_33
-- Compiling architecture OBUFTDS_LVPECL_33_V of OBUFTDS_LVPECL_33
-- Compiling entity OBUFTDS_ULVDS_25
-- Compiling architecture OBUFTDS_ULVDS_25_V of OBUFTDS_ULVDS_25
-- Compiling entity OFDDRCPE
-- Compiling architecture OFDDRCPE_V of OFDDRCPE
-- Compiling entity OFDDRRSE
-- Compiling architecture OFDDRRSE_V of OFDDRRSE
-- Compiling entity OFDDRTCPE
-- Compiling architecture OFDDRTCPE_V of OFDDRTCPE
-- Compiling entity OFDDRTRSE
-- Compiling architecture OFDDRTRSE_V of OFDDRTRSE
-- Compiling entity OR2
-- Compiling architecture OR2_V of OR2
-- Compiling entity OR2B1
-- Compiling architecture OR2B1_V of OR2B1
-- Compiling entity OR2B2
-- Compiling architecture OR2B2_V of OR2B2
-- Compiling entity OR3
-- Compiling architecture OR3_V of OR3
-- Compiling entity OR3B1
-- Compiling architecture OR3B1_V of OR3B1
-- Compiling entity OR3B2
-- Compiling architecture OR3B2_V of OR3B2
-- Compiling entity OR3B3
-- Compiling architecture OR3B3_V of OR3B3
-- Compiling entity OR4
-- Compiling architecture OR4_V of OR4
-- Compiling entity OR4B1
-- Compiling architecture OR4B1_V of OR4B1
-- Compiling entity OR4B2
-- Compiling architecture OR4B2_V of OR4B2
-- Compiling entity OR4B3
-- Compiling architecture OR4B3_V of OR4B3
-- Compiling entity OR4B4
-- Compiling architecture OR4B4_V of OR4B4
-- Compiling entity OR5
-- Compiling architecture OR5_V of OR5
-- Compiling entity OR5B1
-- Compiling architecture OR5B1_V of OR5B1
-- Compiling entity OR5B2
-- Compiling architecture OR5B2_V of OR5B2
-- Compiling entity OR5B3
-- Compiling architecture OR5B3_V of OR5B3
-- Compiling entity OR5B4
-- Compiling architecture OR5B4_V of OR5B4
-- Compiling entity OR5B5
-- Compiling architecture OR5B5_V of OR5B5
-- Compiling entity ORCY
-- Compiling architecture ORCY_V of ORCY
-- Compiling entity PULLDOWN
-- Compiling architecture PULLDOWN_V of PULLDOWN
-- Compiling entity PULLUP
-- Compiling architecture PULLUP_V of PULLUP
-- Compiling entity RAM128X1S
-- Compiling architecture RAM128X1S_V of RAM128X1S
-- Compiling entity RAM128X1S_1
-- Compiling architecture RAM128X1S_1_V of RAM128X1S_1
-- Compiling entity RAM16X1D
-- Compiling architecture RAM16X1D_V of RAM16X1D
-- Compiling entity RAM16X1D_1
-- Compiling architecture RAM16X1D_1_V of RAM16X1D_1
-- Compiling entity RAM16X1S
-- Compiling architecture RAM16X1S_V of RAM16X1S
-- Compiling entity RAM16X1S_1
-- Compiling architecture RAM16X1S_1_V of RAM16X1S_1
-- Compiling entity RAM16X2S
-- Compiling architecture RAM16X2S_V of RAM16X2S
-- Compiling entity RAM16X4S
-- Compiling architecture RAM16X4S_V of RAM16X4S
-- Compiling entity RAM16X8S
-- Compiling architecture RAM16X8S_V of RAM16X8S
-- Compiling entity RAM32X1D
-- Compiling architecture RAM32X1D_V of RAM32X1D
-- Compiling entity RAM32X1D_1
-- Compiling architecture RAM32X1D_1_V of RAM32X1D_1
-- Compiling entity RAM32X1S
-- Compiling architecture RAM32X1S_V of RAM32X1S
-- Compiling entity RAM32X1S_1
-- Compiling architecture RAM32X1S_1_V of RAM32X1S_1
-- Compiling entity RAM32X2S
-- Compiling architecture RAM32X2S_V of RAM32X2S
-- Compiling entity RAM32X4S
-- Compiling architecture RAM32X4S_V of RAM32X4S
-- Compiling entity RAM32X8S
-- Compiling architecture RAM32X8S_V of RAM32X8S
-- Compiling entity RAM64X1D
-- Compiling architecture RAM64X1D_V of RAM64X1D
-- Compiling entity RAM64X1D_1
-- Compiling architecture RAM64X1D_1_V of RAM64X1D_1
-- Compiling entity RAM64X1S
-- Compiling architecture RAM64X1S_V of RAM64X1S
-- Compiling entity RAM64X1S_1
-- Compiling architecture RAM64X1S_1_V of RAM64X1S_1
-- Compiling entity RAM64X2S
-- Compiling architecture RAM64X2S_V of RAM64X2S
-- Compiling entity RAMB16_S1
-- Compiling architecture RAMB16_S1_V of RAMB16_S1
-- Compiling entity RAMB16_S18
-- Compiling architecture RAMB16_S18_V of RAMB16_S18
-- Compiling entity RAMB16_S18_S18
-- Compiling architecture RAMB16_S18_S18_V of RAMB16_S18_S18
-- Compiling entity RAMB16_S18_S36
-- Compiling architecture RAMB16_S18_S36_V of RAMB16_S18_S36
-- Compiling entity RAMB16_S1_S1
-- Compiling architecture RAMB16_S1_S1_V of RAMB16_S1_S1
-- Compiling entity RAMB16_S1_S18
-- Compiling architecture RAMB16_S1_S18_V of RAMB16_S1_S18
-- Compiling entity RAMB16_S1_S2
-- Compiling architecture RAMB16_S1_S2_V of RAMB16_S1_S2
-- Compiling entity RAMB16_S1_S36
-- Compiling architecture RAMB16_S1_S36_V of RAMB16_S1_S36
-- Compiling entity RAMB16_S1_S4
-- Compiling architecture RAMB16_S1_S4_V of RAMB16_S1_S4
-- Compiling entity RAMB16_S1_S9
-- Compiling architecture RAMB16_S1_S9_V of RAMB16_S1_S9
-- Compiling entity RAMB16_S2
-- Compiling architecture RAMB16_S2_V of RAMB16_S2
-- Compiling entity RAMB16_S2_S18
-- Compiling architecture RAMB16_S2_S18_V of RAMB16_S2_S18
-- Compiling entity RAMB16_S2_S2
-- Compiling architecture RAMB16_S2_S2_V of RAMB16_S2_S2
-- Compiling entity RAMB16_S2_S36
-- Compiling architecture RAMB16_S2_S36_V of RAMB16_S2_S36
-- Compiling entity RAMB16_S2_S4
-- Compiling architecture RAMB16_S2_S4_V of RAMB16_S2_S4
-- Compiling entity RAMB16_S2_S9
-- Compiling architecture RAMB16_S2_S9_V of RAMB16_S2_S9
-- Compiling entity RAMB16_S36
-- Compiling architecture RAMB16_S36_V of RAMB16_S36
-- Compiling entity RAMB16_S36_S36
-- Compiling architecture RAMB16_S36_S36_V of RAMB16_S36_S36
-- Compiling entity RAMB16_S4
-- Compiling architecture RAMB16_S4_V of RAMB16_S4
-- Compiling entity RAMB16_S4_S18
-- Compiling architecture RAMB16_S4_S18_V of RAMB16_S4_S18
-- Compiling entity RAMB16_S4_S36
-- Compiling architecture RAMB16_S4_S36_V of RAMB16_S4_S36
-- Compiling entity RAMB16_S4_S4
-- Compiling architecture RAMB16_S4_S4_V of RAMB16_S4_S4
-- Compiling entity RAMB16_S4_S9
-- Compiling architecture RAMB16_S4_S9_V of RAMB16_S4_S9
-- Compiling entity RAMB16_S9
-- Compiling architecture RAMB16_S9_V of RAMB16_S9
-- Compiling entity RAMB16_S9_S18
-- Compiling architecture RAMB16_S9_S18_V of RAMB16_S9_S18
-- Compiling entity RAMB16_S9_S36
-- Compiling architecture RAMB16_S9_S36_V of RAMB16_S9_S36
-- Compiling entity RAMB16_S9_S9
-- Compiling architecture RAMB16_S9_S9_V of RAMB16_S9_S9
-- Compiling entity RAMB4_S1
-- Compiling architecture RAMB4_S1_V of RAMB4_S1
-- Compiling entity RAMB4_S16
-- Compiling architecture RAMB4_S16_V of RAMB4_S16
-- Compiling entity RAMB4_S16_S16
-- Compiling architecture RAMB4_S16_S16_V of RAMB4_S16_S16
-- Compiling entity RAMB4_S1_S1
-- Compiling architecture RAMB4_S1_S1_V of RAMB4_S1_S1
-- Compiling entity RAMB4_S1_S16
-- Compiling architecture RAMB4_S1_S16_V of RAMB4_S1_S16
-- Compiling entity RAMB4_S1_S2
-- Compiling architecture RAMB4_S1_S2_V of RAMB4_S1_S2
-- Compiling entity RAMB4_S1_S4
-- Compiling architecture RAMB4_S1_S4_V of RAMB4_S1_S4
-- Compiling entity RAMB4_S1_S8
-- Compiling architecture RAMB4_S1_S8_V of RAMB4_S1_S8
-- Compiling entity RAMB4_S2
-- Compiling architecture RAMB4_S2_V of RAMB4_S2
-- Compiling entity RAMB4_S2_S16
-- Compiling architecture RAMB4_S2_S16_V of RAMB4_S2_S16
-- Compiling entity RAMB4_S2_S2
-- Compiling architecture RAMB4_S2_S2_V of RAMB4_S2_S2
-- Compiling entity RAMB4_S2_S4
-- Compiling architecture RAMB4_S2_S4_V of RAMB4_S2_S4
-- Compiling entity RAMB4_S2_S8
-- Compiling architecture RAMB4_S2_S8_V of RAMB4_S2_S8
-- Compiling entity RAMB4_S4
-- Compiling architecture RAMB4_S4_V of RAMB4_S4
-- Compiling entity RAMB4_S4_S16
-- Compiling architecture RAMB4_S4_S16_V of RAMB4_S4_S16
-- Compiling entity RAMB4_S4_S4
-- Compiling architecture RAMB4_S4_S4_V of RAMB4_S4_S4
-- Compiling entity RAMB4_S4_S8
-- Compiling architecture RAMB4_S4_S8_V of RAMB4_S4_S8
-- Compiling entity RAMB4_S8
-- Compiling architecture RAMB4_S8_V of RAMB4_S8
-- Compiling entity RAMB4_S8_S16
-- Compiling architecture RAMB4_S8_S16_V of RAMB4_S8_S16
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Compiling entity RAMB4_S8_S8
-- Compiling architecture RAMB4_S8_S8_V of RAMB4_S8_S8
-- Compiling entity ROC
-- Compiling architecture ROC_V of ROC
-- Compiling entity ROCBUF
-- Compiling architecture ROCBUF_V of ROCBUF
-- Compiling entity ROM128X1
-- Compiling architecture ROM128X1_V of ROM128X1
-- Compiling entity ROM16X1
-- Compiling architecture ROM16X1_V of ROM16X1
-- Compiling entity ROM256X1
-- Compiling architecture ROM256X1_V of ROM256X1
-- Compiling entity ROM32X1
-- Compiling architecture ROM32X1_V of ROM32X1
-- Compiling entity ROM64X1
-- Compiling architecture ROM64X1_V of ROM64X1
-- Compiling entity SRL16
-- Compiling architecture SRL16_V of SRL16
-- Compiling entity SRL16_1
-- Compiling architecture SRL16_1_V of SRL16_1
-- Compiling entity SRL16E
-- Compiling architecture SRL16E_V of SRL16E
-- Compiling entity SRL16E_1
-- Compiling architecture SRL16E_1_V of SRL16E_1
-- Compiling entity SRLC16
-- Compiling architecture SRLC16_V of SRLC16
-- Compiling entity SRLC16_1
-- Compiling architecture SRLC16_1_V of SRLC16_1
-- Compiling entity SRLC16E
-- Compiling architecture SRLC16E_V of SRLC16E
-- Compiling entity SRLC16E_1
-- Compiling architecture SRLC16E_1_V of SRLC16E_1
-- Compiling entity STARTBUF_FPGACORE
-- Compiling architecture STARTBUF_FPGACORE_V of STARTBUF_FPGACORE
-- Compiling entity STARTBUF_SPARTAN2
-- Compiling architecture STARTBUF_SPARTAN2_V of STARTBUF_SPARTAN2
-- Compiling entity STARTBUF_SPARTAN3
-- Compiling architecture STARTBUF_SPARTAN3_V of STARTBUF_SPARTAN3
-- Compiling entity STARTBUF_VIRTEX
-- Compiling architecture STARTBUF_VIRTEX_V of STARTBUF_VIRTEX
-- Compiling entity STARTBUF_VIRTEX2
-- Compiling architecture STARTBUF_VIRTEX2_V of STARTBUF_VIRTEX2
-- Compiling entity STARTUP_FPGACORE
-- Compiling architecture STARTUP_FPGACORE_V of STARTUP_FPGACORE
-- Compiling entity STARTUP_SPARTAN2
-- Compiling architecture STARTUP_SPARTAN2_V of STARTUP_SPARTAN2
-- Compiling entity STARTUP_SPARTAN3
-- Compiling architecture STARTUP_SPARTAN3_V of STARTUP_SPARTAN3
-- Compiling entity STARTUP_VIRTEX
-- Compiling architecture STARTUP_VIRTEX_V of STARTUP_VIRTEX
-- Compiling entity STARTUP_VIRTEX2
-- Compiling architecture STARTUP_VIRTEX2_V of STARTUP_VIRTEX2
-- Compiling entity TBLOCK
-- Compiling architecture TBLOCK_V of TBLOCK
-- Compiling entity TIMEGRP
-- Compiling architecture TIMEGRP_V of TIMEGRP
-- Compiling entity TIMESPEC
-- Compiling architecture TIMESPEC_V of TIMESPEC
-- Compiling entity TOC
-- Compiling architecture TOC_V of TOC
-- Compiling entity TOCBUF
-- Compiling architecture TOCBUF_V of TOCBUF
-- Compiling entity VCC
-- Compiling architecture VCC_V of VCC
-- Compiling entity XNOR2
-- Compiling architecture XNOR2_V of XNOR2
-- Compiling entity XNOR3
-- Compiling architecture XNOR3_V of XNOR3
-- Compiling entity XNOR4
-- Compiling architecture XNOR4_V of XNOR4
-- Compiling entity XNOR5
-- Compiling architecture XNOR5_V of XNOR5
-- Compiling entity XOR2
-- Compiling architecture XOR2_V of XOR2
-- Compiling entity XOR3
-- Compiling architecture XOR3_V of XOR3
-- Compiling entity XOR4
-- Compiling architecture XOR4_V of XOR4
-- Compiling entity XOR5
-- Compiling architecture XOR5_V of XOR5
-- Compiling entity XORCY
-- Compiling architecture XORCY_V of XORCY
-- Compiling entity XORCY_D
-- Compiling architecture XORCY_D_V of XORCY_D
-- Compiling entity XORCY_L
-- Compiling architecture XORCY_L_V of XORCY_L
-- Compiling entity AND6
-- Compiling architecture AND6_V of AND6
-- Compiling entity AND7
-- Compiling architecture AND7_V of AND7
-- Compiling entity AND8
-- Compiling architecture AND8_V of AND8
-- Compiling entity BUFFOE
-- Compiling architecture BUFFOE_V of BUFFOE
-- Compiling entity BUFGSR
-- Compiling architecture BUFGSR_V of BUFGSR
-- Compiling entity BUFGTS
-- Compiling architecture BUFGTS_V of BUFGTS
-- Compiling entity CLK_DIV10
-- Compiling architecture CLK_DIV10_V of CLK_DIV10
-- Compiling entity CLK_DIV10R
-- Compiling architecture CLK_DIV10R_V of CLK_DIV10R
-- Compiling entity CLK_DIV10RSD
-- Compiling architecture CLK_DIV10RSD_V of CLK_DIV10RSD
-- Compiling entity CLK_DIV10SD
-- Compiling architecture CLK_DIV10SD_V of CLK_DIV10SD
-- Compiling entity CLK_DIV12
-- Compiling architecture CLK_DIV12_V of CLK_DIV12
-- Compiling entity CLK_DIV12R
-- Compiling architecture CLK_DIV12R_V of CLK_DIV12R
-- Compiling entity CLK_DIV12RSD
-- Compiling architecture CLK_DIV12RSD_V of CLK_DIV12RSD
-- Compiling entity CLK_DIV12SD
-- Compiling architecture CLK_DIV12SD_V of CLK_DIV12SD
-- Compiling entity CLK_DIV14
-- Compiling architecture CLK_DIV14_V of CLK_DIV14
-- Compiling entity CLK_DIV14R
-- Compiling architecture CLK_DIV14R_V of CLK_DIV14R
-- Compiling entity CLK_DIV14RSD
-- Compiling architecture CLK_DIV14RSD_V of CLK_DIV14RSD
-- Compiling entity CLK_DIV14SD
-- Compiling architecture CLK_DIV14SD_V of CLK_DIV14SD
-- Compiling entity CLK_DIV16
-- Compiling architecture CLK_DIV16_V of CLK_DIV16
-- Compiling entity CLK_DIV16R
-- Compiling architecture CLK_DIV16R_V of CLK_DIV16R
-- Compiling entity CLK_DIV16RSD
-- Compiling architecture CLK_DIV16RSD_V of CLK_DIV16RSD
-- Compiling entity CLK_DIV16SD
-- Compiling architecture CLK_DIV16SD_V of CLK_DIV16SD
-- Compiling entity CLK_DIV2
-- Compiling architecture CLK_DIV2_V of CLK_DIV2
-- Compiling entity CLK_DIV2R
-- Compiling architecture CLK_DIV2R_V of CLK_DIV2R
-- Compiling entity CLK_DIV2RSD
-- Compiling architecture CLK_DIV2RSD_V of CLK_DIV2RSD
-- Compiling entity CLK_DIV2SD
-- Compiling architecture CLK_DIV2SD_V of CLK_DIV2SD
-- Compiling entity CLK_DIV4
-- Compiling architecture CLK_DIV4_V of CLK_DIV4
-- Compiling entity CLK_DIV4R
-- Compiling architecture CLK_DIV4R_V of CLK_DIV4R
-- Compiling entity CLK_DIV4RSD
-- Compiling architecture CLK_DIV4RSD_V of CLK_DIV4RSD
-- Compiling entity CLK_DIV4SD
-- Compiling architecture CLK_DIV4SD_V of CLK_DIV4SD
-- Compiling entity CLK_DIV6
-- Compiling architecture CLK_DIV6_V of CLK_DIV6
-- Compiling entity CLK_DIV6R
-- Compiling architecture CLK_DIV6R_V of CLK_DIV6R
-- Compiling entity CLK_DIV6RSD
-- Compiling architecture CLK_DIV6RSD_V of CLK_DIV6RSD
-- Compiling entity CLK_DIV6SD
-- Compiling architecture CLK_DIV6SD_V of CLK_DIV6SD
-- Compiling entity CLK_DIV8
-- Compiling architecture CLK_DIV8_V of CLK_DIV8
-- Compiling entity CLK_DIV8R
-- Compiling architecture CLK_DIV8R_V of CLK_DIV8R
-- Compiling entity CLK_DIV8RSD
-- Compiling architecture CLK_DIV8RSD_V of CLK_DIV8RSD
-- Compiling entity CLK_DIV8SD
-- Compiling architecture CLK_DIV8SD_V of CLK_DIV8SD
-- Compiling entity FDCPX1
-- Compiling architecture FDCPX1_V of FDCPX1
-- Compiling entity FDD
-- Compiling architecture FDD_V of FDD
-- Compiling entity FDDC
-- Compiling architecture FDDC_V of FDDC
-- Compiling entity FDDCE
-- Compiling architecture FDDCE_V of FDDCE
-- Compiling entity FDDCP
-- Compiling architecture FDDCP_V of FDDCP
-- Compiling entity FDDCPE
-- Compiling architecture FDDCPE_V of FDDCPE
-- Compiling entity FDDP
-- Compiling architecture FDDP_V of FDDP
-- Compiling entity FDDPE
-- Compiling architecture FDDPE_V of FDDPE
-- Compiling entity FTC
-- Compiling architecture FTC_V of FTC
-- Compiling entity FTCP
-- Compiling architecture FTCP_V of FTCP
-- Compiling entity FTP
-- Compiling architecture FTP_V of FTP
-- Compiling entity ILD
-- Compiling architecture ILD_V of ILD
-- Compiling entity IOBUFE
-- Compiling architecture IOBUFE_V of IOBUFE
-- Compiling entity IOBUFE_F
-- Compiling architecture IOBUFE_F_V of IOBUFE_F
-- Compiling entity IOBUFE_S
-- Compiling architecture IOBUFE_S_V of IOBUFE_S
-- Compiling entity KEEP
-- Compiling architecture KEEP_V of KEEP
-- Compiling entity LDG
-- Compiling architecture LDG_V of LDG
-- Compiling entity MERGE
-- Compiling architecture MERGE_V of MERGE
-- Compiling entity MIN_OFF
-- Compiling architecture MIN_OFF_V of MIN_OFF
-- Compiling entity OBUFE
-- Compiling architecture OBUFE_V of OBUFE
-- Compiling entity OPT_OFF
-- Compiling architecture OPT_OFF_V of OPT_OFF
-- Compiling entity OPT_UIM
-- Compiling architecture OPT_UIM_V of OPT_UIM
-- Compiling entity OR6
-- Compiling architecture OR6_V of OR6
-- Compiling entity OR7
-- Compiling architecture OR7_V of OR7
-- Compiling entity OR8
-- Compiling architecture OR8_V of OR8
-- Compiling entity WIREAND
-- Compiling architecture WIREAND_V of WIREAND
-- Loading package VCOMPONENTS
-- Compiling entity BSCAN_VIRTEX4
-- Compiling architecture BSCAN_VIRTEX4_V of BSCAN_VIRTEX4
-- Compiling entity BUFGCTRL
-- Compiling architecture BUFGCTRL_V of BUFGCTRL
-- Loading package std_logic_arith
-- Compiling entity BUFGMUX_VIRTEX4
-- Compiling architecture BUFGMUX_VIRTEX4_V of BUFGMUX_VIRTEX4
-- Compiling entity BUFIO
-- Compiling architecture BUFIO_V of BUFIO
-- Compiling entity BUFR
-- Compiling architecture BUFR_V of BUFR
-- Compiling entity CAPTURE_VIRTEX4
-- Compiling architecture CAPTURE_VIRTEX4_V of CAPTURE_VIRTEX4
-- Compiling entity DCIRESET
-- Compiling architecture DCIRESET_V of DCIRESET
-- Compiling entity dcm_adv_clock_divide_by_2
-- Compiling architecture dcm_adv_clock_divide_by_2_V of dcm_adv_clock_divide_by_2
-- Compiling entity dcm_adv_maximum_period_check
-- Compiling architecture dcm_adv_maximum_period_check_V of dcm_adv_maximum_period_check
-- Compiling entity dcm_adv_clock_lost
-- Compiling architecture dcm_adv_clock_lost_V of dcm_adv_clock_lost
-- Compiling entity DCM_ADV
-- Compiling architecture DCM_ADV_V of DCM_ADV
-- Loading package NUMERIC_STD
-- Compiling entity DCM_BASE
-- Compiling architecture DCM_BASE_V of DCM_BASE
-- Compiling entity DCM_PS
-- Compiling architecture DCM_PS_V of DCM_PS
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity DSP48
-- Compiling architecture DSP48_V of DSP48
-- Compiling entity FIFO16
-- Compiling architecture FIFO16_V of FIFO16
-- Compiling entity FRAME_ECC_VIRTEX4
-- Compiling architecture FRAME_ECC_VIRTEX4_V of FRAME_ECC_VIRTEX4
-- Compiling entity GT11CLK
-- Compiling architecture GT11CLK_V of GT11CLK
-- Compiling entity GT11CLK_MGT
-- Compiling architecture GT11CLK_MGT_V of GT11CLK_MGT
-- Compiling entity ICAP_VIRTEX4
-- Compiling architecture ICAP_VIRTEX4_V of ICAP_VIRTEX4
-- Compiling entity IDDR
-- Compiling architecture IDDR_V of IDDR
-- Compiling entity IDELAY
-- Compiling architecture IDELAY_V of IDELAY
-- Compiling entity IDELAYCTRL
-- Compiling architecture IDELAYCTRL_V of IDELAYCTRL
-- Compiling entity bscntrl
-- Compiling architecture bscntrl_V of bscntrl
-- Compiling entity ice_module
-- Compiling architecture ice_V of ice_module
-- Compiling entity ISERDES
-- Compiling architecture ISERDES_V of ISERDES
-- Compiling entity JTAG_SIM_VIRTEX4_SUBMOD
-- Compiling architecture JTAG_SIM_VIRTEX4_SUBMOD_V of JTAG_SIM_VIRTEX4_SUBMOD
-- Compiling entity JTAG_SIM_VIRTEX4
-- Compiling architecture JTAG_SIM_VIRTEX4_V of JTAG_SIM_VIRTEX4
-- Compiling entity ODDR
-- Compiling architecture ODDR_V of ODDR
-- Compiling entity PLG
-- Compiling architecture PLG_V of PLG
-- Compiling entity IOOUT
-- Compiling architecture IOOUT_V of IOOUT
-- Compiling entity IOT
-- Compiling architecture IOT_V of IOT
-- Compiling entity OSERDES
-- Compiling architecture OSERDES_V of OSERDES
-- Compiling entity PMCD
-- Compiling architecture PMCD_V of PMCD
-- Compiling entity RAMB16
-- Compiling architecture RAMB16_V of RAMB16
-- Compiling entity RAMB32_S64_ECC
-- Compiling architecture RAMB32_S64_ECC_V of RAMB32_S64_ECC
-- Compiling entity STARTBUF_VIRTEX4
-- Compiling architecture STARTBUF_VIRTEX4_V of STARTBUF_VIRTEX4
-- Compiling entity STARTUP_VIRTEX4
-- Compiling architecture STARTUP_VIRTEX4_V of STARTUP_VIRTEX4
-- Compiling entity USR_ACCESS_VIRTEX4
-- Compiling architecture USR_ACCESS_VIRTEX4_V of USR_ACCESS_VIRTEX4
-- Compiling entity IDDR2
-- Compiling architecture IDDR2_V of IDDR2
-- Compiling entity MULT18X18SIO
-- Compiling architecture MULT18X18SIO_V of MULT18X18SIO
-- Compiling entity ODDR2
-- Compiling architecture ODDR2_V of ODDR2
-- Compiling entity STARTUP_SPARTAN3E
-- Compiling architecture STARTUP_SPARTAN3E_V of STARTUP_SPARTAN3E
-- Compiling entity AFIFO36_INTERNAL
-- Compiling architecture AFIFO36_INTERNAL_V of AFIFO36_INTERNAL
-- Loading package std_logic_textio
-- Compiling entity ARAMB36_INTERNAL
-- Compiling architecture ARAMB36_INTERNAL_V of ARAMB36_INTERNAL
###### C:\Xilinx92i\vhdl\src\unisims\unisim_VITAL.vhd(150242):     file_open(open_status, int_infile, INIT_FILE, read_mode);
** Warning: C:\Xilinx92i\vhdl\src\unisims\unisim_VITAL.vhd(150242): (vcom-1283) Cannot reference file "int_infile" inside pure function "two_D_mem_initf".
###### C:\Xilinx92i\vhdl\src\unisims\unisim_VITAL.vhd(150244):     while not endfile(int_infile) loop
** Warning: C:\Xilinx92i\vhdl\src\unisims\unisim_VITAL.vhd(150244): (vcom-1283) Cannot reference file "int_infile" inside pure function "two_D_mem_initf".
###### C:\Xilinx92i\vhdl\src\unisims\unisim_VITAL.vhd(150246):         readline(int_infile, data_line);
** Warning: C:\Xilinx92i\vhdl\src\unisims\unisim_VITAL.vhd(150246): (vcom-1283) Cannot reference file "int_infile" inside pure function "two_D_mem_initf".
###### C:\Xilinx92i\vhdl\src\unisims\unisim_VITAL.vhd(150301):        two_D_array_mem_init := two_D_mem_initf(slv_width);
** Warning: C:\Xilinx92i\vhdl\src\unisims\unisim_VITAL.vhd(150301): (vcom-1284) Cannot call side-effect function "two_D_mem_initf" from pure function "two_D_mem_init".
-- Compiling entity BSCAN_VIRTEX5
-- Compiling architecture BSCAN_VIRTEX5_V of BSCAN_VIRTEX5
-- Compiling entity BUFGMUX_CTRL
-- Compiling architecture BUFGMUX_CTRL_V of BUFGMUX_CTRL
-- Compiling entity CAPTURE_VIRTEX5
-- Compiling architecture CAPTURE_VIRTEX5_V of CAPTURE_VIRTEX5
-- Compiling entity CARRY4
-- Compiling architecture CARRY4_V of CARRY4
-- Compiling entity CFGLUT5
-- Compiling architecture CFGLUT5_V of CFGLUT5
-- Compiling entity CRC32
-- Compiling architecture CRC32_V of CRC32
-- Compiling entity CRC64
-- Compiling architecture CRC64_V of CRC64
-- Compiling entity DSP48E
-- Compiling architecture DSP48E_V of DSP48E
-- Compiling entity FIFO18
-- Compiling architecture FIFO18_V of FIFO18
-- Compiling entity FIFO18_36
-- Compiling architecture FIFO18_36_V of FIFO18_36
-- Compiling entity FIFO36
-- Compiling architecture FIFO36_V of FIFO36
-- Compiling entity FIFO36_72
-- Compiling architecture FIFO36_72_V of FIFO36_72
-- Compiling entity FIFO36_72_EXP
-- Compiling architecture FIFO36_72_EXP_V of FIFO36_72_EXP
-- Compiling entity FIFO36_EXP
-- Compiling architecture FIFO36_EXP_V of FIFO36_EXP
-- Compiling entity FRAME_ECC_VIRTEX5
-- Compiling architecture FRAME_ECC_VIRTEX5_V of FRAME_ECC_VIRTEX5
-- Compiling entity ICAP_VIRTEX5
-- Compiling architecture ICAP_VIRTEX5_V of ICAP_VIRTEX5
-- Compiling entity IDDR_2CLK
-- Compiling architecture IDDR_2CLK_V of IDDR_2CLK
-- Compiling entity IODELAY
-- Compiling architecture IODELAY_V of IODELAY
-- Compiling entity bscntrl_nodelay
-- Compiling architecture bscntrl_nodelay_V of bscntrl_nodelay
-- Compiling entity ice_module_nodelay
-- Compiling architecture ice_module_nodelay_V of ice_module_nodelay
-- Compiling entity ISERDES_NODELAY
-- Compiling architecture ISERDES_NODELAY_V of ISERDES_NODELAY
-- Compiling entity JTAG_SIM_VIRTEX5_SUBMOD
-- Compiling architecture JTAG_SIM_VIRTEX5_SUBMOD_V of JTAG_SIM_VIRTEX5_SUBMOD
-- Compiling entity JTAG_SIM_VIRTEX5
-- Compiling architecture JTAG_SIM_VIRTEX5_V of JTAG_SIM_VIRTEX5
-- Compiling entity KEY_CLEAR
-- Compiling architecture KEY_CLEAR_V of KEY_CLEAR
-- Compiling entity LUT5
-- Compiling architecture LUT5_V of LUT5
-- Compiling entity LUT5_D
-- Compiling architecture LUT5_D_V of LUT5_D
-- Compiling entity LUT5_L
-- Compiling architecture LUT5_L_V of LUT5_L
-- Compiling entity LUT6
-- Compiling architecture LUT6_V of LUT6
-- Compiling entity LUT6_2
-- Compiling architecture LUT6_2_V of LUT6_2
-- Compiling entity LUT6_D
-- Compiling architecture LUT6_D_V of LUT6_D
-- Compiling entity LUT6_L
-- Compiling architecture LUT6_L_V of LUT6_L
-- Compiling entity PLL_ADV
-- Compiling architecture PLL_ADV_V of PLL_ADV
-- Compiling entity PLL_BASE
-- Compiling architecture PLL_BASE_V of PLL_BASE
-- Compiling entity RAM128X1D
-- Compiling architecture RAM128X1D_V of RAM128X1D
-- Compiling entity RAM256X1S
-- Compiling architecture RAM256X1S_V of RAM256X1S
-- Compiling entity RAM32M
-- Compiling architecture RAM32M_V of RAM32M
-- Compiling entity RAM64M
-- Compiling architecture RAM64M_V of RAM64M
-- Compiling entity RAMB18
-- Compiling architecture RAMB18_V of RAMB18
-- Compiling entity RAMB18SDP
-- Compiling architecture RAMB18SDP_V of RAMB18SDP
-- Compiling entity RAMB36
-- Compiling architecture RAMB36_V of RAMB36
-- Compiling entity RAMB36_EXP
-- Compiling architecture RAMB36_EXP_V of RAMB36_EXP
-- Compiling entity RAMB36SDP
-- Compiling architecture RAMB36SDP_V of RAMB36SDP
-- Compiling entity RAMB36SDP_EXP
-- Compiling architecture RAMB36SDP_EXP_V of RAMB36SDP_EXP
-- Compiling entity SRLC32E
-- Compiling architecture SRLC32E_V of SRLC32E
-- Compiling entity STARTUP_VIRTEX5
-- Compiling architecture STARTUP_VIRTEX5_V of STARTUP_VIRTEX5
-- Compiling entity SYSMON
-- Compiling architecture SYSMON_V of SYSMON
-- Compiling entity USR_ACCESS_VIRTEX5
-- Compiling architecture USR_ACCESS_VIRTEX5_V of USR_ACCESS_VIRTEX5
-- Compiling entity BSCAN_SPARTAN3A
-- Compiling architecture BSCAN_SPARTAN3A_V of BSCAN_SPARTAN3A
-- Compiling entity CAPTURE_SPARTAN3A
-- Compiling architecture CAPTURE_SPARTAN3A_V of CAPTURE_SPARTAN3A
-- Compiling entity DNA_PORT
-- Compiling architecture DNA_PORT_V of DNA_PORT
-- Compiling entity IBUF_DLY_ADJ
-- Compiling architecture IBUF_DLY_ADJ_V of IBUF_DLY_ADJ
-- Compiling entity IBUFDS_DLY_ADJ
-- Compiling architecture IBUFDS_DLY_ADJ_V of IBUFDS_DLY_ADJ
-- Compiling entity ICAP_SPARTAN3A
-- Compiling architecture ICAP_SPARTAN3A_V of ICAP_SPARTAN3A
-- Compiling entity JTAG_SIM_SPARTAN3A
-- Compiling architecture JTAG_SIM_SPARTAN3A_V of JTAG_SIM_SPARTAN3A
-- Compiling entity RAMB16BWE
-- Compiling architecture RAMB16BWE_V of RAMB16BWE
-- Compiling entity RAMB16BWE_S18
-- Compiling architecture RAMB16BWE_S18_V of RAMB16BWE_S18
-- Compiling entity RAMB16BWE_S18_S18
-- Compiling architecture RAMB16BWE_S18_S18_V of RAMB16BWE_S18_S18
-- Compiling entity RAMB16BWE_S18_S9
-- Compiling architecture RAMB16BWE_S18_S9_V of RAMB16BWE_S18_S9
-- Compiling entity RAMB16BWE_S36
-- Compiling architecture RAMB16BWE_S36_V of RAMB16BWE_S36
-- Compiling entity RAMB16BWE_S36_S18
-- Compiling architecture RAMB16BWE_S36_S18_V of RAMB16BWE_S36_S18
-- Compiling entity RAMB16BWE_S36_S36
-- Compiling architecture RAMB16BWE_S36_S36_V of RAMB16BWE_S36_S36
-- Compiling entity RAMB16BWE_S36_S9
-- Compiling architecture RAMB16BWE_S36_S9_V of RAMB16BWE_S36_S9
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity DataFlash
-- Compiling architecture design of DataFlash
-- Compiling entity SPI_ACCESS
-- Compiling architecture SPI_ACCESS_V of SPI_ACCESS
-- Compiling entity STARTUP_SPARTAN3A
-- Compiling architecture STARTUP_SPARTAN3A_V of STARTUP_SPARTAN3A
-- Compiling entity DSP48A
-- Compiling architecture DSP48A_V of DSP48A
-- Compiling entity RAMB16BWER
-- Compiling architecture RAMB16BWER_V of RAMB16BWER
End time: 15:14:15 on Mar 08,2019, Elapsed time: 0:00:25
Errors: 0, Warnings: 4

==============================================================================

    > Log file C:\Xilinx92i\vhdl\mti_pe\unisim\cxl_unisim.log generated
    > Library mapping successful, setup file(s) modelsim.ini updated

compxlib[unisim]: No error(s), 4 warning(s)

--> Compiling vhdl simprim library
    > Simprim compiled to C:\Xilinx92i\vhdl\mti_pe\simprim

==============================================================================

Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
vmap SIMPRIM C:\Xilinx92i\vhdl\mti_pe\simprim 
Modifying modelsim.ini

Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
Start time: 15:14:15 on Mar 08,2019
vcom -source -93 -work C:\Xilinx92i\vhdl\mti_pe\simprim C:\Xilinx92i\vhdl\src\simprims\simprim_Vcomponents_mti.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VITAL_Timing
-- Compiling package VCOMPONENTS
End time: 15:14:15 on Mar 08,2019, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
Start time: 15:14:15 on Mar 08,2019
vcom -source -93 -work C:\Xilinx92i\vhdl\mti_pe\simprim C:\Xilinx92i\vhdl\src\simprims\simprim_Vpackage_mti.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Compiling package VPACKAGE
-- Compiling package body VPACKAGE
-- Loading package VPACKAGE
End time: 15:14:16 on Mar 08,2019, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
Start time: 15:14:16 on Mar 08,2019
vcom -source -93 -work C:\Xilinx92i\vhdl\mti_pe\simprim C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Compiling entity X_AND16
-- Compiling architecture X_AND16_V of X_AND16
-- Compiling entity X_AND2
-- Compiling architecture X_AND2_V of X_AND2
-- Compiling entity X_AND3
-- Compiling architecture X_AND3_V of X_AND3
-- Compiling entity X_AND32
-- Compiling architecture X_AND32_V of X_AND32
-- Compiling entity X_AND4
-- Compiling architecture X_AND4_V of X_AND4
-- Compiling entity X_AND5
-- Compiling architecture X_AND5_V of X_AND5
-- Compiling entity X_AND6
-- Compiling architecture X_AND6_V of X_AND6
-- Compiling entity X_AND7
-- Compiling architecture X_AND7_V of X_AND7
-- Compiling entity X_AND8
-- Compiling architecture X_AND8_V of X_AND8
-- Compiling entity X_AND9
-- Compiling architecture X_AND9_V of X_AND9
-- Compiling entity X_BPAD
-- Compiling architecture X_BPAD_V of X_BPAD
-- Compiling entity X_BSCAN_FPGACORE
-- Compiling architecture X_BSCAN_FPGACORE_V of X_BSCAN_FPGACORE
-- Compiling entity X_BSCAN_SPARTAN2
-- Compiling architecture X_BSCAN_SPARTAN2_V of X_BSCAN_SPARTAN2
-- Compiling entity X_BSCAN_SPARTAN3
-- Compiling architecture X_BSCAN_SPARTAN3_V of X_BSCAN_SPARTAN3
-- Compiling entity X_BSCAN_VIRTEX
-- Compiling architecture X_BSCAN_VIRTEX_V of X_BSCAN_VIRTEX
-- Compiling entity X_BSCAN_VIRTEX2
-- Compiling architecture X_BSCAN_VIRTEX2_V of X_BSCAN_VIRTEX2
-- Loading package VPACKAGE
-- Compiling entity X_BUF
-- Compiling architecture X_BUF_V of X_BUF
-- Loading package VCOMPONENTS
-- Compiling entity X_BUFGMUX
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(1731):       tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(1731): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_BUFGMUX_V of X_BUFGMUX
-- Compiling entity X_BUFGMUX_1
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(1944):       tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(1944): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_BUFGMUX_1_V of X_BUFGMUX_1
-- Compiling entity X_CKBUF
-- Compiling architecture X_CKBUF_V of X_CKBUF
-- Compiling entity X_CLK_DIV
-- Compiling architecture X_CLK_DIV_V of X_CLK_DIV
-- Compiling entity x_clkdll_maximum_period_check
-- Compiling architecture x_clkdll_maximum_period_check_V of x_clkdll_maximum_period_check
-- Compiling entity X_CLKDLL
-- Compiling architecture X_CLKDLL_V of X_CLKDLL
-- Compiling entity x_clkdlle_maximum_period_check
-- Compiling architecture x_clkdlle_maximum_period_check_V of x_clkdlle_maximum_period_check
-- Compiling entity X_CLKDLLE
-- Compiling architecture X_CLKDLLE_V of X_CLKDLLE
-- Compiling entity x_dcm_clock_divide_by_2
-- Compiling architecture x_dcm_clock_divide_by_2_V of x_dcm_clock_divide_by_2
-- Compiling entity x_dcm_maximum_period_check
-- Compiling architecture x_dcm_maximum_period_check_V of x_dcm_maximum_period_check
-- Compiling entity x_dcm_clock_lost
-- Compiling architecture x_dcm_clock_lost_V of x_dcm_clock_lost
-- Compiling entity X_DCM
-- Compiling architecture X_DCM_V of X_DCM
-- Compiling entity x_dcm_sp_clock_divide_by_2
-- Compiling architecture x_dcm_sp_clock_divide_by_2_V of x_dcm_sp_clock_divide_by_2
-- Compiling entity x_dcm_sp_maximum_period_check
-- Compiling architecture x_dcm_sp_maximum_period_check_V of x_dcm_sp_maximum_period_check
-- Compiling entity x_dcm_sp_clock_lost
-- Compiling architecture x_dcm_sp_clock_lost_V of x_dcm_sp_clock_lost
-- Compiling entity X_DCM_SP
-- Compiling architecture X_DCM_SP_V of X_DCM_SP
-- Compiling entity X_FDD
-- Compiling architecture X_FDD_V of X_FDD
-- Compiling entity X_FDDRCPE
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8220):     tbpd_GSR_Q_C0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8220): (vcom-1288) VITAL timing generic "tbpd_GSR_Q_C0" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8241):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8241): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8250):     tisd_GSR_C0 : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8250): (vcom-1288) VITAL timing generic "tisd_GSR_C0" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8251):     tisd_GSR_C1 : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8251): (vcom-1288) VITAL timing generic "tisd_GSR_C1" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8258):     tpd_GSR_Q : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8258): (vcom-1288) VITAL timing generic "tpd_GSR_Q" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8266):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8266): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8271):     trecovery_GSR_C0_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8271): (vcom-1288) VITAL timing generic "trecovery_GSR_C0_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8272):     trecovery_GSR_C1_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8272): (vcom-1288) VITAL timing generic "trecovery_GSR_C1_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8278):     tremoval_GSR_C0_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8278): (vcom-1288) VITAL timing generic "tremoval_GSR_C0_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8279):     tremoval_GSR_C1_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8279): (vcom-1288) VITAL timing generic "tremoval_GSR_C1_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_FDDRCPE_V of X_FDDRCPE
-- Compiling entity X_FDDRRSE
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8748):     tbpd_GSR_Q_C0 : VitalDelayType01 := (0.000 ns, 0.000 ns);    
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8748): (vcom-1288) VITAL timing generic "tbpd_GSR_Q_C0" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8775):     tipd_GSR : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8775): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8779):     tisd_GSR_C0 : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8779): (vcom-1288) VITAL timing generic "tisd_GSR_C0" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8780):     tisd_GSR_C1 : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8780): (vcom-1288) VITAL timing generic "tisd_GSR_C1" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8792):     tpd_GSR_Q : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8792): (vcom-1288) VITAL timing generic "tpd_GSR_Q" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8798):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8798): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8802):     trecovery_GSR_C0_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8802): (vcom-1288) VITAL timing generic "trecovery_GSR_C0_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8803):     trecovery_GSR_C1_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8803): (vcom-1288) VITAL timing generic "trecovery_GSR_C1_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8805):     tremoval_GSR_C0_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8805): (vcom-1288) VITAL timing generic "tremoval_GSR_C0_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8806):     tremoval_GSR_C1_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(8806): (vcom-1288) VITAL timing generic "tremoval_GSR_C1_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_FDDRRSE_V of X_FDDRRSE
-- Compiling entity X_FF
-- Compiling architecture X_FF_V of X_FF
-- Compiling entity X_FF_CPLD
-- Compiling architecture X_FF_CPLD_V of X_FF_CPLD
-- Compiling entity X_IBUFDS
-- Compiling architecture X_IBUFDS_V of X_IBUFDS
-- Compiling entity X_INV
-- Compiling architecture X_INV_V of X_INV
-- Compiling entity X_IPAD
-- Compiling architecture X_IPAD_V of X_IPAD
-- Compiling entity X_KEEPER
-- Compiling architecture X_KEEPER_V of X_KEEPER
-- Compiling entity X_LATCH
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(10330):       tpd_GSR_O  : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(10330): (vcom-1288) VITAL timing generic "tpd_GSR_O" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(10331):       tpd_PRLD_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(10331): (vcom-1288) VITAL timing generic "tpd_PRLD_O" port specification "PRLD" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_LATCH_V of X_LATCH
-- Compiling entity X_LATCH_CPLD
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(10624):       tpd_GSR_O  : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(10624): (vcom-1288) VITAL timing generic "tpd_GSR_O" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(10625):       tpd_PRLD_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(10625): (vcom-1288) VITAL timing generic "tpd_PRLD_O" port specification "PRLD" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_LATCH_CPLD_V of X_LATCH_CPLD
-- Compiling entity X_LATCHE
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(10921):       tpd_GSR_O  : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(10921): (vcom-1288) VITAL timing generic "tpd_GSR_O" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(10922):       tpd_PRLD_O : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(10922): (vcom-1288) VITAL timing generic "tpd_PRLD_O" port specification "PRLD" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_LATCHE_V of X_LATCHE
-- Compiling entity X_LUT2
-- Compiling architecture X_LUT2_V of X_LUT2
-- Compiling entity X_LUT3
-- Compiling architecture X_LUT3_V of X_LUT3
-- Compiling entity X_LUT4
-- Compiling architecture X_LUT4_V of X_LUT4
-- Compiling entity X_LUT5
-- Compiling architecture X_LUT5_V of X_LUT5
-- Compiling entity X_LUT6
-- Compiling architecture X_LUT6_V of X_LUT6
-- Compiling entity X_LUT7
-- Compiling architecture X_LUT7_V of X_LUT7
-- Compiling entity X_LUT8
-- Compiling architecture X_LUT8_V of X_LUT8
-- Compiling entity X_MULT18X18
-- Compiling architecture X_MULT18X18_V of X_MULT18X18
-- Compiling entity X_MULT18X18S
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(13843):       tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(13843): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(13846):       tpd_GSR_P :     VitalDelayArrayType01 (35 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(13846): (vcom-1288) VITAL timing generic "tpd_GSR_P" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(13848):       trecovery_GSR_C_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(13848): (vcom-1288) VITAL timing generic "trecovery_GSR_C_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(13864):       thold_GSR_C_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(13864): (vcom-1288) VITAL timing generic "thold_GSR_C_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(13872):       tisd_GSR_C : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(13872): (vcom-1288) VITAL timing generic "tisd_GSR_C" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(13877):       tpw_GSR_posedge : VitalDelayType := 0.000 ns
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(13877): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_MULT18X18S_V of X_MULT18X18S
-- Compiling entity X_MUX2
-- Compiling architecture X_MUX2_V of X_MUX2
-- Compiling entity X_OBUF
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(15573):       tpd_GTS_O : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(15573): (vcom-1288) VITAL timing generic "tpd_GTS_O" port specification "GTS" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_OBUF_V of X_OBUF
-- Compiling entity X_OBUFDS
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(15702):       tpd_GTS_O : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(15702): (vcom-1288) VITAL timing generic "tpd_GTS_O" port specification "GTS" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(15703):       tpd_GTS_OB : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(15703): (vcom-1288) VITAL timing generic "tpd_GTS_OB" port specification "GTS" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_OBUFDS_V of X_OBUFDS
-- Compiling entity X_OBUFT
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(15871):       tpd_GTS_O : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(15871): (vcom-1288) VITAL timing generic "tpd_GTS_O" port specification "GTS" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_OBUFT_V of X_OBUFT
-- Compiling entity X_OBUFTDS
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(16008):       tpd_GTS_O : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(16008): (vcom-1288) VITAL timing generic "tpd_GTS_O" port specification "GTS" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(16009):       tpd_GTS_OB : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(16009): (vcom-1288) VITAL timing generic "tpd_GTS_OB" port specification "GTS" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_OBUFTDS_V of X_OBUFTDS
-- Compiling entity X_ONE
-- Compiling architecture X_ONE_V of X_ONE
-- Compiling entity X_OPAD
-- Compiling architecture X_OPAD_V of X_OPAD
-- Compiling entity X_OR16
-- Compiling architecture X_OR16_V of X_OR16
-- Compiling entity X_OR2
-- Compiling architecture X_OR2_V of X_OR2
-- Compiling entity X_OR3
-- Compiling architecture X_OR3_V of X_OR3
-- Compiling entity X_OR32
-- Compiling architecture X_OR32_V of X_OR32
-- Compiling entity X_OR4
-- Compiling architecture X_OR4_V of X_OR4
-- Compiling entity X_OR5
-- Compiling architecture X_OR5_V of X_OR5
-- Compiling entity X_OR6
-- Compiling architecture X_OR6_V of X_OR6
-- Compiling entity X_OR7
-- Compiling architecture X_OR7_V of X_OR7
-- Compiling entity X_OR8
-- Compiling architecture X_OR8_V of X_OR8
-- Compiling entity X_OR9
-- Compiling architecture X_OR9_V of X_OR9
-- Compiling entity X_PD
-- Compiling architecture X_PD_V of X_PD
-- Compiling entity X_PU
-- Compiling architecture X_PU_V of X_PU
-- Compiling entity X_RAMB16_S1
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(17615):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(17615): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(17620):     tpd_GSR_DO : VitalDelayArrayType01 (0 downto 0) := (others => (0.0 ns, 0.0 ns));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(17620): (vcom-1288) VITAL timing generic "tpd_GSR_DO" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(17622):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(17622): (vcom-1288) VITAL timing generic "trecovery_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(17640):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(17640): (vcom-1288) VITAL timing generic "thold_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(17650):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(17650): (vcom-1288) VITAL timing generic "tisd_GSR_CLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(17656):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(17656): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S1_V of X_RAMB16_S1
-- Compiling entity X_RAMB16_S18
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(18428):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(18428): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(18434):     tpd_GSR_DO : VitalDelayArrayType01 (15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(18434): (vcom-1288) VITAL timing generic "tpd_GSR_DO" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(18435):     tpd_GSR_DOP : VitalDelayArrayType01 (1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(18435): (vcom-1288) VITAL timing generic "tpd_GSR_DOP" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(18437):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(18437): (vcom-1288) VITAL timing generic "trecovery_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(18459):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(18459): (vcom-1288) VITAL timing generic "thold_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(18470):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(18470): (vcom-1288) VITAL timing generic "tisd_GSR_CLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(18476):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(18476): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S18_V of X_RAMB16_S18
-- Compiling entity X_RAMB16_S18_S18
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19810):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19810): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19812):     tpd_GSR_DOA  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19812): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19813):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19813): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19814):     tpd_GSR_DOPA : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19814): (vcom-1288) VITAL timing generic "tpd_GSR_DOPA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19815):     tpd_GSR_DOPB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19815): (vcom-1288) VITAL timing generic "tpd_GSR_DOPB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19822):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19822): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19836):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19836): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19858):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19858): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19872):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19872): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19878):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19878): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19879):     tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19879): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19885):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19885): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19889):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19889): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19890):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19890): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19896):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19896): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19904):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(19904): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S18_S18_V of X_RAMB16_S18_S18
-- Compiling entity X_RAMB16_S18_S36
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22872):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22872): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22874):     tpd_GSR_DOA  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22874): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22875):     tpd_GSR_DOB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22875): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22876):     tpd_GSR_DOPA : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22876): (vcom-1288) VITAL timing generic "tpd_GSR_DOPA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22877):     tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22877): (vcom-1288) VITAL timing generic "tpd_GSR_DOPB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22884):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22884): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22898):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22898): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22920):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22920): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22934):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22934): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22940):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22940): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22941):     tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22941): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22947):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22947): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22951):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22951): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22952):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22952): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22958):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22958): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22966):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(22966): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S18_S36_V of X_RAMB16_S18_S36
-- Compiling entity X_RAMB16_S1_S1
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26540):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26540): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26542):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26542): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26543):     tpd_GSR_DOB  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26543): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26548):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26548): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26560):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26560): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26578):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26578): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26590):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26590): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26596):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26596): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26601):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26601): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26605):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26605): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26610):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26610): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26618):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(26618): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S1_S1_V of X_RAMB16_S1_S1
-- Compiling entity X_RAMB16_S1_S18
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28465):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28465): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28467):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28467): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28468):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28468): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28469):     tpd_GSR_DOPB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28469): (vcom-1288) VITAL timing generic "tpd_GSR_DOPB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28475):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28475): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28487):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28487): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28507):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28507): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28521):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28521): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28527):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28527): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28532):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28532): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28536):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28536): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28537):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28537): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28543):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28543): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28551):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(28551): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S1_S18_V of X_RAMB16_S1_S18
-- Compiling entity X_RAMB16_S1_S2
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(30960):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(30960): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(30962):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(30962): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(30963):     tpd_GSR_DOB  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(30963): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(30968):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(30968): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(30980):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(30980): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(30998):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(30998): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(31010):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(31010): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(31016):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(31016): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(31021):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(31021): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(31025):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(31025): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(31030):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(31030): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(31038):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(31038): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S1_S2_V of X_RAMB16_S1_S2
-- Compiling entity X_RAMB16_S1_S36
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32898):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32898): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32900):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32900): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32901):     tpd_GSR_DOB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32901): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32902):     tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32902): (vcom-1288) VITAL timing generic "tpd_GSR_DOPB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32908):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32908): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32920):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32920): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32940):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32940): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32954):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32954): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32960):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32960): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32965):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32965): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32969):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32969): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32970):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32970): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32976):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32976): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32984):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(32984): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S1_S36_V of X_RAMB16_S1_S36
-- Compiling entity X_RAMB16_S1_S4
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36001):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36001): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36003):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36003): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36004):     tpd_GSR_DOB  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36004): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36009):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36009): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36021):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36021): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36039):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36039): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36051):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36051): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36057):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36057): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36062):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36062): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36066):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36066): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36071):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36071): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36079):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(36079): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S1_S4_V of X_RAMB16_S1_S4
-- Compiling entity X_RAMB16_S1_S9
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(37987):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(37987): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(37989):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(37989): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(37990):     tpd_GSR_DOB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(37990): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(37991):     tpd_GSR_DOPB : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(37991): (vcom-1288) VITAL timing generic "tpd_GSR_DOPB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(37997):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(37997): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(38009):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(38009): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(38029):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(38029): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(38043):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(38043): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(38049):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(38049): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(38054):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(38054): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(38058):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(38058): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(38059):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(38059): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(38065):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(38065): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(38073):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(38073): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S1_S9_V of X_RAMB16_S1_S9
-- Compiling entity X_RAMB16_S2
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(40182):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(40182): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(40187):     tpd_GSR_DO : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(40187): (vcom-1288) VITAL timing generic "tpd_GSR_DO" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(40189):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(40189): (vcom-1288) VITAL timing generic "trecovery_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(40207):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(40207): (vcom-1288) VITAL timing generic "thold_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(40217):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(40217): (vcom-1288) VITAL timing generic "tisd_GSR_CLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(40223):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(40223): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S2_V of X_RAMB16_S2
-- Compiling entity X_RAMB16_S2_S18
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41016):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41016): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41018):     tpd_GSR_DOA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41018): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41019):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41019): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41020):     tpd_GSR_DOPB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41020): (vcom-1288) VITAL timing generic "tpd_GSR_DOPB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41026):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41026): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41038):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41038): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41058):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41058): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41072):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41072): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41078):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41078): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41083):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41083): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41087):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41087): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41088):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41088): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41094):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41094): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41102):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(41102): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S2_S18_V of X_RAMB16_S2_S18
-- Compiling entity X_RAMB16_S2_S2
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43524):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43524): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43526):     tpd_GSR_DOA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43526): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43527):     tpd_GSR_DOB  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43527): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43532):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43532): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43544):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43544): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43562):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43562): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43574):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43574): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43580):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43580): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43585):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43585): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43589):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43589): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43594):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43594): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43602):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(43602): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S2_S2_V of X_RAMB16_S2_S2
-- Compiling entity X_RAMB16_S2_S36
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45475):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45475): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45477):     tpd_GSR_DOA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45477): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45478):     tpd_GSR_DOB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45478): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45479):     tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45479): (vcom-1288) VITAL timing generic "tpd_GSR_DOPB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45485):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45485): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45497):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45497): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45517):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45517): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45531):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45531): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45537):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45537): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45542):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45542): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45546):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45546): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45547):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45547): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45553):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45553): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45561):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(45561): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S2_S36_V of X_RAMB16_S2_S36
-- Compiling entity X_RAMB16_S2_S4
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48591):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48591): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48593):     tpd_GSR_DOA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48593): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48594):     tpd_GSR_DOB  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48594): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48599):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48599): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48611):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48611): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48629):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48629): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48641):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48641): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48647):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48647): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48652):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48652): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48656):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48656): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48661):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48661): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48669):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(48669): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S2_S4_V of X_RAMB16_S2_S4
-- Compiling entity X_RAMB16_S2_S9
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50590):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50590): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50592):     tpd_GSR_DOA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50592): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50593):     tpd_GSR_DOB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50593): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50594):     tpd_GSR_DOPB : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50594): (vcom-1288) VITAL timing generic "tpd_GSR_DOPB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50600):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50600): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50612):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50612): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50632):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50632): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50646):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50646): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50652):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50652): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50657):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50657): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50661):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50661): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50662):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50662): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50668):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50668): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50676):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(50676): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S2_S9_V of X_RAMB16_S2_S9
-- Compiling entity X_RAMB16_S36
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(52801):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(52801): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(52807):     tpd_GSR_DO  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(52807): (vcom-1288) VITAL timing generic "tpd_GSR_DO" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(52808):     tpd_GSR_DOP : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(52808): (vcom-1288) VITAL timing generic "tpd_GSR_DOP" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(52810):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(52810): (vcom-1288) VITAL timing generic "trecovery_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(52832):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(52832): (vcom-1288) VITAL timing generic "thold_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(52843):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(52843): (vcom-1288) VITAL timing generic "tisd_GSR_CLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(52849):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(52849): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S36_V of X_RAMB16_S36
-- Compiling entity X_RAMB16_S36_S36
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54793):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54793): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54795):     tpd_GSR_DOA  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54795): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54796):     tpd_GSR_DOB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54796): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54797):     tpd_GSR_DOPA : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54797): (vcom-1288) VITAL timing generic "tpd_GSR_DOPA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54798):     tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54798): (vcom-1288) VITAL timing generic "tpd_GSR_DOPB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54805):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54805): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54819):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54819): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54841):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54841): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54855):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54855): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54861):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54861): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54862):     tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54862): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54868):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54868): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54872):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54872): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54873):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54873): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54879):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54879): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54887):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(54887): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S36_S36_V of X_RAMB16_S36_S36
-- Compiling entity X_RAMB16_S4
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59063):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59063): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59068):     tpd_GSR_DO : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59068): (vcom-1288) VITAL timing generic "tpd_GSR_DO" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59070):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59070): (vcom-1288) VITAL timing generic "trecovery_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59088):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59088): (vcom-1288) VITAL timing generic "thold_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59098):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59098): (vcom-1288) VITAL timing generic "tisd_GSR_CLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59104):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59104): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S4_V of X_RAMB16_S4
-- Compiling entity X_RAMB16_S4_S18
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59941):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59941): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59943):     tpd_GSR_DOA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59943): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59944):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59944): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59945):     tpd_GSR_DOPB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59945): (vcom-1288) VITAL timing generic "tpd_GSR_DOPB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59951):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59951): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59963):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59963): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59983):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59983): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59997):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(59997): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(60003):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(60003): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(60008):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(60008): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(60012):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(60012): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(60013):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(60013): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(60019):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(60019): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(60027):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(60027): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S4_S18_V of X_RAMB16_S4_S18
-- Compiling entity X_RAMB16_S4_S36
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62498):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62498): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62500):     tpd_GSR_DOA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62500): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62501):     tpd_GSR_DOB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62501): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62502):     tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62502): (vcom-1288) VITAL timing generic "tpd_GSR_DOPB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62508):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62508): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62520):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62520): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62540):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62540): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62554):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62554): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62560):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62560): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62565):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62565): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62569):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62569): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62570):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62570): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62576):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62576): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62584):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(62584): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S4_S36_V of X_RAMB16_S4_S36
-- Compiling entity X_RAMB16_S4_S4
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65662):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65662): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65664):     tpd_GSR_DOA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65664): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65665):     tpd_GSR_DOB  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65665): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65670):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65670): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65682):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65682): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65700):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65700): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65712):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65712): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65718):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65718): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65723):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65723): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65727):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65727): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65732):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65732): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65740):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(65740): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S4_S4_V of X_RAMB16_S4_S4
-- Compiling entity X_RAMB16_S4_S9
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67709):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67709): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67711):     tpd_GSR_DOA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67711): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67712):     tpd_GSR_DOB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67712): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67713):     tpd_GSR_DOPB : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67713): (vcom-1288) VITAL timing generic "tpd_GSR_DOPB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67719):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67719): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67731):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67731): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67751):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67751): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67765):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67765): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67771):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67771): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67776):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67776): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67780):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67780): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67781):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67781): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67787):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67787): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67795):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(67795): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S4_S9_V of X_RAMB16_S4_S9
-- Compiling entity X_RAMB16_S9
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(69966):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(69966): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(69972):     tpd_GSR_DO  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(69972): (vcom-1288) VITAL timing generic "tpd_GSR_DO" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(69973):     tpd_GSR_DOP : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(69973): (vcom-1288) VITAL timing generic "tpd_GSR_DOP" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(69975):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(69975): (vcom-1288) VITAL timing generic "trecovery_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(69997):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(69997): (vcom-1288) VITAL timing generic "thold_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(70008):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(70008): (vcom-1288) VITAL timing generic "tisd_GSR_CLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(70014):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(70014): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S9_V of X_RAMB16_S9
-- Compiling entity X_RAMB16_S9_S18
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71052):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71052): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71054):     tpd_GSR_DOA  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71054): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71055):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71055): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71056):     tpd_GSR_DOPA : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71056): (vcom-1288) VITAL timing generic "tpd_GSR_DOPA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71057):     tpd_GSR_DOPB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71057): (vcom-1288) VITAL timing generic "tpd_GSR_DOPB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71064):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71064): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71078):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71078): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71100):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71100): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71114):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71114): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71120):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71120): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71121):     tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71121): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71127):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71127): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71131):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71131): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71132):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71132): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71138):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71138): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71146):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(71146): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S9_S18_V of X_RAMB16_S9_S18
-- Compiling entity X_RAMB16_S9_S36
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73821):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73821): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73823):     tpd_GSR_DOA  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73823): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73824):     tpd_GSR_DOB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73824): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73825):     tpd_GSR_DOPA : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73825): (vcom-1288) VITAL timing generic "tpd_GSR_DOPA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73826):     tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73826): (vcom-1288) VITAL timing generic "tpd_GSR_DOPB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73833):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73833): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73847):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73847): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73869):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73869): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73883):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73883): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73889):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73889): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73890):     tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73890): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73896):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73896): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73900):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73900): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73901):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73901): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73907):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73907): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73915):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(73915): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S9_S36_V of X_RAMB16_S9_S36
-- Compiling entity X_RAMB16_S9_S9
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77198):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77198): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77200):     tpd_GSR_DOA  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77200): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77201):     tpd_GSR_DOB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77201): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77202):     tpd_GSR_DOPA : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77202): (vcom-1288) VITAL timing generic "tpd_GSR_DOPA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77203):     tpd_GSR_DOPB : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77203): (vcom-1288) VITAL timing generic "tpd_GSR_DOPB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77210):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77210): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77224):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77224): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77246):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77246): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77260):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77260): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77266):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77266): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77267):     tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77267): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77273):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77273): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77277):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77277): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77278):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(0 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77278): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77284):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77284): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77292):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(77292): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_S9_S9_V of X_RAMB16_S9_S9
-- Compiling entity X_RAMB4_S1
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(79666):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(79666): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(79671):     tpd_GSR_DO : VitalDelayArrayType01 (0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(79671): (vcom-1288) VITAL timing generic "tpd_GSR_DO" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(79673):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(79673): (vcom-1288) VITAL timing generic "trecovery_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(79691):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(79691): (vcom-1288) VITAL timing generic "thold_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(79701):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(79701): (vcom-1288) VITAL timing generic "tisd_GSR_CLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(79707):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(79707): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB4_S1_V of X_RAMB4_S1
-- Compiling entity X_RAMB4_S16
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(80335):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(80335): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(80340):     tpd_GSR_DO : VitalDelayArrayType01 (15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(80340): (vcom-1288) VITAL timing generic "tpd_GSR_DO" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(80342):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(80342): (vcom-1288) VITAL timing generic "trecovery_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(80360):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(80360): (vcom-1288) VITAL timing generic "thold_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(80370):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(80370): (vcom-1288) VITAL timing generic "tisd_GSR_CLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(80376):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(80376): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB4_S16_V of X_RAMB4_S16
-- Compiling entity X_RAMB4_S16_S16
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81446):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81446): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81450):     tpd_GSR_DOA  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81450): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81451):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81451): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81453):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81453): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81465):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81465): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81483):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81483): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81495):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81495): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81501):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81501): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81506):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81506): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81510):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81510): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81515):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81515): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81523):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(81523): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB4_S16_S16_V of X_RAMB4_S16_S16
-- Compiling entity X_RAMB4_S1_S1
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83707):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83707): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83711):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83711): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83712):     tpd_GSR_DOB  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83712): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83714):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83714): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83726):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83726): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83744):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83744): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83756):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83756): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83762):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83762): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83767):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83767): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83771):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83771): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83776):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83776): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83784):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(83784): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB4_S1_S1_V of X_RAMB4_S1_S1
-- Compiling entity X_RAMB4_S1_S16
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85094):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85094): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85098):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85098): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85099):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85099): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85101):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85101): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85113):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85113): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85131):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85131): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85143):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85143): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85149):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85149): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85154):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85154): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85158):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85158): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85163):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85163): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85171):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(85171): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB4_S1_S16_V of X_RAMB4_S1_S16
-- Compiling entity X_RAMB4_S1_S2
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86918):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86918): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86922):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86922): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86923):     tpd_GSR_DOB  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86923): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86925):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86925): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86937):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86937): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86955):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86955): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86967):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86967): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86973):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86973): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86978):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86978): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86982):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86982): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86987):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86987): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86995):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(86995): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB4_S1_S2_V of X_RAMB4_S1_S2
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPACKAGE
-- Loading package VCOMPONENTS
-- Compiling entity X_RAMB4_S1_S4
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88318):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88318): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88322):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88322): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88323):     tpd_GSR_DOB  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88323): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88325):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88325): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88337):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88337): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88355):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88355): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88367):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88367): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88373):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88373): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88378):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88378): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88382):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88382): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88387):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88387): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88395):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(88395): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB4_S1_S4_V of X_RAMB4_S1_S4
-- Compiling entity X_RAMB4_S1_S8
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89766):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89766): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89770):     tpd_GSR_DOA  : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89770): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89771):     tpd_GSR_DOB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89771): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89773):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89773): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89785):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89785): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89803):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89803): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89815):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89815): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89821):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(0 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89821): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89826):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89826): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89830):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89830): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89835):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89835): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89843):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(89843): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB4_S1_S8_V of X_RAMB4_S1_S8
-- Compiling entity X_RAMB4_S2
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(91329):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(91329): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(91334):     tpd_GSR_DO : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(91334): (vcom-1288) VITAL timing generic "tpd_GSR_DO" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(91336):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(91336): (vcom-1288) VITAL timing generic "trecovery_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(91354):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(91354): (vcom-1288) VITAL timing generic "thold_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(91364):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(91364): (vcom-1288) VITAL timing generic "tisd_GSR_CLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(91370):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(91370): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB4_S2_V of X_RAMB4_S2
-- Compiling entity X_RAMB4_S2_S16
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92013):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92013): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92017):     tpd_GSR_DOA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92017): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92018):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92018): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92020):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92020): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92032):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92032): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92050):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92050): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92062):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92062): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92068):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92068): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92073):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92073): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92077):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92077): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92082):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92082): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92090):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(92090): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB4_S2_S16_V of X_RAMB4_S2_S16
-- Compiling entity X_RAMB4_S2_S2
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93850):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93850): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93854):     tpd_GSR_DOA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93854): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93855):     tpd_GSR_DOB  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93855): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93857):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93857): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93869):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93869): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93887):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93887): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93899):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93899): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93905):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93905): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93910):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93910): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93914):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93914): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93919):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93919): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93927):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(93927): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB4_S2_S2_V of X_RAMB4_S2_S2
-- Compiling entity X_RAMB4_S2_S4
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95263):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95263): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95267):     tpd_GSR_DOA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95267): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95268):     tpd_GSR_DOB  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95268): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95270):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95270): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95282):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95282): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95300):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95300): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95312):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95312): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95318):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95318): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95323):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95323): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95327):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95327): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95332):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95332): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95340):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(95340): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB4_S2_S4_V of X_RAMB4_S2_S4
-- Compiling entity X_RAMB4_S2_S8
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96724):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96724): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96728):     tpd_GSR_DOA  : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96728): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96729):     tpd_GSR_DOB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96729): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96731):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96731): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96743):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96743): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96761):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96761): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96773):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96773): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96779):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(1 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96779): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96784):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96784): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96788):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96788): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96793):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96793): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96801):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(96801): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB4_S2_S8_V of X_RAMB4_S2_S8
-- Compiling entity X_RAMB4_S4
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(98297):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(98297): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(98302):     tpd_GSR_DO : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(98302): (vcom-1288) VITAL timing generic "tpd_GSR_DO" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(98304):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(98304): (vcom-1288) VITAL timing generic "trecovery_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(98322):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(98322): (vcom-1288) VITAL timing generic "thold_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(98332):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(98332): (vcom-1288) VITAL timing generic "tisd_GSR_CLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(98338):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(98338): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB4_S4_V of X_RAMB4_S4
-- Compiling entity X_RAMB4_S4_S16
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99030):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99030): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99034):     tpd_GSR_DOA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99034): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99035):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99035): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99037):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99037): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99049):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99049): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99067):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99067): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99079):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99079): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99085):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99085): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99090):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99090): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99094):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99094): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99099):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99099): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99107):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(99107): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB4_S4_S16_V of X_RAMB4_S4_S16
-- Compiling entity X_RAMB4_S4_S4
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100915):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100915): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100919):     tpd_GSR_DOA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100919): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100920):     tpd_GSR_DOB  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100920): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100922):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100922): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100934):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100934): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100952):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100952): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100964):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100964): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100970):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100970): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100975):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100975): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100979):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100979): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100984):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100984): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100992):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(100992): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB4_S4_S4_V of X_RAMB4_S4_S4
-- Compiling entity X_RAMB4_S4_S8
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102424):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102424): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102428):     tpd_GSR_DOA  : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102428): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102429):     tpd_GSR_DOB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102429): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102431):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102431): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102443):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102443): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102461):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102461): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102473):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102473): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102479):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(3 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102479): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102484):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102484): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102488):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102488): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102493):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102493): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102501):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(102501): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB4_S4_S8_V of X_RAMB4_S4_S8
-- Compiling entity X_RAMB4_S8
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104046):     tipd_GSR : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104046): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104051):     tpd_GSR_DO : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104051): (vcom-1288) VITAL timing generic "tpd_GSR_DO" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104053):     trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104053): (vcom-1288) VITAL timing generic "trecovery_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104071):     thold_GSR_CLK_negedge_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104071): (vcom-1288) VITAL timing generic "thold_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104081):     tisd_GSR_CLK : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104081): (vcom-1288) VITAL timing generic "tisd_GSR_CLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104087):     tpw_GSR_posedge : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104087): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB4_S8_V of X_RAMB4_S8
-- Compiling entity X_RAMB4_S8_S16
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104894):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104894): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104898):     tpd_GSR_DOA  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104898): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104899):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104899): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104901):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104901): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104913):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104913): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104931):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104931): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104943):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104943): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104949):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104949): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104954):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104954): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104958):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104958): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104963):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104963): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104971):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(104971): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB4_S8_S16_V of X_RAMB4_S8_S16
-- Compiling entity X_RAMB4_S8_S8
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106897):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106897): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106901):     tpd_GSR_DOA  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106901): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106902):     tpd_GSR_DOB  : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106902): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106904):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106904): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106916):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106916): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106934):     thold_GSR_CLKA_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106934): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106946):     thold_GSR_CLKB_negedge_posedge   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106946): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106952):     tbpd_GSR_DOA_CLKA : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106952): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106957):     tisd_GSR_CLKA     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106957): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106961):     tbpd_GSR_DOB_CLKB : VitalDelayArrayType01(7 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106961): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106966):     tisd_GSR_CLKB     : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106966): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106974):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(106974): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB4_S8_S8_V of X_RAMB4_S8_S8
-- Compiling entity X_RAMD16
-- Compiling architecture X_RAMD16_V of X_RAMD16
-- Compiling entity X_RAMD32
-- Compiling architecture X_RAMD32_V of X_RAMD32
-- Compiling entity X_RAMD64
-- Compiling architecture X_RAMD64_V of X_RAMD64
-- Compiling entity X_RAMS128
-- Compiling architecture X_RAMS128_V of X_RAMS128
-- Compiling entity X_RAMS16
-- Compiling architecture X_RAMS16_V of X_RAMS16
-- Compiling entity X_RAMS32
-- Compiling architecture X_RAMS32_V of X_RAMS32
-- Compiling entity X_RAMS64
-- Compiling architecture X_RAMS64_V of X_RAMS64
-- Compiling entity X_ROC
-- Compiling architecture X_ROC_V of X_ROC
-- Compiling entity X_ROCBUF
-- Compiling architecture X_ROCBUF_V of X_ROCBUF
-- Compiling entity X_SFF
-- Compiling architecture X_SFF_V of X_SFF
-- Compiling entity X_SRL16E
-- Compiling architecture X_SRL16E_V of X_SRL16E
-- Compiling entity X_SRLC16E
-- Compiling architecture X_SRLC16E_V of X_SRLC16E
-- Compiling entity X_SUH
-- Compiling architecture X_SUH_V of X_SUH
-- Compiling entity X_TOC
-- Compiling architecture X_TOC_V of X_TOC
-- Compiling entity X_TOCBUF
-- Compiling architecture X_TOCBUF_V of X_TOCBUF
-- Compiling entity X_TRI
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(112829):     tpd_GTS_O : VitalDelayType01z := (0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(112829): (vcom-1288) VITAL timing generic "tpd_GTS_O" port specification "GTS" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_TRI_V of X_TRI
-- Compiling entity X_UPAD
-- Compiling architecture X_UPAD_V of X_UPAD
-- Compiling entity X_XOR16
-- Compiling architecture X_XOR16_V of X_XOR16
-- Compiling entity X_XOR2
-- Compiling architecture X_XOR2_V of X_XOR2
-- Compiling entity X_XOR3
-- Compiling architecture X_XOR3_V of X_XOR3
-- Compiling entity X_XOR32
-- Compiling architecture X_XOR32_V of X_XOR32
-- Compiling entity X_XOR4
-- Compiling architecture X_XOR4_V of X_XOR4
-- Compiling entity X_XOR5
-- Compiling architecture X_XOR5_V of X_XOR5
-- Compiling entity X_XOR6
-- Compiling architecture X_XOR6_V of X_XOR6
-- Compiling entity X_XOR7
-- Compiling architecture X_XOR7_V of X_XOR7
-- Compiling entity X_XOR8
-- Compiling architecture X_XOR8_V of X_XOR8
-- Compiling entity X_ZERO
-- Compiling architecture X_ZERO_V of X_ZERO
-- Compiling entity X_BSCAN_VIRTEX4
-- Compiling architecture X_BSCAN_VIRTEX4_V of X_BSCAN_VIRTEX4
-- Compiling entity X_BUFGCTRL
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(114312):       tbpd_GSR_O_I0       : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(114312): (vcom-1288) VITAL timing generic "tbpd_GSR_O_I0" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(114317):       tipd_GSR       : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(114317): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(114329):       tpd_GSR_O      : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(114329): (vcom-1288) VITAL timing generic "tpd_GSR_O" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(114337):       tisd_GSR_I0    : VitalDelayType   := 0.0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(114337): (vcom-1288) VITAL timing generic "tisd_GSR_I0" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(114338):       tisd_GSR_I1    : VitalDelayType   := 0.0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(114338): (vcom-1288) VITAL timing generic "tisd_GSR_I1" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(114451):       tpw_GSR_posedge              : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(114451): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(114458):       trecovery_GSR_I0_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(114458): (vcom-1288) VITAL timing generic "trecovery_GSR_I0_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(114459):       trecovery_GSR_I1_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(114459): (vcom-1288) VITAL timing generic "trecovery_GSR_I1_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(114462):       tremoval_GSR_I0_negedge_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(114462): (vcom-1288) VITAL timing generic "tremoval_GSR_I0_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(114463):       tremoval_GSR_I1_negedge_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(114463): (vcom-1288) VITAL timing generic "tremoval_GSR_I1_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_BUFGCTRL_V of X_BUFGCTRL
-- Compiling entity X_BUFR
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(115102):       tipd_GSR  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(115102): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(115115):       tpd_GSR_O : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(115115): (vcom-1288) VITAL timing generic "tpd_GSR_O" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(115119):       tisd_GSR_I : VitalDelayType   := 0.0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(115119): (vcom-1288) VITAL timing generic "tisd_GSR_I" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(115137):       tpw_GSR_posedge            : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(115137): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(115144):       trecovery_GSR_I_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(115144): (vcom-1288) VITAL timing generic "trecovery_GSR_I_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(115148):       tremoval_GSR_I_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(115148): (vcom-1288) VITAL timing generic "tremoval_GSR_I_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_BUFR_V of X_BUFR
-- Compiling entity x_dcm_adv_clock_divide_by_2
-- Compiling architecture x_dcm_adv_clock_divide_by_2_V of x_dcm_adv_clock_divide_by_2
-- Compiling entity x_dcm_adv_maximum_period_check
-- Compiling architecture x_dcm_adv_maximum_period_check_V of x_dcm_adv_maximum_period_check
-- Compiling entity x_dcm_adv_clock_lost
-- Compiling architecture x_dcm_adv_clock_lost_V of x_dcm_adv_clock_lost
-- Compiling entity X_DCM_ADV
-- Compiling architecture X_DCM_ADV_V of X_DCM_ADV
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity X_DSP48
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(118427):         tipd_GSR        : VitalDelayType01 := ( 0 ps,  0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(118427): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(118592):         tisd_GSR_CLK            : VitalDelayType  := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(118592): (vcom-1288) VITAL timing generic "tisd_GSR_CLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(118612):         trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(118612): (vcom-1288) VITAL timing generic "trecovery_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_DSP48_V of X_DSP48
-- Compiling entity X_FIFO16
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141262):     tipd_GSR   : VitalDelayType01                   := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141262): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141278):     tpd_GSR_DO            : VitalDelayArrayType01 (31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141278): (vcom-1288) VITAL timing generic "tpd_GSR_DO" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141279):     tpd_GSR_DOP           : VitalDelayArrayType01 (3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141279): (vcom-1288) VITAL timing generic "tpd_GSR_DOP" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141280):     tpd_GSR_EMPTY         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141280): (vcom-1288) VITAL timing generic "tpd_GSR_EMPTY" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141281):     tpd_GSR_ALMOSTEMPTY   : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141281): (vcom-1288) VITAL timing generic "tpd_GSR_ALMOSTEMPTY" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141282):     tpd_GSR_FULL          : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141282): (vcom-1288) VITAL timing generic "tpd_GSR_FULL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141283):     tpd_GSR_ALMOSTFULL    : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141283): (vcom-1288) VITAL timing generic "tpd_GSR_ALMOSTFULL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141284):     tpd_GSR_RDCOUNT       : VitalDelayArrayType01 (11 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141284): (vcom-1288) VITAL timing generic "tpd_GSR_RDCOUNT" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141285):     tpd_GSR_RDERR         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141285): (vcom-1288) VITAL timing generic "tpd_GSR_RDERR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141286):     tpd_GSR_WRCOUNT       : VitalDelayArrayType01 (11 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141286): (vcom-1288) VITAL timing generic "tpd_GSR_WRCOUNT" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141287):     tpd_GSR_WRERR         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141287): (vcom-1288) VITAL timing generic "tpd_GSR_WRERR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141300):     trecovery_GSR_WRCLK_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141300): (vcom-1288) VITAL timing generic "trecovery_GSR_WRCLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141301):     trecovery_GSR_RDCLK_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141301): (vcom-1288) VITAL timing generic "trecovery_GSR_RDCLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141308):     tremoval_GSR_WRCLK_negedge_posedge : VitalDelayType  := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141308): (vcom-1288) VITAL timing generic "tremoval_GSR_WRCLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141309):     tremoval_GSR_RDCLK_negedge_posedge : VitalDelayType  := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141309): (vcom-1288) VITAL timing generic "tremoval_GSR_RDCLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141340):     tisd_GSR_WRCLK   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(141340): (vcom-1288) VITAL timing generic "tisd_GSR_WRCLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_FIFO16_V of X_FIFO16
-- Compiling entity X_GT11CLK
-- Compiling architecture X_GT11CLK_V of X_GT11CLK
-- Compiling entity X_IDDR
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(144307):       tipd_GSR  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(144307): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(144324):       tpd_GSR_Q1 : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(144324): (vcom-1288) VITAL timing generic "tpd_GSR_Q1" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(144325):       tpd_GSR_Q2 : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(144325): (vcom-1288) VITAL timing generic "tpd_GSR_Q2" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(144332):       tisd_GSR_C : VitalDelayType   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(144332): (vcom-1288) VITAL timing generic "tisd_GSR_C" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(144376):       tpw_GSR_posedge            : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(144376): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(144384):       trecovery_GSR_C_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(144384): (vcom-1288) VITAL timing generic "trecovery_GSR_C_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(144395):       tremoval_GSR_C_negedge_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(144395): (vcom-1288) VITAL timing generic "tremoval_GSR_C_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_IDDR_V of X_IDDR
-- Compiling entity X_IDELAY
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(145018):       tipd_GSR    : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(145018): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(145029):       tpd_GSR_O : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(145029): (vcom-1288) VITAL timing generic "tpd_GSR_O" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(145033):       tisd_GSR_C  : VitalDelayType  := 0.0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(145033): (vcom-1288) VITAL timing generic "tisd_GSR_C" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(145056):       tpw_GSR_posedge             : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(145056): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(145062):       trecovery_GSR_C_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(145062): (vcom-1288) VITAL timing generic "trecovery_GSR_C_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(145065):       tremoval_GSR_C_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(145065): (vcom-1288) VITAL timing generic "tremoval_GSR_C_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_IDELAY_V of X_IDELAY
-- Compiling entity X_IDELAYCTRL
-- Compiling architecture X_IDELAYCTRL_V of X_IDELAYCTRL
-- Compiling entity bscntrl
-- Compiling architecture bscntrl_V of bscntrl
-- Compiling entity ice_module
-- Compiling architecture ice_V of ice_module
-- Compiling entity X_ISERDES
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146244):       tipd_GSR		: VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146244): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146269):       tpd_GSR_Q1	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146269): (vcom-1288) VITAL timing generic "tpd_GSR_Q1" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146270):       tpd_GSR_Q2	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146270): (vcom-1288) VITAL timing generic "tpd_GSR_Q2" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146271):       tpd_GSR_Q3	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146271): (vcom-1288) VITAL timing generic "tpd_GSR_Q3" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146272):       tpd_GSR_Q4	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146272): (vcom-1288) VITAL timing generic "tpd_GSR_Q4" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146273):       tpd_GSR_Q5	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146273): (vcom-1288) VITAL timing generic "tpd_GSR_Q5" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146274):       tpd_GSR_Q6	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146274): (vcom-1288) VITAL timing generic "tpd_GSR_Q6" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146290):       tisd_GSR			: VitalDelayType := 0.0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146290): (vcom-1287) VITAL timing generic "tisd_GSR" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146293):       tisd_SHIFTIN1		: VitalDelayType := 0.0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146293): (vcom-1287) VITAL timing generic "tisd_SHIFTIN1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146294):       tisd_SHIFTIN2		: VitalDelayType := 0.0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146294): (vcom-1287) VITAL timing generic "tisd_SHIFTIN2" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146377):       tpw_GSR_posedge	: VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146377): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146385):       trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146385): (vcom-1288) VITAL timing generic "trecovery_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146390):       tremoval_GSR_CLK_negedge_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(146390): (vcom-1288) VITAL timing generic "tremoval_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_ISERDES_V of X_ISERDES
-- Compiling entity X_ODDR
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148264):       tipd_GSR  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148264): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148278):       tpd_GSR_Q : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148278): (vcom-1288) VITAL timing generic "tpd_GSR_Q" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148286):       tisd_GSR_C : VitalDelayType   := 0.0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148286): (vcom-1288) VITAL timing generic "tisd_GSR_C" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148340):       tpw_GSR_negedge            : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148340): (vcom-1288) VITAL timing generic "tpw_GSR_negedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148341):       tpw_GSR_posedge            : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148341): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148353):       trecovery_GSR_C_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148353): (vcom-1288) VITAL timing generic "trecovery_GSR_C_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148360):       tremoval_GSR_C_negedge_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148360): (vcom-1288) VITAL timing generic "tremoval_GSR_C_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_ODDR_V of X_ODDR
-- Compiling entity X_PLG
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148953):       tisd_C23		: VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148953): (vcom-1287) VITAL timing generic "tisd_C23" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148954):       tisd_C45		: VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148954): (vcom-1287) VITAL timing generic "tisd_C45" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148955):       tisd_C67		: VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148955): (vcom-1287) VITAL timing generic "tisd_C67" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148956):       tisd_GSR		: VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148956): (vcom-1287) VITAL timing generic "tisd_GSR" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148957):       tisd_RST		: VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148957): (vcom-1287) VITAL timing generic "tisd_RST" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148958):       tisd_SEL		: VitalDelayArrayType(1 downto 0) :=  (others => 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148958): (vcom-1287) VITAL timing generic "tisd_SEL" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148967):       tpw_R_posedge	: VitalDelayType := 0.0 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148967): (vcom-1288) VITAL timing generic "tpw_R_posedge" port specification "R" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148968):       tpw_S_posedge	: VitalDelayType := 0.0 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148968): (vcom-1288) VITAL timing generic "tpw_S_posedge" port specification "S" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148975):       trecovery_R_CLK_negedge_posedge   : VitalDelayType := 0.0 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148975): (vcom-1288) VITAL timing generic "trecovery_R_CLK_negedge_posedge" port specification "R" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148976):       trecovery_S_CLK_negedge_posedge   : VitalDelayType := 0.0 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148976): (vcom-1288) VITAL timing generic "trecovery_S_CLK_negedge_posedge" port specification "S" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148980):       tremoval_R_CLK_negedge_posedge    : VitalDelayType := 0.0 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148980): (vcom-1288) VITAL timing generic "tremoval_R_CLK_negedge_posedge" port specification "R" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148981):       tremoval_S_CLK_negedge_posedge    : VitalDelayType := 0.0 ns
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(148981): (vcom-1288) VITAL timing generic "tremoval_S_CLK_negedge_posedge" port specification "S" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_PLG_V of X_PLG
-- Compiling entity X_IOOUT
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149337):       tisd_D1			: VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149337): (vcom-1287) VITAL timing generic "tisd_D1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149338):       tisd_D2			: VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149338): (vcom-1287) VITAL timing generic "tisd_D2" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149339):       tisd_D3			: VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149339): (vcom-1287) VITAL timing generic "tisd_D3" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149340):       tisd_D4			: VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149340): (vcom-1287) VITAL timing generic "tisd_D4" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149341):       tisd_D5			: VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149341): (vcom-1287) VITAL timing generic "tisd_D5" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149342):       tisd_D6			: VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149342): (vcom-1287) VITAL timing generic "tisd_D6" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149343):       tisd_GSR			: VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149343): (vcom-1287) VITAL timing generic "tisd_GSR" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149344):       tisd_OCE			: VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149344): (vcom-1287) VITAL timing generic "tisd_OCE" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149345):       tisd_REV			: VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149345): (vcom-1287) VITAL timing generic "tisd_REV" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149346):       tisd_SR			: VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149346): (vcom-1287) VITAL timing generic "tisd_SR" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149347):       tisd_SHIFTIN1		: VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149347): (vcom-1287) VITAL timing generic "tisd_SHIFTIN1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149348):       tisd_SHIFTIN2		: VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(149348): (vcom-1287) VITAL timing generic "tisd_SHIFTIN2" has invalid port specification.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_IOOUT_V of X_IOOUT
-- Compiling entity X_IOT
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150364):       tisd_GSR                  : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150364): (vcom-1287) VITAL timing generic "tisd_GSR" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150365):       tisd_LOAD                 : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150365): (vcom-1287) VITAL timing generic "tisd_LOAD" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150366):       tisd_REV                  : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150366): (vcom-1287) VITAL timing generic "tisd_REV" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150367):       tisd_SR                    : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150367): (vcom-1287) VITAL timing generic "tisd_SR" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150368):       tisd_T1                   : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150368): (vcom-1287) VITAL timing generic "tisd_T1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150369):       tisd_T2                   : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150369): (vcom-1287) VITAL timing generic "tisd_T2" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150370):       tisd_T3                   : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150370): (vcom-1287) VITAL timing generic "tisd_T3" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150371):       tisd_T4                   : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150371): (vcom-1287) VITAL timing generic "tisd_T4" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150372):       tisd_TCE                  : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150372): (vcom-1287) VITAL timing generic "tisd_TCE" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150377):       tpw_CLK_posedge	: VitalDelayType := 0.0 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150377): (vcom-1288) VITAL timing generic "tpw_CLK_posedge" port specification "CLK" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150383):       tperiod_CLK_posedge	: VitalDelayType := 0.0 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150383): (vcom-1288) VITAL timing generic "tperiod_CLK_posedge" port specification "CLK" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150386):       trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0.0 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150386): (vcom-1288) VITAL timing generic "trecovery_GSR_CLK_negedge_posedge" port specification "CLK" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150387):       trecovery_REV_CLK_negedge_posedge   : VitalDelayType := 0.0 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150387): (vcom-1288) VITAL timing generic "trecovery_REV_CLK_negedge_posedge" port specification "CLK" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150388):       trecovery_SR_CLK_negedge_posedge   : VitalDelayType := 0.0 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150388): (vcom-1288) VITAL timing generic "trecovery_SR_CLK_negedge_posedge" port specification "CLK" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150391):       tremoval_GSR_CLK_negedge_posedge  : VitalDelayType := 0.0 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150391): (vcom-1288) VITAL timing generic "tremoval_GSR_CLK_negedge_posedge" port specification "CLK" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150392):       tremoval_REV_CLK_negedge_posedge    : VitalDelayType := 0.0 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150392): (vcom-1288) VITAL timing generic "tremoval_REV_CLK_negedge_posedge" port specification "CLK" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150393):       tremoval_SR_CLK_negedge_posedge    : VitalDelayType := 0.0 ns
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(150393): (vcom-1288) VITAL timing generic "tremoval_SR_CLK_negedge_posedge" port specification "CLK" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_IOT_V of X_IOT
-- Compiling entity X_OSERDES
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151092):       tipd_GSR			: VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151092): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151126):       tpd_GSR_OQ		: VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151126): (vcom-1288) VITAL timing generic "tpd_GSR_OQ" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151127):       tpd_GSR_TQ		: VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151127): (vcom-1288) VITAL timing generic "tpd_GSR_TQ" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151139):       tisd_GSR			: VitalDelayType := 0.0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151139): (vcom-1287) VITAL timing generic "tisd_GSR" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151143):       tisd_SHIFTIN1		: VitalDelayType := 0.0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151143): (vcom-1287) VITAL timing generic "tisd_SHIFTIN1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151144):       tisd_SHIFTIN2		: VitalDelayType := 0.0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151144): (vcom-1287) VITAL timing generic "tisd_SHIFTIN2" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151262):       tpw_GSR_posedge		: VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151262): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151271):       trecovery_GSR_CLK_negedge_posedge		: VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151271): (vcom-1288) VITAL timing generic "trecovery_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151272):       trecovery_GSR_CLKDIV_negedge_posedge	: VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151272): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKDIV_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151280):       tremoval_GSR_CLK_negedge_posedge		: VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151280): (vcom-1288) VITAL timing generic "tremoval_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151281):       tremoval_GSR_CLKDIV_negedge_posedge	: VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(151281): (vcom-1288) VITAL timing generic "tremoval_GSR_CLKDIV_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_OSERDES_V of X_OSERDES
-- Compiling entity X_PMCD
-- Compiling architecture X_PMCD_V of X_PMCD
-- Compiling entity X_RAMB16
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153255):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153255): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153259):     tpd_GSR_DOA  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153259): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153260):     tpd_GSR_DOPA : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153260): (vcom-1288) VITAL timing generic "tpd_GSR_DOPA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153261):     tpd_GSR_CASCADEOUTA : VitalDelayType01            := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153261): (vcom-1288) VITAL timing generic "tpd_GSR_CASCADEOUTA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153263):     tpd_GSR_DOB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153263): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153264):     tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153264): (vcom-1288) VITAL timing generic "tpd_GSR_DOPB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153265):     tpd_GSR_CASCADEOUTB : VitalDelayType01            := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153265): (vcom-1288) VITAL timing generic "tpd_GSR_CASCADEOUTB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153279):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153279): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153280):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153280): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153340):     thold_GSR_CLKA_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153340): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153358):     thold_GSR_CLKB_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153358): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153368):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153368): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153369):     tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153369): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153370):     tbpd_GSR_CASCADEOUTA_CLKA : VitalDelayType01            := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153370): (vcom-1288) VITAL timing generic "tbpd_GSR_CASCADEOUTA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153378):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153378): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153383):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153383): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153384):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153384): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153385):     tbpd_GSR_CASCADEOUTB_CLKB : VitalDelayType01            := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153385): (vcom-1288) VITAL timing generic "tbpd_GSR_CASCADEOUTB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153393):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153393): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153405):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(153405): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16_V of X_RAMB16
-- Compiling entity X_IDDR2
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155246):       tbpd_GSR_Q0_C0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155246): (vcom-1288) VITAL timing generic "tbpd_GSR_Q0_C0" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155250):       tbpd_GSR_Q1_C1 : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155250): (vcom-1288) VITAL timing generic "tbpd_GSR_Q1_C1" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155259):       tipd_GSR  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155259): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155278):       tpd_GSR_Q0 : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155278): (vcom-1288) VITAL timing generic "tpd_GSR_Q0" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155279):       tpd_GSR_Q1 : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155279): (vcom-1288) VITAL timing generic "tpd_GSR_Q1" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155289):       tisd_GSR_C0 : VitalDelayType   := 0.0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155289): (vcom-1288) VITAL timing generic "tisd_GSR_C0" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155290):       tisd_GSR_C1 : VitalDelayType   := 0.0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155290): (vcom-1288) VITAL timing generic "tisd_GSR_C1" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155339):       tpw_GSR_posedge            : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155339): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155348):       trecovery_GSR_C0_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155348): (vcom-1288) VITAL timing generic "trecovery_GSR_C0_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155351):       trecovery_GSR_C1_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155351): (vcom-1288) VITAL timing generic "trecovery_GSR_C1_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155356):       tremoval_GSR_C0_negedge_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155356): (vcom-1288) VITAL timing generic "tremoval_GSR_C0_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155359):       tremoval_GSR_C1_negedge_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(155359): (vcom-1288) VITAL timing generic "tremoval_GSR_C1_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_IDDR2_V of X_IDDR2
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VCOMPONENTS
-- Loading package VPACKAGE
-- Compiling entity X_MULT18X18SIO
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(156126): 	tipd_GSR	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(156126): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(156138): 	tpd_GSR_P	: VitalDelayArrayType01 (35 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(156138): (vcom-1288) VITAL timing generic "tpd_GSR_P" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(156152):         tisd_GSR_CLK	: VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(156152): (vcom-1288) VITAL timing generic "tisd_GSR_CLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(156219): 	tpw_GSR_posedge	: VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(156219): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(156222):         trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0 ps
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(156222): (vcom-1288) VITAL timing generic "trecovery_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_MULT18X18SIO_V of X_MULT18X18SIO
-- Compiling entity X_ODDR2
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(159918):       tbpd_GSR_Q_C0 : VitalDelayType01 := (0.000 ns, 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(159918): (vcom-1288) VITAL timing generic "tbpd_GSR_Q_C0" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(159928):       tipd_GSR  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(159928): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(159943):       tpd_GSR_Q : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(159943): (vcom-1288) VITAL timing generic "tpd_GSR_Q" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(159955):       tisd_GSR_C0 : VitalDelayType   := 0.0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(159955): (vcom-1288) VITAL timing generic "tisd_GSR_C0" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(159956):       tisd_GSR_C1 : VitalDelayType   := 0.0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(159956): (vcom-1288) VITAL timing generic "tisd_GSR_C1" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(160014):       tpw_GSR_posedge            : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(160014): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(160023):       trecovery_GSR_C0_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(160023): (vcom-1288) VITAL timing generic "trecovery_GSR_C0_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(160026):       trecovery_GSR_C1_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(160026): (vcom-1288) VITAL timing generic "trecovery_GSR_C1_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(160031):       tremoval_GSR_C0_negedge_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(160031): (vcom-1288) VITAL timing generic "tremoval_GSR_C0_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(160034):       tremoval_GSR_C1_negedge_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(160034): (vcom-1288) VITAL timing generic "tremoval_GSR_C1_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_ODDR2_V of X_ODDR2
-- Compiling entity X_AFIFO36_INTERNAL
-- Compiling architecture X_AFIFO36_INTERNAL_V of X_AFIFO36_INTERNAL
-- Loading package std_logic_textio
-- Compiling entity X_ARAMB36_INTERNAL
-- Compiling architecture X_ARAMB36_INTERNAL_V of X_ARAMB36_INTERNAL
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(163338):     file_open(open_status, int_infile, INIT_FILE, read_mode);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(163338): (vcom-1283) Cannot reference file "int_infile" inside pure function "two_D_mem_initf".
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(163340):     while not endfile(int_infile) loop
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(163340): (vcom-1283) Cannot reference file "int_infile" inside pure function "two_D_mem_initf".
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(163342):         readline(int_infile, data_line);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(163342): (vcom-1283) Cannot reference file "int_infile" inside pure function "two_D_mem_initf".
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(163397):        two_D_array_mem_init := two_D_mem_initf(slv_width);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(163397): (vcom-1284) Cannot call side-effect function "two_D_mem_initf" from pure function "two_D_mem_init".
-- Compiling entity X_BSCAN_VIRTEX5
-- Compiling architecture X_BSCAN_VIRTEX5_V of X_BSCAN_VIRTEX5
-- Compiling entity X_CARRY4
-- Compiling architecture X_CARRY4_V of X_CARRY4
-- Compiling entity X_CRC32
-- Compiling architecture X_CRC32_V of X_CRC32
-- Compiling entity X_CRC64
-- Compiling architecture X_CRC64_V of X_CRC64
-- Compiling entity X_DSP48E
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(173234):         tipd_GSR        : VitalDelayType01 := ( 0 ps,  0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(173234): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(173538):         tisd_GSR_CLK            : VitalDelayType  := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(173538): (vcom-1288) VITAL timing generic "tisd_GSR_CLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(173559):         trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(173559): (vcom-1288) VITAL timing generic "trecovery_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_DSP48E_V of X_DSP48E
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VITAL_Timing
-- Loading package VCOMPONENTS
-- Loading package VITAL_Primitives
-- Loading package VPACKAGE
-- Compiling entity X_FIFO18
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207107):     tipd_GSR   : VitalDelayType01                   := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207107): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207123):     tpd_GSR_DO            : VitalDelayArrayType01 (15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207123): (vcom-1288) VITAL timing generic "tpd_GSR_DO" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207124):     tpd_GSR_DOP           : VitalDelayArrayType01 (1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207124): (vcom-1288) VITAL timing generic "tpd_GSR_DOP" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207125):     tpd_GSR_EMPTY         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207125): (vcom-1288) VITAL timing generic "tpd_GSR_EMPTY" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207126):     tpd_GSR_ALMOSTEMPTY   : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207126): (vcom-1288) VITAL timing generic "tpd_GSR_ALMOSTEMPTY" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207127):     tpd_GSR_FULL          : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207127): (vcom-1288) VITAL timing generic "tpd_GSR_FULL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207128):     tpd_GSR_ALMOSTFULL    : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207128): (vcom-1288) VITAL timing generic "tpd_GSR_ALMOSTFULL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207129):     tpd_GSR_RDCOUNT       : VitalDelayArrayType01 (11 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207129): (vcom-1288) VITAL timing generic "tpd_GSR_RDCOUNT" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207130):     tpd_GSR_RDERR         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207130): (vcom-1288) VITAL timing generic "tpd_GSR_RDERR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207131):     tpd_GSR_WRCOUNT       : VitalDelayArrayType01 (11 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207131): (vcom-1288) VITAL timing generic "tpd_GSR_WRCOUNT" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207132):     tpd_GSR_WRERR         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207132): (vcom-1288) VITAL timing generic "tpd_GSR_WRERR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207153):     trecovery_GSR_WRCLK_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207153): (vcom-1288) VITAL timing generic "trecovery_GSR_WRCLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207154):     trecovery_GSR_RDCLK_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207154): (vcom-1288) VITAL timing generic "trecovery_GSR_RDCLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207161):     tremoval_GSR_WRCLK_negedge_posedge : VitalDelayType  := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207161): (vcom-1288) VITAL timing generic "tremoval_GSR_WRCLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207162):     tremoval_GSR_RDCLK_negedge_posedge : VitalDelayType  := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207162): (vcom-1288) VITAL timing generic "tremoval_GSR_RDCLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207193):     tisd_GSR_WRCLK   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(207193): (vcom-1288) VITAL timing generic "tisd_GSR_WRCLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_FIFO18_V of X_FIFO18
-- Compiling entity X_FIFO18_36
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208821):     tipd_GSR   : VitalDelayType01                   := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208821): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208837):     tpd_GSR_DO            : VitalDelayArrayType01 (31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208837): (vcom-1288) VITAL timing generic "tpd_GSR_DO" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208838):     tpd_GSR_DOP           : VitalDelayArrayType01 (3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208838): (vcom-1288) VITAL timing generic "tpd_GSR_DOP" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208839):     tpd_GSR_EMPTY         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208839): (vcom-1288) VITAL timing generic "tpd_GSR_EMPTY" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208840):     tpd_GSR_ALMOSTEMPTY   : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208840): (vcom-1288) VITAL timing generic "tpd_GSR_ALMOSTEMPTY" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208841):     tpd_GSR_FULL          : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208841): (vcom-1288) VITAL timing generic "tpd_GSR_FULL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208842):     tpd_GSR_ALMOSTFULL    : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208842): (vcom-1288) VITAL timing generic "tpd_GSR_ALMOSTFULL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208843):     tpd_GSR_RDCOUNT       : VitalDelayArrayType01 (8 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208843): (vcom-1288) VITAL timing generic "tpd_GSR_RDCOUNT" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208844):     tpd_GSR_RDERR         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208844): (vcom-1288) VITAL timing generic "tpd_GSR_RDERR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208845):     tpd_GSR_WRCOUNT       : VitalDelayArrayType01 (8 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208845): (vcom-1288) VITAL timing generic "tpd_GSR_WRCOUNT" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208846):     tpd_GSR_WRERR         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208846): (vcom-1288) VITAL timing generic "tpd_GSR_WRERR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208867):     trecovery_GSR_WRCLK_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208867): (vcom-1288) VITAL timing generic "trecovery_GSR_WRCLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208868):     trecovery_GSR_RDCLK_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208868): (vcom-1288) VITAL timing generic "trecovery_GSR_RDCLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208875):     tremoval_GSR_WRCLK_negedge_posedge : VitalDelayType  := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208875): (vcom-1288) VITAL timing generic "tremoval_GSR_WRCLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208876):     tremoval_GSR_RDCLK_negedge_posedge : VitalDelayType  := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208876): (vcom-1288) VITAL timing generic "tremoval_GSR_RDCLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208907):     tisd_GSR_WRCLK   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(208907): (vcom-1288) VITAL timing generic "tisd_GSR_WRCLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_FIFO18_36_V of X_FIFO18_36
-- Compiling entity X_FIFO36_72_EXP
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211069):     tipd_GSR   : VitalDelayType01                   := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211069): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211098):     tpd_GSR_DO            : VitalDelayArrayType01 (63 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211098): (vcom-1288) VITAL timing generic "tpd_GSR_DO" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211099):     tpd_GSR_DOP           : VitalDelayArrayType01 (7 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211099): (vcom-1288) VITAL timing generic "tpd_GSR_DOP" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211100):     tpd_GSR_EMPTY         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211100): (vcom-1288) VITAL timing generic "tpd_GSR_EMPTY" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211101):     tpd_GSR_ALMOSTEMPTY   : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211101): (vcom-1288) VITAL timing generic "tpd_GSR_ALMOSTEMPTY" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211102):     tpd_GSR_FULL          : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211102): (vcom-1288) VITAL timing generic "tpd_GSR_FULL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211103):     tpd_GSR_ALMOSTFULL    : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211103): (vcom-1288) VITAL timing generic "tpd_GSR_ALMOSTFULL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211104):     tpd_GSR_RDCOUNT       : VitalDelayArrayType01 (12 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211104): (vcom-1288) VITAL timing generic "tpd_GSR_RDCOUNT" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211105):     tpd_GSR_RDERR         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211105): (vcom-1288) VITAL timing generic "tpd_GSR_RDERR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211106):     tpd_GSR_WRCOUNT       : VitalDelayArrayType01 (12 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211106): (vcom-1288) VITAL timing generic "tpd_GSR_WRCOUNT" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211107):     tpd_GSR_WRERR         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211107): (vcom-1288) VITAL timing generic "tpd_GSR_WRERR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211108):     tpd_GSR_ECCPARITY : VitalDelayArrayType01(7 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211108): (vcom-1288) VITAL timing generic "tpd_GSR_ECCPARITY" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211109):     tpd_GSR_DBITERR  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211109): (vcom-1288) VITAL timing generic "tpd_GSR_DBITERR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211110):     tpd_GSR_SBITERR  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211110): (vcom-1288) VITAL timing generic "tpd_GSR_SBITERR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211131):     trecovery_GSR_WRCLKL_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211131): (vcom-1288) VITAL timing generic "trecovery_GSR_WRCLKL_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211132):     trecovery_GSR_RDCLKL_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211132): (vcom-1288) VITAL timing generic "trecovery_GSR_RDCLKL_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211133):     trecovery_GSR_RDRCLKL_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211133): (vcom-1288) VITAL timing generic "trecovery_GSR_RDRCLKL_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211141):     tremoval_GSR_WRCLKL_negedge_posedge : VitalDelayType  := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211141): (vcom-1288) VITAL timing generic "tremoval_GSR_WRCLKL_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211142):     tremoval_GSR_RDCLKL_negedge_posedge : VitalDelayType  := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211142): (vcom-1288) VITAL timing generic "tremoval_GSR_RDCLKL_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211143):     tremoval_GSR_RDRCLKL_negedge_posedge : VitalDelayType  := 0 ps;    
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211143): (vcom-1288) VITAL timing generic "tremoval_GSR_RDRCLKL_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211179):     tisd_GSR_WRCLKL   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(211179): (vcom-1288) VITAL timing generic "tisd_GSR_WRCLKL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_FIFO36_72_EXP_V of X_FIFO36_72_EXP
-- Compiling entity X_FIFO36_EXP
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215181):     tipd_GSR   : VitalDelayType01                   := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215181): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215204):     tpd_GSR_DO            : VitalDelayArrayType01 (31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215204): (vcom-1288) VITAL timing generic "tpd_GSR_DO" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215205):     tpd_GSR_DOP           : VitalDelayArrayType01 (3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215205): (vcom-1288) VITAL timing generic "tpd_GSR_DOP" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215206):     tpd_GSR_EMPTY         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215206): (vcom-1288) VITAL timing generic "tpd_GSR_EMPTY" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215207):     tpd_GSR_ALMOSTEMPTY   : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215207): (vcom-1288) VITAL timing generic "tpd_GSR_ALMOSTEMPTY" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215208):     tpd_GSR_FULL          : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215208): (vcom-1288) VITAL timing generic "tpd_GSR_FULL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215209):     tpd_GSR_ALMOSTFULL    : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215209): (vcom-1288) VITAL timing generic "tpd_GSR_ALMOSTFULL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215210):     tpd_GSR_RDCOUNT       : VitalDelayArrayType01 (12 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215210): (vcom-1288) VITAL timing generic "tpd_GSR_RDCOUNT" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215211):     tpd_GSR_RDERR         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215211): (vcom-1288) VITAL timing generic "tpd_GSR_RDERR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215212):     tpd_GSR_WRCOUNT       : VitalDelayArrayType01 (12 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215212): (vcom-1288) VITAL timing generic "tpd_GSR_WRCOUNT" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215213):     tpd_GSR_WRERR         : VitalDelayType01                    := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215213): (vcom-1288) VITAL timing generic "tpd_GSR_WRERR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215234):     trecovery_GSR_WRCLKL_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215234): (vcom-1288) VITAL timing generic "trecovery_GSR_WRCLKL_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215235):     trecovery_GSR_RDCLKL_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215235): (vcom-1288) VITAL timing generic "trecovery_GSR_RDCLKL_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215236):     trecovery_GSR_RDRCLKL_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215236): (vcom-1288) VITAL timing generic "trecovery_GSR_RDRCLKL_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215244):     tremoval_GSR_WRCLKL_negedge_posedge : VitalDelayType  := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215244): (vcom-1288) VITAL timing generic "tremoval_GSR_WRCLKL_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215245):     tremoval_GSR_RDCLKL_negedge_posedge : VitalDelayType  := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215245): (vcom-1288) VITAL timing generic "tremoval_GSR_RDCLKL_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215246):     tremoval_GSR_RDRCLKL_negedge_posedge : VitalDelayType  := 0 ps;    
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215246): (vcom-1288) VITAL timing generic "tremoval_GSR_RDRCLKL_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215282):     tisd_GSR_WRCLKL   : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(215282): (vcom-1288) VITAL timing generic "tisd_GSR_WRCLKL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_FIFO36_EXP_V of X_FIFO36_EXP
-- Compiling entity X_IDDR_2CLK
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(217682):       tipd_GSR  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(217682): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(217711):       tpd_GSR_Q1 : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(217711): (vcom-1288) VITAL timing generic "tpd_GSR_Q1" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(217712):       tpd_GSR_Q2 : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(217712): (vcom-1288) VITAL timing generic "tpd_GSR_Q2" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(217722):       tisd_GSR_C : VitalDelayType   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(217722): (vcom-1288) VITAL timing generic "tisd_GSR_C" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(217806):       tpw_GSR_posedge            : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(217806): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(217815):       trecovery_GSR_C_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(217815): (vcom-1288) VITAL timing generic "trecovery_GSR_C_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(217825):       trecovery_GSR_CB_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(217825): (vcom-1288) VITAL timing generic "trecovery_GSR_CB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(217836):       tremoval_GSR_C_negedge_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(217836): (vcom-1288) VITAL timing generic "tremoval_GSR_C_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(217846):       tremoval_GSR_CB_negedge_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(217846): (vcom-1288) VITAL timing generic "tremoval_GSR_CB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_IDDR_2CLK_V of X_IDDR_2CLK
-- Compiling entity X_IODELAY
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(218799):       tipd_GSR		: VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(218799): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(218816):       tpd_GSR_DATAOUT : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(218816): (vcom-1288) VITAL timing generic "tpd_GSR_DATAOUT" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(218823):       tisd_GSR_C : VitalDelayType := 0.0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(218823): (vcom-1288) VITAL timing generic "tisd_GSR_C" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(218850):       tpw_GSR_posedge             : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(218850): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(218856):       trecovery_GSR_C_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(218856): (vcom-1288) VITAL timing generic "trecovery_GSR_C_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(218859):       tremoval_GSR_C_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(218859): (vcom-1288) VITAL timing generic "tremoval_GSR_C_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_IODELAY_V of X_IODELAY
-- Loading package std_logic_arith
-- Compiling entity bscntrl_nodelay
-- Compiling architecture bscntrl_nodelay_V of bscntrl_nodelay
-- Compiling entity ice_module_nodelay
-- Compiling architecture ice_module_nodelay_V of ice_module_nodelay
-- Compiling entity X_ISERDES_NODELAY
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219895):       tipd_DIN		: VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219895): (vcom-1288) VITAL timing generic "tipd_DIN" port specification "DIN" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219896):       tipd_GSR		: VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219896): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219938):       tpd_GSR_Q1	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219938): (vcom-1288) VITAL timing generic "tpd_GSR_Q1" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219939):       tpd_GSR_Q2	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219939): (vcom-1288) VITAL timing generic "tpd_GSR_Q2" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219940):       tpd_GSR_Q3	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219940): (vcom-1288) VITAL timing generic "tpd_GSR_Q3" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219941):       tpd_GSR_Q4	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219941): (vcom-1288) VITAL timing generic "tpd_GSR_Q4" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219942):       tpd_GSR_Q5	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219942): (vcom-1288) VITAL timing generic "tpd_GSR_Q5" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219943):       tpd_GSR_Q6	: VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219943): (vcom-1288) VITAL timing generic "tpd_GSR_Q6" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219963):       tisd_GSR			: VitalDelayType := 0.0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219963): (vcom-1287) VITAL timing generic "tisd_GSR" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219970):       tisd_SHIFTIN1		: VitalDelayType := 0.0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219970): (vcom-1287) VITAL timing generic "tisd_SHIFTIN1" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219971):       tisd_SHIFTIN2		: VitalDelayType := 0.0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(219971): (vcom-1287) VITAL timing generic "tisd_SHIFTIN2" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(220085):       tpw_GSR_posedge	: VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(220085): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(220092):       trecovery_GSR_CLK_negedge_posedge    : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(220092): (vcom-1288) VITAL timing generic "trecovery_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(220099):       tremoval_GSR_CLK_negedge_posedge    : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(220099): (vcom-1288) VITAL timing generic "tremoval_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_ISERDES_NODELAY_V of X_ISERDES_NODELAY
-- Compiling entity X_LUT6_2
-- Compiling architecture X_LUT6_2_V of X_LUT6_2
-- Loading package NUMERIC_STD
-- Compiling entity X_PLL_ADV
-- Compiling architecture X_PLL_ADV_V of X_PLL_ADV
-- Compiling entity X_RAM32M
-- Compiling architecture X_RAM32M_V of X_RAM32M
-- Compiling entity X_RAM64M
-- Compiling architecture X_RAM64M_V of X_RAM64M
-- Compiling entity X_RAMB18
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228372):     tipd_CASCADEINLATA  : VitalDelayType01               := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228372): (vcom-1288) VITAL timing generic "tipd_CASCADEINLATA" port specification "CASCADEINLATA" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228373):     tipd_CASCADEINREGA  : VitalDelayType01               := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228373): (vcom-1288) VITAL timing generic "tipd_CASCADEINREGA" port specification "CASCADEINREGA" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228383):     tipd_CASCADEINLATB  : VitalDelayType01               := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228383): (vcom-1288) VITAL timing generic "tipd_CASCADEINLATB" port specification "CASCADEINLATB" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228384):     tipd_CASCADEINREGB  : VitalDelayType01               := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228384): (vcom-1288) VITAL timing generic "tipd_CASCADEINREGB" port specification "CASCADEINREGB" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228386):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228386): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228390):     tpd_GSR_DOA  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228390): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228391):     tpd_GSR_DOPA : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228391): (vcom-1288) VITAL timing generic "tpd_GSR_DOPA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228392):     tpd_GSR_CASCADEOUTLATA : VitalDelayType01            := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228392): (vcom-1288) VITAL timing generic "tpd_GSR_CASCADEOUTLATA" port specification "GSR" and "CASCADEOUTLATA" do not denote ports.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228393):     tpd_GSR_CASCADEOUTREGA : VitalDelayType01            := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228393): (vcom-1288) VITAL timing generic "tpd_GSR_CASCADEOUTREGA" port specification "GSR" and "CASCADEOUTREGA" do not denote ports.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228395):     tpd_GSR_DOB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228395): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228396):     tpd_GSR_DOPB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228396): (vcom-1288) VITAL timing generic "tpd_GSR_DOPB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228397):     tpd_GSR_CASCADEOUTLATB : VitalDelayType01            := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228397): (vcom-1288) VITAL timing generic "tpd_GSR_CASCADEOUTLATB" port specification "GSR" and "CASCADEOUTLATB" do not denote ports.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228398):     tpd_GSR_CASCADEOUTREGB : VitalDelayType01            := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228398): (vcom-1288) VITAL timing generic "tpd_GSR_CASCADEOUTREGB" port specification "GSR" and "CASCADEOUTREGB" do not denote ports.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228402):     tpd_CLKA_CASCADEOUTLATA : VitalDelayType01            := (100 ps, 100 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228402): (vcom-1288) VITAL timing generic "tpd_CLKA_CASCADEOUTLATA" port specification "CASCADEOUTLATA" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228403):     tpd_CLKA_CASCADEOUTREGA : VitalDelayType01            := (100 ps, 100 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228403): (vcom-1288) VITAL timing generic "tpd_CLKA_CASCADEOUTREGA" port specification "CASCADEOUTREGA" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228407):     tpd_CLKB_CASCADEOUTLATB : VitalDelayType01            := (100 ps, 100 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228407): (vcom-1288) VITAL timing generic "tpd_CLKB_CASCADEOUTLATB" port specification "CASCADEOUTLATB" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228408):     tpd_CLKB_CASCADEOUTREGB : VitalDelayType01            := (100 ps, 100 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228408): (vcom-1288) VITAL timing generic "tpd_CLKB_CASCADEOUTREGB" port specification "CASCADEOUTREGB" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228412):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228412): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228413):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228413): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228461):     thold_GSR_CLKA_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228461): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228479):     thold_GSR_CLKB_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228479): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228489):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228489): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228490):     tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228490): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228491):     tbpd_GSR_CASCADEOUTLATA_CLKA : VitalDelayType01            := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228491): (vcom-1288) VITAL timing generic "tbpd_GSR_CASCADEOUTLATA_CLKA" port specification "GSR" and "CASCADEOUTLATA" do not denote ports.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228492):     tbpd_GSR_CASCADEOUTREGA_CLKA : VitalDelayType01            := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228492): (vcom-1288) VITAL timing generic "tbpd_GSR_CASCADEOUTREGA_CLKA" port specification "GSR" and "CASCADEOUTREGA" do not denote ports.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228499):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228499): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228502):     tisd_CASCADEINLATA_CLKA     : VitalDelayType               := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228502): (vcom-1288) VITAL timing generic "tisd_CASCADEINLATA_CLKA" port specification "CASCADEINLATA" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228503):     tisd_CASCADEINREGA_CLKA     : VitalDelayType               := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228503): (vcom-1288) VITAL timing generic "tisd_CASCADEINREGA_CLKA" port specification "CASCADEINREGA" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228506):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(15 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228506): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228507):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(1 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228507): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228508):     tbpd_GSR_CASCADEOUTLATB_CLKB : VitalDelayType01            := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228508): (vcom-1288) VITAL timing generic "tbpd_GSR_CASCADEOUTLATB_CLKB" port specification "GSR" and "CASCADEOUTLATB" do not denote ports.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228509):     tbpd_GSR_CASCADEOUTREGB_CLKB : VitalDelayType01            := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228509): (vcom-1288) VITAL timing generic "tbpd_GSR_CASCADEOUTREGB_CLKB" port specification "GSR" and "CASCADEOUTREGB" do not denote ports.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228516):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228516): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228519):     tisd_CASCADEINLATB_CLKB     : VitalDelayType               := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228519): (vcom-1288) VITAL timing generic "tisd_CASCADEINLATB_CLKB" port specification "CASCADEINLATB" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228520):     tisd_CASCADEINREGB_CLKB     : VitalDelayType               := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(228520): (vcom-1288) VITAL timing generic "tisd_CASCADEINREGB_CLKB" port specification "CASCADEINREGB" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB18_V of X_RAMB18
-- Compiling entity X_RAMB18SDP
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231531):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231531): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231535):     tpd_GSR_DO  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231535): (vcom-1288) VITAL timing generic "tpd_GSR_DO" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231536):     tpd_GSR_DOP : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231536): (vcom-1288) VITAL timing generic "tpd_GSR_DOP" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231543):     trecovery_GSR_RDCLK_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231543): (vcom-1288) VITAL timing generic "trecovery_GSR_RDCLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231544):     trecovery_GSR_WRCLK_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231544): (vcom-1288) VITAL timing generic "trecovery_GSR_WRCLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231578):     thold_GSR_RDCLK_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231578): (vcom-1288) VITAL timing generic "thold_GSR_RDCLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231588):     thold_GSR_WRCLK_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231588): (vcom-1288) VITAL timing generic "thold_GSR_WRCLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231592):     tbpd_GSR_DO_RDCLK  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231592): (vcom-1288) VITAL timing generic "tbpd_GSR_DO_RDCLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231593):     tbpd_GSR_DOP_RDCLK : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231593): (vcom-1288) VITAL timing generic "tbpd_GSR_DOP_RDCLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231600):     tisd_GSR_RDCLK      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231600): (vcom-1288) VITAL timing generic "tisd_GSR_RDCLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231607):     tisd_GSR_WRCLK      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(231607): (vcom-1288) VITAL timing generic "tisd_GSR_WRCLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB18SDP_V of X_RAMB18SDP
-- Compiling entity X_RAMB36_EXP
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234299):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234299): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234303):     tpd_GSR_DOA  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234303): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234304):     tpd_GSR_DOPA : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234304): (vcom-1288) VITAL timing generic "tpd_GSR_DOPA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234305):     tpd_GSR_CASCADEOUTLATA : VitalDelayType01            := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234305): (vcom-1288) VITAL timing generic "tpd_GSR_CASCADEOUTLATA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234306):     tpd_GSR_CASCADEOUTREGA : VitalDelayType01            := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234306): (vcom-1288) VITAL timing generic "tpd_GSR_CASCADEOUTREGA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234310):     tpd_GSR_DOB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234310): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234311):     tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234311): (vcom-1288) VITAL timing generic "tpd_GSR_DOPB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234312):     tpd_GSR_CASCADEOUTLATB : VitalDelayType01            := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234312): (vcom-1288) VITAL timing generic "tpd_GSR_CASCADEOUTLATB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234313):     tpd_GSR_CASCADEOUTREGB : VitalDelayType01            := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234313): (vcom-1288) VITAL timing generic "tpd_GSR_CASCADEOUTREGB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234333):     trecovery_GSR_CLKAL_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234333): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKAL_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234334):     trecovery_GSR_CLKBL_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234334): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKBL_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234394):     thold_GSR_CLKAL_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234394): (vcom-1288) VITAL timing generic "thold_GSR_CLKAL_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234418):     thold_GSR_CLKBL_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234418): (vcom-1288) VITAL timing generic "thold_GSR_CLKBL_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234434):     tbpd_GSR_DOA_CLKAL  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234434): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKAL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234435):     tbpd_GSR_DOPA_CLKAL : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234435): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPA_CLKAL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234436):     tbpd_GSR_CASCADEOUTLATA_CLKAL : VitalDelayType01            := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234436): (vcom-1288) VITAL timing generic "tbpd_GSR_CASCADEOUTLATA_CLKAL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234437):     tbpd_GSR_CASCADEOUTREGA_CLKAL : VitalDelayType01            := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234437): (vcom-1288) VITAL timing generic "tbpd_GSR_CASCADEOUTREGA_CLKAL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234445):     tisd_GSR_CLKAL      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234445): (vcom-1288) VITAL timing generic "tisd_GSR_CLKAL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234446):     tisd_GSR_REGCLKAL      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234446): (vcom-1288) VITAL timing generic "tisd_GSR_REGCLKAL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234455):     tbpd_GSR_DOB_CLKBL  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234455): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKBL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234456):     tbpd_GSR_DOPB_CLKBL : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234456): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPB_CLKBL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234457):     tbpd_GSR_CASCADEOUTLATB_CLKBL : VitalDelayType01            := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234457): (vcom-1288) VITAL timing generic "tbpd_GSR_CASCADEOUTLATB_CLKBL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234458):     tbpd_GSR_CASCADEOUTREGB_CLKBL : VitalDelayType01            := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234458): (vcom-1288) VITAL timing generic "tbpd_GSR_CASCADEOUTREGB_CLKBL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234466):     tisd_GSR_CLKBL      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234466): (vcom-1288) VITAL timing generic "tisd_GSR_CLKBL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234467):     tisd_GSR_REGCLKBL      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(234467): (vcom-1288) VITAL timing generic "tisd_GSR_REGCLKBL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB36_EXP_V of X_RAMB36_EXP
-- Compiling entity X_RAMB36SDP_EXP
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239603):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239603): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239607):     tpd_GSR_DO  : VitalDelayArrayType01(63 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239607): (vcom-1288) VITAL timing generic "tpd_GSR_DO" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239608):     tpd_GSR_DOP : VitalDelayArrayType01(7 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239608): (vcom-1288) VITAL timing generic "tpd_GSR_DOP" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239609):     tpd_GSR_ECCPARITY : VitalDelayArrayType01(7 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239609): (vcom-1288) VITAL timing generic "tpd_GSR_ECCPARITY" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239610):     tbpd_GSR_ECCPARITY_RDCLKL : VitalDelayArrayType01(7 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239610): (vcom-1288) VITAL timing generic "tbpd_GSR_ECCPARITY_RDCLKL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239611):     tpd_GSR_DBITERR  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239611): (vcom-1288) VITAL timing generic "tpd_GSR_DBITERR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239612):     tbpd_GSR_DBITERR_RDCLKL  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239612): (vcom-1288) VITAL timing generic "tbpd_GSR_DBITERR_RDCLKL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239613):     tpd_GSR_SBITERR  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239613): (vcom-1288) VITAL timing generic "tpd_GSR_SBITERR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239614):     tbpd_GSR_SBITERR_RDCLKL  : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239614): (vcom-1288) VITAL timing generic "tbpd_GSR_SBITERR_RDCLKL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239629):     trecovery_GSR_RDCLKL_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239629): (vcom-1288) VITAL timing generic "trecovery_GSR_RDCLKL_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239630):     trecovery_GSR_WRCLKL_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239630): (vcom-1288) VITAL timing generic "trecovery_GSR_WRCLKL_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239668):     thold_GSR_RDCLKL_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239668): (vcom-1288) VITAL timing generic "thold_GSR_RDCLKL_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239682):     thold_GSR_WRCLKL_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239682): (vcom-1288) VITAL timing generic "thold_GSR_WRCLKL_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239686):     tbpd_GSR_DO_RDCLKL  : VitalDelayArrayType01(63 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239686): (vcom-1288) VITAL timing generic "tbpd_GSR_DO_RDCLKL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239687):     tbpd_GSR_DOP_RDCLKL : VitalDelayArrayType01(7 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239687): (vcom-1288) VITAL timing generic "tbpd_GSR_DOP_RDCLKL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239695):     tisd_GSR_RDCLKL      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239695): (vcom-1288) VITAL timing generic "tisd_GSR_RDCLKL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239696):     tisd_GSR_RDRCLKL      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239696): (vcom-1288) VITAL timing generic "tisd_GSR_RDRCLKL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239705):     tisd_GSR_WRCLKL      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(239705): (vcom-1288) VITAL timing generic "tisd_GSR_WRCLKL" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB36SDP_EXP_V of X_RAMB36SDP_EXP
-- Compiling entity X_RAMD128
-- Compiling architecture X_RAMD128_V of X_RAMD128
-- Compiling entity X_RAMD64_ADV
-- Compiling architecture X_RAMD64_ADV_V of X_RAMD64_ADV
-- Compiling entity X_RAMS256
-- Compiling architecture X_RAMS256_V of X_RAMS256
-- Compiling entity X_RAMS64_ADV
-- Compiling architecture X_RAMS64_ADV_V of X_RAMS64_ADV
-- Compiling entity X_SRLC32E
-- Compiling architecture X_SRLC32E_V of X_SRLC32E
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity X_SYSMON
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(246510):         tisd_DI : VitalDelayArrayType(15 downto 0) := (others => 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(246510): (vcom-1287) VITAL timing generic "tisd_DI" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(246511):         tisd_DADDR : VitalDelayArrayType(6 downto 0) := (others => 0.000 ns);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(246511): (vcom-1287) VITAL timing generic "tisd_DADDR" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(246512):         tisd_DEN : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(246512): (vcom-1287) VITAL timing generic "tisd_DEN" has invalid port specification.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(246513):         tisd_DWE : VitalDelayType := 0.000 ns;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(246513): (vcom-1287) VITAL timing generic "tisd_DWE" has invalid port specification.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_SYSMON_V of X_SYSMON
-- Compiling entity X_BSCAN_SPARTAN3A
-- Compiling architecture X_BSCAN_SPARTAN3A_V of X_BSCAN_SPARTAN3A
-- Compiling entity X_DNA_PORT
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(249956):       tipd_GSR : VitalDelayType01 := (0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(249956): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(249966):       tisd_GSR_CLK   : VitalDelayType   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(249966): (vcom-1288) VITAL timing generic "tisd_GSR_CLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_DNA_PORT_V of X_DNA_PORT
-- Compiling entity X_IBUF_DLY_ADJ
-- Compiling architecture X_IBUF_DLY_ADJ_V of X_IBUF_DLY_ADJ
-- Compiling entity X_IBUFDS_DLY_ADJ
-- Compiling architecture X_IBUFDS_DLY_ADJ_V of X_IBUFDS_DLY_ADJ
-- Compiling entity X_RAMB16BWE
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250879):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250879): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250883):     tpd_GSR_DOA  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250883): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250884):     tpd_GSR_DOPA : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250884): (vcom-1288) VITAL timing generic "tpd_GSR_DOPA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250886):     tpd_GSR_DOB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250886): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250887):     tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250887): (vcom-1288) VITAL timing generic "tpd_GSR_DOPB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250897):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250897): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250898):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250898): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250938):     thold_GSR_CLKA_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250938): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250952):     thold_GSR_CLKB_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250952): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250958):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250958): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250959):     tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250959): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250966):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250966): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250970):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250970): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250971):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250971): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250978):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250978): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250989):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(250989): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16BWE_V of X_RAMB16BWE
-- Loading package std_logic_textio
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity DataFlash
-- Compiling architecture design of DataFlash
-- Compiling entity X_SPI_ACCESS
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(263053):         tipd_GSR        : VitalDelayType01 := ( 0 ps,  0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(263053): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(263061):         tisd_GSR_CLK    : VitalDelayType   := 0 ps; 
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(263061): (vcom-1288) VITAL timing generic "tisd_GSR_CLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_SPI_ACCESS_V of X_SPI_ACCESS
-- Compiling entity X_DSP48A
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(263442):         tipd_GSR        : VitalDelayType01 := ( 0 ps,  0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(263442): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(263672):         tisd_GSR_CLK            : VitalDelayType  := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(263672): (vcom-1288) VITAL timing generic "tisd_GSR_CLK" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(263692):         trecovery_GSR_CLK_negedge_posedge : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(263692): (vcom-1288) VITAL timing generic "trecovery_GSR_CLK_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_DSP48A_V of X_DSP48A
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VITAL_Timing
-- Loading package VCOMPONENTS
-- Loading package VITAL_Primitives
-- Loading package VPACKAGE
-- Compiling entity X_RAMB16BWER
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285544):     tipd_GSR : VitalDelayType01 := ( 0 ps, 0 ps);
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285544): (vcom-1288) VITAL timing generic "tipd_GSR" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285555):     tpd_GSR_DOA  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285555): (vcom-1288) VITAL timing generic "tpd_GSR_DOA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285556):     tpd_GSR_DOPA : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285556): (vcom-1288) VITAL timing generic "tpd_GSR_DOPA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285558):     tpd_GSR_DOB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285558): (vcom-1288) VITAL timing generic "tpd_GSR_DOB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285559):     tpd_GSR_DOPB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285559): (vcom-1288) VITAL timing generic "tpd_GSR_DOPB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285569):     trecovery_GSR_CLKA_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285569): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285570):     trecovery_GSR_CLKB_negedge_posedge : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285570): (vcom-1288) VITAL timing generic "trecovery_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285620):     thold_GSR_CLKA_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285620): (vcom-1288) VITAL timing generic "thold_GSR_CLKA_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285636):     thold_GSR_CLKB_negedge_posedge    : VitalDelayType                   := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285636): (vcom-1288) VITAL timing generic "thold_GSR_CLKB_negedge_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285644):     tbpd_GSR_DOA_CLKA  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285644): (vcom-1288) VITAL timing generic "tbpd_GSR_DOA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285645):     tbpd_GSR_DOPA_CLKA : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285645): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPA_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285652):     tisd_GSR_CLKA      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285652): (vcom-1288) VITAL timing generic "tisd_GSR_CLKA" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285657):     tbpd_GSR_DOB_CLKB  : VitalDelayArrayType01(31 downto 0) := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285657): (vcom-1288) VITAL timing generic "tbpd_GSR_DOB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285658):     tbpd_GSR_DOPB_CLKB : VitalDelayArrayType01(3 downto 0)  := (others => (0 ps, 0 ps));
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285658): (vcom-1288) VITAL timing generic "tbpd_GSR_DOPB_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285665):     tisd_GSR_CLKB      : VitalDelayType                     := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285665): (vcom-1288) VITAL timing generic "tisd_GSR_CLKB" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
###### C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285677):     tpw_GSR_posedge  : VitalDelayType := 0 ps;
** Warning: C:\Xilinx92i\vhdl\src\simprims\simprim_VITAL_mti.vhd(285677): (vcom-1288) VITAL timing generic "tpw_GSR_posedge" port specification "GSR" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture X_RAMB16BWER_V of X_RAMB16BWER
End time: 15:16:21 on Mar 08,2019, Elapsed time: 0:02:05
Errors: 0, Warnings: 990

==============================================================================

    > Log file C:\Xilinx92i\vhdl\mti_pe\simprim\cxl_simprim.log generated
    > Library mapping successful, setup file(s) modelsim.ini updated

compxlib[simprim]: No error(s), 990 warning(s)

--> Compiling vhdl XilinxCoreLib library
    > XilinxCoreLib compiled to C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib

==============================================================================

Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
vmap UNISIM C:\Xilinx92i\vhdl\mti_pe\unisim 
Modifying modelsim.ini

Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
vmap XILINXCORELIB C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib 
Modifying modelsim.ini

Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
Start time: 15:16:26 on Mar 08,2019
vcom -source -93 -explicit -work C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package iputils_conv
-- Compiling package body iputils_conv
-- Loading package iputils_conv
-- Compiling package decode_8b10b_v7_1_pkg
-- Compiling package body decode_8b10b_v7_1_pkg
-- Loading package decode_8b10b_v7_1_pkg
-- Loading package decode_8b10b_v7_1_pkg
-- Loading package iputils_conv
-- Compiling entity decode_8b10b_v7_1_base
-- Compiling architecture behavioral of decode_8b10b_v7_1_base
-- Loading entity decode_8b10b_v7_1_base
-- Compiling entity decode_8b10b_v7_1
-- Compiling architecture behavioral of decode_8b10b_v7_1
-- Compiling package decode_8b10b_v7_1_comp
-- Compiling package decode_8b10b_v7_0_pkg
-- Compiling package body decode_8b10b_v7_0_pkg
-- Loading package decode_8b10b_v7_0_pkg
-- Loading package decode_8b10b_v7_0_pkg
-- Compiling entity decode_8b10b_v7_0_base
-- Compiling architecture behavioral of decode_8b10b_v7_0_base
-- Loading entity decode_8b10b_v7_0_base
-- Compiling entity decode_8b10b_v7_0
-- Compiling architecture behavioral of decode_8b10b_v7_0
-- Compiling package decode_8b10b_v7_0_comp
-- Compiling package decode_8b10b_v6_0_pkg
-- Compiling package body decode_8b10b_v6_0_pkg
-- Loading package decode_8b10b_v6_0_pkg
-- Loading package decode_8b10b_v6_0_pkg
-- Compiling entity decode_8b10b_v6_0_base
-- Compiling architecture behavioral of decode_8b10b_v6_0_base
-- Loading entity decode_8b10b_v6_0_base
-- Compiling entity decode_8b10b_v6_0
-- Compiling architecture behavioral of decode_8b10b_v6_0
-- Compiling package decode_8b10b_v6_0_comp
-- Compiling entity encode_8b10b_v5_0_base
-- Compiling architecture behavioral of encode_8b10b_v5_0_base
-- Loading entity encode_8b10b_v5_0_base
-- Compiling entity encode_8b10b_v5_0
-- Compiling architecture behavioral of encode_8b10b_v5_0
-- Compiling package encode_8b10b_v5_0_comp
-- Compiling package decode_8b10b_v5_0_pkg
-- Compiling package body decode_8b10b_v5_0_pkg
-- Loading package decode_8b10b_v5_0_pkg
-- Loading package decode_8b10b_v5_0_pkg
-- Compiling entity decode_8b10b_v5_0_base
-- Compiling architecture behavioral of decode_8b10b_v5_0_base
-- Loading entity decode_8b10b_v5_0_base
-- Compiling entity decode_8b10b_v5_0
-- Compiling architecture behavioral of decode_8b10b_v5_0
-- Compiling package decode_8b10b_v5_0_comp
-- Compiling entity encode_8b10b_v4_0_base
-- Compiling architecture behavioral of encode_8b10b_v4_0_base
-- Loading entity encode_8b10b_v4_0_base
-- Compiling entity encode_8b10b_v4_0
-- Compiling architecture behavioral of encode_8b10b_v4_0
-- Compiling package encode_8b10b_v4_0_comp
-- Compiling package prims_constants_v9_1
-- Loading package prims_constants_v9_1
-- Compiling package prims_utils_v9_1
-- Compiling package body prims_utils_v9_1
-- Loading package prims_utils_v9_1
-- Compiling package pkg_baseblox_v9_1
-- Compiling package body pkg_baseblox_v9_1
-- Loading package pkg_baseblox_v9_1
-- Loading package NUMERIC_STD
-- Loading package prims_utils_v9_1
-- Loading package pkg_baseblox_v9_1
-- Compiling package pkg_mult_gen_v10_0
-- Compiling package body pkg_mult_gen_v10_0
-- Loading package pkg_mult_gen_v10_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Loading package pkg_mult_gen_v10_0
-- Compiling entity mult_gen_v10_0
-- Compiling architecture behavioral of mult_gen_v10_0
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package mult_gen_v10_0_comp
-- Loading package mult_gen_v10_0_comp
-- Compiling entity mult_gen_v10_0_xst
-- Compiling architecture behavioral of mult_gen_v10_0_xst
-- Compiling package mult_gen_v10_0_xst_comp
-- Compiling entity BLK_MEM_GEN_V2_4_output_stage
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_4_output_stage
-- Compiling entity BLK_MEM_GEN_V2_4
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_4
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(15726):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(15726): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(15728):       while (i < depth and not endfile(init_file)) loop
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(15728): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(15730):         readline(init_file, file_buffer);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(15730): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(15740):       file_close(init_file);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(15740): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Loading package std_logic_textio
-- Compiling package BLK_MEM_GEN_V2_4_comp
-- Loading package BLK_MEM_GEN_V2_4_comp
-- Compiling entity BLK_MEM_GEN_V2_4_xst
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_4_xst
-- Compiling package BLK_MEM_GEN_V2_4_xst_comp
-- Compiling package iputils_std_logic_arith
-- Compiling package body iputils_std_logic_arith
-- Loading package iputils_std_logic_arith
-- Loading package iputils_std_logic_arith
-- Compiling package iputils_std_logic_unsigned
-- Compiling package body iputils_std_logic_unsigned
-- Loading package iputils_std_logic_unsigned
-- Compiling package iputils_misc
-- Compiling package body iputils_misc
-- Loading package iputils_misc
-- Loading package iputils_std_logic_unsigned
-- Loading package iputils_misc
-- Compiling entity fifo_generator_v3_3_bhv_as
-- Compiling architecture behavioral of fifo_generator_v3_3_bhv_as
-- Compiling entity fifo_generator_v3_3_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v3_3_bhv_ss
-- Compiling entity fifo_generator_v3_3_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v3_3_bhv_preload0
-- Loading entity fifo_generator_v3_3_bhv_as
-- Loading entity fifo_generator_v3_3_bhv_ss
-- Compiling entity fifo_generator_v3_3
-- Compiling architecture behavioral of fifo_generator_v3_3
-- Compiling package fifo_generator_v3_3_comp
-- Loading package fifo_generator_v3_3_comp
-- Compiling entity fifo_generator_v3_3_xst
-- Compiling architecture behavioral of fifo_generator_v3_3_xst
-- Compiling package fifo_generator_v3_3_xst_comp
-- Compiling entity dist_mem_gen_v3_3
-- Compiling architecture behavioral of dist_mem_gen_v3_3
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(24849):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(24849): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(24861):          if not(endfile(meminitfile)) and i < depth then
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(24861): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(24864):             readline(meminitfile, bitline);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(24864): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(24895):       file_close(meminitfile);      
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(24895): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(24983):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(24983): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v3_3_comp
-- Loading package dist_mem_gen_v3_3_comp
-- Compiling entity dist_mem_gen_v3_3_xst
-- Compiling architecture behavioral of dist_mem_gen_v3_3_xst
-- Compiling package dist_mem_gen_v3_3_xst_comp
-- Compiling entity fifo_generator_v3_2_bhv_as
-- Compiling architecture behavioral of fifo_generator_v3_2_bhv_as
-- Compiling entity fifo_generator_v3_2_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v3_2_bhv_ss
-- Compiling entity fifo_generator_v3_2_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v3_2_bhv_preload0
-- Loading entity fifo_generator_v3_2_bhv_as
-- Loading entity fifo_generator_v3_2_bhv_ss
-- Compiling entity fifo_generator_v3_2
-- Compiling architecture behavioral of fifo_generator_v3_2
-- Compiling package fifo_generator_v3_2_comp
-- Loading package fifo_generator_v3_2_comp
-- Compiling entity fifo_generator_v3_2_xst
-- Compiling architecture behavioral of fifo_generator_v3_2_xst
-- Compiling package fifo_generator_v3_2_xst_comp
-- Compiling entity fifo_generator_v3_1_bhv_as
-- Compiling architecture behavioral of fifo_generator_v3_1_bhv_as
-- Compiling entity fifo_generator_v3_1_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v3_1_bhv_ss
-- Compiling entity fifo_generator_v3_1_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v3_1_bhv_preload0
-- Loading entity fifo_generator_v3_1_bhv_as
-- Loading entity fifo_generator_v3_1_bhv_ss
-- Compiling entity fifo_generator_v3_1
-- Compiling architecture behavioral of fifo_generator_v3_1
-- Compiling package fifo_generator_v3_1_comp
-- Loading package fifo_generator_v3_1_comp
-- Compiling entity fifo_generator_v3_1_xst
-- Compiling architecture behavioral of fifo_generator_v3_1_xst
-- Compiling package fifo_generator_v3_1_xst_comp
-- Compiling entity fifo_generator_v2_3_bhv_as
-- Compiling architecture behavioral of fifo_generator_v2_3_bhv_as
-- Compiling entity fifo_generator_v2_3_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v2_3_bhv_ss
-- Compiling entity fifo_generator_v2_3_bhv_fifo16
-- Compiling architecture behavioral of fifo_generator_v2_3_bhv_fifo16
-- Compiling entity fifo_generator_v2_3_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v2_3_bhv_preload0
-- Loading entity fifo_generator_v2_3_bhv_as
-- Loading entity fifo_generator_v2_3_bhv_ss
-- Loading entity fifo_generator_v2_3_bhv_fifo16
-- Compiling entity fifo_generator_v2_3
-- Compiling architecture behavioral of fifo_generator_v2_3
-- Compiling package fifo_generator_v2_3_comp
-- Compiling package prims_constants_v8_0
-- Compiling package pkg_div_gen_v1_0
-- Compiling package body pkg_div_gen_v1_0
-- Loading package pkg_div_gen_v1_0
-- Loading package prims_constants_v8_0
-- Compiling package prims_utils_v8_0
-- Compiling package body prims_utils_v8_0
-- Loading package prims_utils_v8_0
-- Compiling package pkg_div_repmult_v1_0
-- Compiling package body pkg_div_repmult_v1_0
-- Loading package pkg_div_repmult_v1_0
-- Compiling package pkg_baseblox_v8_0
-- Compiling package body pkg_baseblox_v8_0
-- Loading package pkg_baseblox_v8_0
-- Loading package prims_utils_v8_0
-- Loading package pkg_baseblox_v8_0
-- Compiling entity c_reg_fd_v8_0
-- Compiling architecture behavioral of C_REG_FD_V8_0
-- Compiling package c_reg_fd_v8_0_comp
-- Loading package pkg_div_repmult_v1_0
-- Loading package c_reg_fd_v8_0_comp
-- Compiling entity div_repmult_v1_0
-- Compiling architecture behavioral of div_repmult_v1_0
-- Compiling package div_repmult_v1_0_comp
-- Compiling entity sdivider_v4_0
-- Compiling architecture behavioral of sdivider_v4_0
-- Compiling package sdivider_v4_0_comp
-- Loading package pkg_div_gen_v1_0
-- Loading package div_repmult_v1_0_comp
-- Loading package sdivider_v4_0_comp
-- Compiling entity div_gen_v1_0
-- Compiling architecture behavioral of div_gen_v1_0
-- Compiling package div_gen_v1_0_comp
-- Loading package div_gen_v1_0_comp
-- Compiling entity div_gen_v1_0_xst
-- Compiling architecture behavioral of div_gen_v1_0_xst
-- Compiling package div_gen_v1_0_xst_comp
-- Compiling package floating_point_v3_0_consts
-- Loading package floating_point_v3_0_consts
-- Compiling package floating_point_pkg_v3_0
-- Compiling package body floating_point_pkg_v3_0
-- Loading package floating_point_pkg_v3_0
-- Loading package floating_point_pkg_v3_0
-- Compiling entity FLT_PT_OPERATOR_V3_0
-- Compiling architecture BEHAVIORAL of FLT_PT_OPERATOR_V3_0
-- Compiling entity FLOATING_POINT_V3_0_XST
-- Compiling architecture BEHAVIORAL of FLOATING_POINT_V3_0_XST
-- Compiling package floating_point_v3_0_xst_comp
-- Loading package floating_point_v3_0_xst_comp
-- Compiling entity floating_point_v3_0
-- Compiling architecture behavioral of floating_point_v3_0
-- Compiling package floating_point_v3_0_comp
-- Compiling entity c_reg_fd_v9_1
-- Compiling architecture behavioral of c_reg_fd_v9_1
-- Compiling package c_reg_fd_v9_1_comp
-- Loading package c_reg_fd_v9_1_comp
-- Compiling entity c_shift_ram_v9_1
-- Compiling architecture behavioral of c_shift_ram_v9_1
-- Compiling package c_shift_ram_v9_1_comp
-- Loading package c_shift_ram_v9_1_comp
-- Compiling entity c_shift_ram_v9_1_xst
-- Compiling architecture behavioral of c_shift_ram_v9_1_xst
-- Compiling package c_shift_ram_v9_1_xst_comp
-- Compiling package prims_constants_v9_0
-- Loading package prims_constants_v9_0
-- Compiling package prims_utils_v9_0
-- Compiling package body prims_utils_v9_0
-- Loading package prims_utils_v9_0
-- Compiling package pkg_baseblox_v9_0
-- Compiling package body pkg_baseblox_v9_0
-- Loading package pkg_baseblox_v9_0
-- Loading package prims_utils_v9_0
-- Loading package pkg_baseblox_v9_0
-- Compiling entity c_reg_fd_v9_0
-- Compiling architecture behavioral of c_reg_fd_v9_0
-- Compiling package c_reg_fd_v9_0_comp
-- Loading package c_reg_fd_v9_0_comp
-- Compiling entity c_shift_ram_v9_0
-- Compiling architecture behavioral of c_shift_ram_v9_0
-- Compiling package c_shift_ram_v9_0_comp
-- Loading package c_shift_ram_v9_0_comp
-- Compiling entity c_shift_ram_v9_0_xst
-- Compiling architecture behavioral of c_shift_ram_v9_0_xst
-- Compiling package c_shift_ram_v9_0_xst_comp
-- Compiling entity c_mux_bus_v9_1
-- Compiling architecture behavioral of c_mux_bus_v9_1
-- Compiling package c_mux_bus_v9_1_comp
-- Loading package c_mux_bus_v9_1_comp
-- Compiling entity c_mux_bus_v9_1_xst
-- Compiling architecture behavioral of c_mux_bus_v9_1_xst
-- Compiling package c_mux_bus_v9_1_xst_comp
-- Compiling entity c_mux_bus_v9_0
-- Compiling architecture behavioral of c_mux_bus_v9_0
-- Compiling package c_mux_bus_v9_0_comp
-- Loading package c_mux_bus_v9_0_comp
-- Compiling entity c_mux_bus_v9_0_xst
-- Compiling architecture behavioral of c_mux_bus_v9_0_xst
-- Compiling package c_mux_bus_v9_0_xst_comp
-- Compiling entity c_addsub_v9_1
-- Compiling architecture behavioral of c_addsub_v9_1
-- Compiling package c_addsub_v9_1_comp
-- Compiling entity c_compare_v9_1
-- Compiling architecture behavioral of c_compare_v9_1
-- Compiling package c_compare_v9_1_comp
-- Loading package c_addsub_v9_1_comp
-- Loading package c_compare_v9_1_comp
-- Compiling entity c_counter_binary_v9_1
-- Compiling architecture behavioral of c_counter_binary_v9_1
-- Compiling package c_counter_binary_v9_1_comp
-- Loading package c_counter_binary_v9_1_comp
-- Compiling entity c_counter_binary_v9_1_xst
-- Compiling architecture behavioral of c_counter_binary_v9_1_xst
-- Compiling package c_counter_binary_v9_1_xst_comp
-- Compiling entity c_addsub_v9_0
-- Compiling architecture behavioral of c_addsub_v9_0
-- Compiling package c_addsub_v9_0_comp
-- Compiling entity c_compare_v9_0
-- Compiling architecture behavioral of c_compare_v9_0
-- Compiling package c_compare_v9_0_comp
-- Loading package c_addsub_v9_0_comp
-- Loading package c_compare_v9_0_comp
-- Compiling entity c_counter_binary_v9_0
-- Compiling architecture behavioral of c_counter_binary_v9_0
-- Compiling package c_counter_binary_v9_0_comp
-- Loading package c_counter_binary_v9_0_comp
-- Compiling entity c_counter_binary_v9_0_xst
-- Compiling architecture behavioral of c_counter_binary_v9_0_xst
-- Compiling package c_counter_binary_v9_0_xst_comp
-- Compiling entity c_compare_v9_1_xst
-- Compiling architecture behavioral of c_compare_v9_1_xst
-- Compiling package c_compare_v9_1_xst_comp
-- Compiling package c_compare_v9_1_rtl_comp
-- Compiling package c_compare_v9_0_rtl_comp
-- Compiling entity c_compare_v9_0_xst
-- Compiling architecture behavioral of c_compare_v9_0_xst
-- Compiling package c_compare_v9_0_xst_comp
-- Compiling entity c_accum_v9_1
-- Compiling architecture behavioral of c_accum_v9_1
-- Compiling package c_accum_v9_1_comp
-- Loading package c_accum_v9_1_comp
-- Compiling entity c_accum_v9_1_xst
-- Compiling architecture behavioral of c_accum_v9_1_xst
-- Compiling package c_accum_v9_1_xst_comp
-- Compiling entity c_accum_v9_0
-- Compiling architecture behavioral of c_accum_v9_0
-- Compiling package c_accum_v9_0_comp
-- Loading package c_accum_v9_0_comp
-- Compiling entity c_accum_v9_0_xst
-- Compiling architecture behavioral of c_accum_v9_0_xst
-- Compiling package c_accum_v9_0_xst_comp
-- Compiling entity div_repmult_v1_0_xst
-- Compiling architecture behavioral of div_repmult_v1_0_xst
-- Compiling package div_repmult_v1_0_xst_comp
-- Compiling entity BLK_MEM_GEN_V2_3_output_stage
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_3_output_stage
-- Compiling entity BLK_MEM_GEN_V2_3
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_3
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(73070):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(73070): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(73072):       while (i < depth and not endfile(init_file)) loop
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(73072): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(73074):         readline(init_file, file_buffer);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(73074): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(73084):       file_close(init_file);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(73084): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling package BLK_MEM_GEN_V2_3_comp
-- Loading package BLK_MEM_GEN_V2_3_comp
-- Compiling entity BLK_MEM_GEN_V2_3_xst
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_3_xst
-- Compiling package BLK_MEM_GEN_V2_3_xst_comp
-- Compiling entity BLK_MEM_GEN_V2_2_output_stage
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_2_output_stage
-- Compiling entity BLK_MEM_GEN_V2_2
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_2
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(75123):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(75123): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(75125):       while (i < depth and not endfile(init_file)) loop
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(75125): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(75127):         readline(init_file, file_buffer);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(75127): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(75137):       file_close(init_file);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(75137): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling package BLK_MEM_GEN_V2_2_comp
-- Loading package BLK_MEM_GEN_V2_2_comp
-- Compiling entity BLK_MEM_GEN_V2_2_xst
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_2_xst
-- Compiling package BLK_MEM_GEN_V2_2_xst_comp
-- Compiling entity BLK_MEM_GEN_V2_1_output_stage
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_1_output_stage
-- Compiling entity BLK_MEM_GEN_V2_1
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_1
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(77166):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(77166): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(77168):       while (i < depth and not endfile(init_file)) loop
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(77168): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(77170):         readline(init_file, file_buffer);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(77170): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(77180):       file_close(init_file);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(77180): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling package BLK_MEM_GEN_V2_1_comp
-- Loading package BLK_MEM_GEN_V2_1_comp
-- Compiling entity BLK_MEM_GEN_V2_1_xst
-- Compiling architecture behavioral of BLK_MEM_GEN_V2_1_xst
-- Compiling package BLK_MEM_GEN_V2_1_xst_comp
-- Compiling entity BLK_MEM_GEN_V1_1_output_stage
-- Compiling architecture behavioral of BLK_MEM_GEN_V1_1_output_stage
-- Compiling entity BLK_MEM_GEN_V1_1
-- Compiling architecture behavioral of BLK_MEM_GEN_V1_1
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(79047):       file_open(init_file, C_INIT_FILE_NAME, read_mode);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(79047): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(79049):       while (i < depth and not endfile(init_file)) loop
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(79049): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(79051):         readline(init_file, file_buffer);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(79051): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(79061):       file_close(init_file);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(79061): (vcom-1283) Cannot reference file "init_file" inside pure function "init_memory".
-- Compiling entity sdivider_v4_0_xst
-- Compiling architecture behavioral of sdivider_v4_0_xst
-- Compiling package sdivider_v4_0_xst_comp
-- Compiling package pkg_sdivider_v4_0
-- Compiling package body pkg_sdivider_v4_0
-- Loading package pkg_sdivider_v4_0
-- Compiling package mult_gen_const_pkg_v8_0
-- Loading package mult_gen_const_pkg_v8_0
-- Compiling package parm_v8_0_services
-- Compiling package body parm_v8_0_services
-- Loading package parm_v8_0_services
-- Loading package parm_v8_0_services
-- Compiling package ccm_v8_0_services
-- Compiling package body ccm_v8_0_services
-- Loading package ccm_v8_0_services
-- Loading package ccm_v8_0_services
-- Compiling package mult_gen_v8_0_services
-- Compiling package body mult_gen_v8_0_services
-- Loading package mult_gen_v8_0_services
-- Loading package mult_gen_v8_0_services
-- Compiling package mult_pkg_v8_0
-- Compiling package body mult_pkg_v8_0
-- Loading package mult_pkg_v8_0
-- Loading package mult_pkg_v8_0
-- Compiling entity mult_gen_v8_0_non_seq
-- Compiling architecture behavioral of mult_gen_v8_0_non_seq
-- Compiling package mult_gen_v8_0_non_seq_comp
-- Compiling package iputils_family
-- Compiling package body iputils_family
-- Loading package iputils_family
-- Loading package mult_gen_v8_0_non_seq_comp
-- Loading package iputils_family
-- Compiling entity mult_gen_v8_0
-- Compiling architecture behavioral of mult_gen_v8_0
-- Compiling package mult_gen_v8_0_comp
-- Loading package mult_gen_v8_0_comp
-- Compiling entity mult_gen_v8_0_xst
-- Compiling architecture behavioral of mult_gen_v8_0_xst
-- Compiling package mult_gen_v8_0_xst_comp
-- Compiling package pkg_mult_gen_v9_0
-- Compiling package body pkg_mult_gen_v9_0
-- Loading package pkg_mult_gen_v9_0
-- Loading package pkg_mult_gen_v9_0
-- Compiling entity mult_gen_v9_0
-- Compiling architecture behavioral of mult_gen_v9_0
-- Compiling package mult_gen_v9_0_comp
-- Loading package mult_gen_v9_0_comp
-- Compiling entity mult_gen_v9_0_xst
-- Compiling architecture behavioral of mult_gen_v9_0_xst
-- Compiling package mult_gen_v9_0_xst_comp
-- Compiling entity c_mux_bit_v9_1
-- Compiling architecture behavioral of c_mux_bit_v9_1
-- Compiling package c_mux_bit_v9_1_comp
-- Loading package c_mux_bit_v9_1_comp
-- Compiling entity c_shift_fd_v9_1
-- Compiling architecture behavioral of c_shift_fd_v9_1
-- Compiling package c_shift_fd_v9_1_comp
-- Loading package c_shift_fd_v9_1_comp
-- Compiling entity c_shift_fd_v9_1_xst
-- Compiling architecture behavioral of c_shift_fd_v9_1_xst
-- Compiling package c_shift_fd_v9_1_xst_comp
-- Compiling entity c_mux_bit_v9_0
-- Compiling architecture behavioral of c_mux_bit_v9_0
-- Compiling package c_mux_bit_v9_0_comp
-- Loading package c_mux_bit_v9_0_comp
-- Compiling entity c_shift_fd_v9_0
-- Compiling architecture behavioral of c_shift_fd_v9_0
-- Compiling package c_shift_fd_v9_0_comp
-- Loading package c_shift_fd_v9_0_comp
-- Compiling entity c_shift_fd_v9_0_xst
-- Compiling architecture behavioral of c_shift_fd_v9_0_xst
-- Compiling package c_shift_fd_v9_0_xst_comp
-- Compiling entity c_mux_bit_v9_1_xst
-- Compiling architecture behavioral of c_mux_bit_v9_1_xst
-- Compiling package c_mux_bit_v9_1_xst_comp
-- Compiling entity c_mux_bit_v9_0_xst
-- Compiling architecture behavioral of c_mux_bit_v9_0_xst
-- Compiling package c_mux_bit_v9_0_xst_comp
-- Compiling entity c_gate_bit_v9_1
-- Compiling architecture behavioral of c_gate_bit_v9_1
-- Compiling package c_gate_bit_v9_1_comp
-- Loading package c_gate_bit_v9_1_comp
-- Compiling entity c_gate_bit_v9_1_xst
-- Compiling architecture behavioral of c_gate_bit_v9_1_xst
-- Compiling package c_gate_bit_v9_1_xst_comp
-- Compiling entity c_gate_bit_v9_0
-- Compiling architecture behavioral of c_gate_bit_v9_0
-- Compiling package c_gate_bit_v9_0_comp
-- Loading package c_gate_bit_v9_0_comp
-- Compiling entity c_gate_bit_v9_0_xst
-- Compiling architecture behavioral of c_gate_bit_v9_0_xst
-- Compiling package c_gate_bit_v9_0_xst_comp
-- Compiling entity EXAMPLE
-- Compiling architecture synth of EXAMPLE
-- Compiling entity c_addsub_v9_1_xst
-- Compiling architecture behavioral of c_addsub_v9_1_xst
-- Compiling package c_addsub_v9_1_xst_comp
-- Compiling entity c_addsub_v9_0_xst
-- Compiling architecture behavioral of c_addsub_v9_0_xst
-- Compiling package c_addsub_v9_0_xst_comp
-- Compiling entity c_twos_comp_v9_1
-- Compiling architecture behavioral of c_twos_comp_v9_1
-- Compiling package c_twos_comp_v9_1_comp
-- Loading package c_twos_comp_v9_1_comp
-- Compiling entity c_twos_comp_v9_1_xst
-- Compiling architecture behavioral of c_twos_comp_v9_1_xst
-- Compiling package c_twos_comp_v9_1_xst_comp
-- Compiling entity c_twos_comp_v9_0
-- Compiling architecture behavioral of c_twos_comp_v9_0
-- Compiling package c_twos_comp_v9_0_comp
-- Loading package c_twos_comp_v9_0_comp
-- Compiling entity c_twos_comp_v9_0_xst
-- Compiling architecture behavioral of c_twos_comp_v9_0_xst
-- Compiling package c_twos_comp_v9_0_xst_comp
-- Compiling entity c_lut_v9_1
-- Compiling architecture behavioral of c_lut_v9_1
-- Compiling package c_lut_v9_1_comp
-- Loading package c_lut_v9_1_comp
-- Compiling entity c_lut_v9_1_xst
-- Compiling architecture behavioral of c_lut_v9_1_xst
-- Compiling package c_lut_v9_1_xst_comp
-- Compiling entity c_lut_v9_0
-- Compiling architecture behavioral of c_lut_v9_0
-- Compiling package c_lut_v9_0_comp
-- Loading package c_lut_v9_0_comp
-- Compiling entity c_lut_v9_0_xst
-- Compiling architecture behavioral of c_lut_v9_0_xst
-- Compiling package c_lut_v9_0_xst_comp
-- Compiling entity dist_mem_gen_v3_2
-- Compiling architecture behavioral of dist_mem_gen_v3_2
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(95645):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(95645): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(95657):          if not(endfile(meminitfile)) and i < depth then
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(95657): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(95660):             readline(meminitfile, bitline);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(95660): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(95691):       file_close(meminitfile);      
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(95691): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(95779):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(95779): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v3_2_comp
-- Loading package dist_mem_gen_v3_2_comp
-- Compiling entity dist_mem_gen_v3_2_xst
-- Compiling architecture behavioral of dist_mem_gen_v3_2_xst
-- Compiling package dist_mem_gen_v3_2_xst_comp
-- Compiling entity dist_mem_gen_v3_1
-- Compiling architecture behavioral of dist_mem_gen_v3_1
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(96822):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(96822): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(96834):          if not(endfile(meminitfile)) and i < depth then
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(96834): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(96837):             readline(meminitfile, bitline);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(96837): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(96868):       file_close(meminitfile);      
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(96868): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(96956):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(96956): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v3_1_comp
-- Loading package dist_mem_gen_v3_1_comp
-- Compiling entity dist_mem_gen_v3_1_xst
-- Compiling architecture behavioral of dist_mem_gen_v3_1_xst
-- Compiling package dist_mem_gen_v3_1_xst_comp
-- Compiling entity dist_mem_gen_v2_1
-- Compiling architecture behavioral of dist_mem_gen_v2_1
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(97963):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(97963): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(97975):          if not(endfile(meminitfile)) and i < depth then
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(97975): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(97978):             readline(meminitfile, bitline);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(97978): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(98009):       file_close(meminitfile);      
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(98009): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(98097):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(98097): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v2_1_comp
-- Loading package dist_mem_gen_v2_1_comp
-- Compiling entity dist_mem_gen_v2_1_xst
-- Compiling architecture behavioral of dist_mem_gen_v2_1_xst
-- Compiling package dist_mem_gen_v2_1_xst_comp
-- Compiling entity fifo_generator_v2_2_bhv_as
-- Compiling architecture behavioral of fifo_generator_v2_2_bhv_as
-- Compiling entity fifo_generator_v2_2_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v2_2_bhv_ss
-- Compiling entity fifo_generator_v2_2_bhv_fifo16
-- Compiling architecture behavioral of fifo_generator_v2_2_bhv_fifo16
-- Compiling entity fifo_generator_v2_2_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v2_2_bhv_preload0
-- Loading entity fifo_generator_v2_2_bhv_as
-- Loading entity fifo_generator_v2_2_bhv_ss
-- Loading entity fifo_generator_v2_2_bhv_fifo16
-- Compiling entity fifo_generator_v2_2
-- Compiling architecture behavioral of fifo_generator_v2_2
-- Compiling package fifo_generator_v2_2_comp
-- Compiling entity fifo_generator_v2_1_bhv_as
-- Compiling architecture behavioral of fifo_generator_v2_1_bhv_as
-- Compiling entity fifo_generator_v2_1_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v2_1_bhv_ss
-- Compiling entity fifo_generator_v2_1_bhv_fifo16
-- Compiling architecture behavioral of fifo_generator_v2_1_bhv_fifo16
-- Compiling entity fifo_generator_v2_1_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v2_1_bhv_preload0
-- Loading entity fifo_generator_v2_1_bhv_as
-- Loading entity fifo_generator_v2_1_bhv_ss
-- Loading entity fifo_generator_v2_1_bhv_fifo16
-- Compiling entity fifo_generator_v2_1
-- Compiling architecture behavioral of fifo_generator_v2_1
-- Compiling package fifo_generator_v2_1_comp
-- Compiling entity c_shift_ram_v8_0
-- Compiling architecture behavioral of C_SHIFT_RAM_V8_0
-- Compiling package c_shift_ram_v8_0_comp
-- Loading package c_shift_ram_v8_0_comp
-- Compiling entity c_shift_ram_v8_0_xst
-- Compiling architecture behavioral of c_shift_ram_v8_0_xst
-- Compiling package c_shift_ram_v8_0_xst_comp
-- Compiling entity c_mux_bus_v8_0
-- Compiling architecture behavioral of C_MUX_BUS_V8_0
-- Compiling package c_mux_bus_v8_0_comp
-- Loading package c_mux_bus_v8_0_comp
-- Compiling entity c_mux_bus_v8_0_xst
-- Compiling architecture behavioral of c_mux_bus_v8_0_xst
-- Compiling package c_mux_bus_v8_0_xst_comp
-- Compiling entity c_addsub_v8_0
-- Compiling architecture behavioral of c_addsub_v8_0
-- Compiling package c_addsub_v8_0_comp
-- Compiling entity C_COMPARE_V8_0
-- Compiling architecture behavioral of C_COMPARE_V8_0
-- Compiling package c_compare_v8_0_comp
-- Loading package c_addsub_v8_0_comp
-- Loading package c_compare_v8_0_comp
-- Compiling entity c_counter_binary_v8_0
-- Compiling architecture behavioral of C_COUNTER_BINARY_V8_0
-- Compiling package c_counter_binary_v8_0_comp
-- Loading package c_counter_binary_v8_0_comp
-- Compiling entity c_counter_binary_v8_0_xst
-- Compiling architecture behavioral of c_counter_binary_v8_0_xst
-- Compiling package c_counter_binary_v8_0_xst_comp
-- Compiling entity c_compare_v8_0_xst
-- Compiling architecture behavioral of c_compare_v8_0_xst
-- Compiling package c_compare_v8_0_xst_comp
-- Compiling entity c_accum_v8_0
-- Compiling architecture behavioral of c_accum_v8_0
-- Compiling package c_accum_v8_0_comp
-- Loading package c_accum_v8_0_comp
-- Compiling entity c_accum_v8_0_xst
-- Compiling architecture behavioral of c_accum_v8_0_xst
-- Compiling package c_accum_v8_0_xst_comp
-- Compiling entity c_mux_bit_v8_0
-- Compiling architecture behavioral of C_MUX_BIT_V8_0
-- Compiling package c_mux_bit_v8_0_comp
-- Loading package c_mux_bit_v8_0_comp
-- Compiling entity c_shift_fd_v8_0
-- Compiling architecture behavioral of c_shift_fd_v8_0
-- Compiling package c_shift_fd_v8_0_comp
-- Loading package c_shift_fd_v8_0_comp
-- Compiling entity c_shift_fd_v8_0_xst
-- Compiling architecture behavioral of c_shift_fd_v8_0_xst
-- Compiling package c_shift_fd_v8_0_xst_comp
-- Compiling entity c_mux_bit_v8_0_xst
-- Compiling architecture behavioral of c_mux_bit_v8_0_xst
-- Compiling package c_mux_bit_v8_0_xst_comp
-- Compiling entity c_gate_bit_v8_0
-- Compiling architecture behavioral of C_GATE_BIT_V8_0
-- Compiling package c_gate_bit_v8_0_comp
-- Loading package c_gate_bit_v8_0_comp
-- Compiling entity c_gate_bit_v8_0_xst
-- Compiling architecture behavioral of c_gate_bit_v8_0_xst
-- Compiling package c_gate_bit_v8_0_xst_comp
-- Compiling entity c_addsub_v8_0_xst
-- Compiling architecture behavioral of c_addsub_v8_0_xst
-- Compiling package c_addsub_v8_0_xst_comp
-- Compiling entity c_twos_comp_v8_0
-- Compiling architecture behavioral of c_twos_comp_v8_0
-- Compiling package c_twos_comp_v8_0_comp
-- Loading package c_twos_comp_v8_0_comp
-- Compiling entity c_twos_comp_v8_0_xst
-- Compiling architecture behavioral of c_twos_comp_v8_0_xst
-- Compiling package c_twos_comp_v8_0_xst_comp
-- Compiling entity c_reg_fd_v8_0_xst
-- Compiling architecture behavioral of c_reg_fd_v8_0_xst
-- Compiling package c_reg_fd_v8_0_xst_comp
-- Compiling entity c_lut_v8_0
-- Compiling architecture behavioral of c_lut_v8_0
-- Compiling package c_lut_v8_0_comp
-- Loading package c_lut_v8_0_comp
-- Compiling entity c_lut_v8_0_xst
-- Compiling architecture behavioural of c_lut_v8_0_xst
-- Compiling package c_lut_v8_0_xst_comp
-- Compiling package blkmemdp_pkg_v6_3
-- Compiling package body blkmemdp_pkg_v6_3
-- Loading package blkmemdp_pkg_v6_3
-- Compiling package ul_utils
-- Compiling package body ul_utils
-- Loading package ul_utils
-- Compiling package MATH_INT
-- Compiling package body MATH_INT
-- Loading package MATH_INT
-- Loading package ul_utils
-- Compiling package BLKMEMDP_MEM_INIT_FILE_PACK_V6_3
-- Compiling package body BLKMEMDP_MEM_INIT_FILE_PACK_V6_3
-- Loading package BLKMEMDP_MEM_INIT_FILE_PACK_V6_3
-- Loading package VITAL_Timing
-- Loading package BLKMEMDP_MEM_INIT_FILE_PACK_V6_3
-- Loading package blkmemdp_pkg_v6_3
-- Compiling entity blkmemdp_v6_3
-- Compiling architecture behavioral of blkmemdp_v6_3
-- Compiling package blkmemdp_v6_3_comp
-- Loading package blkmemdp_v6_3_comp
-- Compiling entity blkmemdp_v6_3_xst
-- Compiling architecture xilinx of blkmemdp_v6_3_xst
-- Compiling package blkmemdp_v6_3_xst_comp
-- Compiling package blkmemdp_v6_3_services
-- Compiling package body blkmemdp_v6_3_services
-- Loading package blkmemdp_v6_3_services
-- Compiling entity dist_mem_gen_v1_1
-- Compiling architecture behavioral of dist_mem_gen_v1_1
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(128972):       file_open(mif_status, meminitfile, filename, read_mode);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(128972): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(128984):          if not(endfile(meminitfile)) and i < depth then
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(128984): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(128987):             readline(meminitfile, bitline);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(128987): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(129018):       file_close(meminitfile);      
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(129018): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_mif".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(129106):          memory_content := read_mif(filename, def_data, depth, width);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(129106): (vcom-1284) Cannot call side-effect function "read_mif" from pure function "init_mem".
-- Compiling package dist_mem_gen_v1_1_comp
-- Loading package dist_mem_gen_v1_1_comp
-- Compiling entity dist_mem_gen_v1_1_xst
-- Compiling architecture behavioral of dist_mem_gen_v1_1_xst
-- Compiling package dist_mem_gen_v1_1_xst_comp
-- Compiling package blkmemsp_pkg_v6_2
-- Compiling package body blkmemsp_pkg_v6_2
-- Loading package blkmemsp_pkg_v6_2
-- Compiling package mem_init_file_pack_v6_2
-- Compiling package body mem_init_file_pack_v6_2
-- Loading package mem_init_file_pack_v6_2
-- Loading package mem_init_file_pack_v6_2
-- Loading package blkmemsp_pkg_v6_2
-- Compiling entity blkmemsp_v6_2
-- Compiling architecture behavioral of blkmemsp_v6_2
-- Compiling package blkmemsp_v6_2_comp
-- Loading package blkmemsp_v6_2_comp
-- Compiling entity blkmemsp_v6_2_xst
-- Compiling architecture xilinx of blkmemsp_v6_2_xst
-- Compiling package blkmemsp_v6_2_xst_comp
-- Compiling package blkmemdp_pkg_v6_2
-- Compiling package body blkmemdp_pkg_v6_2
-- Loading package blkmemdp_pkg_v6_2
-- Compiling package BLKMEMDP_MEM_INIT_FILE_PACK_V6_2
-- Compiling package body BLKMEMDP_MEM_INIT_FILE_PACK_V6_2
-- Loading package BLKMEMDP_MEM_INIT_FILE_PACK_V6_2
-- Loading package BLKMEMDP_MEM_INIT_FILE_PACK_V6_2
-- Loading package blkmemdp_pkg_v6_2
-- Compiling entity blkmemdp_v6_2
-- Compiling architecture behavioral of blkmemdp_v6_2
-- Compiling package blkmemdp_v6_2_comp
-- Loading package blkmemdp_v6_2_comp
-- Compiling entity blkmemdp_v6_2_xst
-- Compiling architecture xilinx of blkmemdp_v6_2_xst
-- Compiling package blkmemdp_v6_2_xst_comp
-- Compiling package blkmemdp_v6_2_services
-- Compiling package body blkmemdp_v6_2_services
-- Loading package blkmemdp_v6_2_services
-- Compiling package prims_constants_v4_0
-- Compiling package prims_utils_v4_0
-- Loading package prims_constants_v4_0
-- Compiling package body prims_utils_v4_0
-- Loading package prims_utils_v4_0
-- Loading package prims_utils_v4_0
-- Compiling entity PIPELINE_V4_0
-- Compiling architecture behavioral of PIPELINE_V4_0
-- Compiling entity lfsr_v2_0_dvunit_bhv
-- Compiling architecture xilinx of lfsr_v2_0_dvunit_bhv
-- Compiling entity lfsr_v2_0
-- Compiling architecture behavioral of lfsr_v2_0
-- Compiling package lfsr_v2_0_comp
-- Compiling package sync_fifo_pkg_v3_0
-- Compiling package body sync_fifo_pkg_v3_0
-- Loading package sync_fifo_pkg_v3_0
-- Loading package sync_fifo_pkg_v3_0
-- Compiling entity sync_fifo_v3_0
-- Compiling architecture behavioral of sync_fifo_v3_0
-- Compiling package sync_fifo_v3_0_comp
-- Compiling entity async_fifo_v6_1
-- Compiling architecture behavioral of async_fifo_v6_1
-- Compiling package async_fifo_v6_1_comp
-- Compiling package sync_fifo_pkg_v5_0
-- Compiling package body sync_fifo_pkg_v5_0
-- Loading package sync_fifo_pkg_v5_0
-- Compiling package iputils_math
-- Compiling package body iputils_math
-- Loading package iputils_math
-- Loading package sync_fifo_pkg_v5_0
-- Loading package iputils_math
-- Compiling entity sync_fifo_v5_0
-- Compiling architecture behavioral of sync_fifo_v5_0
-- Compiling package sync_fifo_v5_0_comp
-- Loading package sync_fifo_v5_0_comp
-- Compiling entity sync_fifo_v5_0_xst
-- Compiling architecture xilinx of sync_fifo_v5_0_xst
-- Compiling package sync_fifo_v5_0_xst_comp
-- Compiling entity async_fifo_v6_0
-- Compiling architecture behavioral of async_fifo_v6_0
-- Compiling package async_fifo_v6_0_comp
-- Compiling entity async_fifo_v5_1
-- Compiling architecture behavioral of async_fifo_v5_1
-- Compiling package async_fifo_v5_1_comp
-- Compiling package iputils_mem87
-- Compiling package body iputils_mem87
-- Loading package iputils_mem87
-- Compiling package iputils_slv
-- Compiling package body iputils_slv
-- Loading package iputils_slv
-- Compiling package cam_v4_0_pkg
-- Compiling package body cam_v4_0_pkg
-- Loading package cam_v4_0_pkg
-- Loading package cam_v4_0_pkg
-- Loading package iputils_mem87
-- Loading package iputils_slv
-- Compiling entity cam_v4_0
-- Compiling architecture behavioral of cam_v4_0
-- Compiling package cam_v4_0_comp
-- Compiling package sync_fifo_pkg_v4_0
-- Compiling package body sync_fifo_pkg_v4_0
-- Loading package sync_fifo_pkg_v4_0
-- Loading package sync_fifo_pkg_v4_0
-- Compiling entity sync_fifo_v4_0
-- Compiling architecture behavioral of sync_fifo_v4_0
-- Compiling package sync_fifo_v4_0_comp
-- Compiling entity lfsr_v3_0_dvunit_bhv
-- Compiling architecture xilinx of lfsr_v3_0_dvunit_bhv
-- Compiling entity lfsr_v3_0
-- Compiling architecture behavioral of lfsr_v3_0
-- Compiling package lfsr_v3_0_comp
-- Compiling entity async_fifo_v5_0
-- Compiling architecture behavioral of async_fifo_v5_0
-- Compiling package async_fifo_v5_0_comp
-- Compiling package MEM_INIT_FILE_PACK_V5_0
-- Compiling package body MEM_INIT_FILE_PACK_V5_0
-- Loading package MEM_INIT_FILE_PACK_V5_0
-- Compiling entity C_REG_FD_V4_0
-- Compiling architecture behavioral of C_REG_FD_V4_0
-- Compiling package c_reg_fd_v4_0_comp
-- Loading package MEM_INIT_FILE_PACK_V5_0
-- Loading package c_reg_fd_v4_0_comp
-- Compiling entity C_DIST_MEM_V5_0
-- Compiling architecture behavioral of C_DIST_MEM_V5_0
-- Compiling package c_dist_mem_v5_0_comp
-- Compiling package blkmemdp_pkg_v4_0
-- Compiling package body blkmemdp_pkg_v4_0
-- Loading package blkmemdp_pkg_v4_0
-- Compiling package MEM_INIT_FILE_PACK_V4_0
-- Compiling package body MEM_INIT_FILE_PACK_V4_0
-- Loading package MEM_INIT_FILE_PACK_V4_0
-- Loading package MEM_INIT_FILE_PACK_V4_0
-- Loading package blkmemdp_pkg_v4_0
-- Compiling entity blkmemdp_v4_0
-- Compiling architecture behavioral of blkmemdp_v4_0
-- Compiling package blkmemdp_v4_0_comp
-- Compiling entity C_ADDSUB_V4_0
-- Compiling architecture behavioral of C_ADDSUB_V4_0
-- Compiling package c_addsub_v4_0_comp
-- Compiling entity C_COMPARE_V4_0
-- Compiling architecture behavioral of C_COMPARE_V4_0
-- Compiling package c_compare_v4_0_comp
-- Compiling entity C_MUX_BUS_V4_0
-- Compiling architecture behavioral of C_MUX_BUS_V4_0
-- Compiling package c_mux_bus_v4_0_comp
-- Loading package c_addsub_v4_0_comp
-- Loading package c_compare_v4_0_comp
-- Loading package c_mux_bus_v4_0_comp
-- Compiling entity C_COUNTER_BINARY_V4_0
-- Compiling architecture behavioral of C_COUNTER_BINARY_V4_0
-- Compiling package c_counter_binary_v4_0_comp
-- Compiling entity C_GATE_BUS_V4_0
-- Compiling architecture behavioral of C_GATE_BUS_V4_0
-- Compiling package c_gate_bus_v4_0_comp
-- Compiling entity C_GATE_BIT_V4_0
-- Compiling architecture behavioral of C_GATE_BIT_V4_0
-- Compiling package c_gate_bit_v4_0_comp
-- Compiling package prims_comps_v4_0
-- Compiling package async_fifo_v4_0_pkg
-- Compiling package body async_fifo_v4_0_pkg
-- Loading package async_fifo_v4_0_pkg
-- Compiling package async_fifo_v4_0_components
-- Loading package c_dist_mem_v5_0_comp
-- Loading package blkmemdp_v4_0_comp
-- Compiling entity memory_v4
-- Compiling architecture behavioral of memory_v4
-- Compiling entity full_flag_reg_v4
-- Compiling architecture behavioral of full_flag_reg_v4
-- Compiling entity empty_flag_reg_v4
-- Compiling architecture behavioral of empty_flag_reg_v4
-- Compiling entity almst_full_v4
-- Compiling architecture behavioral of almst_full_v4
-- Compiling entity almst_empty_v4
-- Compiling architecture behavioral of almst_empty_v4
-- Loading package c_counter_binary_v4_0_comp
-- Compiling entity bcount_up_ainit_v4
-- Compiling architecture behavioral of bcount_up_ainit_v4
-- Loading package c_gate_bus_v4_0_comp
-- Compiling entity binary_to_gray_v4
-- Compiling architecture behavioral of binary_to_gray_v4
-- Compiling entity eq_compare_v4
-- Compiling architecture behavioral of eq_compare_v4
-- Compiling entity reg_ainit_v4
-- Compiling architecture behavioral of reg_ainit_v4
-- Loading package c_gate_bit_v4_0_comp
-- Compiling entity and_a_b_v4
-- Compiling architecture behavioral of and_a_b_v4
-- Compiling entity or_a_b_v4
-- Compiling architecture behavioral of or_a_b_v4
-- Compiling entity and_a_notb_v4
-- Compiling architecture behavioral of and_a_notb_v4
-- Compiling entity and_a_notb_fd_v4
-- Compiling architecture behavioral of and_a_notb_fd_v4
-- Compiling entity nand_a_notb_fd_v4
-- Compiling architecture behavioral of nand_a_notb_fd_v4
-- Compiling entity and_a_b_notc_v4
-- Compiling architecture behavioral of and_a_b_notc_v4
-- Compiling entity and_a_b_c_notd_v4
-- Compiling architecture behavioral of and_a_b_c_notd_v4
-- Compiling entity or_fd_v4
-- Compiling architecture behavioral of or_fd_v4
-- Compiling entity and_fd_v4
-- Compiling architecture behavioral of and_fd_v4
-- Compiling entity nand_fd_v4
-- Compiling architecture behavioral of nand_fd_v4
-- Compiling entity or3_fd_v4
-- Compiling architecture behavioral of or3_fd_v4
-- Loading package async_fifo_v4_0_components
-- Compiling entity count_sub_reg_v4
-- Compiling architecture behavioral of count_sub_reg_v4
-- Compiling entity xor_gate_bit_v4
-- Compiling architecture behavioral of xor_gate_bit_v4
-- Compiling entity gray_to_binary_v4
-- Compiling architecture behavioral of gray_to_binary_v4
-- Compiling entity fifoctlr_ns_v4
-- Compiling architecture behavioral of fifoctlr_ns_v4
-- Loading package prims_comps_v4_0
-- Loading package async_fifo_v4_0_pkg
-- Compiling entity async_fifo_v4_0
-- Compiling architecture behavioral of async_fifo_v4_0
-- Compiling package async_fifo_v4_0_comp
-- Compiling entity fifo_generator_v2_0_bhv_as
-- Compiling architecture behavioral of fifo_generator_v2_0_bhv_as
-- Compiling entity fifo_generator_v2_0_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v2_0_bhv_ss
-- Compiling entity fifo_generator_v2_0_bhv_fifo16
-- Compiling architecture behavioral of fifo_generator_v2_0_bhv_fifo16
-- Loading entity fifo_generator_v2_0_bhv_as
-- Loading entity fifo_generator_v2_0_bhv_ss
-- Compiling entity fifo_generator_v2_0
-- Compiling architecture behavioral of fifo_generator_v2_0
-- Compiling package fifo_generator_v2_0_comp
-- Compiling entity fifo_generator_v1_1_bhv_as
-- Compiling architecture behavioral of fifo_generator_v1_1_bhv_as
-- Compiling entity fifo_generator_v1_1_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v1_1_bhv_ss
-- Compiling entity fifo_generator_v1_1_bhv_fifo16
-- Compiling architecture behavioral of fifo_generator_v1_1_bhv_fifo16
-- Loading entity fifo_generator_v1_1_bhv_as
-- Loading entity fifo_generator_v1_1_bhv_ss
-- Compiling entity fifo_generator_v1_1
-- Compiling architecture behavioral of fifo_generator_v1_1
-- Compiling package fifo_generator_v1_1_comp
-- Compiling entity fifo_generator_v1_0_bhv_as
-- Compiling architecture behavioral of fifo_generator_v1_0_bhv_as
-- Compiling entity fifo_generator_v1_0_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v1_0_bhv_ss
-- Compiling entity fifo_generator_v1_0_bhv_fifo16
-- Compiling architecture behavioral of fifo_generator_v1_0_bhv_fifo16
-- Loading entity fifo_generator_v1_0_bhv_as
-- Loading entity fifo_generator_v1_0_bhv_ss
-- Compiling entity fifo_generator_v1_0
-- Compiling architecture behavioral of fifo_generator_v1_0
-- Compiling package fifo_generator_v1_0_comp
-- Compiling package cam_v5_1_pkg
-- Compiling package body cam_v5_1_pkg
-- Loading package cam_v5_1_pkg
-- Loading package cam_v5_1_pkg
-- Compiling entity cam_v5_1
-- Compiling architecture behavioral of cam_v5_1
-- Compiling package cam_v5_1_comp
-- Compiling package cam_v5_0_pkg
-- Compiling package body cam_v5_0_pkg
-- Loading package cam_v5_0_pkg
-- Loading package cam_v5_0_pkg
-- Compiling entity cam_v5_0
-- Compiling architecture behavioral of cam_v5_0
-- Compiling package cam_v5_0_comp
-- Compiling package blkmemdp_pkg_v6_1
-- Compiling package body blkmemdp_pkg_v6_1
-- Loading package blkmemdp_pkg_v6_1
-- Compiling package BLKMEMDP_MEM_INIT_FILE_PACK_V6_1
-- Compiling package body BLKMEMDP_MEM_INIT_FILE_PACK_V6_1
-- Loading package BLKMEMDP_MEM_INIT_FILE_PACK_V6_1
-- Loading package BLKMEMDP_MEM_INIT_FILE_PACK_V6_1
-- Loading package blkmemdp_pkg_v6_1
-- Compiling entity blkmemdp_v6_1
-- Compiling architecture behavioral of blkmemdp_v6_1
-- Compiling package blkmemdp_v6_1_comp
-- Loading package blkmemdp_v6_1_comp
-- Compiling entity blkmemdp_v6_1_xst
-- Compiling architecture xilinx of blkmemdp_v6_1_xst
-- Compiling package blkmemdp_v6_1_xst_comp
-- Compiling package blkmemdp_v6_1_services
-- Compiling package body blkmemdp_v6_1_services
-- Loading package blkmemdp_v6_1_services
-- Compiling package blkmemsp_pkg_v6_1
-- Compiling package body blkmemsp_pkg_v6_1
-- Loading package blkmemsp_pkg_v6_1
-- Compiling package MEM_INIT_FILE_PACK_V6_1
-- Compiling package body MEM_INIT_FILE_PACK_V6_1
-- Loading package MEM_INIT_FILE_PACK_V6_1
-- Loading package MEM_INIT_FILE_PACK_V6_1
-- Loading package blkmemsp_pkg_v6_1
-- Compiling entity blkmemsp_v6_1
-- Compiling architecture behavioral of blkmemsp_v6_1
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package blkmemsp_pkg_v6_1
-- Compiling package blkmemsp_v6_1_comp
-- Loading package blkmemsp_v6_1_comp
-- Compiling entity blkmemsp_v6_1_xst
-- Compiling architecture xilinx of blkmemsp_v6_1_xst
-- Compiling package blkmemsp_v6_1_xst_comp
-- Compiling package blkmemdp_v6_0_services
-- Compiling package body blkmemdp_v6_0_services
-- Loading package blkmemdp_v6_0_services
-- Compiling package blkmemsp_pkg_v6_0
-- Compiling package body blkmemsp_pkg_v6_0
-- Loading package blkmemsp_pkg_v6_0
-- Loading package ul_utils
-- Compiling package MEM_INIT_FILE_PACK_V6_0
-- Compiling package body MEM_INIT_FILE_PACK_V6_0
-- Loading package MEM_INIT_FILE_PACK_V6_0
-- Loading package MEM_INIT_FILE_PACK_V6_0
-- Loading package iputils_conv
-- Loading package blkmemsp_pkg_v6_0
-- Compiling entity blkmemsp_v6_0
-- Compiling architecture behavioral of blkmemsp_v6_0
-- Compiling package blkmemsp_v6_0_comp
-- Compiling package blkmemdp_v5_0_services
-- Compiling package body blkmemdp_v5_0_services
-- Loading package blkmemdp_v5_0_services
-- Compiling package blkmemsp_pkg_v5_0
-- Compiling package body blkmemsp_pkg_v5_0
-- Loading package blkmemsp_pkg_v5_0
-- Loading package MEM_INIT_FILE_PACK_V5_0
-- Loading package blkmemsp_pkg_v5_0
-- Compiling entity blkmemsp_v5_0
-- Compiling architecture behavioral of blkmemsp_v5_0
-- Compiling package blkmemsp_v5_0_comp
-- Compiling package prims_constants_v5_0
-- Compiling package prims_utils_v5_0
-- Loading package NUMERIC_STD
-- Loading package prims_constants_v5_0
-- Compiling package body prims_utils_v5_0
-- Loading package prims_utils_v5_0
-- Loading package prims_utils_v5_0
-- Compiling entity PIPELINE_V5_0
-- Compiling architecture behavioral of PIPELINE_V5_0
-- Compiling entity C_REG_FD_V5_0
-- Compiling architecture behavioral of C_REG_FD_V5_0
-- Compiling package c_reg_fd_v5_0_comp
-- Loading package c_reg_fd_v5_0_comp
-- Compiling entity C_DIST_MEM_V5_1
-- Compiling architecture behavioral of C_DIST_MEM_V5_1
-- Compiling package c_dist_mem_v5_1_comp
-- Compiling package blkmemdp_pkg_v3_2
-- Compiling package body blkmemdp_pkg_v3_2
-- Loading package blkmemdp_pkg_v3_2
-- Compiling package MEM_INIT_FILE_PACK_V3_2
-- Compiling package body MEM_INIT_FILE_PACK_V3_2
-- Loading package MEM_INIT_FILE_PACK_V3_2
-- Loading package VITAL_Timing
-- Loading package MEM_INIT_FILE_PACK_V3_2
-- Loading package blkmemdp_pkg_v3_2
-- Compiling entity blkmemdp_v3_2
-- Compiling architecture behavioral of blkmemdp_v3_2
-- Compiling package blkmemdp_v3_2_comp
-- Compiling package blkmemsp_pkg_v3_2
-- Compiling package body blkmemsp_pkg_v3_2
-- Loading package blkmemsp_pkg_v3_2
-- Loading package blkmemsp_pkg_v3_2
-- Compiling entity blkmemsp_v3_2
-- Compiling architecture behavioral of blkmemsp_v3_2
-- Compiling package blkmemsp_v3_2_comp
-- Compiling package blkmemdp_v4_0_services
-- Compiling package body blkmemdp_v4_0_services
-- Loading package blkmemdp_v4_0_services
-- Compiling package blkmemsp_pkg_v4_0
-- Compiling package body blkmemsp_pkg_v4_0
-- Loading package blkmemsp_pkg_v4_0
-- Loading package MEM_INIT_FILE_PACK_V4_0
-- Loading package blkmemsp_pkg_v4_0
-- Compiling entity blkmemsp_v4_0
-- Compiling architecture behavioral of blkmemsp_v4_0
-- Compiling package blkmemsp_v4_0_comp
-- Compiling package prims_constants_v7_0
-- Compiling package prims_utils_v7_0
-- Loading package prims_constants_v7_0
-- Compiling package body prims_utils_v7_0
-- Loading package prims_utils_v7_0
-- Loading package prims_utils_v7_0
-- Compiling entity PIPELINE_V7_0
-- Compiling architecture behavioral of PIPELINE_V7_0
-- Compiling entity C_REG_FD_V7_0
-- Compiling architecture behavioral of C_REG_FD_V7_0
-- Compiling package c_reg_fd_v7_0_comp
-- Loading package iputils_mem87
-- Loading package c_reg_fd_v7_0_comp
-- Compiling entity C_DIST_MEM_V7_1
-- Compiling architecture behavioral of C_DIST_MEM_V7_1
-- Compiling package c_dist_mem_v7_1_comp
-- Loading package c_dist_mem_v7_1_comp
-- Compiling entity c_dist_mem_v7_1_xst
-- Compiling architecture xilinx of c_dist_mem_v7_1_xst
-- Loading package prims_constants_v8_0
-- Compiling package c_dist_mem_v7_1_xst_comp
-- Compiling package family
-- Compiling package body family
-- Loading package family
-- Loading package family
-- Compiling package c_dist_mem_v7_1_services
-- Compiling package body c_dist_mem_v7_1_services
-- Loading package c_dist_mem_v7_1_services
-- Compiling package c_dist_mem_v7_0_services
-- Compiling package body c_dist_mem_v7_0_services
-- Loading package c_dist_mem_v7_0_services
-- Compiling package prims_constants_v6_0
-- Loading package prims_constants_v6_0
-- Compiling package c_dist_mem_v6_0_services
-- Compiling package body c_dist_mem_v6_0_services
-- Loading package c_dist_mem_v6_0_services
-- Loading package prims_constants_v4_0
-- Loading package prims_utils_v4_0
-- Loading package c_reg_fd_v4_0_comp
-- Compiling entity C_DIST_MEM_V4_1
-- Compiling architecture behavioral of C_DIST_MEM_V4_1
-- Compiling package c_dist_mem_v4_1_comp
-- Compiling entity C_DIST_MEM_V4_0
-- Compiling architecture behavioral of C_DIST_MEM_V4_0
-- Compiling package c_dist_mem_v4_0_comp
-- Compiling package prims_constants_v2_0
-- Compiling package prims_utils_v2_0
-- Loading package std_logic_arith
-- Loading package prims_constants_v2_0
-- Compiling package body prims_utils_v2_0
-- Loading package prims_utils_v2_0
-- Loading package prims_utils_v2_0
-- Compiling entity PIPELINE_V2_0
-- Compiling architecture behavioral of PIPELINE_V2_0
-- Compiling entity C_REG_LD_V2_0
-- Compiling architecture behavioral of C_REG_LD_V2_0
-- Compiling package c_reg_ld_v2_0_comp
-- Compiling entity C_MUX_SLICE_BUFT_V2_0
-- Compiling architecture behavioral of C_MUX_SLICE_BUFT_V2_0
-- Compiling package c_mux_slice_buft_v2_0_comp
-- Compiling entity C_REG_FD_V2_0
-- Compiling architecture behavioral of C_REG_FD_V2_0
-- Compiling package c_reg_fd_v2_0_comp
-- Loading package c_reg_fd_v2_0_comp
-- Compiling entity C_GATE_BIT_BUS_V2_0
-- Compiling architecture behavioral of C_GATE_BIT_BUS_V2_0
-- Compiling package c_gate_bit_bus_v2_0_comp
-- Compiling entity C_SHIFT_RAM_V2_0
-- Compiling architecture behavioral of C_SHIFT_RAM_V2_0
-- Compiling package c_shift_ram_v2_0_comp
-- Compiling package prims_comps_v2_0
-- Loading package prims_comps_v2_0
-- Compiling entity C_LUT_V2_0
-- Compiling architecture behavioral of C_LUT_V2_0
-- Compiling configuration cfg_beh
-- Loading entity C_LUT_V2_0
-- Loading architecture behavioral of C_LUT_V2_0
-- Compiling entity C_GATE_BIT_V2_0
-- Compiling architecture behavioral of C_GATE_BIT_V2_0
-- Compiling package c_gate_bit_v2_0_comp
-- Compiling entity C_MUX_SLICE_BUFE_V2_0
-- Compiling architecture behavioral of C_MUX_SLICE_BUFE_V2_0
-- Compiling package c_mux_slice_bufe_v2_0_comp
-- Compiling entity C_TWOS_COMP_V2_0
-- Compiling architecture behavioral of C_TWOS_COMP_V2_0
-- Compiling package c_twos_comp_v2_0_comp
-- Compiling entity C_GATE_BUS_V2_0
-- Compiling architecture behavioral of C_GATE_BUS_V2_0
-- Compiling package c_gate_bus_v2_0_comp
-- Compiling entity C_MUX_BIT_V2_0
-- Compiling architecture behavioral of C_MUX_BIT_V2_0
-- Compiling package c_mux_bit_v2_0_comp
-- Loading package c_mux_bit_v2_0_comp
-- Compiling entity C_SHIFT_FD_V2_0
-- Compiling architecture behavioral of c_shift_fd_v2_0
-- Compiling package c_shift_fd_v2_0_comp
-- Compiling entity C_DIST_MEM_V2_0
-- Compiling architecture behavioral of C_DIST_MEM_V2_0
-- Compiling package c_dist_mem_v2_0_comp
-- Compiling entity C_ADDSUB_V2_0
-- Compiling architecture behavioral of C_ADDSUB_V2_0
-- Compiling package c_addsub_v2_0_comp
-- Loading package c_addsub_v2_0_comp
-- Compiling entity C_ACCUM_V2_0
-- Compiling architecture behavioral of C_ACCUM_V2_0
-- Compiling package c_accum_v2_0_comp
-- Compiling entity C_COMPARE_V2_0
-- Compiling architecture behavioral of C_COMPARE_V2_0
-- Compiling package c_compare_v2_0_comp
-- Compiling entity C_MUX_BUS_V2_0
-- Compiling architecture behavioral of C_MUX_BUS_V2_0
-- Compiling package c_mux_bus_v2_0_comp
-- Loading package c_compare_v2_0_comp
-- Loading package c_mux_bus_v2_0_comp
-- Compiling entity C_COUNTER_BINARY_V2_0
-- Compiling architecture behavioral of C_COUNTER_BINARY_V2_0
-- Compiling package c_counter_binary_v2_0_comp
-- Compiling entity C_DECODE_BINARY_V2_0
-- Compiling architecture behavioral of C_DECODE_BINARY_V2_0
-- Compiling package c_decode_binary_v2_0_comp
-- Compiling entity C_ADDSUB_V7_0
-- Compiling architecture behavioral of C_ADDSUB_V7_0
-- Compiling package c_addsub_v7_0_comp
-- Compiling entity C_COMPARE_V7_0
-- Compiling architecture behavioral of C_COMPARE_V7_0
-- Compiling package c_compare_v7_0_comp
-- Compiling entity C_MUX_BUS_V7_0
-- Compiling architecture behavioral of C_MUX_BUS_V7_0
-- Compiling package c_mux_bus_v7_0_comp
-- Compiling entity C_GATE_BIT_V7_0
-- Compiling architecture behavioral of C_GATE_BIT_V7_0
-- Compiling package c_gate_bit_v7_0_comp
-- Loading package c_addsub_v7_0_comp
-- Loading package c_compare_v7_0_comp
-- Loading package c_mux_bus_v7_0_comp
-- Loading package c_gate_bit_v7_0_comp
-- Compiling entity C_COUNTER_BINARY_V7_0
-- Compiling architecture behavioral of C_COUNTER_BINARY_V7_0
-- Compiling package c_counter_binary_v7_0_comp
-- Compiling package baseblox_v7_0_services
-- Compiling package body baseblox_v7_0_services
-- Loading package baseblox_v7_0_services
-- Compiling package prims_comps_v7_0
-- Loading package prims_comps_v7_0
-- Compiling entity C_BUFT_V7_0
-- Compiling architecture buft_beh of C_BUFT_V7_0
-- Compiling configuration cfg_buft_beh
-- Loading entity C_BUFT_V7_0
-- Loading architecture buft_beh of C_BUFT_V7_0
-- Compiling entity C_PULLUP_V7_0
-- Compiling architecture pullup_beh of C_PULLUP_V7_0
-- Compiling configuration cfg_pullup_beh
-- Loading entity C_PULLUP_V7_0
-- Loading architecture pullup_beh of C_PULLUP_V7_0
-- Compiling entity C_LUT_V7_0
-- Compiling architecture lut_beh of C_LUT_V7_0
-- Compiling configuration cfg_lut_beh
-- Loading entity C_LUT_V7_0
-- Loading architecture lut_beh of C_LUT_V7_0
-- Compiling entity C_MUX_SLICE_BUFT_V7_0
-- Compiling architecture behavioral of C_MUX_SLICE_BUFT_V7_0
-- Compiling package c_mux_slice_buft_v7_0_comp
-- Compiling entity C_REG_LD_V7_0
-- Compiling architecture behavioral of C_REG_LD_V7_0
-- Compiling package c_reg_ld_v7_0_comp
-- Compiling entity C_MUX_SLICE_BUFE_V7_0
-- Compiling architecture behavioral of C_MUX_SLICE_BUFE_V7_0
-- Compiling package c_mux_slice_bufe_v7_0_comp
-- Compiling entity C_DECODE_BINARY_V7_0
-- Compiling architecture behavioral of C_DECODE_BINARY_V7_0
-- Compiling package c_decode_binary_v7_0_comp
-- Compiling package baseblox_v6_0_services
-- Compiling package body baseblox_v6_0_services
-- Loading package baseblox_v6_0_services
-- Compiling package prims_utils_v6_0
-- Compiling package body prims_utils_v6_0
-- Loading package prims_utils_v6_0
-- Loading package prims_utils_v6_0
-- Compiling entity PIPELINE_V6_0
-- Compiling architecture behavioral of PIPELINE_V6_0
-- Compiling entity C_REG_FD_V6_0
-- Compiling architecture behavioral of C_REG_FD_V6_0
-- Compiling package c_reg_fd_v6_0_comp
-- Loading package c_reg_fd_v6_0_comp
-- Compiling entity C_DECODE_BINARY_V6_0
-- Compiling architecture behavioral of C_DECODE_BINARY_V6_0
-- Compiling package c_decode_binary_v6_0_comp
-- Compiling package prims_comps_v6_0
-- Loading package prims_comps_v6_0
-- Compiling entity C_BUFT_V6_0
-- Compiling architecture buft_beh of C_BUFT_V6_0
-- Compiling configuration cfg_buft_beh
-- Loading entity C_BUFT_V6_0
-- Loading architecture buft_beh of C_BUFT_V6_0
-- Compiling entity C_PULLUP_V6_0
-- Compiling architecture pullup_beh of C_PULLUP_V6_0
-- Compiling configuration cfg_pullup_beh
-- Loading entity C_PULLUP_V6_0
-- Loading architecture pullup_beh of C_PULLUP_V6_0
-- Compiling entity C_LUT_V6_0
-- Compiling architecture lut_beh of C_LUT_V6_0
-- Compiling configuration cfg_lut_beh
-- Loading entity C_LUT_V6_0
-- Loading architecture lut_beh of C_LUT_V6_0
-- Compiling entity C_REG_LD_V6_0
-- Compiling architecture behavioral of C_REG_LD_V6_0
-- Compiling package c_reg_ld_v6_0_comp
-- Compiling entity C_MUX_SLICE_BUFT_V6_0
-- Compiling architecture behavioral of C_MUX_SLICE_BUFT_V6_0
-- Compiling package c_mux_slice_buft_v6_0_comp
-- Compiling entity C_ADDSUB_V6_0
-- Compiling architecture behavioral of C_ADDSUB_V6_0
-- Compiling package c_addsub_v6_0_comp
-- Compiling entity C_COMPARE_V6_0
-- Compiling architecture behavioral of C_COMPARE_V6_0
-- Compiling package c_compare_v6_0_comp
-- Compiling entity C_MUX_BUS_V6_0
-- Compiling architecture behavioral of C_MUX_BUS_V6_0
-- Compiling package c_mux_bus_v6_0_comp
-- Compiling entity C_GATE_BIT_V6_0
-- Compiling architecture behavioral of C_GATE_BIT_V6_0
-- Compiling package c_gate_bit_v6_0_comp
-- Loading package c_addsub_v6_0_comp
-- Loading package c_compare_v6_0_comp
-- Loading package c_mux_bus_v6_0_comp
-- Loading package c_gate_bit_v6_0_comp
-- Compiling entity C_COUNTER_BINARY_V6_0
-- Compiling architecture behavioral of C_COUNTER_BINARY_V6_0
-- Compiling package c_counter_binary_v6_0_comp
-- Compiling entity C_MUX_SLICE_BUFE_V6_0
-- Compiling architecture behavioral of C_MUX_SLICE_BUFE_V6_0
-- Compiling package c_mux_slice_bufe_v6_0_comp
-- Compiling entity C_REG_LD_V5_0
-- Compiling architecture behavioral of C_REG_LD_V5_0
-- Compiling package c_reg_ld_v5_0_comp
-- Compiling entity C_GATE_BIT_BUS_V5_0
-- Compiling architecture behavioral of C_GATE_BIT_BUS_V5_0
-- Compiling package c_gate_bit_bus_v5_0_comp
-- Compiling entity C_GATE_BIT_V5_0
-- Compiling architecture behavioral of C_GATE_BIT_V5_0
-- Compiling package c_gate_bit_v5_0_comp
-- Compiling entity C_DECODE_BINARY_V5_0
-- Compiling architecture behavioral of C_DECODE_BINARY_V5_0
-- Compiling package c_decode_binary_v5_0_comp
-- Compiling package prims_comps_v5_0
-- Loading package prims_comps_v5_0
-- Compiling entity C_LUT_V5_0
-- Compiling architecture behavioral of C_LUT_V5_0
-- Compiling configuration cfg_lut
-- Loading entity C_LUT_V5_0
-- Loading architecture behavioral of C_LUT_V5_0
-- Compiling entity C_MUX_SLICE_BUFE_V5_0
-- Compiling architecture behavioral of C_MUX_SLICE_BUFE_V5_0
-- Compiling package c_mux_slice_bufe_v5_0_comp
-- Compiling entity C_GATE_BUS_V5_0
-- Compiling architecture behavioral of C_GATE_BUS_V5_0
-- Compiling package c_gate_bus_v5_0_comp
-- Compiling entity C_ADDSUB_V5_0
-- Compiling architecture behavioral of C_ADDSUB_V5_0
-- Compiling package c_addsub_v5_0_comp
-- Compiling entity C_COMPARE_V5_0
-- Compiling architecture behavioral of C_COMPARE_V5_0
-- Compiling package c_compare_v5_0_comp
-- Compiling entity C_MUX_BUS_V5_0
-- Compiling architecture behavioral of C_MUX_BUS_V5_0
-- Compiling package c_mux_bus_v5_0_comp
-- Loading package c_addsub_v5_0_comp
-- Loading package c_compare_v5_0_comp
-- Loading package c_mux_bus_v5_0_comp
-- Compiling entity C_COUNTER_BINARY_V5_0
-- Compiling architecture behavioral of C_COUNTER_BINARY_V5_0
-- Compiling package c_counter_binary_v5_0_comp
-- Compiling entity C_ACCUM_V5_1
-- Compiling architecture behavioral of C_ACCUM_V5_1
-- Compiling package c_accum_v5_1_comp
-- Compiling package baseblox_v5_0_services
-- Compiling package body baseblox_v5_0_services
-- Loading package baseblox_v5_0_services
-- Compiling entity C_MUX_SLICE_BUFT_V5_0
-- Compiling architecture behavioral of C_MUX_SLICE_BUFT_V5_0
-- Compiling package c_mux_slice_buft_v5_0_comp
-- Compiling entity C_MUX_BIT_V4_0
-- Compiling architecture behavioral of C_MUX_BIT_V4_0
-- Compiling package c_mux_bit_v4_0_comp
-- Loading package c_mux_bit_v4_0_comp
-- Compiling entity C_SHIFT_FD_V4_0
-- Compiling architecture behavioral of c_shift_fd_v4_0
-- Compiling package c_shift_fd_v4_0_comp
-- Compiling entity C_MUX_SLICE_BUFE_V4_0
-- Compiling architecture behavioral of C_MUX_SLICE_BUFE_V4_0
-- Compiling package c_mux_slice_bufe_v4_0_comp
-- Compiling entity C_DECODE_BINARY_V4_0
-- Compiling architecture behavioral of C_DECODE_BINARY_V4_0
-- Compiling package c_decode_binary_v4_0_comp
-- Compiling entity C_REG_LD_V4_0
-- Compiling architecture behavioral of C_REG_LD_V4_0
-- Compiling package c_reg_ld_v4_0_comp
-- Compiling entity C_GATE_BIT_BUS_V4_0
-- Compiling architecture behavioral of C_GATE_BIT_BUS_V4_0
-- Compiling package c_gate_bit_bus_v4_0_comp
-- Compiling entity C_MUX_SLICE_BUFT_V4_0
-- Compiling architecture behavioral of C_MUX_SLICE_BUFT_V4_0
-- Compiling package c_mux_slice_buft_v4_0_comp
-- Loading package c_addsub_v4_0_comp
-- Compiling entity C_ACCUM_V4_0
-- Compiling architecture behavioral of C_ACCUM_V4_0
-- Compiling package c_accum_v4_0_comp
-- Loading package prims_comps_v4_0
-- Compiling entity C_LUT_V4_0
-- Compiling architecture behavioral of C_LUT_V4_0
-- Compiling configuration cfg_lut
-- Loading entity C_LUT_V4_0
-- Loading architecture behavioral of C_LUT_V4_0
-- Compiling package prims_constants_v3_0
-- Compiling package prims_utils_v3_0
-- Loading package prims_constants_v3_0
-- Compiling package body prims_utils_v3_0
-- Loading package prims_utils_v3_0
-- Loading package prims_utils_v3_0
-- Compiling entity PIPELINE_V3_0
-- Compiling architecture behavioral of PIPELINE_V3_0
-- Compiling entity C_REG_FD_V3_0
-- Compiling architecture behavioral of C_REG_FD_V3_0
-- Compiling package c_reg_fd_v3_0_comp
-- Loading package c_reg_fd_v3_0_comp
-- Compiling entity C_DECODE_BINARY_V3_0
-- Compiling architecture behavioral of C_DECODE_BINARY_V3_0
-- Compiling package c_decode_binary_v3_0_comp
-- Compiling entity C_MUX_BIT_V3_0
-- Compiling architecture behavioral of C_MUX_BIT_V3_0
-- Compiling package c_mux_bit_v3_0_comp
-- Loading package c_mux_bit_v3_0_comp
-- Compiling entity C_SHIFT_FD_V3_0
-- Compiling architecture behavioral of c_shift_fd_v3_0
-- Compiling package c_shift_fd_v3_0_comp
-- Compiling entity C_GATE_BIT_V3_0
-- Compiling architecture behavioral of C_GATE_BIT_V3_0
-- Compiling package c_gate_bit_v3_0_comp
-- Compiling entity C_DIST_MEM_V3_0
-- Compiling architecture behavioral of C_DIST_MEM_V3_0
-- Compiling package c_dist_mem_v3_0_comp
-- Compiling entity C_REG_LD_V3_0
-- Compiling architecture behavioral of C_REG_LD_V3_0
-- Compiling package c_reg_ld_v3_0_comp
-- Compiling entity C_SHIFT_RAM_V3_0
-- Compiling architecture behavioral of C_SHIFT_RAM_V3_0
-- Compiling package c_shift_ram_v3_0_comp
-- Compiling entity C_GATE_BIT_BUS_V3_0
-- Compiling architecture behavioral of C_GATE_BIT_BUS_V3_0
-- Compiling package c_gate_bit_bus_v3_0_comp
-- Compiling entity C_ADDSUB_V3_0
-- Compiling architecture behavioral of C_ADDSUB_V3_0
-- Compiling package c_addsub_v3_0_comp
-- Compiling entity C_COMPARE_V3_0
-- Compiling architecture behavioral of C_COMPARE_V3_0
-- Compiling package c_compare_v3_0_comp
-- Compiling entity C_MUX_BUS_V3_0
-- Compiling architecture behavioral of C_MUX_BUS_V3_0
-- Compiling package c_mux_bus_v3_0_comp
-- Loading package c_addsub_v3_0_comp
-- Loading package c_compare_v3_0_comp
-- Loading package c_mux_bus_v3_0_comp
-- Compiling entity C_COUNTER_BINARY_V3_0
-- Compiling architecture behavioral of C_COUNTER_BINARY_V3_0
-- Compiling package c_counter_binary_v3_0_comp
-- Compiling package prims_comps_v3_0
-- Loading package prims_comps_v3_0
-- Compiling entity C_LUT_V3_0
-- Compiling architecture behavioral of C_LUT_V3_0
-- Compiling configuration cfg_beh
-- Loading entity C_LUT_V3_0
-- Loading architecture behavioral of C_LUT_V3_0
-- Compiling entity C_TWOS_COMP_V3_0
-- Compiling architecture behavioral of C_TWOS_COMP_V3_0
-- Compiling package c_twos_comp_v3_0_comp
-- Compiling entity C_GATE_BUS_V3_0
-- Compiling architecture behavioral of C_GATE_BUS_V3_0
-- Compiling package c_gate_bus_v3_0_comp
-- Compiling entity C_MUX_SLICE_BUFE_V3_0
-- Compiling architecture behavioral of C_MUX_SLICE_BUFE_V3_0
-- Compiling package c_mux_slice_bufe_v3_0_comp
-- Compiling entity C_ACCUM_V3_0
-- Compiling architecture behavioral of C_ACCUM_V3_0
-- Compiling package c_accum_v3_0_comp
-- Compiling entity C_MUX_SLICE_BUFT_V3_0
-- Compiling architecture behavioral of C_MUX_SLICE_BUFT_V3_0
-- Compiling package c_mux_slice_buft_v3_0_comp
-- Compiling package tcc_encoder_3gpp2_v2_0_xst_comp
-- Compiling package tcc_encoder_3gpp2_v2_0_comp
-- Compiling entity xfft_v4_1
-- Compiling architecture behavioral of xfft_v4_1
-- Compiling package xfft_v4_1_comp
-- Loading package xfft_v4_1_comp
-- Compiling entity xfft_v4_1_xst
-- Compiling architecture behavioral of xfft_v4_1_xst
-- Compiling package xfft_v4_1_xst_comp
-- Compiling package tcc_enc_802_16e_v2_1_xst_comp
-- Compiling package tcc_enc_802_16e_v2_1_comp
-- Compiling package tcc_decoder_toplevel_pkg
-- Compiling package body tcc_decoder_toplevel_pkg
-- Loading package tcc_decoder_toplevel_pkg
-- Loading package tcc_decoder_toplevel_pkg
-- Compiling entity tcc_decoder_v2_1
-- Compiling architecture behavioral of tcc_decoder_v2_1
-- Compiling package tcc_decoder_v2_1_comp
-- Loading package tcc_decoder_v2_1_comp
-- Compiling entity tcc_decoder_v2_1_xst
-- Compiling architecture behavioral of tcc_decoder_v2_1_xst
-- Compiling package tcc_decoder_v2_1_xst_comp
-- Loading package VCOMPONENTS
-- Loading package prims_constants_v9_0
-- Loading package prims_utils_v9_0
-- Compiling package PKG_NAME
-- Compiling package body PKG_NAME
-- Loading package PKG_NAME
-- Compiling package fir_compiler_v3_0_xst_comp
-- Compiling package fir_compiler_v3_0_comp
-- Compiling package sim_pkg
-- Compiling package body sim_pkg
-- Loading package sim_pkg
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249164):     file_open(mif_status,filepointer,mif_file,read_mode);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249164): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249166):     while (not(endfile(filepointer)) and (lines < depth)) loop
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249166): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249168):       readline(filepointer, dataline);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249168): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249169):       exit when endfile(filepointer);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249169): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249205):     file_close(filepointer);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249205): (vcom-1283) Cannot reference file "filepointer" inside pure function "ram_content".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249571):   file_open(mif_status,filepointer,filename,read_mode);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249571): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249573):   while (not(endfile(filepointer)) and (lines < number_of_values+offset)) loop
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249573): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249574):     readline(filepointer, dataline);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249574): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249586):   file_close(filepointer);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249586): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249612):   file_open(mif_status,filepointer,filename,read_mode);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249612): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249614):   while (not(endfile(filepointer)) and (lines < number_of_values+offset)) loop
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249614): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249615):     readline(filepointer, dataline);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249615): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249626):   file_close(filepointer);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249626): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_coef_data_bin".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249647):   file_open(mif_status,filepointer,filename,write_mode); 
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249647): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data_hex".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249656):     writeline(filepointer,write_line);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249656): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data_hex".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249659):   file_close(filepointer);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249659): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data_hex".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249679):   file_open(mif_status,filepointer,filename,write_mode);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249679): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249697):     writeline(filepointer,write_line);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249697): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249700):   file_close(filepointer);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249700): (vcom-1283) Cannot reference file "filepointer" inside pure function "write_coef_data".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249719):         file_open(mif_status,filepointer,filename,read_mode);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249719): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_mem_mif_file".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249723):         while (not(endfile(filepointer)) and (lines < number_of_values+offset)) loop
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249723): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_mem_mif_file".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249728):                 readline(filepointer, dataline);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249728): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_mem_mif_file".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249750):         file_close(filepointer);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249750): (vcom-1283) Cannot reference file "filepointer" inside pure function "read_mem_mif_file".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249766):         file_open(mif_status,inpfile,filename,read_mode);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249766): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249768):         while (not(endfile(inpfile))) loop
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249768): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249769):                 readline(inpfile, oneline);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249769): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249773):         file_close(inpfile);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(249773): (vcom-1283) Cannot reference file "inpfile" inside pure function "get_number_of_inputs".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(250208):   if (get_number_of_inputs(elab_dir&mif_file)<param.num_taps*param.num_filts) then
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(250208): (vcom-1284) Cannot call side-effect function "get_number_of_inputs" from pure function "gen_mif_files".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(250213):     report int_to_str(get_number_of_inputs(elab_dir&mif_file) ) severity note;
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(250213): (vcom-1284) Cannot call side-effect function "get_number_of_inputs" from pure function "gen_mif_files".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(250229):                                      filter*param.num_taps);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(250229): (vcom-1284) Cannot call side-effect function "read_coef_data" from pure function "gen_mif_files".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(250704):                                     mac_coefficients(mac)                  );
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(250704): (vcom-1284) Cannot call side-effect function "write_coef_data" from pure function "gen_mif_files".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(250723):                                     half_band_centre_value);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(250723): (vcom-1284) Cannot call side-effect function "write_coef_data" from pure function "gen_mif_files".
-- Compiling package addr_gen_802_16e_v2_1_xst_comp
-- Compiling package addr_gen_802_16e_v2_1_comp
-- Compiling entity addr_gen_3gpp2_v2_0
-- Compiling architecture behavioral of addr_gen_3gpp2_v2_0
-- Compiling package addr_gen_3gpp2_v2_0_comp
-- Loading package addr_gen_3gpp2_v2_0_comp
-- Compiling entity addr_gen_3gpp2_v2_0_xst
-- Compiling architecture behavioral of addr_gen_3gpp2_v2_0_xst
-- Compiling package addr_gen_3gpp2_v2_0_xst_comp
-- Compiling entity xfft_v4_0
-- Compiling architecture behavioral of xfft_v4_0
-- Compiling package xfft_v4_0_comp
-- Loading package xfft_v4_0_comp
-- Compiling entity xfft_v4_0_xst
-- Compiling architecture behavioral of xfft_v4_0_xst
-- Compiling package xfft_v4_0_xst_comp
-- Loading package prims_constants_v9_1
-- Loading package c_reg_fd_v9_1_comp
-- Compiling entity c_reg_fd_v9_1_xst
-- Compiling architecture behavioral of c_reg_fd_v9_1_xst
-- Compiling package c_reg_fd_v9_1_xst_comp
-- Loading package prims_utils_v9_1
-- Loading package pkg_baseblox_v9_1
-- Loading package c_reg_fd_v9_1_xst_comp
-- Compiling entity dds_compiler_v1_1_reg
-- Compiling architecture synth of dds_compiler_v1_1_reg
-- Compiling package xcc_utils_v9_1
-- Compiling package body xcc_utils_v9_1
-- Loading package xcc_utils_v9_1
-- Loading package STD_LOGIC_SIGNED
-- Compiling package pkg_dds_compiler_v1_1
-- Compiling package body pkg_dds_compiler_v1_1
-- Loading package pkg_dds_compiler_v1_1
-- Compiling package dds_compiler_v1_1_sim_comps
-- Loading package MATH_REAL
-- Loading package xcc_utils_v9_1
-- Loading package pkg_dds_compiler_v1_1
-- Loading package dds_compiler_v1_1_sim_comps
-- Compiling entity dds_compiler_v1_1
-- Compiling architecture behavioral of dds_compiler_v1_1
-- Compiling package dds_compiler_v1_1_comp
-- Loading package dds_compiler_v1_1_comp
-- Compiling entity dds_compiler_v1_1_xst
-- Compiling architecture behavioral of dds_compiler_v1_1_xst
-- Compiling package dds_compiler_v1_1_xst_comp
-- Compiling package sid_v5_0_comp_pkg
-- Compiling package body sid_v5_0_comp_pkg
-- Loading package sid_v5_0_comp_pkg
-- Compiling package sid_const_pkg_behav_v5_0
-- Compiling package sid_mif_pkg_behav_v5_0
-- Compiling package body sid_mif_pkg_behav_v5_0
-- Loading package sid_mif_pkg_behav_v5_0
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(261853):         WHILE (NOT(ENDFILE(meminitfile)) AND (num_lines < total_lines)) LOOP
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(261853): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_meminit_file".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(261854):           READLINE(meminitfile, bitline);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(261854): (vcom-1283) Cannot reference file "meminitfile" inside pure function "read_meminit_file".
-- Loading package sid_const_pkg_behav_v5_0
-- Loading package sid_mif_pkg_behav_v5_0
-- Compiling package sid_pkg_behav_v5_0
-- Compiling package body sid_pkg_behav_v5_0
-- Loading package sid_pkg_behav_v5_0
-- Loading package sid_pkg_behav_v5_0
-- Compiling entity sid_bhv_forney_v5_0
-- Compiling architecture behavioral of sid_bhv_forney_v5_0
-- Compiling entity sid_bhv_rectangular_block_v5_0
-- Compiling architecture behavioral of sid_bhv_rectangular_block_v5_0
-- Compiling entity sid_v5_0
-- Compiling architecture behavioral of sid_v5_0
-- Loading package sid_v5_0_comp_pkg
-- Compiling package sid_v5_0_comp
-- Loading package sid_v5_0_comp
-- Compiling entity sid_v5_0_xst
-- Compiling architecture behavioral of sid_v5_0_xst
-- Compiling package sid_v5_0_xst_comp
-- Compiling package xcc_utils_v9_0
-- Compiling package body xcc_utils_v9_0
-- Loading package xcc_utils_v9_0
-- Compiling package pkg_dds_compiler_v1_0
-- Compiling package body pkg_dds_compiler_v1_0
-- Loading package pkg_dds_compiler_v1_0
-- Compiling package dds_compiler_v1_0_sim_comps
-- Loading package xcc_utils_v9_0
-- Loading package pkg_dds_compiler_v1_0
-- Loading package dds_compiler_v1_0_sim_comps
-- Compiling entity dds_compiler_v1_0
-- Compiling architecture behavioral of dds_compiler_v1_0
-- Compiling package dds_compiler_v1_0_comp
-- Loading package dds_compiler_v1_0_comp
-- Compiling entity dds_compiler_v1_0_xst
-- Compiling architecture behavioral of dds_compiler_v1_0_xst
-- Compiling package dds_compiler_v1_0_xst_comp
-- Loading package c_reg_fd_v9_0_comp
-- Compiling entity c_reg_fd_v9_0_xst
-- Compiling architecture behavioral of c_reg_fd_v9_0_xst
-- Compiling package c_reg_fd_v9_0_xst_comp
-- Loading package pkg_baseblox_v9_0
-- Loading package c_reg_fd_v9_0_xst_comp
-- Compiling entity reg_wrap
-- Compiling architecture synth of reg_wrap
-- Compiling package rs_encoder_v6_0_consts
-- Compiling package body rs_encoder_v6_0_consts
-- Loading package rs_encoder_v6_0_consts
-- Loading package rs_encoder_v6_0_consts
-- Compiling entity RS_ENCODER_V6_0
-- Compiling architecture BEHAVIORAL of RS_ENCODER_V6_0
-- Compiling package rs_encoder_v6_0_comp
-- Loading package rs_encoder_v6_0_comp
-- Compiling entity rs_encoder_v6_0_xst
-- Compiling architecture behavioral of rs_encoder_v6_0_xst
-- Compiling package rs_encoder_v6_0_xst_comp
-- Compiling package ldpc_802_16_enc_v1_0_xst_comp
-- Compiling entity ldpc_802_16_enc_v1_0
-- Compiling architecture behavioral of ldpc_802_16_enc_v1_0
-- Compiling package ldpc_802_16_enc_v1_0_comp
-- Compiling package tcc_enc_802_16e_v2_0_comp
-- Loading package tcc_enc_802_16e_v2_0_comp
-- Compiling entity tcc_enc_802_16e_v2_0_xst
-- Compiling architecture behavioral of tcc_enc_802_16e_v2_0_xst
-- Compiling package tcc_enc_802_16e_v2_0_xst_comp
-- Compiling entity tcc_enc_802_16e_v1_1
-- Compiling architecture behavioral of tcc_enc_802_16e_v1_1
-- Compiling package tcc_enc_802_16e_v1_1_comp
-- Loading package tcc_enc_802_16e_v1_1_comp
-- Compiling entity tcc_enc_802_16e_v1_1_xst
-- Compiling architecture behavioral of tcc_enc_802_16e_v1_1_xst
-- Compiling package tcc_enc_802_16e_v1_1_xst_comp
-- Compiling package viterbi_v6_0_xst_comp
-- Compiling package viterbi_v6_0_comp
-- Compiling package tcc_encoder_3gpp_v3_0_comp
-- Compiling package tcc_encoder_3gpp_v3_0_xst_comp
-- Compiling package convolution_v6_0_xst_comp
-- Compiling package CONVOLUTION_PACK_V6_0
-- Compiling package body CONVOLUTION_PACK_V6_0
-- Loading package CONVOLUTION_PACK_V6_0
-- Loading package CONVOLUTION_PACK_V6_0
-- Compiling entity CONVOLUTION_V6_0
-- Compiling architecture BEHAVIORAL of CONVOLUTION_V6_0
-- Compiling package convolution_v6_0_comp
-- Compiling package convolution_v5_0_xst_comp
-- Compiling package CONVOLUTION_PACK_V5_0
-- Compiling package body CONVOLUTION_PACK_V5_0
-- Loading package CONVOLUTION_PACK_V5_0
-- Loading package CONVOLUTION_PACK_V5_0
-- Compiling entity CONVOLUTION_V5_0
-- Compiling architecture BEHAVIORAL of CONVOLUTION_V5_0
-- Compiling package convolution_v5_0_comp
-- Compiling package tcc_decoder_3gpp_v3_0_comp
-- Compiling package body tcc_decoder_3gpp_v3_0_comp
-- Loading package tcc_decoder_3gpp_v3_0_comp
-- Compiling package tcc_decoder_3gpp_v3_0_xst_comp
-- Compiling package body tcc_decoder_3gpp_v3_0_xst_comp
-- Loading package tcc_decoder_3gpp_v3_0_xst_comp
-- Compiling package tcc_decoder_3gpp_top_level_pkg_v2_0
-- Compiling package body tcc_decoder_3gpp_top_level_pkg_v2_0
-- Loading package tcc_decoder_3gpp_top_level_pkg_v2_0
-- Loading package tcc_decoder_3gpp_top_level_pkg_v2_0
-- Compiling entity TCC_DECODER_3GPP_V2_0
-- Compiling architecture BEHAVIORAL of TCC_DECODER_3GPP_V2_0
-- Compiling package tcc_decoder_3gpp_v2_0_comp
-- Compiling package body tcc_decoder_3gpp_v2_0_comp
-- Loading package tcc_decoder_3gpp_v2_0_comp
-- Compiling entity tcc_decoder_3gpp_v2_0_xst
-- Compiling architecture behavioral of tcc_decoder_3gpp_v2_0_xst
-- Compiling package tcc_decoder_3gpp_v2_0_xst_comp
-- Compiling package body tcc_decoder_3gpp_v2_0_xst_comp
-- Loading package tcc_decoder_3gpp_v2_0_xst_comp
-- Compiling package addr_gen_3gpp_top_level_pkg_v4_0
-- Loading package addr_gen_3gpp_top_level_pkg_v4_0
-- Compiling package addr_gen_3gpp_v4_0_comp
-- Compiling package body addr_gen_3gpp_v4_0_comp
-- Loading package addr_gen_3gpp_v4_0_comp
-- Compiling package addr_gen_3gpp_v4_0_xst_comp
-- Compiling package body addr_gen_3gpp_v4_0_xst_comp
-- Loading package addr_gen_3gpp_v4_0_xst_comp
-- Compiling package addr_gen_3gpp_top_level_pkg_v3_0
-- Loading package addr_gen_3gpp_top_level_pkg_v3_0
-- Compiling package addr_gen_3gpp_v3_0_comp
-- Compiling package body addr_gen_3gpp_v3_0_comp
-- Loading package addr_gen_3gpp_v3_0_comp
-- Compiling package addr_gen_3gpp_v3_0_xst_comp
-- Compiling package body addr_gen_3gpp_v3_0_xst_comp
-- Loading package addr_gen_3gpp_v3_0_xst_comp
-- Compiling package fir_compiler_v2_0_comp
-- Compiling package fir_compiler_v2_0_xst_comp
-- Compiling package fir_compiler_v1_0_xst_comp
-- Compiling package fir_compiler_v1_0_comp
-- Compiling package dvb_s2_fec_encoder_v1_2_xst_comp
-- Compiling entity dvb_s2_fec_encoder_v1_2
-- Compiling architecture behavioral of dvb_s2_fec_encoder_v1_2
-- Compiling package dvb_s2_fec_encoder_v1_2_comp
-- Compiling package floating_point_v2_0_consts
-- Loading package floating_point_v2_0_consts
-- Compiling package floating_point_pkg_v2_0
-- Compiling package body floating_point_pkg_v2_0
-- Loading package floating_point_pkg_v2_0
-- Loading package floating_point_pkg_v2_0
-- Compiling entity FLT_PT_OPERATOR_V2_0
-- Compiling architecture BEHAVIORAL of FLT_PT_OPERATOR_V2_0
-- Compiling entity FLOATING_POINT_V2_0_XST
-- Compiling architecture BEHAVIORAL of FLOATING_POINT_V2_0_XST
-- Compiling package floating_point_v2_0_xst_comp
-- Loading package floating_point_v2_0_xst_comp
-- Compiling entity floating_point_v2_0
-- Compiling architecture behavioral of floating_point_v2_0
-- Compiling package floating_point_v2_0_comp
-- Compiling entity addr_gen_802_16e_v2_0
-- Compiling architecture behavioral of addr_gen_802_16e_v2_0
-- Compiling package addr_gen_802_16e_v2_0_comp
-- Loading package addr_gen_802_16e_v2_0_comp
-- Compiling entity addr_gen_802_16e_v2_0_xst
-- Compiling architecture behavioral of addr_gen_802_16e_v2_0_xst
-- Compiling package addr_gen_802_16e_v2_0_xst_comp
-- Compiling entity addr_gen_802_16e_v1_1
-- Compiling architecture behavioral of addr_gen_802_16e_v1_1
-- Compiling package addr_gen_802_16e_v1_1_comp
-- Loading package addr_gen_802_16e_v1_1_comp
-- Compiling entity addr_gen_802_16e_v1_1_xst
-- Compiling architecture behavioral of addr_gen_802_16e_v1_1_xst
-- Compiling package addr_gen_802_16e_v1_1_xst_comp
-- Compiling package tcc_encoder_3gpp_v2_0_comp
-- Compiling package xfft_v3_2_comp
-- Compiling package body xfft_v3_2_comp
-- Loading package xfft_v3_2_comp
-- Compiling entity C_MUX_BIT_V7_0
-- Compiling architecture behavioral of C_MUX_BIT_V7_0
-- Compiling package c_mux_bit_v7_0_comp
-- Loading package c_mux_bit_v7_0_comp
-- Compiling entity C_SHIFT_FD_V7_0
-- Compiling architecture behavioral of c_shift_fd_v7_0
-- Compiling package c_shift_fd_v7_0_comp
-- Compiling package c_sin_cos_v5_1_pack
-- Loading package iputils_std_logic_arith
-- Compiling package body c_sin_cos_v5_1_pack
-- Loading package c_sin_cos_v5_1_pack
-- Compiling entity PIPE_BHV_V5_1
-- Compiling architecture behavioral of PIPE_BHV_V5_1
-- Compiling package pipe_bhv_v5_1_comp
-- Loading package iputils_std_logic_unsigned
-- Loading package c_shift_fd_v7_0_comp
-- Loading package c_sin_cos_v5_1_pack
-- Loading package pipe_bhv_v5_1_comp
-- Compiling entity C_SIN_COS_V5_1
-- Compiling architecture behavioral of C_SIN_COS_V5_1
-- Loading entity C_SHIFT_FD_V7_0
-- Loading entity PIPE_BHV_V5_1
-- Loading entity C_REG_FD_V7_0
-- Compiling package c_sin_cos_v5_1_comp
-- Compiling package floating_point_v1_0_consts
-- Loading package floating_point_v1_0_consts
-- Compiling package floating_point_pkg_v1_0
-- Compiling package body floating_point_pkg_v1_0
-- Loading package floating_point_pkg_v1_0
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(280842):   end function;
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(280842): Function 'flt_pt_get_embedded' may complete without a RETURN at line 280827.
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(280842): Function 'flt_pt_get_embedded' may complete without a RETURN at line 280837.
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(280860):   end function;
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(280860): Function 'flt_pt_get_useDSP48' may complete without a RETURN at line 280853.
-- Loading package floating_point_pkg_v1_0
-- Compiling entity FLT_PT_OPERATOR
-- Compiling architecture BEHAVIORAL of FLT_PT_OPERATOR
-- Compiling entity FLOATING_POINT_V1_0_XST
-- Compiling architecture BEHAVIORAL of FLOATING_POINT_V1_0_XST
-- Compiling package floating_point_v1_0_xst_comp
-- Loading package floating_point_v1_0_xst_comp
-- Compiling entity floating_point_v1_0
-- Compiling architecture behavioral of floating_point_v1_0
-- Compiling package floating_point_v1_0_comp
-- Compiling package mult_const_pkg_v7_0
-- Loading package mult_const_pkg_v7_0
-- Compiling package parm_v7_0_services
-- Compiling package body parm_v7_0_services
-- Loading package parm_v7_0_services
-- Loading package parm_v7_0_services
-- Compiling package ccm_v7_0_services
-- Compiling package body ccm_v7_0_services
-- Loading package ccm_v7_0_services
-- Loading package ccm_v7_0_services
-- Compiling package sqm_v7_0_services
-- Compiling package body sqm_v7_0_services
-- Loading package sqm_v7_0_services
-- Loading package sqm_v7_0_services
-- Compiling package mult_gen_v7_0_services
-- Compiling package body mult_gen_v7_0_services
-- Loading package mult_gen_v7_0_services
-- Loading package mult_gen_v7_0_services
-- Compiling package cmpy_v2_1_pkg
-- Compiling package body cmpy_v2_1_pkg
-- Loading package cmpy_v2_1_pkg
-- Compiling package iputils_std_logic_signed
-- Compiling package body iputils_std_logic_signed
-- Loading package iputils_std_logic_signed
-- Loading package cmpy_v2_1_pkg
-- Loading package iputils_std_logic_signed
-- Compiling entity cmpy_v2_1
-- Compiling architecture behavioral of cmpy_v2_1
-- Compiling package cmpy_v2_1_comp
-- Compiling package mac_fir_v5_0_comp
-- Compiling package mac_fir_v4_0_comp
-- Compiling package SID_CONST_PKG_BEHAV_V3_1
-- Compiling package SID_MIF_PKG_BEHAV_V3_1
-- Compiling package body SID_MIF_PKG_BEHAV_V3_1
-- Loading package SID_MIF_PKG_BEHAV_V3_1
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(284564): :=0;IO0OOOI1IIIlIOIIOO0Il00I1lOOlIIIII:=0;WHILE(NOT(ENDFILE(MEMINITFILE))AND(IOl1I1O0IIO001llOlll1I1lOI1l0IIIII<IOl0I10010lIIIl000I1O1IO1IlOIIIIII))LOOP READLINE(MEMINITFILE,IIl1O1I0001l1001OllOOII0I10l1IIIII);READ(IIl1O1I0001l1001OllOOII0I10l1IIIII,IOl1Ol11IlIl0110l0OOll000lI11IIIII,
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(284564): (vcom-1283) Cannot reference file "MEMINITFILE" inside pure function "IOOIOOI00l1OOOlI1OOO0I00Ol0IlIIIII".
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(284564): (vcom-1283) Cannot reference file "MEMINITFILE" inside pure function "IOOIOOI00l1OOOlI1OOO0I00Ol0IlIIIII".
-- Loading package SID_CONST_PKG_BEHAV_V3_1
-- Loading package SID_MIF_PKG_BEHAV_V3_1
-- Compiling package SID_PKG_BEHAV_V3_1
-- Compiling package body SID_PKG_BEHAV_V3_1
-- Loading package SID_PKG_BEHAV_V3_1
-- Loading package SID_PKG_BEHAV_V3_1
-- Compiling entity SID_BHV_FORNEY_V3_1
-- Compiling architecture BEHAVIORAL of SID_BHV_FORNEY_V3_1
-- Compiling entity SID_BHV_RECTANGULAR_BLOCK_V3_1
-- Compiling architecture BEHAVIORAL of SID_BHV_RECTANGULAR_BLOCK_V3_1
-- Compiling entity SID_V3_1
-- Compiling architecture BEHAVIORAL of SID_V3_1
-- Compiling package sid_v3_1_comp
-- Compiling package body sid_v3_1_comp
-- Loading package sid_v3_1_comp
-- Compiling package mac_fir_v3_0_comp
-- Compiling package VITERBI_PACK_V4
-- Compiling package body VITERBI_PACK_V4
-- Loading package VITERBI_PACK_V4
-- Loading package VITERBI_PACK_V4
-- Compiling entity VITERBI_V4_0
-- Compiling architecture BEHAVIORAL of VITERBI_V4_0
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package prims_constants_v7_0
-- Compiling package viterbi_v4_0_comp
-- Loading package prims_constants_v6_0
-- Compiling package VITERBI_PACK_V3
-- Compiling package body VITERBI_PACK_V3
-- Loading package VITERBI_PACK_V3
-- Loading package iputils_std_logic_arith
-- Loading package VITERBI_PACK_V3
-- Compiling entity VITERBI_V3_0
-- Compiling architecture BEHAVIORAL of VITERBI_V3_0
-- Compiling package viterbi_v3_0_comp
-- Compiling package c_dds_v4_2_comp
-- Compiling package RS_FTNS_PKG_V5_1
-- Compiling package body RS_FTNS_PKG_V5_1
-- Loading package RS_FTNS_PKG_V5_1
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(289147): IO1OIOI0I1l11O0IllIOllII1llIIOIIII>0 AND IO1OIOI0I1l11O0IllIOllII1llIIOIIII<=IIlO0IOl0I0I0lI0OOll1l1l1lO0IIIIII)THEN II0Ol0OI111lIO001O0IIlO110IlIOIIII:=IO1OIOI0I1l11O0IllIOllII1llIIOIIII;ELSE II0Ol0OI111lIO001O0IIlO110IlIOIIII:=IIlO0IOl0I0I0lI0OOll1l1l1lO0IIIIII;END IF;II1ll00lO01110lOI1I0IOO0IlO0IIIIII:=0;IOIIOIIO1lIIOOl0IlO11I00II110IIIII:=0;WHILE(NOT(ENDFILE(MEMINITFILE
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(289147): (vcom-1283) Cannot reference file "MEMINITFILE" inside pure function "IO01l1ll0IlOll0I00lll11l0OllIIIIII".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(289148): ))AND(II1ll00lO01110lOI1I0IOO0IlO0IIIIII<II0Ol0OI111lIO001O0IIlO110IlIOIIII))LOOP READLINE(MEMINITFILE,IO00lII1lIll0OllOlI1l1O0OI100IIIII);READ(IO00lII1lIll0OllOlI1l1O0OI100IIIII,IO0I011OOl0OOO000O0I0O0OO0OllIIIII,II10ll00IlO1IIOIOIO10II0lI1l0IIIII);ASSERT II10ll00IlO1IIOIOIO10II0lI1l0IIIII REPORT
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(289148): (vcom-1283) Cannot reference file "MEMINITFILE" inside pure function "IO01l1ll0IlOll0I00lll11l0OllIIIIII".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(289153):  TO(II0IOOI1Il101lO1O010O0O0IO10IOIIII-1));BEGIN IF(II0IOOI1Il101lO1O010O0O0IO10IOIIII>0)THEN III1O0Ol0IOOO0IllIOOO000O1lO0IIIII:=IO01l1ll0IlOll0I00lll11l0OllIIIIII(IOO1l1010O10O10I0llO11O100O1IOIIII,II0IOOI1Il101lO1O010O0O0IO10IOIIII,IOIlOIOl1lO1l001Ol10IO01OIlI1IIIII,II0IOOI1Il101lO1O010O0O0IO10IOIIII);IIl1IIO111llI0l1O1OI00lIl1I0OIIIII:=
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(289153): (vcom-1284) Cannot call side-effect function "IO01l1ll0IlOll0I00lll11l0OllIIIIII" from pure function "IOl0l10lI11IO10lI1OI1IOI01OO0IIIII".
-- Loading package RS_FTNS_PKG_V5_1
-- Loading package iputils_std_logic_unsigned
-- Compiling entity RS_DECODER_V5_1
-- Compiling architecture BEHAVIORAL of RS_DECODER_V5_1
-- Compiling package rs_decoder_v5_1_comp
-- Compiling package body rs_decoder_v5_1_comp
-- Loading package rs_decoder_v5_1_comp
-- Compiling package RS_FTNS_PKG_V5_0
-- Compiling package body RS_FTNS_PKG_V5_0
-- Loading package RS_FTNS_PKG_V5_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package RS_FTNS_PKG_V5_0
-- Compiling entity RS_DECODER_V5_0
-- Compiling architecture BEHAVIORAL of RS_DECODER_V5_0
-- Compiling package rs_decoder_v5_0_comp
-- Compiling package body rs_decoder_v5_0_comp
-- Loading package rs_decoder_v5_0_comp
-- Compiling package rs_encoder_v5_0_comp
-- Compiling package body rs_encoder_v5_0_comp
-- Loading package rs_encoder_v5_0_comp
-- Loading package rs_encoder_v5_0_comp
-- Compiling entity RS_ENCODER_V5_0
-- Compiling architecture BEHAVIORAL of RS_ENCODER_V5_0
-- Compiling package RS_FTNS_PKG_V4_1
-- Compiling package body RS_FTNS_PKG_V4_1
-- Loading package RS_FTNS_PKG_V4_1
-- Loading package RS_FTNS_PKG_V4_1
-- Compiling entity RS_DECODER_V4_1
-- Compiling architecture BEHAVIORAL of RS_DECODER_V4_1
-- Compiling package rs_decoder_v4_1_comp
-- Compiling package body rs_decoder_v4_1_comp
-- Loading package rs_decoder_v4_1_comp
-- Compiling package rs_encoder_v4_1_comp
-- Loading package rs_encoder_v4_1_comp
-- Compiling entity RS_ENCODER_V4_1
-- Compiling architecture BEHAVIORAL of RS_ENCODER_V4_1
-- Compiling package RS_FTNS_PKG_V4_0
-- Compiling package body RS_FTNS_PKG_V4_0
-- Loading package RS_FTNS_PKG_V4_0
-- Loading package RS_FTNS_PKG_V4_0
-- Compiling entity RS_DECODER_V4_0
-- Compiling architecture BEHAVIORAL of RS_DECODER_V4_0
-- Compiling package rs_decoder_v4_0_comp
-- Compiling package body rs_decoder_v4_0_comp
-- Loading package rs_decoder_v4_0_comp
-- Compiling entity RS_ENCODER_V4_0
-- Compiling architecture BEHAVIORAL of RS_ENCODER_V4_0
-- Compiling package rs_encoder_v4_0_comp
-- Loading package MATH_REAL
-- Compiling package c_sin_cos_v4_1_pack
-- Compiling package body c_sin_cos_v4_1_pack
-- Loading package c_sin_cos_v4_1_pack
-- Loading package NUMERIC_STD
-- Loading package prims_utils_v5_0
-- Loading package prims_constants_v5_0
-- Loading package c_reg_fd_v5_0_comp
-- Compiling entity C_MUX_BIT_V5_0
-- Compiling architecture behavioral of C_MUX_BIT_V5_0
-- Compiling package c_mux_bit_v5_0_comp
-- Loading package c_mux_bit_v5_0_comp
-- Compiling entity C_SHIFT_FD_V5_0
-- Compiling architecture behavioral of c_shift_fd_v5_0
-- Compiling package c_shift_fd_v5_0_comp
-- Compiling entity PIPE_BHV_V4_1
-- Compiling architecture behavioral of PIPE_BHV_V4_1
-- Compiling package pipe_bhv_v4_1_comp
-- Loading package c_shift_fd_v5_0_comp
-- Loading package c_sin_cos_v4_1_pack
-- Loading package pipe_bhv_v4_1_comp
-- Compiling entity C_SIN_COS_V4_1
-- Compiling architecture behavioral of C_SIN_COS_V4_1
-- Loading entity C_SHIFT_FD_V5_0
-- Loading entity PIPE_BHV_V4_1
-- Loading entity C_REG_FD_V5_0
-- Compiling package c_sin_cos_v4_1_comp
-- Loading package c_addsub_v5_0_comp
-- Compiling entity C_ACCUM_V5_0
-- Compiling architecture behavioral of C_ACCUM_V5_0
-- Compiling package c_accum_v5_0_comp
-- Loading package iputils_std_logic_signed
-- Compiling entity dither_v4_1
-- Compiling architecture rtl of dither_v4_1
-- Compiling package dither_v4_1_comp
-- Loading package dither_v4_1_comp
-- Compiling entity dither_add_v4_1
-- Compiling architecture structural of dither_add_v4_1
-- Loading entity dither_v4_1
-- Loading entity C_ADDSUB_V5_0
-- Compiling package dither_add_v4_1_comp
-- Compiling package mult_const_pkg_v5_0
-- Loading package mult_const_pkg_v5_0
-- Compiling package parm_v5_0_services
-- Compiling package body parm_v5_0_services
-- Loading package parm_v5_0_services
-- Loading package parm_v5_0_services
-- Compiling package ccm_v5_0_services
-- Compiling package body ccm_v5_0_services
-- Loading package ccm_v5_0_services
-- Loading package ccm_v5_0_services
-- Compiling package sqm_v5_0_services
-- Compiling package body sqm_v5_0_services
-- Loading package sqm_v5_0_services
-- Loading package sqm_v5_0_services
-- Compiling package mult_gen_v5_0_services
-- Compiling package body mult_gen_v5_0_services
-- Loading package mult_gen_v5_0_services
-- Loading package mult_gen_v5_0_services
-- Loading package ul_utils
-- Compiling package c_dds_v4_1_pack
-- Compiling package body c_dds_v4_1_pack
-- Loading package c_dds_v4_1_pack
-- Loading package MEM_INIT_FILE_PACK_V5_0
-- Compiling entity C_SHIFT_RAM_V5_0
-- Compiling architecture behavioral of C_SHIFT_RAM_V5_0
-- Compiling package c_shift_ram_v5_0_comp
-- Compiling package mult_pkg_v5_0
-- Compiling package body mult_pkg_v5_0
-- Loading package mult_pkg_v5_0
-- Loading package mult_pkg_v5_0
-- Compiling entity mult_gen_v5_0_non_seq
-- Compiling architecture behavioral of mult_gen_v5_0_non_seq
-- Compiling package mult_gen_v5_0_non_seq_comp
-- Loading package mult_gen_v5_0_non_seq_comp
-- Compiling entity mult_gen_v5_0_seq
-- Compiling architecture behavioral of mult_gen_v5_0_seq
-- Compiling package mult_gen_v5_0_seq_comp
-- Loading package mult_gen_v5_0_seq_comp
-- Compiling entity mult_gen_v5_0
-- Compiling architecture behavioral of mult_gen_v5_0
-- Compiling package mult_gen_v5_0_comp
-- Compiling entity C_TWOS_COMP_V5_0
-- Compiling architecture behavioral of C_TWOS_COMP_V5_0
-- Compiling package c_twos_comp_v5_0_comp
-- Loading package c_twos_comp_v5_0_comp
-- Compiling entity dds_round_v4_1
-- Compiling architecture structural of dds_round_v4_1
-- Loading entity C_TWOS_COMP_V5_0
-- Compiling package dds_round_v4_1_comp
-- Loading package c_shift_ram_v5_0_comp
-- Loading package c_dds_v4_1_pack
-- Loading package mult_gen_v5_0_comp
-- Loading package dds_round_v4_1_comp
-- Compiling entity C_EFF_V4_1
-- Compiling architecture C_EFF_V4_1 of C_EFF_V4_1
-- Loading entity C_SHIFT_RAM_V5_0
-- Loading entity dds_round_v4_1
-- Loading entity mult_gen_v5_0
-- Compiling package c_eff_v4_1_comp
-- Loading package c_sin_cos_v4_1_comp
-- Loading package c_accum_v5_0_comp
-- Loading package dither_add_v4_1_comp
-- Loading package c_eff_v4_1_comp
-- Compiling entity c_dds_v4_1
-- Compiling architecture behavioral of c_dds_v4_1
-- Loading entity dither_add_v4_1
-- Loading entity C_EFF_V4_1
-- Loading entity C_ACCUM_V5_0
-- Loading entity C_SIN_COS_V4_1
-- Compiling package c_dds_v4_1_comp
-- Compiling package c_sin_cos_v4_0_pack
-- Compiling package body c_sin_cos_v4_0_pack
-- Loading package c_sin_cos_v4_0_pack
-- Compiling entity PIPE_BHV_V4_0
-- Compiling architecture behavioral of PIPE_BHV_V4_0
-- Compiling package pipe_bhv_v4_0_comp
-- Loading package c_sin_cos_v4_0_pack
-- Loading package pipe_bhv_v4_0_comp
-- Compiling entity C_SIN_COS_V4_0
-- Compiling architecture behavioral of C_SIN_COS_V4_0
-- Compiling package c_sin_cos_v4_0_comp
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity dither_v4_0
-- Compiling architecture rtl of dither_v4_0
-- Compiling package dither_v4_0_comp
-- Loading package dither_v4_0_comp
-- Compiling entity dither_add_v4_0
-- Compiling architecture structural of dither_add_v4_0
-- Loading entity dither_v4_0
-- Compiling package dither_add_v4_0_comp
-- Compiling package c_dds_v4_0_pack
-- Compiling package body c_dds_v4_0_pack
-- Loading package c_dds_v4_0_pack
-- Loading package c_sin_cos_v4_0_comp
-- Loading package dither_add_v4_0_comp
-- Loading package c_dds_v4_0_pack
-- Compiling entity C_DDS_V4_0
-- Compiling architecture behavioral of C_DDS_V4_0
-- Loading entity C_SIN_COS_V4_0
-- Loading entity dither_add_v4_0
-- Compiling package dds_v4_0_comp
-- Loading package prims_constants_v2_0
-- Compiling package mac_v4_0_comp
-- Compiling package c_dds_v5_0_comp
-- Loading package prims_utils_v7_0
-- Loading package c_reg_fd_v7_0_comp
-- Compiling entity C_GATE_BUS_V7_0
-- Compiling architecture behavioral of C_GATE_BUS_V7_0
-- Compiling package c_gate_bus_v7_0_comp
-- Loading package mult_const_pkg_v7_0
-- Loading package parm_v7_0_services
-- Loading package ccm_v7_0_services
-- Loading package sqm_v7_0_services
-- Loading package mult_gen_v7_0_services
-- Compiling package mult_pkg_v7_0
-- Compiling package body mult_pkg_v7_0
-- Loading package mult_pkg_v7_0
-- Loading package mult_pkg_v7_0
-- Compiling entity mult_gen_v7_0_non_seq
-- Compiling architecture behavioral of mult_gen_v7_0_non_seq
-- Compiling package mult_gen_v7_0_non_seq_comp
-- Loading package mult_gen_v7_0_non_seq_comp
-- Compiling entity mult_gen_v7_0_seq
-- Compiling architecture behavioral of mult_gen_v7_0_seq
-- Compiling package mult_gen_v7_0_seq_comp
-- Loading package mult_gen_v7_0_seq_comp
-- Compiling entity mult_gen_v7_0
-- Compiling architecture behavioral of mult_gen_v7_0
-- Compiling package mult_gen_v7_0_comp
-- Loading package iputils_mem87
-- Compiling entity C_SHIFT_RAM_V7_0
-- Compiling architecture behavioral of C_SHIFT_RAM_V7_0
-- Compiling package c_shift_ram_v7_0_comp
-- Loading package family
-- Compiling package cmpy_v2_0_pkg
-- Compiling package body cmpy_v2_0_pkg
-- Loading package cmpy_v2_0_pkg
-- Loading package cmpy_v2_0_pkg
-- Compiling entity cmpy_v2_0
-- Compiling architecture behavioral of cmpy_v2_0
-- Compiling package cmpy_v2_0_comp
-- Compiling entity C_TWOS_COMP_V7_0
-- Compiling architecture behavioral of C_TWOS_COMP_V7_0
-- Compiling package c_twos_comp_v7_0_comp
-- Compiling package c_sin_cos_v5_0_pack
-- Compiling package body c_sin_cos_v5_0_pack
-- Loading package c_sin_cos_v5_0_pack
-- Compiling entity PIPE_BHV_V5_0
-- Compiling architecture behavioral of PIPE_BHV_V5_0
-- Compiling package pipe_bhv_v5_0_comp
-- Loading package c_shift_fd_v7_0_comp
-- Loading package c_sin_cos_v5_0_pack
-- Loading package pipe_bhv_v5_0_comp
-- Compiling entity C_SIN_COS_V5_0
-- Compiling architecture behavioral of C_SIN_COS_V5_0
-- Loading package c_mux_bit_v7_0_comp
-- Loading entity C_SHIFT_FD_V7_0
-- Loading entity PIPE_BHV_V5_0
-- Loading entity C_REG_FD_V7_0
-- Compiling package c_sin_cos_v5_0_comp
-- Compiling entity C_GATE_BIT_BUS_V7_0
-- Compiling architecture behavioral of C_GATE_BIT_BUS_V7_0
-- Compiling package c_gate_bit_bus_v7_0_comp
-- Loading package c_addsub_v7_0_comp
-- Compiling entity C_ACCUM_V7_0
-- Compiling architecture behavioral of C_ACCUM_V7_0
-- Compiling package c_accum_v7_0_comp
-- Loading package c_gate_bus_v7_0_comp
-- Loading package c_gate_bit_v7_0_comp
-- Loading package prims_comps_v7_0
-- Loading package c_compare_v7_0_comp
-- Loading package c_dist_mem_v7_1_comp
-- Loading package blkmemdp_pkg_v6_1
-- Loading package blkmemdp_v6_1_comp
-- Loading package mult_gen_v7_0_comp
-- Loading package c_mux_bus_v7_0_comp
-- Loading package c_shift_ram_v7_0_comp
-- Loading package cmpy_v2_0_comp
-- Loading package c_twos_comp_v7_0_comp
-- Loading package c_sin_cos_v5_0_comp
-- Loading package c_gate_bit_bus_v7_0_comp
-- Loading package c_accum_v7_0_comp
-- Compiling package fft31_pkg
-- Compiling package body fft31_pkg
-- Loading package fft31_pkg
-- Compiling package fft31_synth_pkg
-- Compiling package body fft31_synth_pkg
-- Loading package fft31_synth_pkg
-- Compiling package fft31_bb_comps
-- Compiling package fft31_synth_comps
-- Compiling package fft31_comps
-- Compiling entity fft31_equ_rtl
-- Compiling architecture xilinx of fft31_equ_rtl
-- Compiling entity fft31_fde_rtl
-- Compiling architecture xilinx of fft31_fde_rtl
-- Compiling entity fft31_fdre_rtl
-- Compiling architecture xilinx of fft31_fdre_rtl
-- Compiling entity fft31_reg_rs_rtl
-- Compiling architecture xilinx of fft31_reg_rs_rtl
-- Loading package VCOMPONENTS
-- Compiling entity fft31_reg_re_rtl
-- Compiling architecture xilinx of fft31_reg_re_rtl
-- Loading package fft31_synth_comps
-- Compiling entity fft31_cnt_tc_rtl
-- Compiling architecture xilinx of fft31_cnt_tc_rtl
-- Compiling entity fft31_cnt_tc_rtl_a
-- Compiling architecture xilinx of fft31_cnt_tc_rtl_a
-- Compiling entity fft31_r22_cnt_ctrl
-- Compiling architecture xilinx of fft31_r22_cnt_ctrl
-- Loading package fft31_synth_pkg
-- Compiling entity fft31_r22_flow_ctrl
-- Compiling architecture xilinx of fft31_r22_flow_ctrl
-- Compiling entity fft31_flow_control_a
-- Compiling architecture xilinx of fft31_flow_control_a
-- Compiling entity fft31_flow_control_b
-- Compiling architecture xilinx of fft31_flow_control_b
-- Compiling entity fft31_flow_control_c
-- Compiling architecture xilinx of fft31_flow_control_c
-- Compiling entity fft31_c_lut
-- Compiling architecture xilinx of fft31_c_lut
-- Loading package fft31_comps
-- Compiling entity fft31_c_lut_reg
-- Compiling architecture xilinx of fft31_c_lut_reg
-- Compiling entity fft31_c_lut_reg_sclr
-- Compiling architecture xilinx of fft31_c_lut_reg_sclr
-- Compiling entity fft31_fde
-- Compiling architecture xilinx of fft31_fde
-- Compiling entity fft31_reg_fde
-- Compiling architecture xilinx of fft31_reg_fde
-- Compiling entity fft31_reg_fde_sclr
-- Compiling architecture xilinx of fft31_reg_fde_sclr
-- Compiling entity fft31_reg_fde_sr_1
-- Compiling architecture xilinx of fft31_reg_fde_sr_1
-- Compiling entity fft31_adder
-- Compiling architecture xilinx of fft31_adder
-- Compiling entity fft31_adder_bypass
-- Compiling architecture xilinx of fft31_adder_bypass
-- Compiling entity fft31_compare
-- Compiling architecture xilinx of fft31_compare
-- Compiling entity fft31_sub_byp
-- Compiling architecture xilinx of fft31_sub_byp
-- Compiling entity fft31_sub_byp_j
-- Compiling architecture xilinx of fft31_sub_byp_j
-- Compiling entity fft31_subtracter
-- Compiling architecture xilinx of fft31_subtracter
-- Compiling entity fft31_xor_bit_gate
-- Compiling architecture xilinx of fft31_xor_bit_gate
-- Compiling entity fft31_xnor_bit_gate
-- Compiling architecture xilinx of fft31_xnor_bit_gate
-- Compiling entity fft31_mux_bus
-- Compiling architecture xilinx of fft31_mux_bus
-- Compiling entity fft31_mux_bus_sclr
-- Compiling architecture xilinx of fft31_mux_bus_sclr
-- Compiling entity fft31_mux_bus16
-- Compiling architecture xilinx of fft31_mux_bus16
-- Compiling entity fft31_mux_bus2
-- Compiling architecture xilinx of fft31_mux_bus2
-- Compiling entity fft31_mux_bus8
-- Compiling architecture xilinx of fft31_mux_bus8
-- Compiling entity fft31_mux_bus2_1
-- Compiling architecture xilinx of fft31_mux_bus2_1
-- Compiling entity fft31_ones_comp
-- Compiling architecture xilinx of fft31_ones_comp
-- Compiling entity fft31_twos_comp
-- Compiling architecture xilinx of fft31_twos_comp
-- Compiling entity fft31_and_gate
-- Compiling architecture xilinx of fft31_and_gate
-- Compiling entity fft31_and_bus_gate
-- Compiling architecture xilinx of fft31_and_bus_gate
-- Compiling entity fft31_and2
-- Compiling architecture xilinx of fft31_and2
-- Compiling entity fft31_shift_ram
-- Compiling architecture xilinx of fft31_shift_ram
-- Compiling entity fft31_shift_ram_1
-- Compiling architecture xilinx of fft31_shift_ram_1
-- Compiling entity fft31_shift_ram_sclr
-- Compiling architecture xilinx of fft31_shift_ram_sclr
-- Compiling entity fft31_shift_ram_1_sclr
-- Compiling architecture xilinx of fft31_shift_ram_1_sclr
-- Loading package fft31_pkg
-- Compiling entity fft31_mult
-- Compiling architecture xilinx of fft31_mult
-- Compiling entity fft31_dpm
-- Compiling architecture xilinx of fft31_dpm
-- Compiling entity fft31_dist_mem
-- Compiling architecture xilinx of fft31_dist_mem
-- Compiling entity fft31_sin_cos
-- Compiling architecture xilinx of fft31_sin_cos
-- Compiling entity fft31_max2_2
-- Compiling architecture xilinx of fft31_max2_2
-- Compiling entity fft31_comp8
-- Compiling architecture xilinx of fft31_comp8
-- Compiling entity fft31_range_r2
-- Compiling architecture xilinx of fft31_range_r2
-- Compiling entity fft31_range_r4
-- Compiling architecture xilinx of fft31_range_r4
-- Compiling entity fft31_arith_shift1
-- Compiling architecture xilinx of fft31_arith_shift1
-- Compiling entity fft31_arith_shift3
-- Compiling architecture xilinx of fft31_arith_shift3
-- Compiling entity fft31_r2_ranger
-- Compiling architecture xilinx of fft31_r2_ranger
-- Compiling entity fft31_in_ranger
-- Compiling architecture xilinx of fft31_in_ranger
-- Compiling entity fft31_r4_ranger
-- Compiling architecture xilinx of fft31_r4_ranger
-- Compiling entity fft31_scale_logic
-- Compiling architecture xilinx of fft31_scale_logic
-- Compiling entity fft31_r2_ovflo_gen
-- Compiling architecture xilinx of fft31_r2_ovflo_gen
-- Compiling entity fft31_overflow_gen
-- Compiling architecture xilinx of fft31_overflow_gen
-- Compiling entity fft31_butterfly_dsp48
-- Compiling architecture xilinx of fft31_butterfly_dsp48
-- Compiling entity fft31_butterfly_dsp48_bypass
-- Compiling architecture xilinx of fft31_butterfly_dsp48_bypass
-- Compiling entity fft31_butterfly
-- Compiling architecture xilinx of fft31_butterfly
-- Compiling entity fft31_butterfly_j
-- Compiling architecture xilinx of fft31_butterfly_j
-- Compiling entity fft31_bfly_byp
-- Compiling architecture xilinx of fft31_bfly_byp
-- Compiling entity fft31_bfly_byp_j
-- Compiling architecture xilinx of fft31_bfly_byp_j
-- Compiling entity fft31_complex_mult3
-- Compiling architecture xilinx of fft31_complex_mult3
-- Compiling entity fft31_complex_mult4
-- Compiling architecture xilinx of fft31_complex_mult4
-- Compiling entity fft31_dragonfly_dsp48
-- Compiling architecture xilinx of fft31_dragonfly_dsp48
-- Compiling entity fft31_dragonfly_dsp48_bypass
-- Compiling architecture xilinx of fft31_dragonfly_dsp48_bypass
-- Compiling entity fft31_dragonfly
-- Compiling architecture xilinx of fft31_dragonfly
-- Compiling entity fft31_dfly_byp
-- Compiling architecture xilinx of fft31_dfly_byp
-- Compiling entity fft31_unbiased_round
-- Compiling architecture xilinx of fft31_unbiased_round
-- Compiling entity fft31_pe4
-- Compiling architecture xilinx of fft31_pe4
-- Compiling entity fft31_io_addr_gen
-- Compiling architecture xilinx of fft31_io_addr_gen
-- Compiling entity fft31_rw_addr_gen
-- Compiling architecture xilinx of fft31_rw_addr_gen
-- Compiling entity fft31_rw_addr_gen_b
-- Compiling architecture xilinx of fft31_rw_addr_gen_b
-- Compiling entity fft31_tw_gen_p2
-- Compiling architecture xilinx of fft31_tw_gen_p2
-- Compiling entity fft31_tw_gen_p4
-- Compiling architecture xilinx of fft31_tw_gen_p4
-- Loading package fft31_bb_comps
-- Compiling entity fft31_tw_addr_gen
-- Compiling architecture xilinx of fft31_tw_addr_gen
-- Compiling entity fft31_out_addr_gen
-- Compiling architecture xilinx of fft31_out_addr_gen
-- Compiling entity fft31_out_addr_gen_b
-- Compiling architecture xilinx of fft31_out_addr_gen_b
-- Compiling entity fft31_in_switch4
-- Compiling architecture xilinx of fft31_in_switch4
-- Compiling entity fft31_out_switch4
-- Compiling architecture xilinx of fft31_out_switch4
-- Compiling entity fft31_r2_pe
-- Compiling architecture xilinx of fft31_r2_pe
-- Compiling entity fft31_r2_tw_addr
-- Compiling architecture xilinx of fft31_r2_tw_addr
-- Compiling entity fft31_r2_in_addr
-- Compiling architecture xilinx of fft31_r2_in_addr
-- Compiling entity fft31_r2_rw_addr
-- Compiling architecture xilinx of fft31_r2_rw_addr
-- Compiling entity fft31_r22_cmplx_mult
-- Compiling architecture xilinx of fft31_r22_cmplx_mult
-- Compiling entity fft31_r22_bfly_byp
-- Compiling architecture xilinx of fft31_r22_bfly_byp
-- Compiling entity fft31_r22_memory
-- Compiling architecture xilinx of fft31_r22_memory
-- Compiling entity fft31_r22_tw_gen
-- Compiling architecture xilinx of fft31_r22_tw_gen
-- Compiling entity fft31_r22_ovflo
-- Compiling architecture xilinx of fft31_r22_ovflo
-- Compiling entity fft31_r22_bf1_last_even
-- Compiling architecture xilinx of fft31_r22_bf1_last_even
-- Compiling entity fft31_r22_bf1_last_odd
-- Compiling architecture xilinx of fft31_r22_bf1_last_odd
-- Compiling entity fft31_r22_bf1_penult_odd
-- Compiling architecture xilinx of fft31_r22_bf1_penult_odd
-- Compiling entity fft31_r22_bf1_sp
-- Compiling architecture xilinx of fft31_r22_bf1_sp
-- Compiling entity fft31_r22_bf1
-- Compiling architecture xilinx of fft31_r22_bf1
-- Compiling entity fft31_r22_bf2_last_even
-- Compiling architecture xilinx of fft31_r22_bf2_last_even
-- Compiling entity fft31_r22_bf2_penult_even
-- Compiling architecture xilinx of fft31_r22_bf2_penult_even
-- Compiling entity fft31_r22_bf2_penult_odd
-- Compiling architecture xilinx of fft31_r22_bf2_penult_odd
-- Compiling entity fft31_r22_bf2_sp
-- Compiling architecture xilinx of fft31_r22_bf2_sp
-- Compiling entity fft31_r22_bf2
-- Compiling architecture xilinx of fft31_r22_bf2
-- Compiling entity fft31_r22_pe
-- Compiling architecture xilinx of fft31_r22_pe
-- Compiling entity fft31_r22_pe_last
-- Compiling architecture xilinx of fft31_r22_pe_last
-- Compiling entity xfft_v3_1_a
-- Compiling architecture xilinx of xfft_v3_1_a
-- Compiling entity xfft_v3_1_b
-- Compiling architecture xilinx of xfft_v3_1_b
-- Compiling entity xfft_v3_1_c
-- Compiling architecture xilinx of xfft_v3_1_c
-- Compiling entity xfft_v3_1_d
-- Compiling architecture xilinx of xfft_v3_1_d
-- Compiling entity xfft_v3_1
-- Compiling architecture behavioral of xfft_v3_1
-- Compiling package xfft_v3_1_comp
-- Compiling package body xfft_v3_1_comp
-- Loading package xfft_v3_1_comp
-- Compiling package blkmemdp_pkg_v6_0
-- Compiling package body blkmemdp_pkg_v6_0
-- Loading package blkmemdp_pkg_v6_0
-- Compiling package BLKMEMDP_MEM_INIT_FILE_PACK_V6_0
-- Compiling package body BLKMEMDP_MEM_INIT_FILE_PACK_V6_0
-- Loading package BLKMEMDP_MEM_INIT_FILE_PACK_V6_0
-- Loading package VITAL_Timing
-- Loading package BLKMEMDP_MEM_INIT_FILE_PACK_V6_0
-- Loading package blkmemdp_pkg_v6_0
-- Compiling entity blkmemdp_v6_0
-- Compiling architecture behavioral of blkmemdp_v6_0
-- Compiling package blkmemdp_v6_0_comp
-- Compiling entity C_DIST_MEM_V7_0
-- Compiling architecture behavioral of C_DIST_MEM_V7_0
-- Compiling package c_dist_mem_v7_0_comp
-- Compiling package cmpy_pkg
-- Compiling package body cmpy_pkg
-- Loading package cmpy_pkg
-- Loading package cmpy_pkg
-- Compiling entity cmpy_v1_0
-- Compiling architecture behavioral of cmpy_v1_0
-- Compiling package cmpy_v1_0_comp
-- Loading package blkmemdp_v6_0_comp
-- Loading package c_dist_mem_v7_0_comp
-- Loading package cmpy_v1_0_comp
-- Compiling package fft30_synth_pkg
-- Compiling package body fft30_synth_pkg
-- Loading package fft30_synth_pkg
-- Compiling package fft30_pkg
-- Compiling package body fft30_pkg
-- Loading package fft30_pkg
-- Compiling package fft30_bb_comps
-- Compiling package fft30_synth_comps
-- Compiling package fft30_comps
-- Compiling entity fft30_equ_rtl
-- Compiling architecture xilinx of fft30_equ_rtl
-- Compiling entity fft30_fde_rtl
-- Compiling architecture xilinx of fft30_fde_rtl
-- Compiling entity fft30_fdre_rtl
-- Compiling architecture xilinx of fft30_fdre_rtl
-- Loading package fft30_synth_comps
-- Compiling entity fft30_cnt_tc_rtl
-- Compiling architecture xilinx of fft30_cnt_tc_rtl
-- Compiling entity fft30_cnt_tc_rtl_a
-- Compiling architecture xilinx of fft30_cnt_tc_rtl_a
-- Compiling entity fft30_r22_cnt_ctrl
-- Compiling architecture xilinx of fft30_r22_cnt_ctrl
-- Compiling entity fft30_reg_rs_rtl
-- Compiling architecture xilinx of fft30_reg_rs_rtl
-- Compiling entity fft30_reg_re_rtl
-- Compiling architecture xilinx of fft30_reg_re_rtl
-- Loading package fft30_synth_pkg
-- Compiling entity fft30_flow_control_a
-- Compiling architecture xilinx of fft30_flow_control_a
-- Compiling entity fft30_flow_control_b
-- Compiling architecture xilinx of fft30_flow_control_b
-- Compiling entity fft30_flow_control_c
-- Compiling architecture xilinx of fft30_flow_control_c
-- Compiling entity fft30_r22_flow_ctrl
-- Compiling architecture xilinx of fft30_r22_flow_ctrl
-- Compiling entity fft30_fde
-- Compiling architecture xilinx of fft30_fde
-- Compiling entity fft30_reg_fde
-- Compiling architecture xilinx of fft30_reg_fde
-- Compiling entity fft30_reg_fde_sclr
-- Compiling architecture xilinx of fft30_reg_fde_sclr
-- Compiling entity fft30_reg_fde_sr_1
-- Compiling architecture xilinx of fft30_reg_fde_sr_1
-- Compiling entity fft30_mux_bus
-- Compiling architecture xilinx of fft30_mux_bus
-- Compiling entity fft30_mux_bus_sclr
-- Compiling architecture xilinx of fft30_mux_bus_sclr
-- Compiling entity fft30_mux_bus2
-- Compiling architecture xilinx of fft30_mux_bus2
-- Compiling entity fft30_mux_bus2_1
-- Compiling architecture xilinx of fft30_mux_bus2_1
-- Compiling entity fft30_mux_bus16
-- Compiling architecture xilinx of fft30_mux_bus16
-- Compiling entity fft30_mux_bus8
-- Compiling architecture xilinx of fft30_mux_bus8
-- Compiling entity fft30_twos_comp
-- Compiling architecture xilinx of fft30_twos_comp
-- Compiling entity fft30_adder
-- Compiling architecture xilinx of fft30_adder
-- Compiling entity fft30_adder_bypass
-- Compiling architecture xilinx of fft30_adder_bypass
-- Compiling entity fft30_subtracter
-- Compiling architecture xilinx of fft30_subtracter
-- Compiling entity fft30_sub_byp
-- Compiling architecture xilinx of fft30_sub_byp
-- Compiling entity fft30_sub_byp_j
-- Compiling architecture xilinx of fft30_sub_byp_j
-- Loading package fft30_comps
-- Compiling entity fft30_butterfly
-- Compiling architecture xilinx of fft30_butterfly
-- Compiling entity fft30_bfly_byp
-- Compiling architecture xilinx of fft30_bfly_byp
-- Compiling entity fft30_butterfly_j
-- Compiling architecture xilinx of fft30_butterfly_j
-- Compiling entity fft30_bfly_byp_j
-- Compiling architecture xilinx of fft30_bfly_byp_j
-- Loading package fft30_pkg
-- Compiling entity fft30_mult
-- Compiling architecture xilinx of fft30_mult
-- Compiling entity fft30_shift_ram
-- Compiling architecture xilinx of fft30_shift_ram
-- Compiling entity fft30_complex_mult3
-- Compiling architecture xilinx of fft30_complex_mult3
-- Compiling entity fft30_complex_mult4
-- Compiling architecture xilinx of fft30_complex_mult4
-- Compiling entity fft30_dragonfly
-- Compiling architecture xilinx of fft30_dragonfly
-- Compiling entity fft30_dfly_byp
-- Compiling architecture xilinx of fft30_dfly_byp
-- Compiling entity fft30_and2
-- Compiling architecture xilinx of fft30_and2
-- Compiling entity fft30_and_gate
-- Compiling architecture xilinx of fft30_and_gate
-- Compiling entity fft30_and_bus_gate
-- Compiling architecture xilinx of fft30_and_bus_gate
-- Compiling entity fft30_shift_ram_1
-- Compiling architecture xilinx of fft30_shift_ram_1
-- Compiling entity fft30_shift_ram_sclr
-- Compiling architecture xilinx of fft30_shift_ram_sclr
-- Compiling entity fft30_shift_ram_1_sclr
-- Compiling architecture xilinx of fft30_shift_ram_1_sclr
-- Compiling entity fft30_c_lut
-- Compiling architecture xilinx of fft30_c_lut
-- Compiling entity fft30_c_lut_reg
-- Compiling architecture xilinx of fft30_c_lut_reg
-- Compiling entity fft30_c_lut_reg_sclr
-- Compiling architecture xilinx of fft30_c_lut_reg_sclr
-- Compiling entity fft30_compare
-- Compiling architecture xilinx of fft30_compare
-- Compiling entity fft30_xor_bit_gate
-- Compiling architecture xilinx of fft30_xor_bit_gate
-- Compiling entity fft30_xnor_bit_gate
-- Compiling architecture xilinx of fft30_xnor_bit_gate
-- Compiling entity fft30_io_addr_gen
-- Compiling architecture xilinx of fft30_io_addr_gen
-- Compiling entity fft30_out_addr_gen
-- Compiling architecture xilinx of fft30_out_addr_gen
-- Compiling entity fft30_out_addr_gen_b
-- Compiling architecture xilinx of fft30_out_addr_gen_b
-- Compiling entity fft30_rw_addr_gen
-- Compiling architecture xilinx of fft30_rw_addr_gen
-- Compiling entity fft30_rw_addr_gen_b
-- Compiling architecture xilinx of fft30_rw_addr_gen_b
-- Compiling entity fft30_tw_gen_p2
-- Compiling architecture xilinx of fft30_tw_gen_p2
-- Compiling entity fft30_tw_gen_p4
-- Compiling architecture xilinx of fft30_tw_gen_p4
-- Compiling entity fft30_in_switch4
-- Compiling architecture xilinx of fft30_in_switch4
-- Compiling entity fft30_tw_addr_gen
-- Compiling architecture xilinx of fft30_tw_addr_gen
-- Compiling entity fft30_out_switch4
-- Compiling architecture xilinx of fft30_out_switch4
-- Compiling entity fft30_max2_2
-- Compiling architecture xilinx of fft30_max2_2
-- Compiling entity fft30_comp8
-- Compiling architecture xilinx of fft30_comp8
-- Compiling entity fft30_range_r4
-- Compiling architecture xilinx of fft30_range_r4
-- Compiling entity fft30_range_r2
-- Compiling architecture xilinx of fft30_range_r2
-- Compiling entity fft30_in_ranger
-- Compiling architecture xilinx of fft30_in_ranger
-- Compiling entity fft30_r4_ranger
-- Compiling architecture xilinx of fft30_r4_ranger
-- Compiling entity fft30_arith_shift3
-- Compiling architecture xilinx of fft30_arith_shift3
-- Compiling entity fft30_arith_shift1
-- Compiling architecture xilinx of fft30_arith_shift1
-- Compiling entity fft30_overflow_gen
-- Compiling architecture xilinx of fft30_overflow_gen
-- Compiling entity fft30_unbiased_round
-- Compiling architecture xilinx of fft30_unbiased_round
-- Compiling entity fft30_PE4
-- Compiling architecture xilinx of fft30_PE4
-- Compiling entity fft30_sin_cos
-- Compiling architecture xilinx of fft30_sin_cos
-- Compiling entity fft30_dpm
-- Compiling architecture xilinx of fft30_dpm
-- Compiling entity fft30_dist_mem
-- Compiling architecture xilinx of fft30_dist_mem
-- Compiling entity fft30_scale_logic
-- Compiling architecture xilinx of fft30_scale_logic
-- Compiling entity fft30_r2_in_addr
-- Compiling architecture xilinx of fft30_r2_in_addr
-- Compiling entity fft30_r2_ovflo_gen
-- Compiling architecture xilinx of fft30_r2_ovflo_gen
-- Compiling entity fft30_r2_pe
-- Compiling architecture xilinx of fft30_r2_pe
-- Compiling entity fft30_r2_ranger
-- Compiling architecture xilinx of fft30_r2_ranger
-- Compiling entity fft30_r2_rw_addr
-- Compiling architecture xilinx of fft30_r2_rw_addr
-- Compiling entity fft30_r2_tw_addr
-- Compiling architecture xilinx of fft30_r2_tw_addr
-- Compiling entity fft30_r22_cmplx_mult
-- Compiling architecture xilinx of fft30_r22_cmplx_mult
-- Compiling entity fft30_r22_bfly_byp
-- Compiling architecture xilinx of fft30_r22_bfly_byp
-- Compiling entity fft30_r22_memory
-- Compiling architecture xilinx of fft30_r22_memory
-- Compiling entity fft30_r22_tw_gen
-- Compiling architecture xilinx of fft30_r22_tw_gen
-- Compiling entity fft30_r22_ovflo
-- Compiling architecture xilinx of fft30_r22_ovflo
-- Compiling entity fft30_r22_bf1_last_even
-- Compiling architecture xilinx of fft30_r22_bf1_last_even
-- Compiling entity fft30_r22_bf1_last_odd
-- Compiling architecture xilinx of fft30_r22_bf1_last_odd
-- Compiling entity fft30_r22_bf1_penult_odd
-- Compiling architecture xilinx of fft30_r22_bf1_penult_odd
-- Compiling entity fft30_r22_bf1_sp
-- Compiling architecture xilinx of fft30_r22_bf1_sp
-- Compiling entity fft30_r22_bf1
-- Compiling architecture xilinx of fft30_r22_bf1
-- Compiling entity fft30_r22_bf2_last_even
-- Compiling architecture xilinx of fft30_r22_bf2_last_even
-- Compiling entity fft30_r22_bf2_penult_even
-- Compiling architecture xilinx of fft30_r22_bf2_penult_even
-- Compiling entity fft30_r22_bf2_penult_odd
-- Compiling architecture xilinx of fft30_r22_bf2_penult_odd
-- Compiling entity fft30_r22_bf2_sp
-- Compiling architecture xilinx of fft30_r22_bf2_sp
-- Compiling entity fft30_r22_bf2
-- Compiling architecture xilinx of fft30_r22_bf2
-- Compiling entity fft30_r22_pe
-- Compiling architecture xilinx of fft30_r22_pe
-- Compiling entity fft30_r22_pe_last
-- Compiling architecture xilinx of fft30_r22_pe_last
-- Loading package fft30_bb_comps
-- Compiling entity xfft_v3_0_a
-- Compiling architecture xilinx of xfft_v3_0_a
-- Compiling entity xfft_v3_0_b
-- Compiling architecture xilinx of xfft_v3_0_b
-- Compiling entity xfft_v3_0_c
-- Compiling architecture xilinx of xfft_v3_0_c
-- Compiling entity xfft_v3_0_d
-- Compiling architecture xilinx of xfft_v3_0_d
-- Compiling entity xfft_v3_0
-- Compiling architecture behavioral of xfft_v3_0
-- Compiling package xfft_v3_0_comp
-- Compiling package body xfft_v3_0_comp
-- Loading package xfft_v3_0_comp
-- Compiling package mult_const_pkg_v6_0
-- Loading package mult_const_pkg_v6_0
-- Compiling package parm_v6_0_services
-- Compiling package body parm_v6_0_services
-- Loading package parm_v6_0_services
-- Loading package parm_v6_0_services
-- Compiling package ccm_v6_0_services
-- Compiling package body ccm_v6_0_services
-- Loading package ccm_v6_0_services
-- Loading package ccm_v6_0_services
-- Compiling package sqm_v6_0_services
-- Compiling package body sqm_v6_0_services
-- Loading package sqm_v6_0_services
-- Loading package sqm_v6_0_services
-- Compiling package mult_gen_v6_0_services
-- Compiling package body mult_gen_v6_0_services
-- Loading package mult_gen_v6_0_services
-- Loading package mult_gen_v6_0_services
-- Compiling package mult_pkg_v6_0
-- Compiling package body mult_pkg_v6_0
-- Loading package mult_pkg_v6_0
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package prims_constants_v6_0
-- Loading package mult_const_pkg_v6_0
-- Loading package parm_v6_0_services
-- Loading package ccm_v6_0_services
-- Loading package sqm_v6_0_services
-- Loading package mult_gen_v6_0_services
-- Loading package mult_pkg_v6_0
-- Compiling entity mult_gen_v6_0_non_seq
-- Compiling architecture behavioral of mult_gen_v6_0_non_seq
-- Compiling package mult_gen_v6_0_non_seq_comp
-- Loading package mult_gen_v6_0_non_seq_comp
-- Loading package c_reg_fd_v6_0_comp
-- Compiling entity mult_gen_v6_0_seq
-- Compiling architecture behavioral of mult_gen_v6_0_seq
-- Compiling package mult_gen_v6_0_seq_comp
-- Loading package mult_gen_v6_0_seq_comp
-- Compiling entity mult_gen_v6_0
-- Compiling architecture behavioral of mult_gen_v6_0
-- Compiling package mult_gen_v6_0_comp
-- Loading package prims_utils_v6_0
-- Loading package NUMERIC_STD
-- Compiling entity C_GATE_BUS_V6_0
-- Compiling architecture behavioral of C_GATE_BUS_V6_0
-- Compiling package c_gate_bus_v6_0_comp
-- Compiling entity C_GATE_BIT_BUS_V6_0
-- Compiling architecture behavioral of C_GATE_BIT_BUS_V6_0
-- Compiling package c_gate_bit_bus_v6_0_comp
-- Compiling entity C_TWOS_COMP_V6_0
-- Compiling architecture behavioral of C_TWOS_COMP_V6_0
-- Compiling package c_twos_comp_v6_0_comp
-- Loading package ul_utils
-- Loading package iputils_mem87
-- Compiling entity C_SHIFT_RAM_V6_0
-- Compiling architecture behavioral of C_SHIFT_RAM_V6_0
-- Compiling package c_shift_ram_v6_0_comp
-- Compiling entity C_MUX_BIT_V6_0
-- Compiling architecture behavioral of C_MUX_BIT_V6_0
-- Compiling package c_mux_bit_v6_0_comp
-- Loading package c_mux_bit_v6_0_comp
-- Compiling entity C_SHIFT_FD_V6_0
-- Compiling architecture behavioral of c_shift_fd_v6_0
-- Compiling package c_shift_fd_v6_0_comp
-- Loading package MATH_REAL
-- Compiling package c_sin_cos_v4_2_pack
-- Loading package iputils_std_logic_arith
-- Compiling package body c_sin_cos_v4_2_pack
-- Loading package c_sin_cos_v4_2_pack
-- Compiling entity PIPE_BHV_V4_2
-- Compiling architecture behavioral of PIPE_BHV_V4_2
-- Compiling package pipe_bhv_v4_2_comp
-- Loading package iputils_std_logic_unsigned
-- Loading package c_shift_fd_v6_0_comp
-- Loading package c_sin_cos_v4_2_pack
-- Loading package pipe_bhv_v4_2_comp
-- Compiling entity C_SIN_COS_V4_2
-- Compiling architecture behavioral of C_SIN_COS_V4_2
-- Loading entity C_SHIFT_FD_V6_0
-- Loading entity PIPE_BHV_V4_2
-- Loading entity C_REG_FD_V6_0
-- Compiling package c_sin_cos_v4_2_comp
-- Compiling package blkmemdp_pkg_v5_0
-- Compiling package body blkmemdp_pkg_v5_0
-- Loading package blkmemdp_pkg_v5_0
-- Compiling package BLKMEMDP_MEM_INIT_FILE_PACK_V5_0
-- Compiling package body BLKMEMDP_MEM_INIT_FILE_PACK_V5_0
-- Loading package BLKMEMDP_MEM_INIT_FILE_PACK_V5_0
-- Loading package VITAL_Timing
-- Loading package BLKMEMDP_MEM_INIT_FILE_PACK_V5_0
-- Loading package blkmemdp_pkg_v5_0
-- Compiling entity blkmemdp_v5_0
-- Compiling architecture behavioral of blkmemdp_v5_0
-- Compiling package blkmemdp_v5_0_comp
-- Loading package c_addsub_v6_0_comp
-- Compiling entity C_ACCUM_V6_0
-- Compiling architecture behavioral of C_ACCUM_V6_0
-- Compiling package c_accum_v6_0_comp
-- Compiling entity C_DIST_MEM_V6_0
-- Compiling architecture behavioral of C_DIST_MEM_V6_0
-- Compiling package c_dist_mem_v6_0_comp
-- Loading package c_mux_bus_v6_0_comp
-- Loading package mult_gen_v6_0_comp
-- Loading package c_gate_bus_v6_0_comp
-- Loading package prims_comps_v6_0
-- Loading package c_compare_v6_0_comp
-- Loading package c_gate_bit_v6_0_comp
-- Loading package c_gate_bit_bus_v6_0_comp
-- Loading package c_twos_comp_v6_0_comp
-- Loading package c_shift_ram_v6_0_comp
-- Loading package c_sin_cos_v4_2_comp
-- Loading package blkmemdp_v5_0_comp
-- Loading package c_accum_v6_0_comp
-- Loading package c_dist_mem_v6_0_comp
-- Compiling package fft21_synth_pkg
-- Compiling package body fft21_synth_pkg
-- Loading package fft21_synth_pkg
-- Compiling package fft21_pkg
-- Compiling package body fft21_pkg
-- Loading package fft21_pkg
-- Compiling package fft21_bb_comps
-- Compiling package fft21_synth_comps
-- Compiling package fft21_comps
-- Compiling entity fft21_equ_rtl
-- Compiling architecture xilinx of fft21_equ_rtl
-- Compiling entity fft21_fde_rtl
-- Compiling architecture xilinx of fft21_fde_rtl
-- Compiling entity fft21_fdre_rtl
-- Compiling architecture xilinx of fft21_fdre_rtl
-- Loading package fft21_synth_comps
-- Compiling entity fft21_cnt_tc_rtl
-- Compiling architecture xilinx of fft21_cnt_tc_rtl
-- Compiling entity fft21_cnt_tc_rtl_a
-- Compiling architecture xilinx of fft21_cnt_tc_rtl_a
-- Compiling entity fft21_reg_rs_rtl
-- Compiling architecture xilinx of fft21_reg_rs_rtl
-- Loading package fft21_synth_pkg
-- Compiling entity fft21_flow_control_a
-- Compiling architecture xilinx of fft21_flow_control_a
-- Compiling entity fft21_flow_control_b
-- Compiling architecture xilinx of fft21_flow_control_b
-- Compiling entity fft21_flow_control_c
-- Compiling architecture xilinx of fft21_flow_control_c
-- Compiling entity fft21_fde
-- Compiling architecture xilinx of fft21_fde
-- Compiling entity fft21_reg_fde
-- Compiling architecture xilinx of fft21_reg_fde
-- Compiling entity fft21_reg_fde_sclr
-- Compiling architecture xilinx of fft21_reg_fde_sclr
-- Compiling entity fft21_reg_fde_sr_1
-- Compiling architecture xilinx of fft21_reg_fde_sr_1
-- Compiling entity fft21_mux_bus
-- Compiling architecture xilinx of fft21_mux_bus
-- Compiling entity fft21_mux_bus_sclr
-- Compiling architecture xilinx of fft21_mux_bus_sclr
-- Compiling entity fft21_mux_bus2
-- Compiling architecture xilinx of fft21_mux_bus2
-- Compiling entity fft21_mux_bus16
-- Compiling architecture xilinx of fft21_mux_bus16
-- Compiling entity fft21_mux_bus8
-- Compiling architecture xilinx of fft21_mux_bus8
-- Compiling entity fft21_adder
-- Compiling architecture xilinx of fft21_adder
-- Compiling entity fft21_adder_bypass
-- Compiling architecture xilinx of fft21_adder_bypass
-- Compiling entity fft21_subtracter
-- Compiling architecture xilinx of fft21_subtracter
-- Compiling entity fft21_sub_byp
-- Compiling architecture xilinx of fft21_sub_byp
-- Compiling entity fft21_sub_byp_j
-- Compiling architecture xilinx of fft21_sub_byp_j
-- Loading package fft21_comps
-- Compiling entity fft21_butterfly
-- Compiling architecture xilinx of fft21_butterfly
-- Compiling entity fft21_bfly_byp
-- Compiling architecture xilinx of fft21_bfly_byp
-- Compiling entity fft21_butterfly_j
-- Compiling architecture xilinx of fft21_butterfly_j
-- Compiling entity fft21_bfly_byp_j
-- Compiling architecture xilinx of fft21_bfly_byp_j
-- Compiling entity fft21_mult
-- Compiling architecture xilinx of fft21_mult
-- Loading package fft21_pkg
-- Compiling entity fft21_complex_mult3
-- Compiling architecture xilinx of fft21_complex_mult3
-- Compiling entity fft21_dragonfly
-- Compiling architecture xilinx of fft21_dragonfly
-- Compiling entity fft21_dfly_byp
-- Compiling architecture xilinx of fft21_dfly_byp
-- Compiling entity fft21_and2
-- Compiling architecture xilinx of fft21_and2
-- Compiling entity fft21_and_gate
-- Compiling architecture xilinx of fft21_and_gate
-- Compiling entity fft21_and_bus_gate
-- Compiling architecture xilinx of fft21_and_bus_gate
-- Compiling entity fft21_shift_ram
-- Compiling architecture xilinx of fft21_shift_ram
-- Compiling entity fft21_shift_ram_1
-- Compiling architecture xilinx of fft21_shift_ram_1
-- Compiling entity fft21_shift_ram_sclr
-- Compiling architecture xilinx of fft21_shift_ram_sclr
-- Compiling entity fft21_shift_ram_1_sclr
-- Compiling architecture xilinx of fft21_shift_ram_1_sclr
-- Compiling entity fft21_c_lut
-- Compiling architecture xilinx of fft21_c_lut
-- Compiling entity fft21_c_lut_reg
-- Compiling architecture xilinx of fft21_c_lut_reg
-- Compiling entity fft21_c_lut_reg_sclr
-- Compiling architecture xilinx of fft21_c_lut_reg_sclr
-- Compiling entity fft21_compare
-- Compiling architecture xilinx of fft21_compare
-- Compiling entity fft21_xor_bit_gate
-- Compiling architecture xilinx of fft21_xor_bit_gate
-- Compiling entity fft21_xnor_bit_gate
-- Compiling architecture xilinx of fft21_xnor_bit_gate
-- Compiling entity fft21_io_addr_gen
-- Compiling architecture xilinx of fft21_io_addr_gen
-- Compiling entity fft21_out_addr_gen
-- Compiling architecture xilinx of fft21_out_addr_gen
-- Compiling entity fft21_rw_addr_gen
-- Compiling architecture xilinx of fft21_rw_addr_gen
-- Compiling entity fft21_tw_gen_p2
-- Compiling architecture xilinx of fft21_tw_gen_p2
-- Compiling entity fft21_tw_gen_p4
-- Compiling architecture xilinx of fft21_tw_gen_p4
-- Compiling entity fft21_in_switch4
-- Compiling architecture xilinx of fft21_in_switch4
-- Compiling entity fft21_tw_addr_gen
-- Compiling architecture xilinx of fft21_tw_addr_gen
-- Compiling entity fft21_out_switch4
-- Compiling architecture xilinx of fft21_out_switch4
-- Compiling entity fft21_max2_2
-- Compiling architecture xilinx of fft21_max2_2
-- Loading package VCOMPONENTS
-- Compiling entity fft21_comp8
-- Compiling architecture xilinx of fft21_comp8
-- Compiling entity fft21_range_r4
-- Compiling architecture xilinx of fft21_range_r4
-- Compiling entity fft21_range_r2
-- Compiling architecture xilinx of fft21_range_r2
-- Compiling entity fft21_in_ranger
-- Compiling architecture xilinx of fft21_in_ranger
-- Compiling entity fft21_r4_ranger
-- Compiling architecture xilinx of fft21_r4_ranger
-- Compiling entity fft21_arith_shift3
-- Compiling architecture xilinx of fft21_arith_shift3
-- Compiling entity fft21_overflow_gen
-- Compiling architecture xilinx of fft21_overflow_gen
-- Compiling entity fft21_unbiased_round
-- Compiling architecture xilinx of fft21_unbiased_round
-- Compiling entity fft21_PE4
-- Compiling architecture xilinx of fft21_PE4
-- Compiling entity fft21_sin_cos
-- Compiling architecture xilinx of fft21_sin_cos
-- Compiling entity fft21_dpm
-- Compiling architecture xilinx of fft21_dpm
-- Compiling entity fft21_dist_mem
-- Compiling architecture xilinx of fft21_dist_mem
-- Compiling entity fft21_scale_logic
-- Compiling architecture xilinx of fft21_scale_logic
-- Compiling entity fft21_r2_in_addr
-- Compiling architecture xilinx of fft21_r2_in_addr
-- Compiling entity fft21_r2_ovflo_gen
-- Compiling architecture xilinx of fft21_r2_ovflo_gen
-- Compiling entity fft21_r2_pe
-- Compiling architecture xilinx of fft21_r2_pe
-- Compiling entity fft21_r2_ranger
-- Compiling architecture xilinx of fft21_r2_ranger
-- Compiling entity fft21_r2_rw_addr
-- Compiling architecture xilinx of fft21_r2_rw_addr
-- Compiling entity fft21_r2_tw_addr
-- Compiling architecture xilinx of fft21_r2_tw_addr
-- Loading package fft21_bb_comps
-- Compiling entity xfft_v2_1_a
-- Compiling architecture xilinx of xfft_v2_1_a
-- Compiling entity xfft_v2_1_b
-- Compiling architecture xilinx of xfft_v2_1_b
-- Compiling entity xfft_v2_1_c
-- Compiling architecture xilinx of xfft_v2_1_c
-- Compiling entity xfft_v2_1
-- Compiling architecture behavioral of xfft_v2_1
-- Compiling package xfft_v2_1_comp
-- Compiling package body xfft_v2_1_comp
-- Loading package xfft_v2_1_comp
-- Loading package prims_constants_v2_0
-- Compiling package c_mac_v3_1_comp
-- Compiling package fft20_synth_pkg
-- Compiling package body fft20_synth_pkg
-- Loading package fft20_synth_pkg
-- Compiling package fft20_pkg
-- Compiling package body fft20_pkg
-- Loading package fft20_pkg
-- Compiling package fft20_bb_comps
-- Compiling package fft20_synth_comps
-- Compiling package fft20_comps
-- Compiling entity fft20_equ_rtl
-- Compiling architecture xilinx of fft20_equ_rtl
-- Compiling entity fft20_fde_rtl
-- Compiling architecture xilinx of fft20_fde_rtl
-- Compiling entity fft20_fdre_rtl
-- Compiling architecture xilinx of fft20_fdre_rtl
-- Loading package fft20_synth_comps
-- Compiling entity fft20_cnt_tc_rtl
-- Compiling architecture xilinx of fft20_cnt_tc_rtl
-- Compiling entity fft20_cnt_tc_rtl_a
-- Compiling architecture xilinx of fft20_cnt_tc_rtl_a
-- Compiling entity fft20_reg_rs_rtl
-- Compiling architecture xilinx of fft20_reg_rs_rtl
-- Loading package fft20_synth_pkg
-- Compiling entity fft20_flow_control_a
-- Compiling architecture xilinx of fft20_flow_control_a
-- Compiling entity fft20_flow_control_b
-- Compiling architecture xilinx of fft20_flow_control_b
-- Compiling entity fft20_flow_control_c
-- Compiling architecture xilinx of fft20_flow_control_c
-- Compiling entity fft20_fde
-- Compiling architecture xilinx of fft20_fde
-- Compiling entity fft20_reg_fde
-- Compiling architecture xilinx of fft20_reg_fde
-- Compiling entity fft20_reg_fde_sclr
-- Compiling architecture xilinx of fft20_reg_fde_sclr
-- Compiling entity fft20_reg_fde_sr_1
-- Compiling architecture xilinx of fft20_reg_fde_sr_1
-- Compiling entity fft20_mux_bus
-- Compiling architecture xilinx of fft20_mux_bus
-- Compiling entity fft20_mux_bus_sclr
-- Compiling architecture xilinx of fft20_mux_bus_sclr
-- Compiling entity fft20_mux_bus2
-- Compiling architecture xilinx of fft20_mux_bus2
-- Compiling entity fft20_mux_bus16
-- Compiling architecture xilinx of fft20_mux_bus16
-- Compiling entity fft20_mux_bus8
-- Compiling architecture xilinx of fft20_mux_bus8
-- Compiling entity fft20_adder
-- Compiling architecture xilinx of fft20_adder
-- Compiling entity fft20_adder_bypass
-- Compiling architecture xilinx of fft20_adder_bypass
-- Compiling entity fft20_subtracter
-- Compiling architecture xilinx of fft20_subtracter
-- Compiling entity fft20_sub_byp
-- Compiling architecture xilinx of fft20_sub_byp
-- Compiling entity fft20_sub_byp_j
-- Compiling architecture xilinx of fft20_sub_byp_j
-- Loading package fft20_comps
-- Compiling entity fft20_butterfly
-- Compiling architecture xilinx of fft20_butterfly
-- Compiling entity fft20_bfly_byp
-- Compiling architecture xilinx of fft20_bfly_byp
-- Compiling entity fft20_butterfly_j
-- Compiling architecture xilinx of fft20_butterfly_j
-- Compiling entity fft20_bfly_byp_j
-- Compiling architecture xilinx of fft20_bfly_byp_j
-- Compiling entity fft20_mult
-- Compiling architecture xilinx of fft20_mult
-- Loading package fft20_pkg
-- Compiling entity fft20_complex_mult3
-- Compiling architecture xilinx of fft20_complex_mult3
-- Compiling entity fft20_dragonfly
-- Compiling architecture xilinx of fft20_dragonfly
-- Compiling entity fft20_dfly_byp
-- Compiling architecture xilinx of fft20_dfly_byp
-- Compiling entity fft20_and2
-- Compiling architecture xilinx of fft20_and2
-- Compiling entity fft20_and_gate
-- Compiling architecture xilinx of fft20_and_gate
-- Compiling entity fft20_and_bus_gate
-- Compiling architecture xilinx of fft20_and_bus_gate
-- Compiling entity fft20_shift_ram
-- Compiling architecture xilinx of fft20_shift_ram
-- Compiling entity fft20_shift_ram_1
-- Compiling architecture xilinx of fft20_shift_ram_1
-- Compiling entity fft20_shift_ram_sclr
-- Compiling architecture xilinx of fft20_shift_ram_sclr
-- Compiling entity fft20_shift_ram_1_sclr
-- Compiling architecture xilinx of fft20_shift_ram_1_sclr
-- Compiling entity fft20_c_lut
-- Compiling architecture xilinx of fft20_c_lut
-- Compiling entity fft20_c_lut_reg
-- Compiling architecture xilinx of fft20_c_lut_reg
-- Compiling entity fft20_c_lut_reg_sclr
-- Compiling architecture xilinx of fft20_c_lut_reg_sclr
-- Compiling entity fft20_compare
-- Compiling architecture xilinx of fft20_compare
-- Compiling entity fft20_xor_bit_gate
-- Compiling architecture xilinx of fft20_xor_bit_gate
-- Compiling entity fft20_xnor_bit_gate
-- Compiling architecture xilinx of fft20_xnor_bit_gate
-- Compiling entity fft20_io_addr_gen
-- Compiling architecture xilinx of fft20_io_addr_gen
-- Compiling entity fft20_out_addr_gen
-- Compiling architecture xilinx of fft20_out_addr_gen
-- Compiling entity fft20_rw_addr_gen
-- Compiling architecture xilinx of fft20_rw_addr_gen
-- Compiling entity fft20_tw_gen_p2
-- Compiling architecture xilinx of fft20_tw_gen_p2
-- Compiling entity fft20_tw_gen_p4
-- Compiling architecture xilinx of fft20_tw_gen_p4
-- Compiling entity fft20_in_switch4
-- Compiling architecture xilinx of fft20_in_switch4
-- Compiling entity fft20_tw_addr_gen
-- Compiling architecture xilinx of fft20_tw_addr_gen
-- Compiling entity fft20_out_switch4
-- Compiling architecture xilinx of fft20_out_switch4
-- Compiling entity fft20_max2_2
-- Compiling architecture xilinx of fft20_max2_2
-- Compiling entity fft20_arith_shift3
-- Compiling architecture xilinx of fft20_arith_shift3
-- Compiling entity fft20_ranger
-- Compiling architecture xilinx of fft20_ranger
-- Compiling entity fft20_ranger3
-- Compiling architecture xilinx of fft20_ranger3
-- Compiling entity fft20_overflow_gen
-- Compiling architecture xilinx of fft20_overflow_gen
-- Compiling entity fft20_unbiased_round
-- Compiling architecture xilinx of fft20_unbiased_round
-- Compiling entity fft20_PE4
-- Compiling architecture xilinx of fft20_PE4
-- Compiling entity fft20_sin_cos
-- Compiling architecture xilinx of fft20_sin_cos
-- Compiling entity fft20_dpm
-- Compiling architecture xilinx of fft20_dpm
-- Compiling entity fft20_dist_mem
-- Compiling architecture xilinx of fft20_dist_mem
-- Compiling entity fft20_exp_growth
-- Compiling architecture xilinx of fft20_exp_growth
-- Compiling entity fft20_scale_logic
-- Compiling architecture xilinx of fft20_scale_logic
-- Compiling entity fft20_r2_in_addr
-- Compiling architecture xilinx of fft20_r2_in_addr
-- Compiling entity fft20_r2_ovflo_gen
-- Compiling architecture xilinx of fft20_r2_ovflo_gen
-- Compiling entity fft20_r2_pe
-- Compiling architecture xilinx of fft20_r2_pe
-- Compiling entity fft20_r2_ranger
-- Compiling architecture xilinx of fft20_r2_ranger
-- Compiling entity fft20_r2_scale_logic
-- Compiling architecture xilinx of fft20_r2_scale_logic
-- Compiling entity fft20_r2_rw_addr
-- Compiling architecture xilinx of fft20_r2_rw_addr
-- Compiling entity fft20_r2_tw_addr
-- Compiling architecture xilinx of fft20_r2_tw_addr
-- Loading package fft20_bb_comps
-- Compiling entity xfft_v2_0_a
-- Compiling architecture xilinx of xfft_v2_0_a
-- Compiling entity xfft_v2_0_b
-- Compiling architecture xilinx of xfft_v2_0_b
-- Compiling entity xfft_v2_0_c
-- Compiling architecture xilinx of xfft_v2_0_c
-- Compiling entity xfft_v2_0
-- Compiling architecture behavioral of xfft_v2_0
-- Compiling package xfft_v2_0_comp
-- Compiling package body xfft_v2_0_comp
-- Loading package xfft_v2_0_comp
-- Compiling package mac_fir_v2_0_comp
-- Compiling package mac_fir_v2_0_pack
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Compiling package ddc_v1_0_pack
-- Compiling package body ddc_v1_0_pack
-- Loading package ddc_v1_0_pack
-- Loading package ddc_v1_0_pack
-- Compiling package ddc_v1_0_comp
-- Loading package MEM_INIT_FILE_PACK_V5_0
-- Loading package prims_constants_v4_0
-- Loading package prims_utils_v4_0
-- Loading package c_reg_fd_v4_0_comp
-- Compiling entity C_SHIFT_RAM_V4_0
-- Compiling architecture behavioral of C_SHIFT_RAM_V4_0
-- Compiling package c_shift_ram_v4_0_comp
-- Compiling entity C_TWOS_COMP_V4_0
-- Compiling architecture behavioral of C_TWOS_COMP_V4_0
-- Compiling package c_twos_comp_v4_0_comp
-- Loading package prims_constants_v5_0
-- Compiling package mult_const_pkg_v4_0
-- Loading package mult_const_pkg_v4_0
-- Compiling package parm_v4_0_services
-- Compiling package body parm_v4_0_services
-- Loading package parm_v4_0_services
-- Loading package parm_v4_0_services
-- Compiling package ccm_v4_0_services
-- Compiling package body ccm_v4_0_services
-- Loading package ccm_v4_0_services
-- Loading package ccm_v4_0_services
-- Compiling package sqm_v4_0_services
-- Compiling package body sqm_v4_0_services
-- Loading package sqm_v4_0_services
-- Loading package sqm_v4_0_services
-- Compiling package mult_gen_v4_0_services
-- Compiling package body mult_gen_v4_0_services
-- Loading package mult_gen_v4_0_services
-- Loading package mult_gen_v4_0_services
-- Compiling package mult_pkg_v4_0
-- Compiling package body mult_pkg_v4_0
-- Loading package mult_pkg_v4_0
-- Loading package mult_pkg_v4_0
-- Compiling entity mult_gen_v4_0
-- Compiling architecture behavioral of mult_gen_v4_0
-- Compiling package mult_gen_v4_0_comp
-- Compiling package vfft32_pkg_v3
-- Compiling package body vfft32_pkg_v3
-- Loading package vfft32_pkg_v3
-- Loading package vfft32_pkg_v3
-- Compiling package vfft32_comps_v3
-- Loading package vfft32_comps_v3
-- Compiling entity flip_flop_v3
-- Compiling architecture behavioral of flip_flop_v3
-- Compiling entity flip_flop_sclr_v3
-- Compiling architecture behavioral of flip_flop_sclr_v3
-- Compiling entity flip_flop_sclr_sset_v3
-- Compiling architecture behavioral of flip_flop_sclr_sset_v3
-- Compiling entity flip_flop_ainit_sclr_v3
-- Compiling architecture behavioral of flip_flop_ainit_sclr_v3
-- Compiling entity state_machine_v3
-- Compiling architecture behavioral of state_machine_v3
-- Loading package c_gate_bit_v4_0_comp
-- Compiling entity or_a_b_32_v3
-- Compiling architecture behavioral of or_a_b_32_v3
-- Compiling entity or_a_b_c_32_v3
-- Compiling architecture behavioral of or_a_b_c_32_v3
-- Compiling entity xor_a_b_32_v3
-- Compiling architecture behavioral of xor_a_b_32_v3
-- Compiling entity nand_a_b_32_v3
-- Compiling architecture behavioral of nand_a_b_32_v3
-- Compiling entity and_a_b_32_v3
-- Compiling architecture behavioral of and_a_b_32_v3
-- Compiling entity and_a_notb_32_v3
-- Compiling architecture behavioral of and_a_notb_32_v3
-- Compiling entity srflop_v3
-- Compiling architecture behavioral of srflop_v3
-- Loading package c_shift_ram_v4_0_comp
-- Compiling entity delay_wrapper_v3
-- Compiling architecture behavioral of delay_wrapper_v3
-- Loading package c_mux_bus_v4_0_comp
-- Loading package c_counter_binary_v4_0_comp
-- Compiling entity hand_shaking_v3
-- Compiling architecture behavioral of hand_shaking_v3
-- Loading package c_mux_bit_v4_0_comp
-- Compiling entity addr_gen_v3
-- Compiling architecture behavioral of addr_gen_v3
-- Loading package c_dist_mem_v5_0_comp
-- Compiling entity dmem_wkg_r_i_v3
-- Compiling architecture behavioral of dmem_wkg_r_i_v3
-- Compiling entity mem_address_v3
-- Compiling architecture behavioral of mem_address_v3
-- Loading package c_compare_v4_0_comp
-- Compiling entity mem_ctrl_v3
-- Compiling architecture behavioral of mem_ctrl_v3
-- Loading package blkmemdp_pkg_v4_0
-- Loading package blkmemdp_v4_0_comp
-- Compiling entity mem_wkg_r_i_v3
-- Compiling architecture behavioral of mem_wkg_r_i_v3
-- Compiling entity working_memory_v3
-- Compiling architecture behavioral of working_memory_v3
-- Loading package c_twos_comp_v4_0_comp
-- Compiling entity conj_reg_v3
-- Compiling architecture behavioral of conj_reg_v3
-- Compiling entity input_working_result_memory_v3
-- Compiling architecture behavioral of input_working_result_memory_v3
-- Loading package mult_gen_v4_0_comp
-- Loading package c_addsub_v4_0_comp
-- Compiling entity complex_mult_v3
-- Compiling architecture behavioral of complex_mult_v3
-- Compiling entity complex_reg_conj_v3
-- Compiling architecture behavioral of complex_reg_conj_v3
-- Compiling entity butterfly_v3
-- Compiling architecture behavioral of butterfly_v3
-- Compiling entity butterfly_32_v3
-- Compiling architecture behavioral of butterfly_32_v3
-- Compiling entity bflyw0_v3
-- Compiling architecture behavioral of bflyw0_v3
-- Compiling entity bflyw_j_v3
-- Compiling architecture behavioral of bflyw_j_v3
-- Compiling entity fft4_32_v3
-- Compiling architecture behavioral of fft4_32_v3
-- Compiling entity bfly_buffer_v3
-- Compiling architecture behavioral of bfly_buffer_v3
-- Compiling entity bfly_buf_fft_v3
-- Compiling architecture behavioral of bfly_buf_fft_v3
-- Compiling entity phase_factor_adgen_v3
-- Compiling architecture behavioral of phase_factor_adgen_v3
-- Loading package c_sin_cos_v4_0_comp
-- Compiling entity phase_factors_v3
-- Compiling architecture behavioral of phase_factors_v3
-- Compiling entity result_memory_v3
-- Compiling architecture behavioral of result_memory_v3
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity vfft32_v3_0
-- Compiling architecture behavioral of vfft32_v3_0
-- Compiling package vfft32_v3_0_comp
-- Compiling package mac_fir_v5_1_comp
-- Loading package mac_fir_v5_1_comp
-- Compiling entity mac_fir_v5_1_xst
-- Compiling architecture xilinx of mac_fir_v5_1_xst
-- Compiling package mac_fir_v5_1_xst_comp
-- Compiling package TCC_DECODER_3GPP_BEHV_PKG_V1_0
-- Compiling package body TCC_DECODER_3GPP_BEHV_PKG_V1_0
-- Loading package TCC_DECODER_3GPP_BEHV_PKG_V1_0
-- Loading package TCC_DECODER_3GPP_BEHV_PKG_V1_0
-- Compiling entity TCC_DECODER_3GPP_V1_0
-- Compiling architecture BEHAVIORAL of TCC_DECODER_3GPP_V1_0
-- Compiling package tcc_decoder_3gpp_v1_0_comp
-- Compiling package body tcc_decoder_3gpp_v1_0_comp
-- Loading package tcc_decoder_3gpp_v1_0_comp
-- Compiling package tcc_encoder_3gpp_v1_0_comp
-- Compiling package body tcc_encoder_3gpp_v1_0_comp
-- Loading package tcc_encoder_3gpp_v1_0_comp
-- Loading package prims_constants_v7_0
-- Loading package tcc_encoder_3gpp_v1_0_comp
-- Compiling entity tcc_encoder_3gpp_v1_0
-- Compiling architecture behavioral of tcc_encoder_3gpp_v1_0
-- Compiling package TCC_DECODER_BEHV_PKG_V1_0
-- Compiling package body TCC_DECODER_BEHV_PKG_V1_0
-- Loading package TCC_DECODER_BEHV_PKG_V1_0
-- Loading package TCC_DECODER_BEHV_PKG_V1_0
-- Compiling entity TCC_DECODER_V1_0
-- Compiling architecture BEHAVIORAL of TCC_DECODER_V1_0
-- Compiling package tcc_decoder_v1_0_comp
-- Compiling package body tcc_decoder_v1_0_comp
-- Loading package tcc_decoder_v1_0_comp
-- Compiling package tcc_encoder_v1_0_comp
-- Compiling package c_mac_v3_0_comp
-- Loading package iputils_std_logic_signed
-- Compiling entity inverter
-- Compiling architecture VirtexII of inverter
-- Compiling entity cmplx_butterfly
-- Compiling architecture VirtexII of cmplx_butterfly
-- Compiling entity dragonfly
-- Compiling architecture VirtexII of dragonfly
-- Compiling entity cmplx_mult
-- Compiling architecture VirtexII of cmplx_mult
-- Compiling entity arithmetic_shift
-- Compiling architecture VirtexII of arithmetic_shift
-- Compiling entity unbias_round
-- Compiling architecture VirtexII of unbias_round
-- Compiling entity PE0
-- Compiling architecture VirtexII of PE0
-- Compiling entity PE1
-- Compiling architecture VirtexII of PE1
-- Compiling entity xfft1024_v1_1
-- Compiling architecture behav_VHDL of xfft1024_v1_1
-- Compiling package xfft1024_v1_1_comp
-- Compiling package cic_pack_v3_0
-- Loading package cic_pack_v3_0
-- Compiling entity C_CIC_V3_0
-- Compiling architecture behavioral of C_CIC_V3_0
-- Compiling package c_cic_v3_0_comp
-- Compiling package SID_CONST_PKG_BEHAV_V4_0
-- Compiling package SID_MIF_PKG_BEHAV_V4_0
-- Compiling package body SID_MIF_PKG_BEHAV_V4_0
-- Loading package SID_MIF_PKG_BEHAV_V4_0
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(457851): :=0;IO0OOOI1IIIlIOIIOO0Il00I1lOOlIIIII:=0;WHILE(NOT(ENDFILE(MEMINITFILE))AND(IOl1I1O0IIO001llOlll1I1lOI1l0IIIII<IOl0I10010lIIIl000I1O1IO1IlOIIIIII))LOOP READLINE(MEMINITFILE,IIl1O1I0001l1001OllOOII0I10l1IIIII);READ(IIl1O1I0001l1001OllOOII0I10l1IIIII,IOl1Ol11IlIl0110l0OOll000lI11IIIII,
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(457851): (vcom-1283) Cannot reference file "MEMINITFILE" inside pure function "IOOIOOI00l1OOOlI1OOO0I00Ol0IlIIIII".
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(457851): (vcom-1283) Cannot reference file "MEMINITFILE" inside pure function "IOOIOOI00l1OOOlI1OOO0I00Ol0IlIIIII".
-- Loading package SID_CONST_PKG_BEHAV_V4_0
-- Loading package SID_MIF_PKG_BEHAV_V4_0
-- Compiling package SID_PKG_BEHAV_V4_0
-- Compiling package body SID_PKG_BEHAV_V4_0
-- Loading package SID_PKG_BEHAV_V4_0
-- Loading package SID_PKG_BEHAV_V4_0
-- Compiling entity SID_BHV_FORNEY_V4_0
-- Compiling architecture BEHAVIORAL of SID_BHV_FORNEY_V4_0
-- Compiling entity SID_BHV_RECTANGULAR_BLOCK_V4_0
-- Compiling architecture BEHAVIORAL of SID_BHV_RECTANGULAR_BLOCK_V4_0
-- Compiling entity SID_V4_0
-- Compiling architecture BEHAVIORAL of SID_V4_0
-- Compiling package sid_v4_0_comp
-- Compiling package body sid_v4_0_comp
-- Loading package sid_v4_0_comp
-- Compiling entity cordic_v3_0
-- Loading package mult_const_pkg_v7_0
-- Loading package parm_v7_0_services
-- Loading package ccm_v7_0_services
-- Loading package sqm_v7_0_services
-- Loading package mult_gen_v7_0_services
-- Compiling package cordic_pack_beh
-- Compiling package body cordic_pack_beh
-- Loading package cordic_pack_beh
-- Loading package cordic_pack_beh
-- Compiling architecture behavioral of cordic_v3_0
-- Compiling package cordic_v3_0_comp
-- Compiling package SID_CONST_PKG_BEHAV_TURBO_V1_0
-- Loading package SID_CONST_PKG_BEHAV_TURBO_V1_0
-- Compiling package SID_PKG_BEHAV_TURBO_V1_0
-- Compiling package body SID_PKG_BEHAV_TURBO_V1_0
-- Loading package SID_PKG_BEHAV_TURBO_V1_0
-- Loading package SID_PKG_BEHAV_TURBO_V1_0
-- Compiling entity SID_TURBO_V1_0
-- Compiling architecture BEHAVIORAL of SID_TURBO_V1_0
-- Compiling package sid_turbo_v1_0_comp
-- Compiling entity cordic_v2_0
-- Compiling package cordic_pack_beh_v2_0
-- Compiling package body cordic_pack_beh_v2_0
-- Loading package cordic_pack_beh_v2_0
-- Loading package cordic_pack_beh_v2_0
-- Compiling architecture behavioral of cordic_v2_0
-- Compiling package cordic_v2_0_comp
-- Compiling package SID_CONST_PKG_BEHAV_V3_0
-- Compiling package SID_MIF_PKG_BEHAV_V3_0
-- Compiling package body SID_MIF_PKG_BEHAV_V3_0
-- Loading package SID_MIF_PKG_BEHAV_V3_0
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(465220):  IIIO10O1ll1l0O0IOl0l1lllO0lI1IIIII:=II0IOOI1Il101lO1O010O0O0IO10IOIIII;ELSE IIIO10O1ll1l0O0IOl0l1lllO0lI1IIIII:=IOO1l1010O10O10I0llO11O100O1IOIIII;END IF;IIIlOO0OOl101Ol0Oll10O1lOIIO0IIIII:=0;IIIIlI10IO0IlIll11O0O1OII0OIIOIIII:=0;WHILE(NOT(ENDFILE(MEMINITFILE))AND(IIIlOO0OOl101Ol0Oll10O1lOIIO0IIIII<IIIO10O1ll1l0O0IOl0l1lllO0lI1IIIII))
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(465220): (vcom-1283) Cannot reference file "MEMINITFILE" inside pure function "IOO1I1lI11Ol1l1OOlllIIII1l1IOIIIII".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(465221): LOOP READLINE(MEMINITFILE,IOOIOOI00l1OOOlI1OOO0I00Ol0IlIIIII);READ(IOOIOOI00l1OOOlI1OOO0I00Ol0IlIIIII,IIl1O1I0001l1001OllOOII0I10l1IIIII,III0OI0OlIOOl1Ol1I0l00O0lI1IIIIIII);ASSERT III0OI0OlIOOl1Ol1I0l00O0lI1IIIIIII REPORT
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(465221): (vcom-1283) Cannot reference file "MEMINITFILE" inside pure function "IOO1I1lI11Ol1l1OOlllIIII1l1IOIIIII".
-- Loading package SID_CONST_PKG_BEHAV_V3_0
-- Loading package SID_MIF_PKG_BEHAV_V3_0
-- Compiling package SID_PKG_BEHAV_V3_0
-- Compiling package body SID_PKG_BEHAV_V3_0
-- Loading package SID_PKG_BEHAV_V3_0
-- Loading package SID_PKG_BEHAV_V3_0
-- Compiling entity SID_BHV_FORNEY_V3_0
-- Compiling architecture BEHAVIORAL of SID_BHV_FORNEY_V3_0
-- Compiling entity SID_BHV_RECTANGULAR_BLOCK_V3_0
-- Compiling architecture BEHAVIORAL of SID_BHV_RECTANGULAR_BLOCK_V3_0
-- Compiling entity SID_V3_0
-- Compiling architecture BEHAVIORAL of SID_V3_0
-- Compiling package sid_v3_0_comp
-- Compiling package body sid_v3_0_comp
-- Loading package sid_v3_0_comp
-- Compiling package da_2d_dct_pack_v2_0
-- Compiling package body da_2d_dct_pack_v2_0
-- Loading package da_2d_dct_pack_v2_0
-- Compiling package da_1d_dct_pack_v2_1
-- Compiling package body da_1d_dct_pack_v2_1
-- Loading package da_1d_dct_pack_v2_1
-- Loading package da_1d_dct_pack_v2_1
-- Compiling entity c_da_1d_dct_v2_1
-- Compiling architecture behavioral of c_da_1d_dct_v2_1
-- Compiling package da_1d_dct_v2_1_comp
-- Loading package da_1d_dct_v2_1_comp
-- Loading package da_2d_dct_pack_v2_0
-- Compiling entity c_da_2d_dct_v2_0
-- Compiling architecture behavioral of c_da_2d_dct_v2_0
-- Compiling package da_2d_dct_v2_0_comp
-- Compiling package CONVOLUTION_PACK_V4_0
-- Compiling package body CONVOLUTION_PACK_V4_0
-- Loading package CONVOLUTION_PACK_V4_0
-- Loading package CONVOLUTION_PACK_V4_0
-- Compiling entity CONVOLUTION_V4_0
-- Compiling architecture BEHAVIORAL of CONVOLUTION_V4_0
-- Compiling package convolution_v4_0_comp
-- Compiling package CONVOLUTION_PACK_V3_0
-- Compiling package body CONVOLUTION_PACK_V3_0
-- Loading package CONVOLUTION_PACK_V3_0
-- Loading package CONVOLUTION_PACK_V3_0
-- Compiling entity CONVOLUTION_V3_0
-- Compiling architecture BEHAVIORAL of CONVOLUTION_V3_0
-- Compiling package convolution_v3_0_comp
-- Compiling package VITERBI_PACK_V5
-- Compiling package body VITERBI_PACK_V5
-- Loading package VITERBI_PACK_V5
-- Loading package VITERBI_PACK_V5
-- Compiling entity VITERBI_V5_0
-- Compiling architecture BEHAVIORAL of VITERBI_V5_0
-- Compiling package viterbi_v5_0_comp
-- Compiling package bit_correlator_comps
-- Compiling package bit_correlator_pack_v3_0
-- Compiling package body bit_correlator_pack_v3_0
-- Loading package bit_correlator_pack_v3_0
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(470464): 		WHILE (NOT(endfile(pattern_file)) AND (lines <= number_of_values)) LOOP
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(470464): (vcom-1283) Cannot reference file "pattern_file" inside pure function "read_pattern_mask".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(470465): 			readline(pattern_file, hexline);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(470465): (vcom-1283) Cannot reference file "pattern_file" inside pure function "read_pattern_mask".
-- Loading package bit_correlator_pack_v3_0
-- Compiling entity C_BIT_CORRELATOR_V3_0
-- Compiling architecture behavioral of C_BIT_CORRELATOR_V3_0
-- Compiling package dafir_pack_v9_0
-- Loading package dafir_pack_v9_0
-- Compiling entity C_DA_FIR_V9_0
-- Compiling architecture behavioral of C_DA_FIR_V9_0
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(471025):     WHILE (NOT(endfile(coeffile)) AND (lines <= number_of_values)) LOOP
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(471025): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(471026):       readline(coeffile, hexline);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(471026): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(471063):     filter_coefficients := read_coefficients(filename, orig_number_of_taps, nrz_coef );
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(471063): (vcom-1284) Cannot call side-effect function "read_coefficients" from pure function "assign_filter_coefficients".
-- Compiling package c_da_fir_v9_0_comp
-- Loading package c_da_fir_v9_0_comp
-- Compiling entity c_da_fir_v9_0_xst
-- Compiling architecture xilinx of c_da_fir_v9_0_xst
-- Compiling package c_da_fir_v9_0_xst_comp
-- Compiling package dafir_pack_v8_0
-- Loading package dafir_pack_v8_0
-- Compiling entity C_DA_FIR_V8_0
-- Compiling architecture behavioral of C_DA_FIR_V8_0
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(472693):     WHILE (NOT(endfile(coeffile)) AND (lines <= number_of_values)) LOOP
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(472693): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(472694):       readline(coeffile, hexline);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(472694): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(472731):     filter_coefficients := read_coefficients(filename, orig_number_of_taps, nrz_coef );
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(472731): (vcom-1284) Cannot call side-effect function "read_coefficients" from pure function "assign_filter_coefficients".
-- Compiling package c_da_fir_v8_0_comp
-- Compiling package dafir_pack_v7_0
-- Loading package dafir_pack_v7_0
-- Compiling entity C_DA_FIR_V7_0
-- Compiling architecture behavioral of C_DA_FIR_V7_0
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(474148):     WHILE (NOT(endfile(coeffile)) AND (lines <= number_of_values)) LOOP
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(474148): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(474149):       readline(coeffile, hexline);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(474149): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(474186):     filter_coefficients := read_coefficients(filename, orig_number_of_taps, nrz_coef );
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(474186): (vcom-1284) Cannot call side-effect function "read_coefficients" from pure function "assign_filter_coefficients".
-- Compiling package c_da_fir_v7_0_comp
-- Compiling package dafir_pack_v6_0
-- Loading package dafir_pack_v6_0
-- Compiling entity C_DA_FIR_V6_0
-- Compiling architecture behavioral of C_DA_FIR_V6_0
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(475563):     WHILE (NOT(endfile(coeffile)) AND (lines <= number_of_values)) LOOP
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(475563): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(475564):       readline(coeffile, hexline);
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(475564): (vcom-1283) Cannot reference file "coeffile" inside pure function "read_coefficients".
###### C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(475602):     filter_coefficients := read_coefficients(filename, orig_number_of_taps, nrz_coef );
** Warning: C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\XilinxCoreLib_source.vhd(475602): (vcom-1284) Cannot call side-effect function "read_coefficients" from pure function "assign_filter_coefficients".
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package ul_utils
-- Compiling package da_fir_comps
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity sdivider_v3_0
-- Compiling architecture behavioral of sdivider_v3_0
-- Compiling package sdivider_v3_0_comp
End time: 15:17:16 on Mar 08,2019, Elapsed time: 0:00:50
Errors: 0, Warnings: 105

==============================================================================

    > Log file C:\Xilinx92i\vhdl\mti_pe\XilinxCoreLib\cxl_XilinxCoreLib.log generated
    > Library mapping successful, setup file(s) modelsim.ini updated

compxlib[XilinxCoreLib]: No error(s), 105 warning(s)

**************************************************************************
*                         COMPILATION SUMMARY                            *
*                                                                        *
*  Simulator used: mti_pe                                                *
*  Compiled on: Fri Mar 08 15:17:16 2019                                 *
*                                                                        *
**************************************************************************
*     Library      |  Lang   |  Mapped Name(s)   | Err#(s)  |  Warn#(s)  *
*------------------------------------------------------------------------*
*  unisim          | vhdl    | unisim            | 0        | 4          *
*------------------------------------------------------------------------*
*  simprim         | vhdl    | simprim           | 0        | 990        *
*------------------------------------------------------------------------*
*  XilinxCoreLib   | vhdl    | XilinxCoreLib     | 0        | 105        *
*------------------------------------------------------------------------*
