// Seed: 2348839564
module module_0 (
    output wand id_0,
    input wor id_1,
    output tri0 id_2,
    input supply0 id_3,
    output wand id_4,
    input wire id_5,
    input supply0 id_6,
    output tri1 id_7,
    input supply1 id_8,
    input wand id_9,
    input wire id_10,
    output uwire id_11,
    input uwire id_12,
    input supply0 id_13,
    input wire id_14,
    output tri0 id_15,
    output wand id_16,
    input wand id_17,
    input uwire id_18,
    output uwire id_19,
    input tri0 id_20,
    input wor id_21,
    input tri0 id_22
);
  wire id_24;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    input tri id_2,
    output supply1 id_3
);
  logic id_5;
  not primCall (id_3, id_1);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_1,
      id_3,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_0,
      id_3,
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_2
  );
endmodule
