#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec  4 22:24:32 2019
# Process ID: 30316
# Current directory: C:/vivado/one-cycle-cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36300 C:\vivado\one-cycle-cpu\one-cycle-cpu.xpr
# Log file: C:/vivado/one-cycle-cpu/vivado.log
# Journal file: C:/vivado/one-cycle-cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/vivado/one-cycle-cpu/one-cycle-cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 765.133 ; gain = 169.508
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim/xsim.dir/ocycpu_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 83.129 ; gain = 1.172
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  4 22:25:37 2019...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 771.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 0
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 11
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 771.047 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 796.551 ; gain = 7.301
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 0
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 11
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 796.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: C:/vivado/one-cycle-cpu/instructions.txt, while loading at index: 0
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 852.352 ; gain = 4.789
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 852.352 ; gain = 4.789
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 852.359 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 862.359 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 865.047 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 866.281 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 866.281 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 993.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 993.820 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 993.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1157.480 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1157.480 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1157.480 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1157.480 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1157.480 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1157.480 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1157.480 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1157.480 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1601.965 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1601.965 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 10:53:42 2019...
