<stg><name>ReadFromMem_Pipeline_VITIS_LOOP_153_8</name>


<trans_list>

<trans id="236" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %ifc66_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ifc66

]]></Node>
<StgValue><ssdm name="ifc66_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:2 %sext_ln153_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %sext_ln153

]]></Node>
<StgValue><ssdm name="sext_ln153_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="28">
<![CDATA[
newFuncRoot:3 %sext_ln153_cast = sext i28 %sext_ln153_read

]]></Node>
<StgValue><ssdm name="sext_ln153_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %iact_buffer, i64 666, i64 30, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc6, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_23, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i32 0, i32 %i_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %i = load i32 %i_3

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln153 = icmp_eq  i32 %i, i32 %sext_ln153_cast

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %add_ln153 = add i32 %i, i32 1

]]></Node>
<StgValue><ssdm name="add_ln153"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln153 = br i1 %icmp_ln153, void %.split77, void %._crit_edge42.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="39" op_0_bw="39" op_1_bw="32" op_2_bw="7">
<![CDATA[
.split77:1 %shl_ln4 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %i, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="40" op_0_bw="39">
<![CDATA[
.split77:2 %zext_ln155 = zext i39 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
.split77:3 %shl_ln155_1 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %i, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln155_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="32">
<![CDATA[
.split77:4 %trunc_ln155 = trunc i32 %i

]]></Node>
<StgValue><ssdm name="trunc_ln155"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.split77:5 %trunc_ln5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln155, i5 0

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="40" op_0_bw="37">
<![CDATA[
.split77:6 %zext_ln155_1 = zext i37 %shl_ln155_1

]]></Node>
<StgValue><ssdm name="zext_ln155_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split77:7 %sub_ln155 = sub i40 %zext_ln155, i40 %zext_ln155_1

]]></Node>
<StgValue><ssdm name="sub_ln155"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="41" op_0_bw="40">
<![CDATA[
.split77:8 %sext_ln155 = sext i40 %sub_ln155

]]></Node>
<StgValue><ssdm name="sext_ln155"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
.split77:9 %add_ln155 = add i41 %sext_ln155, i41 2560

]]></Node>
<StgValue><ssdm name="add_ln155"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="41">
<![CDATA[
.split77:10 %sext_ln155_1 = sext i41 %add_ln155

]]></Node>
<StgValue><ssdm name="sext_ln155_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split77:11 %add_ln155_1 = add i64 %sext_ln155_1, i64 %ifc66_read

]]></Node>
<StgValue><ssdm name="add_ln155_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split77:12 %trunc_ln6 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln155_1, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32">
<![CDATA[
.split77:22 %trunc_ln159 = trunc i32 %i

]]></Node>
<StgValue><ssdm name="trunc_ln159"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.split77:23 %shl_ln5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln159, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:24 %sub_ln159 = sub i11 %trunc_ln5, i11 %shl_ln5

]]></Node>
<StgValue><ssdm name="sub_ln159"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split77:144 %store_ln153 = store i32 %add_ln153, i32 %i_3

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="60">
<![CDATA[
.split77:13 %sext_ln156 = sext i60 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln156"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
.split77:14 %ifc6_addr = getelementptr i128 %ifc6, i64 %sext_ln156

]]></Node>
<StgValue><ssdm name="ifc6_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.split77:15 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ifc6_addr, i32 6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="56" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.split77:15 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ifc6_addr, i32 6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="57" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.split77:15 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ifc6_addr, i32 6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="58" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.split77:15 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ifc6_addr, i32 6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="59" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.split77:15 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ifc6_addr, i32 6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="60" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.split77:15 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ifc6_addr, i32 6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="61" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.split77:15 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ifc6_addr, i32 6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="62" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split77:16 %ifc6_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %ifc6_addr

]]></Node>
<StgValue><ssdm name="ifc6_addr_read"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="128">
<![CDATA[
.split77:26 %trunc_ln674 = trunc i128 %ifc6_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split77:29 %p_Result_25_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_25_1"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split77:34 %p_Result_25_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_25_2"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split77:39 %p_Result_25_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_25_3"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0">
<![CDATA[
._crit_edge42.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="67" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split77:17 %ifc6_addr_read_1 = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %ifc6_addr

]]></Node>
<StgValue><ssdm name="ifc6_addr_read_1"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="11">
<![CDATA[
.split77:25 %zext_ln674 = zext i11 %sub_ln159

]]></Node>
<StgValue><ssdm name="zext_ln674"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:27 %iact_buffer_addr = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln674

]]></Node>
<StgValue><ssdm name="iact_buffer_addr"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:28 %store_ln161 = store i32 %trunc_ln674, i11 %iact_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:30 %or_ln161 = or i11 %sub_ln159, i11 1

]]></Node>
<StgValue><ssdm name="or_ln161"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="11">
<![CDATA[
.split77:31 %zext_ln161 = zext i11 %or_ln161

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:32 %iact_buffer_addr_1 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:33 %store_ln161 = store i32 %p_Result_25_1, i11 %iact_buffer_addr_1

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="128">
<![CDATA[
.split77:44 %trunc_ln674_3 = trunc i128 %ifc6_addr_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln674_3"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split77:49 %p_Result_25_5 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_1, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_25_5"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split77:54 %p_Result_25_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_1, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_25_6"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split77:59 %p_Result_25_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_1, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_25_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="79" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split77:18 %ifc6_addr_read_2 = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %ifc6_addr

]]></Node>
<StgValue><ssdm name="ifc6_addr_read_2"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:35 %or_ln161_1 = or i11 %sub_ln159, i11 2

]]></Node>
<StgValue><ssdm name="or_ln161_1"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="11">
<![CDATA[
.split77:36 %zext_ln161_1 = zext i11 %or_ln161_1

]]></Node>
<StgValue><ssdm name="zext_ln161_1"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:37 %iact_buffer_addr_2 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_1

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_2"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:38 %store_ln161 = store i32 %p_Result_25_2, i11 %iact_buffer_addr_2

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:40 %or_ln161_2 = or i11 %sub_ln159, i11 3

]]></Node>
<StgValue><ssdm name="or_ln161_2"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="11">
<![CDATA[
.split77:41 %zext_ln161_2 = zext i11 %or_ln161_2

]]></Node>
<StgValue><ssdm name="zext_ln161_2"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:42 %iact_buffer_addr_3 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_2

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_3"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:43 %store_ln161 = store i32 %p_Result_25_3, i11 %iact_buffer_addr_3

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="128">
<![CDATA[
.split77:64 %trunc_ln674_4 = trunc i128 %ifc6_addr_read_2

]]></Node>
<StgValue><ssdm name="trunc_ln674_4"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split77:69 %p_Result_25_9 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_2, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_25_9"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split77:74 %p_Result_25_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_2, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_25_s"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split77:79 %p_Result_25_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_2, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_25_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="92" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split77:19 %ifc6_addr_read_3 = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %ifc6_addr

]]></Node>
<StgValue><ssdm name="ifc6_addr_read_3"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:45 %or_ln161_3 = or i11 %sub_ln159, i11 4

]]></Node>
<StgValue><ssdm name="or_ln161_3"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="11">
<![CDATA[
.split77:46 %zext_ln161_3 = zext i11 %or_ln161_3

]]></Node>
<StgValue><ssdm name="zext_ln161_3"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:47 %iact_buffer_addr_4 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_3

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_4"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:48 %store_ln161 = store i32 %trunc_ln674_3, i11 %iact_buffer_addr_4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:50 %or_ln161_4 = or i11 %sub_ln159, i11 5

]]></Node>
<StgValue><ssdm name="or_ln161_4"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="11">
<![CDATA[
.split77:51 %zext_ln161_4 = zext i11 %or_ln161_4

]]></Node>
<StgValue><ssdm name="zext_ln161_4"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:52 %iact_buffer_addr_5 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_4

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_5"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:53 %store_ln161 = store i32 %p_Result_25_5, i11 %iact_buffer_addr_5

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="128">
<![CDATA[
.split77:84 %trunc_ln674_5 = trunc i128 %ifc6_addr_read_3

]]></Node>
<StgValue><ssdm name="trunc_ln674_5"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split77:89 %p_Result_25_8 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_3, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_25_8"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split77:94 %p_Result_25_10 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_3, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_25_10"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split77:99 %p_Result_25_11 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_3, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_25_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="105" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split77:20 %ifc6_addr_read_4 = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %ifc6_addr

]]></Node>
<StgValue><ssdm name="ifc6_addr_read_4"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:55 %or_ln161_5 = or i11 %sub_ln159, i11 6

]]></Node>
<StgValue><ssdm name="or_ln161_5"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="11">
<![CDATA[
.split77:56 %zext_ln161_5 = zext i11 %or_ln161_5

]]></Node>
<StgValue><ssdm name="zext_ln161_5"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:57 %iact_buffer_addr_6 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_5

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_6"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:58 %store_ln161 = store i32 %p_Result_25_6, i11 %iact_buffer_addr_6

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:60 %or_ln161_6 = or i11 %sub_ln159, i11 7

]]></Node>
<StgValue><ssdm name="or_ln161_6"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="11">
<![CDATA[
.split77:61 %zext_ln161_6 = zext i11 %or_ln161_6

]]></Node>
<StgValue><ssdm name="zext_ln161_6"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:62 %iact_buffer_addr_7 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_6

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_7"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:63 %store_ln161 = store i32 %p_Result_25_7, i11 %iact_buffer_addr_7

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="128">
<![CDATA[
.split77:104 %trunc_ln674_6 = trunc i128 %ifc6_addr_read_4

]]></Node>
<StgValue><ssdm name="trunc_ln674_6"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split77:109 %p_Result_25_12 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_4, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_25_12"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split77:114 %p_Result_25_13 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_4, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_25_13"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split77:119 %p_Result_25_14 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_4, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_25_14"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="118" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split77:21 %ifc6_addr_read_5 = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %ifc6_addr

]]></Node>
<StgValue><ssdm name="ifc6_addr_read_5"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:65 %add_ln161 = add i11 %sub_ln159, i11 8

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="11">
<![CDATA[
.split77:66 %zext_ln161_7 = zext i11 %add_ln161

]]></Node>
<StgValue><ssdm name="zext_ln161_7"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:67 %iact_buffer_addr_8 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_7

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_8"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:68 %store_ln161 = store i32 %trunc_ln674_4, i11 %iact_buffer_addr_8

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:70 %add_ln161_1 = add i11 %sub_ln159, i11 9

]]></Node>
<StgValue><ssdm name="add_ln161_1"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="11">
<![CDATA[
.split77:71 %zext_ln161_8 = zext i11 %add_ln161_1

]]></Node>
<StgValue><ssdm name="zext_ln161_8"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:72 %iact_buffer_addr_9 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_8

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_9"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:73 %store_ln161 = store i32 %p_Result_25_9, i11 %iact_buffer_addr_9

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="128">
<![CDATA[
.split77:124 %trunc_ln674_7 = trunc i128 %ifc6_addr_read_5

]]></Node>
<StgValue><ssdm name="trunc_ln674_7"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split77:129 %p_Result_25_15 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_5, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_25_15"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split77:134 %p_Result_25_16 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_5, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_25_16"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split77:139 %p_Result_25_17 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %ifc6_addr_read_5, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_25_17"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="131" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:75 %add_ln161_2 = add i11 %sub_ln159, i11 10

]]></Node>
<StgValue><ssdm name="add_ln161_2"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="11">
<![CDATA[
.split77:76 %zext_ln161_9 = zext i11 %add_ln161_2

]]></Node>
<StgValue><ssdm name="zext_ln161_9"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:77 %iact_buffer_addr_10 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_9

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_10"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:78 %store_ln161 = store i32 %p_Result_25_s, i11 %iact_buffer_addr_10

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:80 %add_ln161_3 = add i11 %sub_ln159, i11 11

]]></Node>
<StgValue><ssdm name="add_ln161_3"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="11">
<![CDATA[
.split77:81 %zext_ln161_10 = zext i11 %add_ln161_3

]]></Node>
<StgValue><ssdm name="zext_ln161_10"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:82 %iact_buffer_addr_11 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_10

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_11"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:83 %store_ln161 = store i32 %p_Result_25_4, i11 %iact_buffer_addr_11

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="139" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:85 %add_ln161_4 = add i11 %sub_ln159, i11 12

]]></Node>
<StgValue><ssdm name="add_ln161_4"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="11">
<![CDATA[
.split77:86 %zext_ln161_11 = zext i11 %add_ln161_4

]]></Node>
<StgValue><ssdm name="zext_ln161_11"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:87 %iact_buffer_addr_12 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_11

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_12"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:88 %store_ln161 = store i32 %trunc_ln674_5, i11 %iact_buffer_addr_12

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:90 %add_ln161_5 = add i11 %sub_ln159, i11 13

]]></Node>
<StgValue><ssdm name="add_ln161_5"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="11">
<![CDATA[
.split77:91 %zext_ln161_12 = zext i11 %add_ln161_5

]]></Node>
<StgValue><ssdm name="zext_ln161_12"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:92 %iact_buffer_addr_13 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_12

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_13"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:93 %store_ln161 = store i32 %p_Result_25_8, i11 %iact_buffer_addr_13

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="147" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:95 %add_ln161_6 = add i11 %sub_ln159, i11 14

]]></Node>
<StgValue><ssdm name="add_ln161_6"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="11">
<![CDATA[
.split77:96 %zext_ln161_13 = zext i11 %add_ln161_6

]]></Node>
<StgValue><ssdm name="zext_ln161_13"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:97 %iact_buffer_addr_14 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_13

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_14"/></StgValue>
</operation>

<operation id="150" st_id="17" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:98 %store_ln161 = store i32 %p_Result_25_10, i11 %iact_buffer_addr_14

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:100 %add_ln161_7 = add i11 %sub_ln159, i11 15

]]></Node>
<StgValue><ssdm name="add_ln161_7"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="11">
<![CDATA[
.split77:101 %zext_ln161_14 = zext i11 %add_ln161_7

]]></Node>
<StgValue><ssdm name="zext_ln161_14"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:102 %iact_buffer_addr_15 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_14

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_15"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:103 %store_ln161 = store i32 %p_Result_25_11, i11 %iact_buffer_addr_15

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="155" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:105 %add_ln161_8 = add i11 %sub_ln159, i11 16

]]></Node>
<StgValue><ssdm name="add_ln161_8"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="11">
<![CDATA[
.split77:106 %zext_ln161_15 = zext i11 %add_ln161_8

]]></Node>
<StgValue><ssdm name="zext_ln161_15"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:107 %iact_buffer_addr_16 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_15

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_16"/></StgValue>
</operation>

<operation id="158" st_id="18" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:108 %store_ln161 = store i32 %trunc_ln674_6, i11 %iact_buffer_addr_16

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="159" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:110 %add_ln161_9 = add i11 %sub_ln159, i11 17

]]></Node>
<StgValue><ssdm name="add_ln161_9"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="11">
<![CDATA[
.split77:111 %zext_ln161_16 = zext i11 %add_ln161_9

]]></Node>
<StgValue><ssdm name="zext_ln161_16"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:112 %iact_buffer_addr_17 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_16

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_17"/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:113 %store_ln161 = store i32 %p_Result_25_12, i11 %iact_buffer_addr_17

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="163" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:115 %add_ln161_10 = add i11 %sub_ln159, i11 18

]]></Node>
<StgValue><ssdm name="add_ln161_10"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="11">
<![CDATA[
.split77:116 %zext_ln161_17 = zext i11 %add_ln161_10

]]></Node>
<StgValue><ssdm name="zext_ln161_17"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:117 %iact_buffer_addr_18 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_17

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_18"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:118 %store_ln161 = store i32 %p_Result_25_13, i11 %iact_buffer_addr_18

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:120 %add_ln161_11 = add i11 %sub_ln159, i11 19

]]></Node>
<StgValue><ssdm name="add_ln161_11"/></StgValue>
</operation>

<operation id="168" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="11">
<![CDATA[
.split77:121 %zext_ln161_18 = zext i11 %add_ln161_11

]]></Node>
<StgValue><ssdm name="zext_ln161_18"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:122 %iact_buffer_addr_19 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_18

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_19"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:123 %store_ln161 = store i32 %p_Result_25_14, i11 %iact_buffer_addr_19

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="171" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:125 %add_ln161_12 = add i11 %sub_ln159, i11 20

]]></Node>
<StgValue><ssdm name="add_ln161_12"/></StgValue>
</operation>

<operation id="172" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="11">
<![CDATA[
.split77:126 %zext_ln161_19 = zext i11 %add_ln161_12

]]></Node>
<StgValue><ssdm name="zext_ln161_19"/></StgValue>
</operation>

<operation id="173" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:127 %iact_buffer_addr_20 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_19

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_20"/></StgValue>
</operation>

<operation id="174" st_id="20" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:128 %store_ln161 = store i32 %trunc_ln674_7, i11 %iact_buffer_addr_20

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="175" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:130 %add_ln161_13 = add i11 %sub_ln159, i11 21

]]></Node>
<StgValue><ssdm name="add_ln161_13"/></StgValue>
</operation>

<operation id="176" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="11">
<![CDATA[
.split77:131 %zext_ln161_20 = zext i11 %add_ln161_13

]]></Node>
<StgValue><ssdm name="zext_ln161_20"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:132 %iact_buffer_addr_21 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_20

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_21"/></StgValue>
</operation>

<operation id="178" st_id="20" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:133 %store_ln161 = store i32 %p_Result_25_15, i11 %iact_buffer_addr_21

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="179" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split77:0 %specloopname_ln153 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln153"/></StgValue>
</operation>

<operation id="180" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:135 %add_ln161_14 = add i11 %sub_ln159, i11 22

]]></Node>
<StgValue><ssdm name="add_ln161_14"/></StgValue>
</operation>

<operation id="181" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="11">
<![CDATA[
.split77:136 %zext_ln161_21 = zext i11 %add_ln161_14

]]></Node>
<StgValue><ssdm name="zext_ln161_21"/></StgValue>
</operation>

<operation id="182" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:137 %iact_buffer_addr_22 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_21

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_22"/></StgValue>
</operation>

<operation id="183" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:138 %store_ln161 = store i32 %p_Result_25_16, i11 %iact_buffer_addr_22

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="184" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split77:140 %add_ln161_15 = add i11 %sub_ln159, i11 23

]]></Node>
<StgValue><ssdm name="add_ln161_15"/></StgValue>
</operation>

<operation id="185" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="11">
<![CDATA[
.split77:141 %zext_ln161_22 = zext i11 %add_ln161_15

]]></Node>
<StgValue><ssdm name="zext_ln161_22"/></StgValue>
</operation>

<operation id="186" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split77:142 %iact_buffer_addr_23 = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln161_22

]]></Node>
<StgValue><ssdm name="iact_buffer_addr_23"/></StgValue>
</operation>

<operation id="187" st_id="21" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split77:143 %store_ln161 = store i32 %p_Result_25_17, i11 %iact_buffer_addr_23

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="188" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.split77:145 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
