// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (c) 2018 MediaTek Inc.
 * Author: Ben Ho <ben.ho@mediatek.com>
 *	   Erin Lo <erin.lo@mediatek.com>
 */

#include <dt-bindings/clock/mt8183-clk.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/memory/mt8183-larb-port.h>
#include <dt-bindings/power/mt8183-power.h>
#include "mt8183-pinfunc.h"

/ {
	compatible = "mediatek,mt8183";
	interrupt-parent = <&sysirq>;
	#address-cells = <2>;
	#size-cells = <2>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
				core1 {
					cpu = <&cpu1>;
				};
				core2 {
					cpu = <&cpu2>;
				};
				core3 {
					cpu = <&cpu3>;
				};
			};

			cluster1 {
				core0 {
					cpu = <&cpu4>;
				};
				core1 {
					cpu = <&cpu5>;
				};
				core2 {
					cpu = <&cpu6>;
				};
				core3 {
					cpu = <&cpu7>;
				};
			};
		};

		cpu0: cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x000>;
			enable-method = "psci";
		};

		cpu1: cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x001>;
			enable-method = "psci";
		};

		cpu2: cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x002>;
			enable-method = "psci";
		};

		cpu3: cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x003>;
			enable-method = "psci";
		};

		cpu4: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a73";
			reg = <0x100>;
			enable-method = "psci";
		};

		cpu5: cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a73";
			reg = <0x101>;
			enable-method = "psci";
		};

		cpu6: cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a73";
			reg = <0x102>;
			enable-method = "psci";
		};

		cpu7: cpu@103 {
			device_type = "cpu";
			compatible = "arm,cortex-a73";
			reg = <0x103>;
			enable-method = "psci";
		};
	};

	pmu_a53 {
		compatible = "arm,cortex-a53-pmu";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_LOW &ppi_cluster0>;
	};

	pmu_a73 {
		compatible = "arm,cortex-a73-pmu";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_LOW &ppi_cluster1>;
	};

	psci {
		compatible      = "arm,psci-1.0";
		method          = "smc";
	};

	clk26m: oscillator@0 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <26000000>;
		clock-output-names = "clk26m";
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW 0>,
			     <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW 0>,
			     <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW 0>,
			     <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW 0>;
	};

	gic: interrupt-controller@0c000000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <4>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg = <0 0x0c000000 0 0x40000>,  /* GICD */
		      <0 0x0c100000 0 0x200000>, /* GICR */
		      <0 0x0c400000 0 0x2000>,   /* GICC */
		      <0 0x0c410000 0 0x1000>,   /* GICH */
		      <0 0x0c420000 0 0x2000>;   /* GICV */

		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH 0>;
		ppi-partitions {
			ppi_cluster0: interrupt-partition-0 {
				affinity = <&cpu0 &cpu1 &cpu2 &cpu3>;
			};
			ppi_cluster1: interrupt-partition-1 {
				affinity = <&cpu4 &cpu5 &cpu6 &cpu7>;
			};
		};
	};

	mcucfg: syscon@0c530000 {
		compatible = "mediatek,mt8183-mcucfg", "syscon";
		reg = <0 0x0c530000 0 0x1000>;
		#clock-cells = <1>;
	};

	sysirq: intpol-controller@0c530a80 {
		compatible = "mediatek,mt8183-sysirq",
			     "mediatek,mt6577-sysirq";
		interrupt-controller;
		#interrupt-cells = <4>;
		interrupt-parent = <&gic>;
		reg = <0 0x0c530a80 0 0x50>;
	};

	topckgen: syscon@10000000 {
		compatible = "mediatek,mt8183-topckgen", "syscon";
		reg = <0 0x10000000 0 0x1000>;
		#clock-cells = <1>;
	};

	infracfg: syscon@10001000 {
		compatible = "mediatek,mt8183-infracfg", "syscon";
		reg = <0 0x10001000 0 0x1000>;
		#clock-cells = <1>;
	};

	scpsys: syscon@10006000 {
		compatible = "mediatek,mt8183-scpsys", "syscon";
		#power-domain-cells = <1>;
		reg = <0 0x10006000 0 0x1000>;
		clocks = <&topckgen CLK_TOP_MUX_AUD_INTBUS>,
			 <&infracfg CLK_INFRA_AUDIO>,
			 <&infracfg CLK_INFRA_AUDIO_26M_BCLK>,
			 <&topckgen CLK_TOP_MUX_MFG>,
			 <&topckgen CLK_TOP_MUX_MM>,
			 <&topckgen CLK_TOP_MUX_CAM>,
			 <&topckgen CLK_TOP_MUX_IMG>,
			 <&topckgen CLK_TOP_MUX_IPU_IF>,
			 <&topckgen CLK_TOP_MUX_DSP>,
			 <&topckgen CLK_TOP_MUX_DSP1>,
			 <&topckgen CLK_TOP_MUX_DSP2>,
			 <&mmsys CLK_MM_SMI_COMMON>,
			 <&mmsys CLK_MM_SMI_LARB0>,
			 <&mmsys CLK_MM_SMI_LARB1>,
			 <&mmsys CLK_MM_GALS_COMM0>,
			 <&mmsys CLK_MM_GALS_COMM1>,
			 <&mmsys CLK_MM_GALS_CCU2MM>,
			 <&mmsys CLK_MM_GALS_IPU12MM>,
			 <&mmsys CLK_MM_GALS_IMG2MM>,
			 <&mmsys CLK_MM_GALS_CAM2MM>,
			 <&mmsys CLK_MM_GALS_IPU2MM>,
			 <&imgsys CLK_IMG_LARB5>,
			 <&imgsys CLK_IMG_LARB2>,
			 <&camsys CLK_CAM_LARB6>,
			 <&camsys CLK_CAM_LARB3>,
			 <&camsys CLK_CAM_SENINF>,
			 <&camsys CLK_CAM_CAMSV0>,
			 <&camsys CLK_CAM_CAMSV1>,
			 <&camsys CLK_CAM_CAMSV2>,
			 <&camsys CLK_CAM_CCU>,
			 <&ipu_conn CLK_IPU_CONN_IPU>,
			 <&ipu_conn CLK_IPU_CONN_AHB>,
			 <&ipu_conn CLK_IPU_CONN_AXI>,
			 <&ipu_conn CLK_IPU_CONN_ISP>,
			 <&ipu_conn CLK_IPU_CONN_CAM_ADL>,
			 <&ipu_conn CLK_IPU_CONN_IMG_ADL>;
		clock-names = "audio", "audio1", "audio2",
			      "mfg", "mm", "cam",
			      "isp", "vpu", "vpu1",
			      "vpu2", "vpu3", "mm-0",
			      "mm-1", "mm-2", "mm-3",
			      "mm-4", "mm-5", "mm-6",
			      "mm-7", "mm-8", "mm-9",
			      "isp-0", "isp-1", "cam-0",
			      "cam-1", "cam-2", "cam-3",
			      "cam-4", "cam-5", "cam-6",
			      "vpu-0", "vpu-1", "vpu-2",
			      "vpu-3", "vpu-4", "vpu-5";
		infracfg = <&infracfg>;
		smi_comm = <&smi_common>;
	};

	pio: pinctrl@1000b000 {
		compatible = "mediatek,mt8183-pinctrl";
		reg = <0 0x10005000 0 0x1000>,
		      <0 0x11f20000 0 0x1000>,
		      <0 0x11e80000 0 0x1000>,
		      <0 0x11e70000 0 0x1000>,
		      <0 0x11e90000 0 0x1000>,
		      <0 0x11d30000 0 0x1000>,
		      <0 0x11d20000 0 0x1000>,
		      <0 0x11c50000 0 0x1000>,
		      <0 0x11f30000 0 0x1000>,
		      <0 0x1000b000 0 0x1000>;
		reg-names = "iocfg0", "iocfg1", "iocfg2",
			    "iocfg3", "iocfg4", "iocfg5",
			    "iocfg6", "iocfg7", "iocfg8",
			    "eint";
		gpio-controller;
		#gpio-cells = <2>;
		gpio-ranges = <&pio 0 0 192>;
		interrupt-controller;
		interrupts = <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-parent = <&gic>;
		#interrupt-cells = <4>;
	};

	apmixedsys: syscon@1000c000 {
		compatible = "mediatek,mt8183-apmixedsys", "syscon";
		reg = <0 0x1000c000 0 0x1000>;
		#clock-cells = <1>;
	};

	pwrap: pwrap@1000d000 {
		compatible = "mediatek,mt8183-pwrap";
		reg = <0 0x1000d000 0 0x1000>;
		reg-names = "pwrap";
		interrupts = <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&topckgen CLK_TOP_MUX_PMICSPI>,
			 <&infracfg CLK_INFRA_PMIC_AP>;
		clock-names = "spi", "wrap";
	};

	iommu: iommu@10205000 {
		compatible = "mediatek,mt8183-m4u";
		reg = <0 0x10205000 0 0x1000>;
		interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_LOW 0>;
		mediatek,larbs = <&larb0 &larb1 &larb2 &larb3
				  &larb4 &larb5 &larb6>;
		#iommu-cells = <1>;
	};

	uart0: serial@11002000 {
		compatible = "mediatek,mt8183-uart",
			     "mediatek,mt6577-uart";
		reg = <0 0x11002000 0 0x1000>;
		interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_LOW 0>;
		clocks = <&clk26m>, <&infracfg CLK_INFRA_UART0>;
		clock-names = "baud", "bus";
		status = "disabled";
	};

	uart1: serial@11003000 {
		compatible = "mediatek,mt8183-uart",
			     "mediatek,mt6577-uart";
		reg = <0 0x11003000 0 0x1000>;
		interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_LOW 0>;
		clocks = <&clk26m>, <&infracfg CLK_INFRA_UART1>;
		clock-names = "baud", "bus";
		status = "disabled";
	};

	uart2: serial@11004000 {
		compatible = "mediatek,mt8183-uart",
			     "mediatek,mt6577-uart";
		reg = <0 0x11004000 0 0x1000>;
		interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_LOW 0>;
		clocks = <&clk26m>, <&infracfg CLK_INFRA_UART2>;
		clock-names = "baud", "bus";
		status = "disabled";
	};

	spi0: spi@1100a000 {
		compatible = "mediatek,mt8183-spi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0 0x1100a000 0 0x1000>;
		interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_LOW 0>;
		clocks = <&topckgen CLK_TOP_SYSPLL_D5_D2>,
			 <&topckgen CLK_TOP_MUX_SPI>,
			 <&infracfg CLK_INFRA_SPI0>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		status = "disabled";
	};

	spi1: spi@11010000 {
		compatible = "mediatek,mt8183-spi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0 0x11010000 0 0x1000>;
		interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_LOW 0>;
		clocks = <&topckgen CLK_TOP_SYSPLL_D5_D2>,
			 <&topckgen CLK_TOP_MUX_SPI>,
			 <&infracfg CLK_INFRA_SPI1>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		status = "disabled";
	};

	spi2: spi@11012000 {
		compatible = "mediatek,mt8183-spi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0 0x11012000 0 0x1000>;
		interrupts = <GIC_SPI 129 IRQ_TYPE_LEVEL_LOW 0>;
		clocks = <&topckgen CLK_TOP_SYSPLL_D5_D2>,
			 <&topckgen CLK_TOP_MUX_SPI>,
			 <&infracfg CLK_INFRA_SPI2>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		status = "disabled";
	};

	spi3: spi@11013000 {
		compatible = "mediatek,mt8183-spi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0 0x11013000 0 0x1000>;
		interrupts = <GIC_SPI 130 IRQ_TYPE_LEVEL_LOW 0>;
		clocks = <&topckgen CLK_TOP_SYSPLL_D5_D2>,
			 <&topckgen CLK_TOP_MUX_SPI>,
			 <&infracfg CLK_INFRA_SPI3>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		status = "disabled";
	};

	spi4: spi@11018000 {
		compatible = "mediatek,mt8183-spi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0 0x11018000 0 0x1000>;
		interrupts = <GIC_SPI 134 IRQ_TYPE_LEVEL_LOW 0>;
		clocks = <&topckgen CLK_TOP_SYSPLL_D5_D2>,
			 <&topckgen CLK_TOP_MUX_SPI>,
			 <&infracfg CLK_INFRA_SPI4>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		status = "disabled";
	};

	spi5: spi@11019000 {
		compatible = "mediatek,mt8183-spi";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0 0x11019000 0 0x1000>;
		interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_LOW 0>;
		clocks = <&topckgen CLK_TOP_SYSPLL_D5_D2>,
			 <&topckgen CLK_TOP_MUX_SPI>,
			 <&infracfg CLK_INFRA_SPI5>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		status = "disabled";
	};

	audiosys: syscon@11220000 {
		compatible = "mediatek,mt8183-audiosys", "syscon";
		reg = <0 0x11220000 0 0x1000>;
		#clock-cells = <1>;
	};

	mfgcfg: syscon@13000000 {
		compatible = "mediatek,mt8183-mfgcfg", "syscon";
		reg = <0 0x13000000 0 0x1000>;
		#clock-cells = <1>;
	};

	mmsys: syscon@14000000 {
		compatible = "mediatek,mt8183-mmsys", "syscon";
		reg = <0 0x14000000 0 0x1000>;
		#clock-cells = <1>;
	};

	larb0: larb@14017000 {
		compatible = "mediatek,mt8183-smi-larb";
		reg = <0 0x14017000 0 0x1000>;
		mediatek,smi = <&smi_common>;
		clocks = <&mmsys CLK_MM_SMI_LARB0>,
			 <&mmsys CLK_MM_SMI_LARB0>;
		clock-names = "apb", "smi";
	};

	smi_common: smi@14019000 {
		compatible = "mediatek,mt8183-smi-common", "syscon";
		reg = <0 0x14019000 0 0x1000>;
		clocks = <&mmsys CLK_MM_SMI_COMMON>,
			 <&mmsys CLK_MM_SMI_COMMON>,
			 <&mmsys CLK_MM_GALS_COMM0>,
			 <&mmsys CLK_MM_GALS_COMM1>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	imgsys: syscon@15020000 {
		compatible = "mediatek,mt8183-imgsys", "syscon";
		reg = <0 0x15020000 0 0x1000>;
		#clock-cells = <1>;
	};

	larb5: larb@15021000 {
		compatible = "mediatek,mt8183-smi-larb";
		reg = <0 0x15021000 0 0x1000>;
		mediatek,smi = <&smi_common>;
		clocks = <&imgsys CLK_IMG_LARB5>, <&imgsys CLK_IMG_LARB5>,
			 <&mmsys CLK_MM_GALS_IMG2MM>;
		clock-names = "apb", "smi", "gals";
	};

	larb2: larb@1502f000 {
		compatible = "mediatek,mt8183-smi-larb";
		reg = <0 0x1502f000 0 0x1000>;
		mediatek,smi = <&smi_common>;
		clocks = <&imgsys CLK_IMG_LARB2>, <&imgsys CLK_IMG_LARB2>,
			 <&mmsys CLK_MM_GALS_IPU2MM>;
		clock-names = "apb", "smi", "gals";
	};

	vdecsys: syscon@16000000 {
		compatible = "mediatek,mt8183-vdecsys", "syscon";
		reg = <0 0x16000000 0 0x1000>;
		#clock-cells = <1>;
	};

	larb1: larb@16010000 {
		compatible = "mediatek,mt8183-smi-larb";
		reg = <0 0x16010000 0 0x1000>;
		mediatek,smi = <&smi_common>;
		clocks = <&vdecsys CLK_VDEC_VDEC>, <&vdecsys CLK_VDEC_LARB1>;
		clock-names = "apb", "smi";
	};

	vencsys: syscon@17000000 {
		compatible = "mediatek,mt8183-vencsys", "syscon";
		reg = <0 0x17000000 0 0x1000>;
		#clock-cells = <1>;
	};

	larb4: larb@17010000 {
		compatible = "mediatek,mt8183-smi-larb";
		reg = <0 0x17010000 0 0x1000>;
		mediatek,smi = <&smi_common>;
		clocks = <&vencsys CLK_VENC_LARB>,
			 <&vencsys CLK_VENC_LARB>;
		clock-names = "apb", "smi";
	};

	ipu_conn: syscon@19000000 {
		compatible = "mediatek,mt8183-ipu_conn", "syscon";
		reg = <0 0x19000000 0 0x1000>;
		#clock-cells = <1>;
	};

	ipu_adl: syscon@19010000 {
		compatible = "mediatek,mt8183-ipu_adl", "syscon";
		reg = <0 0x19010000 0 0x1000>;
		#clock-cells = <1>;
	};

	ipu_core0: syscon@19180000 {
		compatible = "mediatek,mt8183-ipu_core0", "syscon";
		reg = <0 0x19180000 0 0x1000>;
		#clock-cells = <1>;
	};

	ipu_core1: syscon@19280000 {
		compatible = "mediatek,mt8183-ipu_core1", "syscon";
		reg = <0 0x19280000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys: syscon@1a000000 {
		compatible = "mediatek,mt8183-camsys", "syscon";
		reg = <0 0x1a000000 0 0x1000>;
		#clock-cells = <1>;
	};

	larb6: larb@1a001000 {
		compatible = "mediatek,mt8183-smi-larb";
		reg = <0 0x1a001000 0 0x1000>;
		mediatek,smi = <&smi_common>;
		clocks = <&camsys CLK_CAM_LARB6>, <&camsys CLK_CAM_LARB6>,
			 <&mmsys CLK_MM_GALS_CAM2MM>;
		clock-names = "apb", "smi", "gals";
	};

	larb3: larb@1a002000 {
		compatible = "mediatek,mt8183-smi-larb";
		reg = <0 0x1a002000 0 0x1000>;
		mediatek,smi = <&smi_common>;
		clocks = <&camsys CLK_CAM_LARB3>, <&camsys CLK_CAM_LARB3>,
			 <&mmsys CLK_MM_GALS_IPU12MM>;
		clock-names = "apb", "smi", "gals";
	};
};
