Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec  4 19:53:36 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.776     -102.717                     92                 1192        0.052        0.000                      0                 1192        3.000        0.000                       0                   555  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.776     -102.717                     92                 1192        0.052        0.000                      0                 1192        6.712        0.000                       0                   551  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           92  Failing Endpoints,  Worst Slack       -1.776ns,  Total Violation     -102.717ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.776ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.490ns  (logic 9.992ns (60.594%)  route 6.498ns (39.406%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=1 LUT2=4 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 13.901 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.712    -0.828    xvga1/clk_out1
    SLICE_X79Y82         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.896     0.488    xvga1/vcount_out[0]
    SLICE_X81Y81         LUT3 (Prop_lut3_I1_O)        0.327     0.815 r  xvga1/i__carry__0_i_3__1/O
                         net (fo=4, routed)           0.486     1.301    xvga1/vcount_out_reg[5]_0[1]
    SLICE_X81Y81         LUT4 (Prop_lut4_I3_O)        0.326     1.627 r  xvga1/image_addr3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.627    minesweeper/td/image_addr3_carry__1_0[1]
    SLICE_X81Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.177 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.177    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.511 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          0.953     3.465    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X77Y78         LUT2 (Prop_lut2_I0_O)        0.329     3.794 r  minesweeper/td/image_addr3__17_carry_i_3/O
                         net (fo=2, routed)           0.469     4.263    minesweeper/td/image_addr3__17_carry_i_3_n_0
    SLICE_X77Y78         LUT4 (Prop_lut4_I3_O)        0.326     4.589 r  minesweeper/td/image_addr3__17_carry_i_6/O
                         net (fo=1, routed)           0.000     4.589    minesweeper/td/image_addr3__17_carry_i_6_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.139 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.139    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.296 r  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.442     5.738    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y80         LUT3 (Prop_lut3_I0_O)        0.329     6.067 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.358     6.425    minesweeper/td/image_addr_i_12_n_0
    SLICE_X74Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.549 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.283     6.832    xvga1/image_addr_2
    SLICE_X77Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.956 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.956    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    xvga1/image_addr_i_2_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.728 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.594     8.321    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.337 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.891    13.229    minesweeper/td/image_addr__0[5]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.353 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.353    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.903    minesweeper/td/image_addr_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.232 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          0.793    15.024    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    SLICE_X63Y77         LUT2 (Prop_lut2_I0_O)        0.306    15.330 r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=1, routed)           0.332    15.662    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__0_n_0
    RAMB18_X1Y31         RAMB18E1                                     r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.537    13.901    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X1Y31         RAMB18E1                                     r  minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.559    14.460    
                         clock uncertainty           -0.130    14.330    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.887    minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         13.887    
                         arrival time                         -15.662    
  -------------------------------------------------------------------
                         slack                                 -1.776    

Slack (VIOLATED) :        -1.769ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.176ns  (logic 9.691ns (59.910%)  route 6.485ns (40.090%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.712    -0.828    xvga1/clk_out1
    SLICE_X79Y82         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.896     0.488    xvga1/vcount_out[0]
    SLICE_X81Y81         LUT3 (Prop_lut3_I1_O)        0.327     0.815 r  xvga1/i__carry__0_i_3__1/O
                         net (fo=4, routed)           0.486     1.301    xvga1/vcount_out_reg[5]_0[1]
    SLICE_X81Y81         LUT4 (Prop_lut4_I3_O)        0.326     1.627 r  xvga1/image_addr3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.627    minesweeper/td/image_addr3_carry__1_0[1]
    SLICE_X81Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.177 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.177    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.511 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          0.953     3.465    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X77Y78         LUT2 (Prop_lut2_I0_O)        0.329     3.794 r  minesweeper/td/image_addr3__17_carry_i_3/O
                         net (fo=2, routed)           0.469     4.263    minesweeper/td/image_addr3__17_carry_i_3_n_0
    SLICE_X77Y78         LUT4 (Prop_lut4_I3_O)        0.326     4.589 r  minesweeper/td/image_addr3__17_carry_i_6/O
                         net (fo=1, routed)           0.000     4.589    minesweeper/td/image_addr3__17_carry_i_6_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.139 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.139    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.296 r  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.442     5.738    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y80         LUT3 (Prop_lut3_I0_O)        0.329     6.067 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.358     6.425    minesweeper/td/image_addr_i_12_n_0
    SLICE_X74Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.549 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.283     6.832    xvga1/image_addr_2
    SLICE_X77Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.956 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.956    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    xvga1/image_addr_i_2_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.728 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.594     8.321    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.337 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.891    13.229    minesweeper/td/image_addr__0[5]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.353 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.353    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.903    minesweeper/td/image_addr_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.237 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=10, routed)          1.112    15.348    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y14         RAMB36E1                                     r  minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.531    13.895    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.454    
                         clock uncertainty           -0.130    14.324    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.579    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.579    
                         arrival time                         -15.348    
  -------------------------------------------------------------------
                         slack                                 -1.769    

Slack (VIOLATED) :        -1.756ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.247ns  (logic 9.613ns (59.167%)  route 6.634ns (40.833%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 13.979 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.712    -0.828    xvga1/clk_out1
    SLICE_X79Y82         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.896     0.488    xvga1/vcount_out[0]
    SLICE_X81Y81         LUT3 (Prop_lut3_I1_O)        0.327     0.815 r  xvga1/i__carry__0_i_3__1/O
                         net (fo=4, routed)           0.486     1.301    xvga1/vcount_out_reg[5]_0[1]
    SLICE_X81Y81         LUT4 (Prop_lut4_I3_O)        0.326     1.627 r  xvga1/image_addr3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.627    minesweeper/td/image_addr3_carry__1_0[1]
    SLICE_X81Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.177 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.177    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.511 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          0.953     3.465    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X77Y78         LUT2 (Prop_lut2_I0_O)        0.329     3.794 r  minesweeper/td/image_addr3__17_carry_i_3/O
                         net (fo=2, routed)           0.469     4.263    minesweeper/td/image_addr3__17_carry_i_3_n_0
    SLICE_X77Y78         LUT4 (Prop_lut4_I3_O)        0.326     4.589 r  minesweeper/td/image_addr3__17_carry_i_6/O
                         net (fo=1, routed)           0.000     4.589    minesweeper/td/image_addr3__17_carry_i_6_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.139 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.139    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.296 r  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.442     5.738    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y80         LUT3 (Prop_lut3_I0_O)        0.329     6.067 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.358     6.425    minesweeper/td/image_addr_i_12_n_0
    SLICE_X74Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.549 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.283     6.832    xvga1/image_addr_2
    SLICE_X77Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.956 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.956    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    xvga1/image_addr_i_2_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.728 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.594     8.321    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.337 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.891    13.229    minesweeper/td/image_addr__0[5]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.353 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.353    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.903    minesweeper/td/image_addr_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.159 r  minesweeper/td/image_addr_carry__0/O[2]
                         net (fo=11, routed)          1.261    15.420    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.615    13.979    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.538    
                         clock uncertainty           -0.130    14.408    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.664    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                         -15.420    
  -------------------------------------------------------------------
                         slack                                 -1.756    

Slack (VIOLATED) :        -1.746ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.237ns  (logic 9.691ns (59.686%)  route 6.546ns (40.314%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 13.979 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.712    -0.828    xvga1/clk_out1
    SLICE_X79Y82         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.896     0.488    xvga1/vcount_out[0]
    SLICE_X81Y81         LUT3 (Prop_lut3_I1_O)        0.327     0.815 r  xvga1/i__carry__0_i_3__1/O
                         net (fo=4, routed)           0.486     1.301    xvga1/vcount_out_reg[5]_0[1]
    SLICE_X81Y81         LUT4 (Prop_lut4_I3_O)        0.326     1.627 r  xvga1/image_addr3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.627    minesweeper/td/image_addr3_carry__1_0[1]
    SLICE_X81Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.177 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.177    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.511 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          0.953     3.465    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X77Y78         LUT2 (Prop_lut2_I0_O)        0.329     3.794 r  minesweeper/td/image_addr3__17_carry_i_3/O
                         net (fo=2, routed)           0.469     4.263    minesweeper/td/image_addr3__17_carry_i_3_n_0
    SLICE_X77Y78         LUT4 (Prop_lut4_I3_O)        0.326     4.589 r  minesweeper/td/image_addr3__17_carry_i_6/O
                         net (fo=1, routed)           0.000     4.589    minesweeper/td/image_addr3__17_carry_i_6_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.139 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.139    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.296 r  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.442     5.738    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y80         LUT3 (Prop_lut3_I0_O)        0.329     6.067 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.358     6.425    minesweeper/td/image_addr_i_12_n_0
    SLICE_X74Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.549 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.283     6.832    xvga1/image_addr_2
    SLICE_X77Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.956 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.956    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    xvga1/image_addr_i_2_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.728 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.594     8.321    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.337 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.891    13.229    minesweeper/td/image_addr__0[5]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.353 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.353    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.903    minesweeper/td/image_addr_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.237 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=10, routed)          1.172    15.409    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.615    13.979    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.538    
                         clock uncertainty           -0.130    14.408    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.663    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.663    
                         arrival time                         -15.409    
  -------------------------------------------------------------------
                         slack                                 -1.746    

Slack (VIOLATED) :        -1.735ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.242ns  (logic 9.691ns (59.666%)  route 6.551ns (40.334%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 13.996 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.712    -0.828    xvga1/clk_out1
    SLICE_X79Y82         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.896     0.488    xvga1/vcount_out[0]
    SLICE_X81Y81         LUT3 (Prop_lut3_I1_O)        0.327     0.815 r  xvga1/i__carry__0_i_3__1/O
                         net (fo=4, routed)           0.486     1.301    xvga1/vcount_out_reg[5]_0[1]
    SLICE_X81Y81         LUT4 (Prop_lut4_I3_O)        0.326     1.627 r  xvga1/image_addr3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.627    minesweeper/td/image_addr3_carry__1_0[1]
    SLICE_X81Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.177 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.177    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.511 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          0.953     3.465    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X77Y78         LUT2 (Prop_lut2_I0_O)        0.329     3.794 r  minesweeper/td/image_addr3__17_carry_i_3/O
                         net (fo=2, routed)           0.469     4.263    minesweeper/td/image_addr3__17_carry_i_3_n_0
    SLICE_X77Y78         LUT4 (Prop_lut4_I3_O)        0.326     4.589 r  minesweeper/td/image_addr3__17_carry_i_6/O
                         net (fo=1, routed)           0.000     4.589    minesweeper/td/image_addr3__17_carry_i_6_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.139 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.139    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.296 r  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.442     5.738    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y80         LUT3 (Prop_lut3_I0_O)        0.329     6.067 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.358     6.425    minesweeper/td/image_addr_i_12_n_0
    SLICE_X74Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.549 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.283     6.832    xvga1/image_addr_2
    SLICE_X77Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.956 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.956    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    xvga1/image_addr_i_2_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.728 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.594     8.321    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.337 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.891    13.229    minesweeper/td/image_addr__0[5]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.353 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.353    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.903    minesweeper/td/image_addr_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.237 r  minesweeper/td/image_addr_carry__0/O[1]
                         net (fo=10, routed)          1.178    15.414    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y18         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.632    13.996    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.555    
                         clock uncertainty           -0.130    14.425    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.680    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.680    
                         arrival time                         -15.414    
  -------------------------------------------------------------------
                         slack                                 -1.735    

Slack (VIOLATED) :        -1.724ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.219ns  (logic 9.579ns (59.062%)  route 6.640ns (40.938%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 13.979 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.712    -0.828    xvga1/clk_out1
    SLICE_X79Y82         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.896     0.488    xvga1/vcount_out[0]
    SLICE_X81Y81         LUT3 (Prop_lut3_I1_O)        0.327     0.815 r  xvga1/i__carry__0_i_3__1/O
                         net (fo=4, routed)           0.486     1.301    xvga1/vcount_out_reg[5]_0[1]
    SLICE_X81Y81         LUT4 (Prop_lut4_I3_O)        0.326     1.627 r  xvga1/image_addr3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.627    minesweeper/td/image_addr3_carry__1_0[1]
    SLICE_X81Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.177 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.177    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.511 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          0.953     3.465    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X77Y78         LUT2 (Prop_lut2_I0_O)        0.329     3.794 r  minesweeper/td/image_addr3__17_carry_i_3/O
                         net (fo=2, routed)           0.469     4.263    minesweeper/td/image_addr3__17_carry_i_3_n_0
    SLICE_X77Y78         LUT4 (Prop_lut4_I3_O)        0.326     4.589 r  minesweeper/td/image_addr3__17_carry_i_6/O
                         net (fo=1, routed)           0.000     4.589    minesweeper/td/image_addr3__17_carry_i_6_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.139 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.139    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.296 r  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.442     5.738    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y80         LUT3 (Prop_lut3_I0_O)        0.329     6.067 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.358     6.425    minesweeper/td/image_addr_i_12_n_0
    SLICE_X74Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.549 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.283     6.832    xvga1/image_addr_2
    SLICE_X77Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.956 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.956    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    xvga1/image_addr_i_2_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.728 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.594     8.321    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.337 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.891    13.229    minesweeper/td/image_addr__0[5]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.353 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.353    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.903    minesweeper/td/image_addr_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.125 r  minesweeper/td/image_addr_carry__0/O[0]
                         net (fo=10, routed)          1.266    15.391    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.615    13.979    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.538    
                         clock uncertainty           -0.130    14.408    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    13.667    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                         -15.391    
  -------------------------------------------------------------------
                         slack                                 -1.724    

Slack (VIOLATED) :        -1.719ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.129ns  (logic 9.579ns (59.388%)  route 6.550ns (40.612%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.712    -0.828    xvga1/clk_out1
    SLICE_X79Y82         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.896     0.488    xvga1/vcount_out[0]
    SLICE_X81Y81         LUT3 (Prop_lut3_I1_O)        0.327     0.815 r  xvga1/i__carry__0_i_3__1/O
                         net (fo=4, routed)           0.486     1.301    xvga1/vcount_out_reg[5]_0[1]
    SLICE_X81Y81         LUT4 (Prop_lut4_I3_O)        0.326     1.627 r  xvga1/image_addr3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.627    minesweeper/td/image_addr3_carry__1_0[1]
    SLICE_X81Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.177 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.177    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.511 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          0.953     3.465    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X77Y78         LUT2 (Prop_lut2_I0_O)        0.329     3.794 r  minesweeper/td/image_addr3__17_carry_i_3/O
                         net (fo=2, routed)           0.469     4.263    minesweeper/td/image_addr3__17_carry_i_3_n_0
    SLICE_X77Y78         LUT4 (Prop_lut4_I3_O)        0.326     4.589 r  minesweeper/td/image_addr3__17_carry_i_6/O
                         net (fo=1, routed)           0.000     4.589    minesweeper/td/image_addr3__17_carry_i_6_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.139 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.139    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.296 r  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.442     5.738    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y80         LUT3 (Prop_lut3_I0_O)        0.329     6.067 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.358     6.425    minesweeper/td/image_addr_i_12_n_0
    SLICE_X74Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.549 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.283     6.832    xvga1/image_addr_2
    SLICE_X77Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.956 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.956    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    xvga1/image_addr_i_2_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.728 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.594     8.321    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.337 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.891    13.229    minesweeper/td/image_addr__0[5]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.353 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.353    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.903    minesweeper/td/image_addr_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.125 r  minesweeper/td/image_addr_carry__0/O[0]
                         net (fo=10, routed)          1.177    15.302    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y14         RAMB36E1                                     r  minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.531    13.895    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.454    
                         clock uncertainty           -0.130    14.324    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    13.583    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.583    
                         arrival time                         -15.302    
  -------------------------------------------------------------------
                         slack                                 -1.719    

Slack (VIOLATED) :        -1.715ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.220ns  (logic 9.686ns (59.717%)  route 6.534ns (40.283%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 13.996 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.712    -0.828    xvga1/clk_out1
    SLICE_X79Y82         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.896     0.488    xvga1/vcount_out[0]
    SLICE_X81Y81         LUT3 (Prop_lut3_I1_O)        0.327     0.815 r  xvga1/i__carry__0_i_3__1/O
                         net (fo=4, routed)           0.486     1.301    xvga1/vcount_out_reg[5]_0[1]
    SLICE_X81Y81         LUT4 (Prop_lut4_I3_O)        0.326     1.627 r  xvga1/image_addr3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.627    minesweeper/td/image_addr3_carry__1_0[1]
    SLICE_X81Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.177 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.177    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.511 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          0.953     3.465    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X77Y78         LUT2 (Prop_lut2_I0_O)        0.329     3.794 r  minesweeper/td/image_addr3__17_carry_i_3/O
                         net (fo=2, routed)           0.469     4.263    minesweeper/td/image_addr3__17_carry_i_3_n_0
    SLICE_X77Y78         LUT4 (Prop_lut4_I3_O)        0.326     4.589 r  minesweeper/td/image_addr3__17_carry_i_6/O
                         net (fo=1, routed)           0.000     4.589    minesweeper/td/image_addr3__17_carry_i_6_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.139 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.139    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.296 r  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.442     5.738    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y80         LUT3 (Prop_lut3_I0_O)        0.329     6.067 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.358     6.425    minesweeper/td/image_addr_i_12_n_0
    SLICE_X74Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.549 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.283     6.832    xvga1/image_addr_2
    SLICE_X77Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.956 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.956    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    xvga1/image_addr_i_2_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.728 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.594     8.321    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.337 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.891    13.229    minesweeper/td/image_addr__0[5]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.353 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.353    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.903    minesweeper/td/image_addr_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.232 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          1.160    15.392    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y18         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.632    13.996    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.555    
                         clock uncertainty           -0.130    14.425    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.677    minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.677    
                         arrival time                         -15.392    
  -------------------------------------------------------------------
                         slack                                 -1.715    

Slack (VIOLATED) :        -1.713ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.121ns  (logic 9.613ns (59.630%)  route 6.508ns (40.370%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.712    -0.828    xvga1/clk_out1
    SLICE_X79Y82         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.896     0.488    xvga1/vcount_out[0]
    SLICE_X81Y81         LUT3 (Prop_lut3_I1_O)        0.327     0.815 r  xvga1/i__carry__0_i_3__1/O
                         net (fo=4, routed)           0.486     1.301    xvga1/vcount_out_reg[5]_0[1]
    SLICE_X81Y81         LUT4 (Prop_lut4_I3_O)        0.326     1.627 r  xvga1/image_addr3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.627    minesweeper/td/image_addr3_carry__1_0[1]
    SLICE_X81Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.177 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.177    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.511 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          0.953     3.465    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X77Y78         LUT2 (Prop_lut2_I0_O)        0.329     3.794 r  minesweeper/td/image_addr3__17_carry_i_3/O
                         net (fo=2, routed)           0.469     4.263    minesweeper/td/image_addr3__17_carry_i_3_n_0
    SLICE_X77Y78         LUT4 (Prop_lut4_I3_O)        0.326     4.589 r  minesweeper/td/image_addr3__17_carry_i_6/O
                         net (fo=1, routed)           0.000     4.589    minesweeper/td/image_addr3__17_carry_i_6_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.139 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.139    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.296 r  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.442     5.738    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y80         LUT3 (Prop_lut3_I0_O)        0.329     6.067 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.358     6.425    minesweeper/td/image_addr_i_12_n_0
    SLICE_X74Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.549 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.283     6.832    xvga1/image_addr_2
    SLICE_X77Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.956 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.956    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    xvga1/image_addr_i_2_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.728 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.594     8.321    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.337 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.891    13.229    minesweeper/td/image_addr__0[5]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.353 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.353    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.903    minesweeper/td/image_addr_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.159 r  minesweeper/td/image_addr_carry__0/O[2]
                         net (fo=11, routed)          1.135    15.293    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y14         RAMB36E1                                     r  minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.531    13.895    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.454    
                         clock uncertainty           -0.130    14.324    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.580    minesweeper/td/two_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.580    
                         arrival time                         -15.293    
  -------------------------------------------------------------------
                         slack                                 -1.713    

Slack (VIOLATED) :        -1.711ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.199ns  (logic 9.686ns (59.795%)  route 6.513ns (40.205%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 13.979 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.712    -0.828    xvga1/clk_out1
    SLICE_X79Y82         FDRE                                         r  xvga1/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.409 r  xvga1/vcount_out_reg[3]/Q
                         net (fo=22, routed)          0.896     0.488    xvga1/vcount_out[0]
    SLICE_X81Y81         LUT3 (Prop_lut3_I1_O)        0.327     0.815 r  xvga1/i__carry__0_i_3__1/O
                         net (fo=4, routed)           0.486     1.301    xvga1/vcount_out_reg[5]_0[1]
    SLICE_X81Y81         LUT4 (Prop_lut4_I3_O)        0.326     1.627 r  xvga1/image_addr3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.627    minesweeper/td/image_addr3_carry__1_0[1]
    SLICE_X81Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.177 r  minesweeper/td/image_addr3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.177    minesweeper/td/image_addr3_carry__0_n_0
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.511 r  minesweeper/td/image_addr3_carry__1/O[1]
                         net (fo=19, routed)          0.953     3.465    minesweeper/td/image_addr3_carry__1_n_6
    SLICE_X77Y78         LUT2 (Prop_lut2_I0_O)        0.329     3.794 r  minesweeper/td/image_addr3__17_carry_i_3/O
                         net (fo=2, routed)           0.469     4.263    minesweeper/td/image_addr3__17_carry_i_3_n_0
    SLICE_X77Y78         LUT4 (Prop_lut4_I3_O)        0.326     4.589 r  minesweeper/td/image_addr3__17_carry_i_6/O
                         net (fo=1, routed)           0.000     4.589    minesweeper/td/image_addr3__17_carry_i_6_n_0
    SLICE_X77Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.139 r  minesweeper/td/image_addr3__17_carry/CO[3]
                         net (fo=1, routed)           0.000     5.139    minesweeper/td/image_addr3__17_carry_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.296 r  minesweeper/td/image_addr3__17_carry__0/CO[1]
                         net (fo=3, routed)           0.442     5.738    minesweeper/td/image_addr3__17_carry__0_n_2
    SLICE_X75Y80         LUT3 (Prop_lut3_I0_O)        0.329     6.067 r  minesweeper/td/image_addr_i_12/O
                         net (fo=6, routed)           0.358     6.425    minesweeper/td/image_addr_i_12_n_0
    SLICE_X74Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.549 r  minesweeper/td/image_addr_i_14/O
                         net (fo=1, routed)           0.283     6.832    xvga1/image_addr_2
    SLICE_X77Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.956 r  xvga1/td/image_addr_i_7/O
                         net (fo=1, routed)           0.000     6.956    xvga1/td/image_addr_i_7_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.506 r  xvga1/image_addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    xvga1/image_addr_i_2_n_0
    SLICE_X77Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.728 r  xvga1/image_addr_i_1/O[0]
                         net (fo=1, routed)           0.594     8.321    minesweeper/td/A[11]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[11]_P[5])
                                                      4.016    12.337 r  minesweeper/td/image_addr/P[5]
                         net (fo=1, routed)           0.891    13.229    minesweeper/td/image_addr__0[5]
    SLICE_X69Y81         LUT2 (Prop_lut2_I1_O)        0.124    13.353 r  minesweeper/td/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000    13.353    minesweeper/td/image_addr_carry_i_4_n_0
    SLICE_X69Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.903 r  minesweeper/td/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000    13.903    minesweeper/td/image_addr_carry_n_0
    SLICE_X69Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.232 r  minesweeper/td/image_addr_carry__0/O[3]
                         net (fo=11, routed)          1.139    15.371    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         1.615    13.979    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.538    
                         clock uncertainty           -0.130    14.408    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.660    minesweeper/td/flag_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.660    
                         arrival time                         -15.371    
  -------------------------------------------------------------------
                         slack                                 -1.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 MouseCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/xpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.647%)  route 0.244ns (63.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.558    -0.606    MouseCtl/clk_out1
    SLICE_X48Y111        FDRE                                         r  MouseCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  MouseCtl/x_pos_reg[6]/Q
                         net (fo=5, routed)           0.244    -0.221    MouseCtl/x_pos[6]
    SLICE_X53Y111        FDRE                                         r  MouseCtl/xpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.826    -0.847    MouseCtl/clk_out1
    SLICE_X53Y111        FDRE                                         r  MouseCtl/xpos_reg[6]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X53Y111        FDRE (Hold_fdre_C_D)         0.070    -0.273    MouseCtl/xpos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 xvga1/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/vsync_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.569    -0.595    xvga1/clk_out1
    SLICE_X67Y97         FDRE                                         r  xvga1/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  xvga1/vsync_out_reg/Q
                         net (fo=2, routed)           0.068    -0.386    mouse_renderer/vsync
    SLICE_X66Y97         SRL16E                                       r  mouse_renderer/vsync_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.841    -0.832    mouse_renderer/clk_out1
    SLICE_X66Y97         SRL16E                                       r  mouse_renderer/vsync_reg[0]_srl6/CLK
                         clock pessimism              0.250    -0.582    
    SLICE_X66Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.465    mouse_renderer/vsync_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 MouseCtl/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/xpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.155%)  route 0.298ns (67.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.559    -0.605    MouseCtl/clk_out1
    SLICE_X47Y109        FDRE                                         r  MouseCtl/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  MouseCtl/x_pos_reg[1]/Q
                         net (fo=5, routed)           0.298    -0.167    MouseCtl/x_pos[1]
    SLICE_X53Y108        FDRE                                         r  MouseCtl/xpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.826    -0.846    MouseCtl/clk_out1
    SLICE_X53Y108        FDRE                                         r  MouseCtl/xpos_reg[1]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X53Y108        FDRE (Hold_fdre_C_D)         0.061    -0.281    MouseCtl/xpos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MouseCtl/x_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/xpos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.047%)  route 0.328ns (69.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.557    -0.607    MouseCtl/clk_out1
    SLICE_X48Y112        FDRE                                         r  MouseCtl/x_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  MouseCtl/x_pos_reg[10]/Q
                         net (fo=4, routed)           0.328    -0.138    MouseCtl/x_pos[10]
    SLICE_X54Y111        FDRE                                         r  MouseCtl/xpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.826    -0.847    MouseCtl/clk_out1
    SLICE_X54Y111        FDRE                                         r  MouseCtl/xpos_reg[10]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X54Y111        FDRE (Hold_fdre_C_D)         0.087    -0.256    MouseCtl/xpos_reg[10]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.589    -0.575    minesweeper/td/clk_out1
    SLICE_X73Y106        FDRE                                         r  minesweeper/td/pixel_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  minesweeper/td/pixel_out_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.378    mouse_renderer/pixel_reg[11]_0[5]
    SLICE_X73Y106        FDRE                                         r  mouse_renderer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.860    -0.812    mouse_renderer/clk_out1
    SLICE_X73Y106        FDRE                                         r  mouse_renderer/pixel_reg[5]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X73Y106        FDRE (Hold_fdre_C_D)         0.076    -0.499    mouse_renderer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.589    -0.575    minesweeper/td/clk_out1
    SLICE_X73Y106        FDRE                                         r  minesweeper/td/pixel_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  minesweeper/td/pixel_out_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.378    mouse_renderer/pixel_reg[11]_0[1]
    SLICE_X73Y106        FDRE                                         r  mouse_renderer/pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.860    -0.812    mouse_renderer/clk_out1
    SLICE_X73Y106        FDRE                                         r  mouse_renderer/pixel_reg[1]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X73Y106        FDRE (Hold_fdre_C_D)         0.075    -0.500    mouse_renderer/pixel_reg[1]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MouseCtl/y_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/ypos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.861%)  route 0.316ns (69.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.559    -0.605    MouseCtl/clk_out1
    SLICE_X49Y109        FDRE                                         r  MouseCtl/y_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  MouseCtl/y_pos_reg[7]/Q
                         net (fo=5, routed)           0.316    -0.148    MouseCtl/y_pos[7]
    SLICE_X52Y109        FDRE                                         r  MouseCtl/ypos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.826    -0.846    MouseCtl/clk_out1
    SLICE_X52Y109        FDRE                                         r  MouseCtl/ypos_reg[7]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X52Y109        FDRE (Hold_fdre_C_D)         0.072    -0.270    MouseCtl/ypos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MouseCtl/x_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/xpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.790%)  route 0.332ns (70.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.558    -0.606    MouseCtl/clk_out1
    SLICE_X48Y111        FDRE                                         r  MouseCtl/x_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  MouseCtl/x_pos_reg[5]/Q
                         net (fo=5, routed)           0.332    -0.133    MouseCtl/x_pos[5]
    SLICE_X54Y111        FDRE                                         r  MouseCtl/xpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.826    -0.847    MouseCtl/clk_out1
    SLICE_X54Y111        FDRE                                         r  MouseCtl/xpos_reg[5]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X54Y111        FDRE (Hold_fdre_C_D)         0.086    -0.257    MouseCtl/xpos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 minesweeper/td/pixel_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.589    -0.575    minesweeper/td/clk_out1
    SLICE_X73Y106        FDRE                                         r  minesweeper/td/pixel_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  minesweeper/td/pixel_out_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.378    mouse_renderer/pixel_reg[11]_0[4]
    SLICE_X73Y106        FDRE                                         r  mouse_renderer/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.860    -0.812    mouse_renderer/clk_out1
    SLICE_X73Y106        FDRE                                         r  mouse_renderer/pixel_reg[4]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X73Y106        FDRE (Hold_fdre_C_D)         0.071    -0.504    mouse_renderer/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MouseCtl/y_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/ypos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.748%)  route 0.318ns (69.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.559    -0.605    MouseCtl/clk_out1
    SLICE_X49Y109        FDRE                                         r  MouseCtl/y_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  MouseCtl/y_pos_reg[5]/Q
                         net (fo=5, routed)           0.318    -0.147    MouseCtl/y_pos[5]
    SLICE_X52Y109        FDRE                                         r  MouseCtl/ypos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=550, routed)         0.826    -0.846    MouseCtl/clk_out1
    SLICE_X52Y109        FDRE                                         r  MouseCtl/ypos_reg[5]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X52Y109        FDRE (Hold_fdre_C_D)         0.066    -0.276    MouseCtl/ypos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y45     minesweeper/td/flag_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y45     minesweeper/td/flag_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y31     minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y31     minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y40     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y40     minesweeper/td/zero_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y18     minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y18     minesweeper/td/fd_img_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y42     minesweeper/td/flag_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y42     minesweeper/td/flag_rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y97     mouse_renderer/vsync_reg[0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y103    minesweeper/vcount_reg[1][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y103    minesweeper/vcount_reg[1][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y103    minesweeper/vcount_reg[1][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y103    minesweeper/vcount_reg[1][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y103    minesweeper/vcount_reg[1][2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y103    minesweeper/vcount_reg[1][2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y103    minesweeper/vcount_reg[1][3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y103    minesweeper/vcount_reg[1][3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y103    minesweeper/vcount_reg[1][4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y103    minesweeper/vcount_reg[1][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y103    minesweeper/vcount_reg[1][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y103    minesweeper/vcount_reg[1][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y103    minesweeper/vcount_reg[1][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y103    minesweeper/vcount_reg[1][2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y103    minesweeper/vcount_reg[1][2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y103    minesweeper/vcount_reg[1][3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y103    minesweeper/vcount_reg[1][3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y103    minesweeper/vcount_reg[1][4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X66Y103    minesweeper/vcount_reg[1][4]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



