// Seed: 3967995532
module module_0 (
    output wor id_0,
    input wor id_1,
    input uwire id_2,
    input wand id_3,
    input supply1 id_4
);
  assign id_0 = 1'h0 | 1;
  assign module_2.type_1 = 0;
  wire id_6;
endmodule
module module_1 (
    output wor   id_0,
    input  tri0  id_1,
    input  uwire id_2#(.id_5(1)),
    input  tri0  id_3
);
  id_6(
      (1), 1, id_5[1]
  );
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_1,
      id_2
  );
endmodule
module module_2 (
    output tri   id_0,
    input  tri1  id_1,
    output wand  id_2,
    input  uwire id_3,
    input  wand  id_4
);
  bufif0 primCall (id_0, id_4, id_1);
  module_0 modCall_1 (
      id_0,
      id_3,
      id_4,
      id_3,
      id_3
  );
endmodule
