$date
	Sun Aug 02 17:06:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module T2POS $end
$var wire 1 ! M1 $end
$var wire 1 " M2 $end
$var wire 1 # M3 $end
$var wire 1 $ M4 $end
$var wire 1 % M5 $end
$var wire 1 & Y $end
$var wire 1 ' notA $end
$var wire 1 ( notB $end
$var wire 1 ) notC $end
$var reg 1 * a $end
$var reg 1 + b $end
$var reg 1 , c $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
1)
1(
1'
0&
1%
1$
1#
1"
0!
$end
#1
0$
1!
0'
1*
#2
1&
1$
0(
1+
#3
0&
0%
0)
1(
1,
0+
#4
0"
1)
1%
0(
1'
0,
1+
0*
#5
0#
1"
0)
1,
#6
1&
1#
1(
0+
#7
0(
0'
1+
1*
