
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000009c0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  08000b48  08000b48  00001b48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000b54  08000b54  00001b64  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08000b54  08000b54  00001b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000b5c  08000b64  00001b64  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000b5c  08000b5c  00001b5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000b60  08000b60  00001b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001b64  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001b64  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00001b64  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001230  00000000  00000000  00001b8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000003f0  00000000  00000000  00002dbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000148  00000000  00000000  000031b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000f6  00000000  00000000  000032f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000024d6  00000000  00000000  000033ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001a90  00000000  00000000  000058c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00009696  00000000  00000000  00007354  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000109ea  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000480  00000000  00000000  00010a30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000082  00000000  00000000  00010eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000b30 	.word	0x08000b30

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000b30 	.word	0x08000b30

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <SPI_GPIOInits>:
 */

#include "stm32f407xx.h"

void SPI_GPIOInits(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b084      	sub	sp, #16
 80001dc:	af00      	add	r7, sp, #0
	// initialize the GPIO Port of your choice in AFMODE
	GPIO_Handle_t SPI_GpioPins;

	SPI_GpioPins.pGPIOx=GPIOB;
 80001de:	4b10      	ldr	r3, [pc, #64]	@ (8000220 <SPI_GPIOInits+0x48>)
 80001e0:	607b      	str	r3, [r7, #4]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinAltFunMode=GPIO_ALTFN_5;
 80001e2:	2305      	movs	r3, #5
 80001e4:	737b      	strb	r3, [r7, #13]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinMode=GPIO_MODE_ALTFN;
 80001e6:	2302      	movs	r3, #2
 80001e8:	727b      	strb	r3, [r7, #9]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinOPType=GPIO_OP_TYPE_PP; // for I2c its OD mentioned in manual
 80001ea:	2300      	movs	r3, #0
 80001ec:	733b      	strb	r3, [r7, #12]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinPuPdControl=GPIO_NO_PUPD;
 80001ee:	2300      	movs	r3, #0
 80001f0:	72fb      	strb	r3, [r7, #11]
	SPI_GpioPins.GPIO_PinConfig.GPIO_PinSpeed=GPIO_SPEED_FAST;
 80001f2:	2302      	movs	r3, #2
 80001f4:	72bb      	strb	r3, [r7, #10]

	//enable the Peripheral clock
	GPIO_PeripheralClockControl(SPI_GpioPins.pGPIOx, ENABLE);
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	2101      	movs	r1, #1
 80001fa:	4618      	mov	r0, r3
 80001fc:	f000 fa3a 	bl	8000674 <GPIO_PeripheralClockControl>


	// SCLK pin
    SPI_GpioPins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_13;
 8000200:	230d      	movs	r3, #13
 8000202:	723b      	strb	r3, [r7, #8]
    GPIO_Init(&SPI_GpioPins);
 8000204:	1d3b      	adds	r3, r7, #4
 8000206:	4618      	mov	r0, r3
 8000208:	f000 f888 	bl	800031c <GPIO_Init>
    // NSS
    //SPI_GpioPins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_12;
    //GPIO_Init(&SPI_GpioPins);

    // MOSI
    SPI_GpioPins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_15;
 800020c:	230f      	movs	r3, #15
 800020e:	723b      	strb	r3, [r7, #8]
    GPIO_Init(&SPI_GpioPins);
 8000210:	1d3b      	adds	r3, r7, #4
 8000212:	4618      	mov	r0, r3
 8000214:	f000 f882 	bl	800031c <GPIO_Init>
    // MISO
    //SPI_GpioPins.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_14;
    //GPIO_Init(&SPI_GpioPins);


}
 8000218:	bf00      	nop
 800021a:	3710      	adds	r7, #16
 800021c:	46bd      	mov	sp, r7
 800021e:	bd80      	pop	{r7, pc}
 8000220:	40020400 	.word	0x40020400

08000224 <SPI_Inits>:

void SPI_Inits()
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b084      	sub	sp, #16
 8000228:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI_Pins;

	SPI_Pins.pSPIx=SPI2;
 800022a:	4b0e      	ldr	r3, [pc, #56]	@ (8000264 <SPI_Inits+0x40>)
 800022c:	607b      	str	r3, [r7, #4]
	SPI_Pins.SPIConfig.SPI_BusConfig=SPI_BUS_CONFIG_FD;
 800022e:	2301      	movs	r3, #1
 8000230:	727b      	strb	r3, [r7, #9]
	SPI_Pins.SPIConfig.SPI_DeviceMode=SPI_DEVICE_MODE_MASTER;
 8000232:	2301      	movs	r3, #1
 8000234:	723b      	strb	r3, [r7, #8]
	SPI_Pins.SPIConfig.SPI_CPHA=SPI_CPHA_LOW;
 8000236:	2300      	movs	r3, #0
 8000238:	737b      	strb	r3, [r7, #13]
	SPI_Pins.SPIConfig.SPI_CPOL=SPI_CPOL_LOW;
 800023a:	2300      	movs	r3, #0
 800023c:	733b      	strb	r3, [r7, #12]
	SPI_Pins.SPIConfig.SPI_DFF=SPI_DFF_8BITS;
 800023e:	2300      	movs	r3, #0
 8000240:	72fb      	strb	r3, [r7, #11]
	SPI_Pins.SPIConfig.SPI_SSM=SPI_SSM_EN; // we are using master only
 8000242:	2301      	movs	r3, #1
 8000244:	73bb      	strb	r3, [r7, #14]
	SPI_Pins.SPIConfig.SPI_SclkSpeed=SPI_SCLK_SPEED_DIV8;
 8000246:	2302      	movs	r3, #2
 8000248:	72bb      	strb	r3, [r7, #10]

	// enable the Peripheral clock
	SPI_PeripheralClockControl(SPI_Pins.pSPIx, ENABLE);
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	2101      	movs	r1, #1
 800024e:	4618      	mov	r0, r3
 8000250:	f000 fb1c 	bl	800088c <SPI_PeripheralClockControl>

	//Initialize
	SPI_Init(&SPI_Pins);
 8000254:	1d3b      	adds	r3, r7, #4
 8000256:	4618      	mov	r0, r3
 8000258:	f000 fb88 	bl	800096c <SPI_Init>

}
 800025c:	bf00      	nop
 800025e:	3710      	adds	r7, #16
 8000260:	46bd      	mov	sp, r7
 8000262:	bd80      	pop	{r7, pc}
 8000264:	40003800 	.word	0x40003800

08000268 <main>:
int main()
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b084      	sub	sp, #16
 800026c:	af00      	add	r7, sp, #0
	//create an Data buffer
	char user_data[]= "Hello world"; // length in bytes
 800026e:	4a14      	ldr	r2, [pc, #80]	@ (80002c0 <main+0x58>)
 8000270:	1d3b      	adds	r3, r7, #4
 8000272:	ca07      	ldmia	r2, {r0, r1, r2}
 8000274:	e883 0007 	stmia.w	r3, {r0, r1, r2}


	// Identified the GPIO pins we need to use in AF mode from Datasheet
	//GPIO initialize
	SPI_GPIOInits();
 8000278:	f7ff ffae 	bl	80001d8 <SPI_GPIOInits>

	//SPI initialize
	SPI_Inits();
 800027c:	f7ff ffd2 	bl	8000224 <SPI_Inits>

	SPI_SSI_Config(SPI2,ENABLE);
 8000280:	2101      	movs	r1, #1
 8000282:	4810      	ldr	r0, [pc, #64]	@ (80002c4 <main+0x5c>)
 8000284:	f000 fc14 	bl	8000ab0 <SPI_SSI_Config>
	//use SPI_CR2_SSOE bit to enable the NSS output for master , which can be controlled with SSM and SPE bit in CR register
	//Refer Notes for this
    //SPI_SSOE_Config(SPI2,ENABLE);

	//Enable the SPI peripheral -- > all the Initialization  to CR register has to be done before this step (recommended)
	SPI_PeripheralEnable(SPI2,ENABLE);
 8000288:	2101      	movs	r1, #1
 800028a:	480e      	ldr	r0, [pc, #56]	@ (80002c4 <main+0x5c>)
 800028c:	f000 fbf5 	bl	8000a7a <SPI_PeripheralEnable>

	//Send Data
	SPI_SendData(SPI2,(uint8_t*)user_data,strlen(user_data));
 8000290:	1d3b      	adds	r3, r7, #4
 8000292:	4618      	mov	r0, r3
 8000294:	f7ff ff98 	bl	80001c8 <strlen>
 8000298:	4602      	mov	r2, r0
 800029a:	1d3b      	adds	r3, r7, #4
 800029c:	4619      	mov	r1, r3
 800029e:	4809      	ldr	r0, [pc, #36]	@ (80002c4 <main+0x5c>)
 80002a0:	f000 fbb5 	bl	8000a0e <SPI_SendData>


	//Good Methodology  to use an SPI_SR BSY bit to make sure SPI is not busy and only than we disable the SPI Peripheral , rather than doing abruptly
	// if busy keep hanging
	while(SPI_SR_BSY_Status(SPI2)==SPI_BSY_BUSY);
 80002a4:	bf00      	nop
 80002a6:	4807      	ldr	r0, [pc, #28]	@ (80002c4 <main+0x5c>)
 80002a8:	f000 fade 	bl	8000868 <SPI_SR_BSY_Status>
 80002ac:	4603      	mov	r3, r0
 80002ae:	2b01      	cmp	r3, #1
 80002b0:	d0f9      	beq.n	80002a6 <main+0x3e>

	// after all data send , Disable the Peripheral
	SPI_PeripheralEnable(SPI2,DISABLE);
 80002b2:	2100      	movs	r1, #0
 80002b4:	4803      	ldr	r0, [pc, #12]	@ (80002c4 <main+0x5c>)
 80002b6:	f000 fbe0 	bl	8000a7a <SPI_PeripheralEnable>

	while(1);
 80002ba:	bf00      	nop
 80002bc:	e7fd      	b.n	80002ba <main+0x52>
 80002be:	bf00      	nop
 80002c0:	08000b48 	.word	0x08000b48
 80002c4:	40003800 	.word	0x40003800

080002c8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002c8:	480d      	ldr	r0, [pc, #52]	@ (8000300 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002ca:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002cc:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002d0:	480c      	ldr	r0, [pc, #48]	@ (8000304 <LoopForever+0x6>)
  ldr r1, =_edata
 80002d2:	490d      	ldr	r1, [pc, #52]	@ (8000308 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002d4:	4a0d      	ldr	r2, [pc, #52]	@ (800030c <LoopForever+0xe>)
  movs r3, #0
 80002d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002d8:	e002      	b.n	80002e0 <LoopCopyDataInit>

080002da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002de:	3304      	adds	r3, #4

080002e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002e4:	d3f9      	bcc.n	80002da <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002e6:	4a0a      	ldr	r2, [pc, #40]	@ (8000310 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002e8:	4c0a      	ldr	r4, [pc, #40]	@ (8000314 <LoopForever+0x16>)
  movs r3, #0
 80002ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002ec:	e001      	b.n	80002f2 <LoopFillZerobss>

080002ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002f0:	3204      	adds	r2, #4

080002f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002f4:	d3fb      	bcc.n	80002ee <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80002f6:	f000 fbf7 	bl	8000ae8 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80002fa:	f7ff ffb5 	bl	8000268 <main>

080002fe <LoopForever>:

LoopForever:
  b LoopForever
 80002fe:	e7fe      	b.n	80002fe <LoopForever>
  ldr   r0, =_estack
 8000300:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000304:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000308:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800030c:	08000b64 	.word	0x08000b64
  ldr r2, =_sbss
 8000310:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000314:	2000001c 	.word	0x2000001c

08000318 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000318:	e7fe      	b.n	8000318 <ADC_IRQHandler>
	...

0800031c <GPIO_Init>:
 *  Created on: Sep 20, 2025
 *      Author: LENOVO
 */

#include "stm32f4xx_gpio_driver.h"
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 800031c:	b480      	push	{r7}
 800031e:	b087      	sub	sp, #28
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
	uint32_t temp=0;
 8000324:	2300      	movs	r3, #0
 8000326:	617b      	str	r3, [r7, #20]

	//1. configure the mode of gpio pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	795b      	ldrb	r3, [r3, #5]
 800032c:	2b03      	cmp	r3, #3
 800032e:	d820      	bhi.n	8000372 <GPIO_Init+0x56>
	{
		// non - interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	795b      	ldrb	r3, [r3, #5]
 8000334:	461a      	mov	r2, r3
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	791b      	ldrb	r3, [r3, #4]
 800033a:	005b      	lsls	r3, r3, #1
 800033c:	fa02 f303 	lsl.w	r3, r2, r3
 8000340:	617b      	str	r3, [r7, #20]
		// now do set this mode in the GPIO register structure which is pointing to actual GPIOx peripheral
		pGPIOHandle->pGPIOx->MODER &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	681a      	ldr	r2, [r3, #0]
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	791b      	ldrb	r3, [r3, #4]
 800034c:	005b      	lsls	r3, r3, #1
 800034e:	2103      	movs	r1, #3
 8000350:	fa01 f303 	lsl.w	r3, r1, r3
 8000354:	43db      	mvns	r3, r3
 8000356:	4619      	mov	r1, r3
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	400a      	ands	r2, r1
 800035e:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	6819      	ldr	r1, [r3, #0]
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	697a      	ldr	r2, [r7, #20]
 800036c:	430a      	orrs	r2, r1
 800036e:	601a      	str	r2, [r3, #0]
 8000370:	e0c5      	b.n	80004fe <GPIO_Init+0x1e2>

	}
	else
	{
		// interrupt mode - code it later
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_FT)
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	795b      	ldrb	r3, [r3, #5]
 8000376:	2b04      	cmp	r3, #4
 8000378:	d817      	bhi.n	80003aa <GPIO_Init+0x8e>
		{
			// configure Falling trigger using FTSR
			EXTI->FTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800037a:	4b47      	ldr	r3, [pc, #284]	@ (8000498 <GPIO_Init+0x17c>)
 800037c:	68db      	ldr	r3, [r3, #12]
 800037e:	687a      	ldr	r2, [r7, #4]
 8000380:	7912      	ldrb	r2, [r2, #4]
 8000382:	4611      	mov	r1, r2
 8000384:	2201      	movs	r2, #1
 8000386:	408a      	lsls	r2, r1
 8000388:	4611      	mov	r1, r2
 800038a:	4a43      	ldr	r2, [pc, #268]	@ (8000498 <GPIO_Init+0x17c>)
 800038c:	430b      	orrs	r3, r1
 800038e:	60d3      	str	r3, [r2, #12]

			//clear the corresponding RTSR bit for safety
			EXTI->RTSR|= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000390:	4b41      	ldr	r3, [pc, #260]	@ (8000498 <GPIO_Init+0x17c>)
 8000392:	689b      	ldr	r3, [r3, #8]
 8000394:	687a      	ldr	r2, [r7, #4]
 8000396:	7912      	ldrb	r2, [r2, #4]
 8000398:	4611      	mov	r1, r2
 800039a:	2201      	movs	r2, #1
 800039c:	408a      	lsls	r2, r1
 800039e:	43d2      	mvns	r2, r2
 80003a0:	4611      	mov	r1, r2
 80003a2:	4a3d      	ldr	r2, [pc, #244]	@ (8000498 <GPIO_Init+0x17c>)
 80003a4:	430b      	orrs	r3, r1
 80003a6:	6093      	str	r3, [r2, #8]
 80003a8:	e035      	b.n	8000416 <GPIO_Init+0xfa>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RT)
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	795b      	ldrb	r3, [r3, #5]
 80003ae:	2b05      	cmp	r3, #5
 80003b0:	d817      	bhi.n	80003e2 <GPIO_Init+0xc6>
		{
			//configure Rising trigger RTSR
			EXTI->RTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003b2:	4b39      	ldr	r3, [pc, #228]	@ (8000498 <GPIO_Init+0x17c>)
 80003b4:	689b      	ldr	r3, [r3, #8]
 80003b6:	687a      	ldr	r2, [r7, #4]
 80003b8:	7912      	ldrb	r2, [r2, #4]
 80003ba:	4611      	mov	r1, r2
 80003bc:	2201      	movs	r2, #1
 80003be:	408a      	lsls	r2, r1
 80003c0:	4611      	mov	r1, r2
 80003c2:	4a35      	ldr	r2, [pc, #212]	@ (8000498 <GPIO_Init+0x17c>)
 80003c4:	430b      	orrs	r3, r1
 80003c6:	6093      	str	r3, [r2, #8]

			//clear the corresponding FTSR bit for safety
			EXTI->FTSR|= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003c8:	4b33      	ldr	r3, [pc, #204]	@ (8000498 <GPIO_Init+0x17c>)
 80003ca:	68db      	ldr	r3, [r3, #12]
 80003cc:	687a      	ldr	r2, [r7, #4]
 80003ce:	7912      	ldrb	r2, [r2, #4]
 80003d0:	4611      	mov	r1, r2
 80003d2:	2201      	movs	r2, #1
 80003d4:	408a      	lsls	r2, r1
 80003d6:	43d2      	mvns	r2, r2
 80003d8:	4611      	mov	r1, r2
 80003da:	4a2f      	ldr	r2, [pc, #188]	@ (8000498 <GPIO_Init+0x17c>)
 80003dc:	430b      	orrs	r3, r1
 80003de:	60d3      	str	r3, [r2, #12]
 80003e0:	e019      	b.n	8000416 <GPIO_Init+0xfa>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RFT)
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	795b      	ldrb	r3, [r3, #5]
 80003e6:	2b06      	cmp	r3, #6
 80003e8:	d815      	bhi.n	8000416 <GPIO_Init+0xfa>
		{
			// configure both falling trigger and rising trigger
			// FTSR and RTSR
			EXTI->FTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003ea:	4b2b      	ldr	r3, [pc, #172]	@ (8000498 <GPIO_Init+0x17c>)
 80003ec:	68db      	ldr	r3, [r3, #12]
 80003ee:	687a      	ldr	r2, [r7, #4]
 80003f0:	7912      	ldrb	r2, [r2, #4]
 80003f2:	4611      	mov	r1, r2
 80003f4:	2201      	movs	r2, #1
 80003f6:	408a      	lsls	r2, r1
 80003f8:	4611      	mov	r1, r2
 80003fa:	4a27      	ldr	r2, [pc, #156]	@ (8000498 <GPIO_Init+0x17c>)
 80003fc:	430b      	orrs	r3, r1
 80003fe:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000400:	4b25      	ldr	r3, [pc, #148]	@ (8000498 <GPIO_Init+0x17c>)
 8000402:	689b      	ldr	r3, [r3, #8]
 8000404:	687a      	ldr	r2, [r7, #4]
 8000406:	7912      	ldrb	r2, [r2, #4]
 8000408:	4611      	mov	r1, r2
 800040a:	2201      	movs	r2, #1
 800040c:	408a      	lsls	r2, r1
 800040e:	4611      	mov	r1, r2
 8000410:	4a21      	ldr	r2, [pc, #132]	@ (8000498 <GPIO_Init+0x17c>)
 8000412:	430b      	orrs	r3, r1
 8000414:	6093      	str	r3, [r2, #8]

		}

		//2. configure the GPIO port selection in the SYSCFG_EXTICR

		uint8_t temp1=pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/4;
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	791b      	ldrb	r3, [r3, #4]
 800041a:	089b      	lsrs	r3, r3, #2
 800041c:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2=pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber%4;
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	791b      	ldrb	r3, [r3, #4]
 8000422:	f003 0303 	and.w	r3, r3, #3
 8000426:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode =GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	4a1b      	ldr	r2, [pc, #108]	@ (800049c <GPIO_Init+0x180>)
 800042e:	4293      	cmp	r3, r2
 8000430:	d044      	beq.n	80004bc <GPIO_Init+0x1a0>
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	4a1a      	ldr	r2, [pc, #104]	@ (80004a0 <GPIO_Init+0x184>)
 8000438:	4293      	cmp	r3, r2
 800043a:	d02b      	beq.n	8000494 <GPIO_Init+0x178>
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	4a18      	ldr	r2, [pc, #96]	@ (80004a4 <GPIO_Init+0x188>)
 8000442:	4293      	cmp	r3, r2
 8000444:	d024      	beq.n	8000490 <GPIO_Init+0x174>
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	4a17      	ldr	r2, [pc, #92]	@ (80004a8 <GPIO_Init+0x18c>)
 800044c:	4293      	cmp	r3, r2
 800044e:	d01d      	beq.n	800048c <GPIO_Init+0x170>
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	4a15      	ldr	r2, [pc, #84]	@ (80004ac <GPIO_Init+0x190>)
 8000456:	4293      	cmp	r3, r2
 8000458:	d016      	beq.n	8000488 <GPIO_Init+0x16c>
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	4a14      	ldr	r2, [pc, #80]	@ (80004b0 <GPIO_Init+0x194>)
 8000460:	4293      	cmp	r3, r2
 8000462:	d00f      	beq.n	8000484 <GPIO_Init+0x168>
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	4a12      	ldr	r2, [pc, #72]	@ (80004b4 <GPIO_Init+0x198>)
 800046a:	4293      	cmp	r3, r2
 800046c:	d008      	beq.n	8000480 <GPIO_Init+0x164>
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	4a11      	ldr	r2, [pc, #68]	@ (80004b8 <GPIO_Init+0x19c>)
 8000474:	4293      	cmp	r3, r2
 8000476:	d101      	bne.n	800047c <GPIO_Init+0x160>
 8000478:	2307      	movs	r3, #7
 800047a:	e020      	b.n	80004be <GPIO_Init+0x1a2>
 800047c:	2300      	movs	r3, #0
 800047e:	e01e      	b.n	80004be <GPIO_Init+0x1a2>
 8000480:	2306      	movs	r3, #6
 8000482:	e01c      	b.n	80004be <GPIO_Init+0x1a2>
 8000484:	2305      	movs	r3, #5
 8000486:	e01a      	b.n	80004be <GPIO_Init+0x1a2>
 8000488:	2304      	movs	r3, #4
 800048a:	e018      	b.n	80004be <GPIO_Init+0x1a2>
 800048c:	2303      	movs	r3, #3
 800048e:	e016      	b.n	80004be <GPIO_Init+0x1a2>
 8000490:	2302      	movs	r3, #2
 8000492:	e014      	b.n	80004be <GPIO_Init+0x1a2>
 8000494:	2301      	movs	r3, #1
 8000496:	e012      	b.n	80004be <GPIO_Init+0x1a2>
 8000498:	40013c00 	.word	0x40013c00
 800049c:	40020000 	.word	0x40020000
 80004a0:	40020400 	.word	0x40020400
 80004a4:	40020800 	.word	0x40020800
 80004a8:	40020c00 	.word	0x40020c00
 80004ac:	40021000 	.word	0x40021000
 80004b0:	40021800 	.word	0x40021800
 80004b4:	40021c00 	.word	0x40021c00
 80004b8:	40022000 	.word	0x40022000
 80004bc:	2300      	movs	r3, #0
 80004be:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 80004c0:	4b69      	ldr	r3, [pc, #420]	@ (8000668 <GPIO_Init+0x34c>)
 80004c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80004c4:	4a68      	ldr	r2, [pc, #416]	@ (8000668 <GPIO_Init+0x34c>)
 80004c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80004ca:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1]|= (portcode << (temp2*4));
 80004cc:	4a67      	ldr	r2, [pc, #412]	@ (800066c <GPIO_Init+0x350>)
 80004ce:	7cfb      	ldrb	r3, [r7, #19]
 80004d0:	3302      	adds	r3, #2
 80004d2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004d6:	7c79      	ldrb	r1, [r7, #17]
 80004d8:	7cbb      	ldrb	r3, [r7, #18]
 80004da:	009b      	lsls	r3, r3, #2
 80004dc:	fa01 f303 	lsl.w	r3, r1, r3
 80004e0:	4618      	mov	r0, r3
 80004e2:	4962      	ldr	r1, [pc, #392]	@ (800066c <GPIO_Init+0x350>)
 80004e4:	7cfb      	ldrb	r3, [r7, #19]
 80004e6:	4302      	orrs	r2, r0
 80004e8:	3302      	adds	r3, #2
 80004ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]



		//3.  enable the EXTI interrupt Delivery using Interrupt mask register
        // enable that EXTI line  to deliver the interrupt from MCU side
		EXTI->IMR=(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	791b      	ldrb	r3, [r3, #4]
 80004f2:	461a      	mov	r2, r3
 80004f4:	2301      	movs	r3, #1
 80004f6:	fa03 f202 	lsl.w	r2, r3, r2
 80004fa:	4b5d      	ldr	r3, [pc, #372]	@ (8000670 <GPIO_Init+0x354>)
 80004fc:	601a      	str	r2, [r3, #0]

	}

	//2. configure the speed
	temp=0;
 80004fe:	2300      	movs	r3, #0
 8000500:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	799b      	ldrb	r3, [r3, #6]
 8000506:	461a      	mov	r2, r3
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	791b      	ldrb	r3, [r3, #4]
 800050c:	005b      	lsls	r3, r3, #1
 800050e:	fa02 f303 	lsl.w	r3, r2, r3
 8000512:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	689a      	ldr	r2, [r3, #8]
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	791b      	ldrb	r3, [r3, #4]
 800051e:	005b      	lsls	r3, r3, #1
 8000520:	2103      	movs	r1, #3
 8000522:	fa01 f303 	lsl.w	r3, r1, r3
 8000526:	43db      	mvns	r3, r3
 8000528:	4619      	mov	r1, r3
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	400a      	ands	r2, r1
 8000530:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	6899      	ldr	r1, [r3, #8]
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	697a      	ldr	r2, [r7, #20]
 800053e:	430a      	orrs	r2, r1
 8000540:	609a      	str	r2, [r3, #8]

	//3. configure the pupd settings
	temp=0;
 8000542:	2300      	movs	r3, #0
 8000544:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	79db      	ldrb	r3, [r3, #7]
 800054a:	461a      	mov	r2, r3
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	791b      	ldrb	r3, [r3, #4]
 8000550:	005b      	lsls	r3, r3, #1
 8000552:	fa02 f303 	lsl.w	r3, r2, r3
 8000556:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	68da      	ldr	r2, [r3, #12]
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	791b      	ldrb	r3, [r3, #4]
 8000562:	005b      	lsls	r3, r3, #1
 8000564:	2103      	movs	r1, #3
 8000566:	fa01 f303 	lsl.w	r3, r1, r3
 800056a:	43db      	mvns	r3, r3
 800056c:	4619      	mov	r1, r3
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	400a      	ands	r2, r1
 8000574:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	68d9      	ldr	r1, [r3, #12]
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	697a      	ldr	r2, [r7, #20]
 8000582:	430a      	orrs	r2, r1
 8000584:	60da      	str	r2, [r3, #12]
	//4. configure the optype
	// this code should be configured only if the mode is in OUTPUT Mode
	// Need to add checks for this code
	temp=0;
 8000586:	2300      	movs	r3, #0
 8000588:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType <<  pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	7a1b      	ldrb	r3, [r3, #8]
 800058e:	461a      	mov	r2, r3
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	791b      	ldrb	r3, [r3, #4]
 8000594:	fa02 f303 	lsl.w	r3, r2, r3
 8000598:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &=(~(0x1 <<(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	685a      	ldr	r2, [r3, #4]
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	791b      	ldrb	r3, [r3, #4]
 80005a4:	4619      	mov	r1, r3
 80005a6:	2301      	movs	r3, #1
 80005a8:	408b      	lsls	r3, r1
 80005aa:	43db      	mvns	r3, r3
 80005ac:	4619      	mov	r1, r3
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	400a      	ands	r2, r1
 80005b4:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	6859      	ldr	r1, [r3, #4]
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	697a      	ldr	r2, [r7, #20]
 80005c2:	430a      	orrs	r2, r1
 80005c4:	605a      	str	r2, [r3, #4]

	//5. configure the altfn
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	795b      	ldrb	r3, [r3, #5]
 80005ca:	2b02      	cmp	r3, #2
 80005cc:	d146      	bne.n	800065c <GPIO_Init+0x340>
	{
			// configure the altfn registers
		uint8_t temp1,temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber /8;
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	791b      	ldrb	r3, [r3, #4]
 80005d2:	08db      	lsrs	r3, r3, #3
 80005d4:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber %8;
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	791b      	ldrb	r3, [r3, #4]
 80005da:	f003 0307 	and.w	r3, r3, #7
 80005de:	73fb      	strb	r3, [r7, #15]

		if(temp1 ==0){
 80005e0:	7c3b      	ldrb	r3, [r7, #16]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d11d      	bne.n	8000622 <GPIO_Init+0x306>
			pGPIOHandle->pGPIOx->AFRL &=~(0xF << (4 * temp2));
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	6a1a      	ldr	r2, [r3, #32]
 80005ec:	7bfb      	ldrb	r3, [r7, #15]
 80005ee:	009b      	lsls	r3, r3, #2
 80005f0:	210f      	movs	r1, #15
 80005f2:	fa01 f303 	lsl.w	r3, r1, r3
 80005f6:	43db      	mvns	r3, r3
 80005f8:	4619      	mov	r1, r3
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	400a      	ands	r2, r1
 8000600:	621a      	str	r2, [r3, #32]
			pGPIOHandle->pGPIOx->AFRL |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	6a1a      	ldr	r2, [r3, #32]
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	7a5b      	ldrb	r3, [r3, #9]
 800060c:	4619      	mov	r1, r3
 800060e:	7bfb      	ldrb	r3, [r7, #15]
 8000610:	009b      	lsls	r3, r3, #2
 8000612:	fa01 f303 	lsl.w	r3, r1, r3
 8000616:	4619      	mov	r1, r3
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	430a      	orrs	r2, r1
 800061e:	621a      	str	r2, [r3, #32]
		}


	}

}
 8000620:	e01c      	b.n	800065c <GPIO_Init+0x340>
			pGPIOHandle->pGPIOx->AFRH &=~(0xF<< (4 * temp2));
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000628:	7bfb      	ldrb	r3, [r7, #15]
 800062a:	009b      	lsls	r3, r3, #2
 800062c:	210f      	movs	r1, #15
 800062e:	fa01 f303 	lsl.w	r3, r1, r3
 8000632:	43db      	mvns	r3, r3
 8000634:	4619      	mov	r1, r3
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	400a      	ands	r2, r1
 800063c:	625a      	str	r2, [r3, #36]	@ 0x24
			pGPIOHandle->pGPIOx->AFRH |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	7a5b      	ldrb	r3, [r3, #9]
 8000648:	4619      	mov	r1, r3
 800064a:	7bfb      	ldrb	r3, [r7, #15]
 800064c:	009b      	lsls	r3, r3, #2
 800064e:	fa01 f303 	lsl.w	r3, r1, r3
 8000652:	4619      	mov	r1, r3
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	430a      	orrs	r2, r1
 800065a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800065c:	bf00      	nop
 800065e:	371c      	adds	r7, #28
 8000660:	46bd      	mov	sp, r7
 8000662:	bc80      	pop	{r7}
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop
 8000668:	40023800 	.word	0x40023800
 800066c:	40013800 	.word	0x40013800
 8000670:	40013c00 	.word	0x40013c00

08000674 <GPIO_PeripheralClockControl>:

void GPIO_PeripheralClockControl(GPIO_RegDef_t *pGPIOx,uint8_t EnorDi){
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
 800067c:	460b      	mov	r3, r1
 800067e:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE){
 8000680:	78fb      	ldrb	r3, [r7, #3]
 8000682:	2b01      	cmp	r3, #1
 8000684:	d162      	bne.n	800074c <GPIO_PeripheralClockControl+0xd8>
		// check *pGIOx is pointing to which GPIO peripheral
		if(pGPIOx == GPIOA){
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	4a64      	ldr	r2, [pc, #400]	@ (800081c <GPIO_PeripheralClockControl+0x1a8>)
 800068a:	4293      	cmp	r3, r2
 800068c:	d106      	bne.n	800069c <GPIO_PeripheralClockControl+0x28>
			GPIOA_PCLK_EN();
 800068e:	4b64      	ldr	r3, [pc, #400]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000692:	4a63      	ldr	r2, [pc, #396]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 8000694:	f043 0301 	orr.w	r3, r3, #1
 8000698:	6313      	str	r3, [r2, #48]	@ 0x30
				}

	}


}
 800069a:	e0b9      	b.n	8000810 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOB){
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	4a61      	ldr	r2, [pc, #388]	@ (8000824 <GPIO_PeripheralClockControl+0x1b0>)
 80006a0:	4293      	cmp	r3, r2
 80006a2:	d106      	bne.n	80006b2 <GPIO_PeripheralClockControl+0x3e>
			GPIOB_PCLK_EN();
 80006a4:	4b5e      	ldr	r3, [pc, #376]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 80006a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a8:	4a5d      	ldr	r2, [pc, #372]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 80006aa:	f043 0302 	orr.w	r3, r3, #2
 80006ae:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006b0:	e0ae      	b.n	8000810 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOC){
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	4a5c      	ldr	r2, [pc, #368]	@ (8000828 <GPIO_PeripheralClockControl+0x1b4>)
 80006b6:	4293      	cmp	r3, r2
 80006b8:	d106      	bne.n	80006c8 <GPIO_PeripheralClockControl+0x54>
			GPIOC_PCLK_EN();
 80006ba:	4b59      	ldr	r3, [pc, #356]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 80006bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006be:	4a58      	ldr	r2, [pc, #352]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 80006c0:	f043 0304 	orr.w	r3, r3, #4
 80006c4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006c6:	e0a3      	b.n	8000810 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOD){
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	4a58      	ldr	r2, [pc, #352]	@ (800082c <GPIO_PeripheralClockControl+0x1b8>)
 80006cc:	4293      	cmp	r3, r2
 80006ce:	d106      	bne.n	80006de <GPIO_PeripheralClockControl+0x6a>
			GPIOD_PCLK_EN();
 80006d0:	4b53      	ldr	r3, [pc, #332]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 80006d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d4:	4a52      	ldr	r2, [pc, #328]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 80006d6:	f043 0308 	orr.w	r3, r3, #8
 80006da:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006dc:	e098      	b.n	8000810 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOE){
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	4a53      	ldr	r2, [pc, #332]	@ (8000830 <GPIO_PeripheralClockControl+0x1bc>)
 80006e2:	4293      	cmp	r3, r2
 80006e4:	d106      	bne.n	80006f4 <GPIO_PeripheralClockControl+0x80>
			GPIOE_PCLK_EN();
 80006e6:	4b4e      	ldr	r3, [pc, #312]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ea:	4a4d      	ldr	r2, [pc, #308]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 80006ec:	f043 0310 	orr.w	r3, r3, #16
 80006f0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006f2:	e08d      	b.n	8000810 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOF){
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	4a4f      	ldr	r2, [pc, #316]	@ (8000834 <GPIO_PeripheralClockControl+0x1c0>)
 80006f8:	4293      	cmp	r3, r2
 80006fa:	d106      	bne.n	800070a <GPIO_PeripheralClockControl+0x96>
			GPIOF_PCLK_EN();
 80006fc:	4b48      	ldr	r3, [pc, #288]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 80006fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000700:	4a47      	ldr	r2, [pc, #284]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 8000702:	f043 0320 	orr.w	r3, r3, #32
 8000706:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000708:	e082      	b.n	8000810 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOG){
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	4a4a      	ldr	r2, [pc, #296]	@ (8000838 <GPIO_PeripheralClockControl+0x1c4>)
 800070e:	4293      	cmp	r3, r2
 8000710:	d106      	bne.n	8000720 <GPIO_PeripheralClockControl+0xac>
			GPIOG_PCLK_EN();
 8000712:	4b43      	ldr	r3, [pc, #268]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000716:	4a42      	ldr	r2, [pc, #264]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 8000718:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800071c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800071e:	e077      	b.n	8000810 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOH){
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	4a46      	ldr	r2, [pc, #280]	@ (800083c <GPIO_PeripheralClockControl+0x1c8>)
 8000724:	4293      	cmp	r3, r2
 8000726:	d106      	bne.n	8000736 <GPIO_PeripheralClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000728:	4b3d      	ldr	r3, [pc, #244]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 800072a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072c:	4a3c      	ldr	r2, [pc, #240]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 800072e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000732:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000734:	e06c      	b.n	8000810 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOI){
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	4a41      	ldr	r2, [pc, #260]	@ (8000840 <GPIO_PeripheralClockControl+0x1cc>)
 800073a:	4293      	cmp	r3, r2
 800073c:	d168      	bne.n	8000810 <GPIO_PeripheralClockControl+0x19c>
			GPIOI_PCLK_EN();
 800073e:	4b38      	ldr	r3, [pc, #224]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000742:	4a37      	ldr	r2, [pc, #220]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 8000744:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000748:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800074a:	e061      	b.n	8000810 <GPIO_PeripheralClockControl+0x19c>
				if(pGPIOx == GPIOA){
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	4a33      	ldr	r2, [pc, #204]	@ (800081c <GPIO_PeripheralClockControl+0x1a8>)
 8000750:	4293      	cmp	r3, r2
 8000752:	d106      	bne.n	8000762 <GPIO_PeripheralClockControl+0xee>
					GPIOA_PCLK_DI();
 8000754:	4b32      	ldr	r3, [pc, #200]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 8000756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000758:	4a31      	ldr	r2, [pc, #196]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 800075a:	f023 0301 	bic.w	r3, r3, #1
 800075e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000760:	e056      	b.n	8000810 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOB){
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	4a2f      	ldr	r2, [pc, #188]	@ (8000824 <GPIO_PeripheralClockControl+0x1b0>)
 8000766:	4293      	cmp	r3, r2
 8000768:	d106      	bne.n	8000778 <GPIO_PeripheralClockControl+0x104>
					GPIOB_PCLK_DI();
 800076a:	4b2d      	ldr	r3, [pc, #180]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	4a2c      	ldr	r2, [pc, #176]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 8000770:	f023 0302 	bic.w	r3, r3, #2
 8000774:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000776:	e04b      	b.n	8000810 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOC){
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	4a2b      	ldr	r2, [pc, #172]	@ (8000828 <GPIO_PeripheralClockControl+0x1b4>)
 800077c:	4293      	cmp	r3, r2
 800077e:	d106      	bne.n	800078e <GPIO_PeripheralClockControl+0x11a>
					GPIOC_PCLK_DI();
 8000780:	4b27      	ldr	r3, [pc, #156]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 8000782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000784:	4a26      	ldr	r2, [pc, #152]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 8000786:	f023 0304 	bic.w	r3, r3, #4
 800078a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800078c:	e040      	b.n	8000810 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOD){
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	4a26      	ldr	r2, [pc, #152]	@ (800082c <GPIO_PeripheralClockControl+0x1b8>)
 8000792:	4293      	cmp	r3, r2
 8000794:	d106      	bne.n	80007a4 <GPIO_PeripheralClockControl+0x130>
					GPIOD_PCLK_DI();
 8000796:	4b22      	ldr	r3, [pc, #136]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079a:	4a21      	ldr	r2, [pc, #132]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 800079c:	f023 0308 	bic.w	r3, r3, #8
 80007a0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007a2:	e035      	b.n	8000810 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOE){
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	4a22      	ldr	r2, [pc, #136]	@ (8000830 <GPIO_PeripheralClockControl+0x1bc>)
 80007a8:	4293      	cmp	r3, r2
 80007aa:	d106      	bne.n	80007ba <GPIO_PeripheralClockControl+0x146>
					GPIOE_PCLK_DI();
 80007ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 80007ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b0:	4a1b      	ldr	r2, [pc, #108]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 80007b2:	f023 0310 	bic.w	r3, r3, #16
 80007b6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007b8:	e02a      	b.n	8000810 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOF){
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	4a1d      	ldr	r2, [pc, #116]	@ (8000834 <GPIO_PeripheralClockControl+0x1c0>)
 80007be:	4293      	cmp	r3, r2
 80007c0:	d106      	bne.n	80007d0 <GPIO_PeripheralClockControl+0x15c>
					GPIOF_PCLK_DI();
 80007c2:	4b17      	ldr	r3, [pc, #92]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	4a16      	ldr	r2, [pc, #88]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 80007c8:	f023 0320 	bic.w	r3, r3, #32
 80007cc:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007ce:	e01f      	b.n	8000810 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOG){
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	4a19      	ldr	r2, [pc, #100]	@ (8000838 <GPIO_PeripheralClockControl+0x1c4>)
 80007d4:	4293      	cmp	r3, r2
 80007d6:	d106      	bne.n	80007e6 <GPIO_PeripheralClockControl+0x172>
					GPIOG_PCLK_DI();
 80007d8:	4b11      	ldr	r3, [pc, #68]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 80007da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007dc:	4a10      	ldr	r2, [pc, #64]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 80007de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80007e2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007e4:	e014      	b.n	8000810 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOH){
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	4a14      	ldr	r2, [pc, #80]	@ (800083c <GPIO_PeripheralClockControl+0x1c8>)
 80007ea:	4293      	cmp	r3, r2
 80007ec:	d106      	bne.n	80007fc <GPIO_PeripheralClockControl+0x188>
					GPIOH_PCLK_DI();
 80007ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f2:	4a0b      	ldr	r2, [pc, #44]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 80007f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80007f8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007fa:	e009      	b.n	8000810 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOI){
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	4a10      	ldr	r2, [pc, #64]	@ (8000840 <GPIO_PeripheralClockControl+0x1cc>)
 8000800:	4293      	cmp	r3, r2
 8000802:	d105      	bne.n	8000810 <GPIO_PeripheralClockControl+0x19c>
					GPIOI_PCLK_DI();
 8000804:	4b06      	ldr	r3, [pc, #24]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 8000806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000808:	4a05      	ldr	r2, [pc, #20]	@ (8000820 <GPIO_PeripheralClockControl+0x1ac>)
 800080a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800080e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000810:	bf00      	nop
 8000812:	370c      	adds	r7, #12
 8000814:	46bd      	mov	sp, r7
 8000816:	bc80      	pop	{r7}
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	40020000 	.word	0x40020000
 8000820:	40023800 	.word	0x40023800
 8000824:	40020400 	.word	0x40020400
 8000828:	40020800 	.word	0x40020800
 800082c:	40020c00 	.word	0x40020c00
 8000830:	40021000 	.word	0x40021000
 8000834:	40021400 	.word	0x40021400
 8000838:	40021800 	.word	0x40021800
 800083c:	40021c00 	.word	0x40021c00
 8000840:	40022000 	.word	0x40022000

08000844 <getTXEBitStatus>:
//Adding Definition for  API Prototypes for SPI peripherals

/*Peripheral clock control */

uint8_t getTXEBitStatus(SPI_RegDef_t *pSPIx)
{
 8000844:	b480      	push	{r7}
 8000846:	b083      	sub	sp, #12
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
	if(pSPIx->SPI_SR & (1 << 1))
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	689b      	ldr	r3, [r3, #8]
 8000850:	f003 0302 	and.w	r3, r3, #2
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <getTXEBitStatus+0x18>
	{
		return TXE_EMPTY;
 8000858:	2301      	movs	r3, #1
 800085a:	e000      	b.n	800085e <getTXEBitStatus+0x1a>
	}
	else
	{
		return TXE_NOT_EMPTY;
 800085c:	2300      	movs	r3, #0
	}
}
 800085e:	4618      	mov	r0, r3
 8000860:	370c      	adds	r7, #12
 8000862:	46bd      	mov	sp, r7
 8000864:	bc80      	pop	{r7}
 8000866:	4770      	bx	lr

08000868 <SPI_SR_BSY_Status>:

uint8_t SPI_SR_BSY_Status(SPI_RegDef_t *pSPIx)
{
 8000868:	b480      	push	{r7}
 800086a:	b083      	sub	sp, #12
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
	if(pSPIx->SPI_SR & (SPI_BUSY_FLAG))
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	689b      	ldr	r3, [r3, #8]
 8000874:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <SPI_SR_BSY_Status+0x18>
	{
		return SPI_BSY_BUSY;
 800087c:	2301      	movs	r3, #1
 800087e:	e000      	b.n	8000882 <SPI_SR_BSY_Status+0x1a>

	}
	return SPI_BSY_NOT_BUSY;
 8000880:	2300      	movs	r3, #0

}
 8000882:	4618      	mov	r0, r3
 8000884:	370c      	adds	r7, #12
 8000886:	46bd      	mov	sp, r7
 8000888:	bc80      	pop	{r7}
 800088a:	4770      	bx	lr

0800088c <SPI_PeripheralClockControl>:


void SPI_PeripheralClockControl(SPI_RegDef_t *pSPIx,uint8_t EnorDi){
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
 8000894:	460b      	mov	r3, r1
 8000896:	70fb      	strb	r3, [r7, #3]

	if(EnorDi==ENABLE)
 8000898:	78fb      	ldrb	r3, [r7, #3]
 800089a:	2b01      	cmp	r3, #1
 800089c:	d12b      	bne.n	80008f6 <SPI_PeripheralClockControl+0x6a>
	{
		if(pSPIx==SPI1)
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	4a2d      	ldr	r2, [pc, #180]	@ (8000958 <SPI_PeripheralClockControl+0xcc>)
 80008a2:	4293      	cmp	r3, r2
 80008a4:	d106      	bne.n	80008b4 <SPI_PeripheralClockControl+0x28>
		{
			SPI1_PCLK_EN();
 80008a6:	4b2d      	ldr	r3, [pc, #180]	@ (800095c <SPI_PeripheralClockControl+0xd0>)
 80008a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008aa:	4a2c      	ldr	r2, [pc, #176]	@ (800095c <SPI_PeripheralClockControl+0xd0>)
 80008ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80008b0:	6453      	str	r3, [r2, #68]	@ 0x44
		else if(pSPIx==SPI4)
		{
			SPI4_PCLK_DI();
		}
	}
}
 80008b2:	e04b      	b.n	800094c <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI2)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	4a2a      	ldr	r2, [pc, #168]	@ (8000960 <SPI_PeripheralClockControl+0xd4>)
 80008b8:	4293      	cmp	r3, r2
 80008ba:	d106      	bne.n	80008ca <SPI_PeripheralClockControl+0x3e>
			SPI2_PCLK_EN();
 80008bc:	4b27      	ldr	r3, [pc, #156]	@ (800095c <SPI_PeripheralClockControl+0xd0>)
 80008be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c0:	4a26      	ldr	r2, [pc, #152]	@ (800095c <SPI_PeripheralClockControl+0xd0>)
 80008c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008c6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80008c8:	e040      	b.n	800094c <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI3)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	4a25      	ldr	r2, [pc, #148]	@ (8000964 <SPI_PeripheralClockControl+0xd8>)
 80008ce:	4293      	cmp	r3, r2
 80008d0:	d106      	bne.n	80008e0 <SPI_PeripheralClockControl+0x54>
			SPI3_PCLK_EN();
 80008d2:	4b22      	ldr	r3, [pc, #136]	@ (800095c <SPI_PeripheralClockControl+0xd0>)
 80008d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008d6:	4a21      	ldr	r2, [pc, #132]	@ (800095c <SPI_PeripheralClockControl+0xd0>)
 80008d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80008dc:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80008de:	e035      	b.n	800094c <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI4)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	4a21      	ldr	r2, [pc, #132]	@ (8000968 <SPI_PeripheralClockControl+0xdc>)
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d131      	bne.n	800094c <SPI_PeripheralClockControl+0xc0>
			SPI4_PCLK_EN();
 80008e8:	4b1c      	ldr	r3, [pc, #112]	@ (800095c <SPI_PeripheralClockControl+0xd0>)
 80008ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008ec:	4a1b      	ldr	r2, [pc, #108]	@ (800095c <SPI_PeripheralClockControl+0xd0>)
 80008ee:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80008f2:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80008f4:	e02a      	b.n	800094c <SPI_PeripheralClockControl+0xc0>
		if(pSPIx==SPI1)
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	4a17      	ldr	r2, [pc, #92]	@ (8000958 <SPI_PeripheralClockControl+0xcc>)
 80008fa:	4293      	cmp	r3, r2
 80008fc:	d106      	bne.n	800090c <SPI_PeripheralClockControl+0x80>
			SPI1_PCLK_DI();
 80008fe:	4b17      	ldr	r3, [pc, #92]	@ (800095c <SPI_PeripheralClockControl+0xd0>)
 8000900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000902:	4a16      	ldr	r2, [pc, #88]	@ (800095c <SPI_PeripheralClockControl+0xd0>)
 8000904:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000908:	6453      	str	r3, [r2, #68]	@ 0x44
}
 800090a:	e01f      	b.n	800094c <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI2)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	4a14      	ldr	r2, [pc, #80]	@ (8000960 <SPI_PeripheralClockControl+0xd4>)
 8000910:	4293      	cmp	r3, r2
 8000912:	d106      	bne.n	8000922 <SPI_PeripheralClockControl+0x96>
			SPI2_PCLK_DI();
 8000914:	4b11      	ldr	r3, [pc, #68]	@ (800095c <SPI_PeripheralClockControl+0xd0>)
 8000916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000918:	4a10      	ldr	r2, [pc, #64]	@ (800095c <SPI_PeripheralClockControl+0xd0>)
 800091a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800091e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000920:	e014      	b.n	800094c <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI3)
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	4a0f      	ldr	r2, [pc, #60]	@ (8000964 <SPI_PeripheralClockControl+0xd8>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d106      	bne.n	8000938 <SPI_PeripheralClockControl+0xac>
			SPI3_PCLK_DI();
 800092a:	4b0c      	ldr	r3, [pc, #48]	@ (800095c <SPI_PeripheralClockControl+0xd0>)
 800092c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800092e:	4a0b      	ldr	r2, [pc, #44]	@ (800095c <SPI_PeripheralClockControl+0xd0>)
 8000930:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000934:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000936:	e009      	b.n	800094c <SPI_PeripheralClockControl+0xc0>
		else if(pSPIx==SPI4)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	4a0b      	ldr	r2, [pc, #44]	@ (8000968 <SPI_PeripheralClockControl+0xdc>)
 800093c:	4293      	cmp	r3, r2
 800093e:	d105      	bne.n	800094c <SPI_PeripheralClockControl+0xc0>
			SPI4_PCLK_DI();
 8000940:	4b06      	ldr	r3, [pc, #24]	@ (800095c <SPI_PeripheralClockControl+0xd0>)
 8000942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000944:	4a05      	ldr	r2, [pc, #20]	@ (800095c <SPI_PeripheralClockControl+0xd0>)
 8000946:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800094a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800094c:	bf00      	nop
 800094e:	370c      	adds	r7, #12
 8000950:	46bd      	mov	sp, r7
 8000952:	bc80      	pop	{r7}
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop
 8000958:	40013000 	.word	0x40013000
 800095c:	40023800 	.word	0x40023800
 8000960:	40003800 	.word	0x40003800
 8000964:	40003c00 	.word	0x40003c00
 8000968:	40013400 	.word	0x40013400

0800096c <SPI_Init>:

/* Initialization and De-Init*/
void SPI_Init(SPI_Handle_t *pSPIHandle){
 800096c:	b480      	push	{r7}
 800096e:	b085      	sub	sp, #20
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
	// configure the CR1 register
	// 1. Configure the device Mode :
	// Method is to build the Temp-register and than do an OR with the actual Peripheral register
	uint32_t tempReg = 0;
 8000974:	2300      	movs	r3, #0
 8000976:	60fb      	str	r3, [r7, #12]
	tempReg|=(pSPIHandle->SPIConfig.SPI_DeviceMode <<2);
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	791b      	ldrb	r3, [r3, #4]
 800097c:	009b      	lsls	r3, r3, #2
 800097e:	68fa      	ldr	r2, [r7, #12]
 8000980:	4313      	orrs	r3, r2
 8000982:	60fb      	str	r3, [r7, #12]

	//2.configure the BUS configuration
	if(pSPIHandle->SPIConfig.SPI_BusConfig==SPI_BUS_CONFIG_FD)
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	795b      	ldrb	r3, [r3, #5]
 8000988:	2b01      	cmp	r3, #1
 800098a:	d104      	bne.n	8000996 <SPI_Init+0x2a>
	{
		tempReg &= ~(1<<SPI_CR1_BIDI_MODE);
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000992:	60fb      	str	r3, [r7, #12]
 8000994:	e014      	b.n	80009c0 <SPI_Init+0x54>

	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig==SPI_BUS_CONFIG_HD)
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	795b      	ldrb	r3, [r3, #5]
 800099a:	2b02      	cmp	r3, #2
 800099c:	d104      	bne.n	80009a8 <SPI_Init+0x3c>
	{
		tempReg |=(1<<SPI_CR1_BIDI_MODE);
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80009a4:	60fb      	str	r3, [r7, #12]
 80009a6:	e00b      	b.n	80009c0 <SPI_Init+0x54>

	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig==SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	795b      	ldrb	r3, [r3, #5]
 80009ac:	2b03      	cmp	r3, #3
 80009ae:	d107      	bne.n	80009c0 <SPI_Init+0x54>
	{
		// for both TX and RX mode,the connection is like 2 line only , we only need not connect 1 line
		// clear the BIDI mode first
		tempReg &= ~(1<<SPI_CR1_BIDI_MODE);
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80009b6:	60fb      	str	r3, [r7, #12]
		// set the RX only bit
		tempReg |=(1<<SPI_CR1_BIDI_OE);
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009be:	60fb      	str	r3, [r7, #12]
	}

	//3.configure the SCLK speed in BR[2:0]
	tempReg |=(pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR3_5);
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	799b      	ldrb	r3, [r3, #6]
 80009c4:	00db      	lsls	r3, r3, #3
 80009c6:	68fa      	ldr	r2, [r7, #12]
 80009c8:	4313      	orrs	r3, r2
 80009ca:	60fb      	str	r3, [r7, #12]
	//4.configure the DFF bit
	tempReg |= (pSPIHandle->SPIConfig.SPI_DFF<<SPI_CR1_DFF);
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	79db      	ldrb	r3, [r3, #7]
 80009d0:	02db      	lsls	r3, r3, #11
 80009d2:	68fa      	ldr	r2, [r7, #12]
 80009d4:	4313      	orrs	r3, r2
 80009d6:	60fb      	str	r3, [r7, #12]
	//5. configure CPOL
	tempReg |= (pSPIHandle->SPIConfig.SPI_CPOL<<SPI_CR1_CPOL);
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	7a1b      	ldrb	r3, [r3, #8]
 80009dc:	005b      	lsls	r3, r3, #1
 80009de:	68fa      	ldr	r2, [r7, #12]
 80009e0:	4313      	orrs	r3, r2
 80009e2:	60fb      	str	r3, [r7, #12]
	//6. configure CPHA
	tempReg |= (pSPIHandle->SPIConfig.SPI_CPHA<<SPI_CR1_CPHA);
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	7a5b      	ldrb	r3, [r3, #9]
 80009e8:	461a      	mov	r2, r3
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	4313      	orrs	r3, r2
 80009ee:	60fb      	str	r3, [r7, #12]
	//7. configure SSM
	tempReg |= (pSPIHandle->SPIConfig.SPI_SSM<<SPI_CR1_SSM);
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	7a9b      	ldrb	r3, [r3, #10]
 80009f4:	025b      	lsls	r3, r3, #9
 80009f6:	68fa      	ldr	r2, [r7, #12]
 80009f8:	4313      	orrs	r3, r2
 80009fa:	60fb      	str	r3, [r7, #12]
	// save the tempReg to actual CR register
	pSPIHandle->pSPIx->SPI_CR1 = tempReg; // fresh value so can use = operator
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	68fa      	ldr	r2, [r7, #12]
 8000a02:	601a      	str	r2, [r3, #0]



}
 8000a04:	bf00      	nop
 8000a06:	3714      	adds	r7, #20
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bc80      	pop	{r7}
 8000a0c:	4770      	bx	lr

08000a0e <SPI_SendData>:
	}

}

/*Send data and receive data */
void SPI_SendData(SPI_RegDef_t *pSPIx,uint8_t *pTxBuffer,uint32_t len){
 8000a0e:	b580      	push	{r7, lr}
 8000a10:	b084      	sub	sp, #16
 8000a12:	af00      	add	r7, sp, #0
 8000a14:	60f8      	str	r0, [r7, #12]
 8000a16:	60b9      	str	r1, [r7, #8]
 8000a18:	607a      	str	r2, [r7, #4]
	//find the related algorithm for this from the net
	//Blocking API - Polling method
	while(len > 0) // in Bytes
 8000a1a:	e026      	b.n	8000a6a <SPI_SendData+0x5c>
	{
		// check if TX Buffer is empty , only than load the data into the DR (use the SPI_SR register for this)
		while(getTXEBitStatus(pSPIx) == TXE_NOT_EMPTY); // till the TXE is not empty keep hanging
 8000a1c:	bf00      	nop
 8000a1e:	68f8      	ldr	r0, [r7, #12]
 8000a20:	f7ff ff10 	bl	8000844 <getTXEBitStatus>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d0f9      	beq.n	8000a1e <SPI_SendData+0x10>

		// we are here indicates : ready to load Data to DR,TX empty
		if((pSPIx->SPI_CR1 & (1 << SPI_CR1_DFF)))
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d00e      	beq.n	8000a54 <SPI_SendData+0x46>
		{
			 //DFF is 16 Bit
			pSPIx->SPI_DR = *((uint16_t*)pTxBuffer);
 8000a36:	68bb      	ldr	r3, [r7, #8]
 8000a38:	881b      	ldrh	r3, [r3, #0]
 8000a3a:	461a      	mov	r2, r3
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	60da      	str	r2, [r3, #12]

			(uint16_t*)pTxBuffer++;
 8000a40:	68bb      	ldr	r3, [r7, #8]
 8000a42:	3301      	adds	r3, #1
 8000a44:	60bb      	str	r3, [r7, #8]
			len--;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	3b01      	subs	r3, #1
 8000a4a:	607b      	str	r3, [r7, #4]
			len--;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	3b01      	subs	r3, #1
 8000a50:	607b      	str	r3, [r7, #4]
 8000a52:	e00a      	b.n	8000a6a <SPI_SendData+0x5c>

		}
		else
		{
			//DFF is 8 Bit
			pSPIx->SPI_DR = *(pTxBuffer);
 8000a54:	68bb      	ldr	r3, [r7, #8]
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	461a      	mov	r2, r3
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	60da      	str	r2, [r3, #12]
			pTxBuffer++;
 8000a5e:	68bb      	ldr	r3, [r7, #8]
 8000a60:	3301      	adds	r3, #1
 8000a62:	60bb      	str	r3, [r7, #8]
			len --;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	3b01      	subs	r3, #1
 8000a68:	607b      	str	r3, [r7, #4]
	while(len > 0) // in Bytes
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d1d5      	bne.n	8000a1c <SPI_SendData+0xe>

		}

	}

}
 8000a70:	bf00      	nop
 8000a72:	bf00      	nop
 8000a74:	3710      	adds	r7, #16
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}

08000a7a <SPI_PeripheralEnable>:



void SPI_PeripheralEnable(SPI_RegDef_t *pSPIX,uint8_t EnorDi){
 8000a7a:	b480      	push	{r7}
 8000a7c:	b083      	sub	sp, #12
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	6078      	str	r0, [r7, #4]
 8000a82:	460b      	mov	r3, r1
 8000a84:	70fb      	strb	r3, [r7, #3]

	if(EnorDi ==ENABLE)
 8000a86:	78fb      	ldrb	r3, [r7, #3]
 8000a88:	2b01      	cmp	r3, #1
 8000a8a:	d106      	bne.n	8000a9a <SPI_PeripheralEnable+0x20>
	{
		pSPIX->SPI_CR1 |=(1 << SPI_CR1_SPE);
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	601a      	str	r2, [r3, #0]
	else
	{
		pSPIX->SPI_CR1 &= ~(1 << SPI_CR1_SPE);
	}

}
 8000a98:	e005      	b.n	8000aa6 <SPI_PeripheralEnable+0x2c>
		pSPIX->SPI_CR1 &= ~(1 << SPI_CR1_SPE);
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	601a      	str	r2, [r3, #0]
}
 8000aa6:	bf00      	nop
 8000aa8:	370c      	adds	r7, #12
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bc80      	pop	{r7}
 8000aae:	4770      	bx	lr

08000ab0 <SPI_SSI_Config>:

void SPI_SSI_Config(SPI_RegDef_t *pSPIX,uint8_t EnorDi)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b083      	sub	sp, #12
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
 8000ab8:	460b      	mov	r3, r1
 8000aba:	70fb      	strb	r3, [r7, #3]
	//used to configure the SSI bit , in case of SSM = 1 and SSI 0 , in single master case this will cause NSS of master to ground
	//which will cause MODF fault and Reset the MSTR bit which will make master as slave
	if(EnorDi == ENABLE)
 8000abc:	78fb      	ldrb	r3, [r7, #3]
 8000abe:	2b01      	cmp	r3, #1
 8000ac0:	d106      	bne.n	8000ad0 <SPI_SSI_Config+0x20>
	{
		pSPIX->SPI_CR1|=(1 << SPI_CR1_SSI);
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		pSPIX->SPI_CR1 &= ~(1 << SPI_CR1_SSI);
	}
}
 8000ace:	e005      	b.n	8000adc <SPI_SSI_Config+0x2c>
		pSPIX->SPI_CR1 &= ~(1 << SPI_CR1_SSI);
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	601a      	str	r2, [r3, #0]
}
 8000adc:	bf00      	nop
 8000ade:	370c      	adds	r7, #12
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bc80      	pop	{r7}
 8000ae4:	4770      	bx	lr
	...

08000ae8 <__libc_init_array>:
 8000ae8:	b570      	push	{r4, r5, r6, lr}
 8000aea:	4d0d      	ldr	r5, [pc, #52]	@ (8000b20 <__libc_init_array+0x38>)
 8000aec:	4c0d      	ldr	r4, [pc, #52]	@ (8000b24 <__libc_init_array+0x3c>)
 8000aee:	1b64      	subs	r4, r4, r5
 8000af0:	10a4      	asrs	r4, r4, #2
 8000af2:	2600      	movs	r6, #0
 8000af4:	42a6      	cmp	r6, r4
 8000af6:	d109      	bne.n	8000b0c <__libc_init_array+0x24>
 8000af8:	4d0b      	ldr	r5, [pc, #44]	@ (8000b28 <__libc_init_array+0x40>)
 8000afa:	4c0c      	ldr	r4, [pc, #48]	@ (8000b2c <__libc_init_array+0x44>)
 8000afc:	f000 f818 	bl	8000b30 <_init>
 8000b00:	1b64      	subs	r4, r4, r5
 8000b02:	10a4      	asrs	r4, r4, #2
 8000b04:	2600      	movs	r6, #0
 8000b06:	42a6      	cmp	r6, r4
 8000b08:	d105      	bne.n	8000b16 <__libc_init_array+0x2e>
 8000b0a:	bd70      	pop	{r4, r5, r6, pc}
 8000b0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b10:	4798      	blx	r3
 8000b12:	3601      	adds	r6, #1
 8000b14:	e7ee      	b.n	8000af4 <__libc_init_array+0xc>
 8000b16:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b1a:	4798      	blx	r3
 8000b1c:	3601      	adds	r6, #1
 8000b1e:	e7f2      	b.n	8000b06 <__libc_init_array+0x1e>
 8000b20:	08000b5c 	.word	0x08000b5c
 8000b24:	08000b5c 	.word	0x08000b5c
 8000b28:	08000b5c 	.word	0x08000b5c
 8000b2c:	08000b60 	.word	0x08000b60

08000b30 <_init>:
 8000b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b32:	bf00      	nop
 8000b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b36:	bc08      	pop	{r3}
 8000b38:	469e      	mov	lr, r3
 8000b3a:	4770      	bx	lr

08000b3c <_fini>:
 8000b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b3e:	bf00      	nop
 8000b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b42:	bc08      	pop	{r3}
 8000b44:	469e      	mov	lr, r3
 8000b46:	4770      	bx	lr
