###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Wed Aug 28 22:48:18 2024
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin tx_div/\counter_reg[0] /CK 
Endpoint:   tx_div/\counter_reg[0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.694
  Arrival Time                  0.777
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.083 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |    0.320 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.691 | 
     | tx_div/\counter_reg[0]         | RN ^        | SDFFRQX2M | 0.578 | 0.003 |   0.777 |    0.694 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.083 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.095 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.115 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.283 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.356 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.407 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.575 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.655 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.675 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.095 | 0.061 |   0.653 |    0.736 | 
     | tx_div/\counter_reg[0]           | CK ^        | SDFFRQX2M  | 0.095 | 0.001 |   0.653 |    0.737 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin tx_div/\counter_reg[7] /CK 
Endpoint:   tx_div/\counter_reg[7] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.694
  Arrival Time                  0.781
  Slack Time                    0.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.087 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |    0.316 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.688 | 
     | tx_div/\counter_reg[7]         | RN ^        | SDFFRQX2M | 0.578 | 0.006 |   0.781 |    0.694 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.087 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.099 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.118 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.286 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.359 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.411 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.578 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.658 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.678 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.095 | 0.061 |   0.653 |    0.739 | 
     | tx_div/\counter_reg[7]           | CK ^        | SDFFRQX2M  | 0.095 | 0.001 |   0.653 |    0.740 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin tx_div/\counter_reg[2] /CK 
Endpoint:   tx_div/\counter_reg[2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.694
  Arrival Time                  0.781
  Slack Time                    0.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.087 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |    0.316 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.687 | 
     | tx_div/\counter_reg[2]         | RN ^        | SDFFRQX2M | 0.578 | 0.007 |   0.781 |    0.694 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.087 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.099 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.118 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.287 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.359 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.411 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.578 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.658 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.678 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.095 | 0.061 |   0.653 |    0.739 | 
     | tx_div/\counter_reg[2]           | CK ^        | SDFFRQX2M  | 0.095 | 0.001 |   0.653 |    0.740 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin tx_div/\counter_reg[1] /CK 
Endpoint:   tx_div/\counter_reg[1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.654
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.694
  Arrival Time                  0.781
  Slack Time                    0.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.087 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |    0.316 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.687 | 
     | tx_div/\counter_reg[1]         | RN ^        | SDFFRQX2M | 0.578 | 0.007 |   0.781 |    0.694 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.087 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.099 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.118 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.287 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.360 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.411 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.578 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.659 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.679 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.095 | 0.061 |   0.653 |    0.740 | 
     | tx_div/\counter_reg[1]           | CK ^        | SDFFRQX2M  | 0.095 | 0.001 |   0.654 |    0.741 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin tx_div/\counter_reg[4] /CK 
Endpoint:   tx_div/\counter_reg[4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.694
  Arrival Time                  0.781
  Slack Time                    0.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.087 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |    0.316 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.687 | 
     | tx_div/\counter_reg[4]         | RN ^        | SDFFRQX2M | 0.578 | 0.007 |   0.781 |    0.694 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.087 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.099 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.118 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.287 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.360 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.411 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.578 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.659 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.679 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.095 | 0.061 |   0.653 |    0.740 | 
     | tx_div/\counter_reg[4]           | CK ^        | SDFFRQX2M  | 0.095 | 0.001 |   0.653 |    0.740 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin tx_div/\counter_reg[6] /CK 
Endpoint:   tx_div/\counter_reg[6] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.694
  Arrival Time                  0.782
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.088 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |    0.315 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.686 | 
     | tx_div/\counter_reg[6]         | RN ^        | SDFFRQX2M | 0.578 | 0.008 |   0.782 |    0.694 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.088 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.100 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.120 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.288 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.361 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.412 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.580 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.660 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.680 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.095 | 0.061 |   0.653 |    0.741 | 
     | tx_div/\counter_reg[6]           | CK ^        | SDFFRQX2M  | 0.095 | 0.001 |   0.653 |    0.742 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin tx_div/\counter_reg[5] /CK 
Endpoint:   tx_div/\counter_reg[5] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.694
  Arrival Time                  0.784
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.090 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |    0.313 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.684 | 
     | tx_div/\counter_reg[5]         | RN ^        | SDFFRQX2M | 0.578 | 0.009 |   0.784 |    0.694 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.090 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.102 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.121 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.289 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.362 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.414 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.581 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.661 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.681 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.095 | 0.061 |   0.653 |    0.742 | 
     | tx_div/\counter_reg[5]           | CK ^        | SDFFRQX2M  | 0.095 | 0.001 |   0.653 |    0.743 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin tx_div/\counter_reg[3] /CK 
Endpoint:   tx_div/\counter_reg[3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.694
  Arrival Time                  0.785
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.091 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |    0.312 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.683 | 
     | tx_div/\counter_reg[3]         | RN ^        | SDFFRQX2M | 0.578 | 0.011 |   0.785 |    0.694 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.091 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.103 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.122 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.291 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.364 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.415 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.582 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.662 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.683 | 
     | scan_clk_uart_clk_mux_out__L6_I2 | A v -> Y ^  | INVX4M     | 0.095 | 0.061 |   0.653 |    0.744 | 
     | tx_div/\counter_reg[3]           | CK ^        | SDFFRQX2M  | 0.095 | 0.001 |   0.653 |    0.744 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin rx_div/\counter_reg[0] /CK 
Endpoint:   rx_div/\counter_reg[0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.640
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.680
  Arrival Time                  0.787
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.106 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |    0.297 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.668 | 
     | rx_div/\counter_reg[0]         | RN ^        | SDFFRQX2M | 0.578 | 0.012 |   0.787 |    0.680 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.106 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.118 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.138 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.306 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.379 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.430 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.598 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.678 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.698 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.070 | 0.048 |   0.639 |    0.746 | 
     | rx_div/\counter_reg[0]           | CK ^        | SDFFRQX2M  | 0.070 | 0.001 |   0.640 |    0.747 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin rx_div/\counter_reg[1] /CK 
Endpoint:   rx_div/\counter_reg[1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.640
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.680
  Arrival Time                  0.787
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.107 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |    0.296 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.667 | 
     | rx_div/\counter_reg[1]         | RN ^        | SDFFRQX2M | 0.578 | 0.013 |   0.787 |    0.680 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.107 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.119 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.138 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.306 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.379 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.431 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.598 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.678 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.698 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.070 | 0.048 |   0.639 |    0.746 | 
     | rx_div/\counter_reg[1]           | CK ^        | SDFFRQX2M  | 0.070 | 0.001 |   0.640 |    0.747 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin rx_div/\counter_reg[2] /CK 
Endpoint:   rx_div/\counter_reg[2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.640
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.680
  Arrival Time                  0.787
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.107 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |    0.296 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.667 | 
     | rx_div/\counter_reg[2]         | RN ^        | SDFFRQX2M | 0.578 | 0.013 |   0.787 |    0.680 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.107 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.119 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.138 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.307 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.380 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.431 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.598 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.678 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.699 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.070 | 0.048 |   0.639 |    0.746 | 
     | rx_div/\counter_reg[2]           | CK ^        | SDFFRQX2M  | 0.070 | 0.001 |   0.640 |    0.747 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin rx_div/\counter_reg[3] /CK 
Endpoint:   rx_div/\counter_reg[3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.640
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.680
  Arrival Time                  0.787
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.107 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |    0.296 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.667 | 
     | rx_div/\counter_reg[3]         | RN ^        | SDFFRQX2M | 0.578 | 0.013 |   0.787 |    0.680 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.107 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.119 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.138 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.307 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.380 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.431 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.599 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.679 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.699 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.070 | 0.048 |   0.639 |    0.747 | 
     | rx_div/\counter_reg[3]           | CK ^        | SDFFRQX2M  | 0.070 | 0.001 |   0.640 |    0.747 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin rx_div/\counter_reg[4] /CK 
Endpoint:   rx_div/\counter_reg[4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.640
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.680
  Arrival Time                  0.787
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.108 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |    0.296 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.667 | 
     | rx_div/\counter_reg[4]         | RN ^        | SDFFRQX2M | 0.578 | 0.013 |   0.787 |    0.680 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.108 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.120 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.139 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.307 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.380 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.432 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.599 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.679 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.699 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.070 | 0.048 |   0.639 |    0.747 | 
     | rx_div/\counter_reg[4]           | CK ^        | SDFFRQX2M  | 0.070 | 0.001 |   0.640 |    0.747 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin rx_div/\counter_reg[6] /CK 
Endpoint:   rx_div/\counter_reg[6] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.640
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.680
  Arrival Time                  0.788
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.108 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |    0.295 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.666 | 
     | rx_div/\counter_reg[6]         | RN ^        | SDFFRQX2M | 0.578 | 0.014 |   0.788 |    0.680 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.108 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.120 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.139 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.308 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.381 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.432 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.600 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.680 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.700 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.070 | 0.048 |   0.639 |    0.748 | 
     | rx_div/\counter_reg[6]           | CK ^        | SDFFRQX2M  | 0.070 | 0.001 |   0.640 |    0.748 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin rx_div/\counter_reg[7] /CK 
Endpoint:   rx_div/\counter_reg[7] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.640
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.680
  Arrival Time                  0.788
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.108 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |    0.295 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.666 | 
     | rx_div/\counter_reg[7]         | RN ^        | SDFFRQX2M | 0.578 | 0.014 |   0.788 |    0.680 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.108 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.120 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.140 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.308 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.381 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.432 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.600 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.680 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.700 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.070 | 0.048 |   0.639 |    0.748 | 
     | rx_div/\counter_reg[7]           | CK ^        | SDFFRQX2M  | 0.070 | 0.000 |   0.640 |    0.748 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin rx_div/\counter_reg[5] /CK 
Endpoint:   rx_div/\counter_reg[5] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.640
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.680
  Arrival Time                  0.788
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.108 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |    0.295 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.666 | 
     | rx_div/\counter_reg[5]         | RN ^        | SDFFRQX2M | 0.578 | 0.014 |   0.788 |    0.680 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.108 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.120 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.140 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.308 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.381 | 
     | scan_clk_uart_clk_mux_out__L2_I3 | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.432 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.600 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.680 | 
     | scan_clk_uart_clk_mux_out__L5_I1 | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.700 | 
     | scan_clk_uart_clk_mux_out__L6_I3 | A v -> Y ^  | INVX4M     | 0.070 | 0.048 |   0.639 |    0.748 | 
     | rx_div/\counter_reg[5]           | CK ^        | SDFFRQX2M  | 0.070 | 0.001 |   0.640 |    0.748 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[0] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.664
+ Hold                         -0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.693
  Arrival Time                  0.916
  Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.223 | 
     | scan_rst_mux/FE_PHC0_SCAN_RST        | A ^ -> Y ^  | DLY4X1M   | 0.054 | 0.346 |   0.346 |    0.124 | 
     | scan_rst_mux/FE_PHC3_SCAN_RST        | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.399 |   0.746 |    0.523 | 
     | scan_rst_mux/U1                      | B1 ^ -> Y ^ | AO2B2X2M  | 0.193 | 0.167 |   0.913 |    0.691 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | RN ^        | SDFFRQX2M | 0.193 | 0.003 |   0.916 |    0.693 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.223 | 
     | SCAN_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.235 | 
     | SCAN_CLK__L2_I1                      | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.303 | 
     | SCAN_CLK__L3_I0                      | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.387 | 
     | SCAN_CLK__L4_I0                      | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.456 | 
     | SCAN_CLK__L5_I0                      | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.504 | 
     | scan_clk_ref_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.604 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.664 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.718 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.748 | 
     | scan_clk_ref_clk_mux_out__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.797 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^        | SDFFRQX2M  | 0.198 | 0.089 |   0.664 |    0.887 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[2] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.663
+ Hold                         -0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.692
  Arrival Time                  0.916
  Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.223 | 
     | scan_rst_mux/FE_PHC0_SCAN_RST        | A ^ -> Y ^  | DLY4X1M   | 0.054 | 0.346 |   0.346 |    0.123 | 
     | scan_rst_mux/FE_PHC3_SCAN_RST        | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.399 |   0.746 |    0.522 | 
     | scan_rst_mux/U1                      | B1 ^ -> Y ^ | AO2B2X2M  | 0.193 | 0.167 |   0.913 |    0.690 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[2] | RN ^        | SDFFRQX2M | 0.193 | 0.003 |   0.916 |    0.692 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.223 | 
     | SCAN_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.235 | 
     | SCAN_CLK__L2_I1                      | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.304 | 
     | SCAN_CLK__L3_I0                      | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.388 | 
     | SCAN_CLK__L4_I0                      | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.456 | 
     | SCAN_CLK__L5_I0                      | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.505 | 
     | scan_clk_ref_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.605 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.665 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.719 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.749 | 
     | scan_clk_ref_clk_mux_out__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.798 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[2] | CK ^        | SDFFRQX2M  | 0.199 | 0.088 |   0.663 |    0.887 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[1] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.664
+ Hold                         -0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.690
  Arrival Time                  0.916
  Slack Time                    0.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.226 | 
     | scan_rst_mux/FE_PHC0_SCAN_RST        | A ^ -> Y ^  | DLY4X1M   | 0.054 | 0.346 |   0.346 |    0.120 | 
     | scan_rst_mux/FE_PHC3_SCAN_RST        | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.399 |   0.746 |    0.520 | 
     | scan_rst_mux/U1                      | B1 ^ -> Y ^ | AO2B2X2M  | 0.193 | 0.167 |   0.913 |    0.687 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[1] | RN ^        | SDFFRQX1M | 0.193 | 0.003 |   0.916 |    0.690 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.226 | 
     | SCAN_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.238 | 
     | SCAN_CLK__L2_I1                      | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.307 | 
     | SCAN_CLK__L3_I0                      | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.391 | 
     | SCAN_CLK__L4_I0                      | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.459 | 
     | SCAN_CLK__L5_I0                      | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.508 | 
     | scan_clk_ref_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.381 |    0.608 | 
     | scan_clk_ref_clk_mux_out__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.668 | 
     | scan_clk_ref_clk_mux_out__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.722 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.752 | 
     | scan_clk_ref_clk_mux_out__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.801 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[1] | CK ^        | SDFFRQX1M  | 0.198 | 0.089 |   0.664 |    0.891 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin uart_clk_rst_sync/\syn_rst_reg_reg[2] /CK 
Endpoint:   uart_clk_rst_sync/\syn_rst_reg_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.682
  Arrival Time                  0.914
  Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |           |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                       | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.232 | 
     | scan_rst_mux/FE_PHC0_SCAN_RST         | A ^ -> Y ^  | DLY4X1M   | 0.054 | 0.346 |   0.346 |    0.114 | 
     | scan_rst_mux/FE_PHC3_SCAN_RST         | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.399 |   0.746 |    0.513 | 
     | scan_rst_mux/U1                       | B1 ^ -> Y ^ | AO2B2X2M  | 0.193 | 0.167 |   0.913 |    0.681 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[2] | RN ^        | SDFFRQX2M | 0.193 | 0.001 |   0.914 |    0.682 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.233 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.245 | 
     | SCAN_CLK__L2_I0                       | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.264 | 
     | scan_clk_uart_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.432 | 
     | scan_clk_uart_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.505 | 
     | scan_clk_uart_clk_mux_out__L2_I3      | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.556 | 
     | scan_clk_uart_clk_mux_out__L3_I1      | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.724 | 
     | scan_clk_uart_clk_mux_out__L4_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.804 | 
     | scan_clk_uart_clk_mux_out__L5_I1      | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.824 | 
     | scan_clk_uart_clk_mux_out__L6_I2      | A v -> Y ^  | INVX4M     | 0.095 | 0.061 |   0.653 |    0.885 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[2] | CK ^        | SDFFRQX2M  | 0.095 | 0.001 |   0.653 |    0.886 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin uart_clk_rst_sync/\syn_rst_reg_reg[0] /CK 
Endpoint:   uart_clk_rst_sync/\syn_rst_reg_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.682
  Arrival Time                  0.915
  Slack Time                    0.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |           |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                       | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.233 | 
     | scan_rst_mux/FE_PHC0_SCAN_RST         | A ^ -> Y ^  | DLY4X1M   | 0.054 | 0.346 |   0.346 |    0.114 | 
     | scan_rst_mux/FE_PHC3_SCAN_RST         | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.399 |   0.746 |    0.513 | 
     | scan_rst_mux/U1                       | B1 ^ -> Y ^ | AO2B2X2M  | 0.193 | 0.167 |   0.913 |    0.681 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[0] | RN ^        | SDFFRQX2M | 0.193 | 0.002 |   0.915 |    0.682 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.233 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.245 | 
     | SCAN_CLK__L2_I0                       | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.264 | 
     | scan_clk_uart_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.432 | 
     | scan_clk_uart_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.505 | 
     | scan_clk_uart_clk_mux_out__L2_I3      | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.557 | 
     | scan_clk_uart_clk_mux_out__L3_I1      | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.724 | 
     | scan_clk_uart_clk_mux_out__L4_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.804 | 
     | scan_clk_uart_clk_mux_out__L5_I1      | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.824 | 
     | scan_clk_uart_clk_mux_out__L6_I2      | A v -> Y ^  | INVX4M     | 0.095 | 0.061 |   0.653 |    0.885 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^        | SDFFRQX2M  | 0.095 | 0.001 |   0.653 |    0.886 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin uart_clk_rst_sync/\syn_rst_reg_reg[1] /CK 
Endpoint:   uart_clk_rst_sync/\syn_rst_reg_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.678
  Arrival Time                  0.914
  Slack Time                    0.236
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |           |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                       | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.236 | 
     | scan_rst_mux/FE_PHC0_SCAN_RST         | A ^ -> Y ^  | DLY4X1M   | 0.054 | 0.346 |   0.346 |    0.110 | 
     | scan_rst_mux/FE_PHC3_SCAN_RST         | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.399 |   0.746 |    0.509 | 
     | scan_rst_mux/U1                       | B1 ^ -> Y ^ | AO2B2X2M  | 0.193 | 0.167 |   0.913 |    0.677 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[1] | RN ^        | SDFFRQX1M | 0.193 | 0.001 |   0.914 |    0.678 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.237 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.249 | 
     | SCAN_CLK__L2_I0                       | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.268 | 
     | scan_clk_uart_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.436 | 
     | scan_clk_uart_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX2M  | 0.056 | 0.073 |   0.273 |    0.509 | 
     | scan_clk_uart_clk_mux_out__L2_I3      | A ^ -> Y v  | INVXLM     | 0.067 | 0.051 |   0.324 |    0.561 | 
     | scan_clk_uart_clk_mux_out__L3_I1      | A v -> Y ^  | INVXLM     | 0.269 | 0.167 |   0.491 |    0.728 | 
     | scan_clk_uart_clk_mux_out__L4_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.033 | 0.080 |   0.572 |    0.808 | 
     | scan_clk_uart_clk_mux_out__L5_I1      | A ^ -> Y v  | CLKINVX32M | 0.016 | 0.020 |   0.592 |    0.828 | 
     | scan_clk_uart_clk_mux_out__L6_I2      | A v -> Y ^  | INVX4M     | 0.095 | 0.061 |   0.653 |    0.889 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[1] | CK ^        | SDFFRQX1M  | 0.095 | 0.001 |   0.653 |    0.890 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin register_file/\reg_file_reg[2][7] /CK 
Endpoint:   register_file/\reg_file_reg[2][7] /SN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.836
  Arrival Time                  1.113
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.278 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.065 | 0.354 |   0.354 |    0.077 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.400 |   0.754 |    0.476 | 
     | scan_rst1_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.548 | 0.359 |   1.113 |    0.835 | 
     | register_file/\reg_file_reg[2][7] | SN ^        | SDFFSQX1M | 0.548 | 0.001 |   1.113 |    0.836 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.278 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.290 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.358 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.443 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.511 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.559 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.659 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.719 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.773 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.803 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.853 | 
     | register_file/\reg_file_reg[2][7] | CK ^        | SDFFSQX1M  | 0.199 | 0.086 |   0.661 |    0.939 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin rx_div/clk_reg_reg/CK 
Endpoint:   rx_div/clk_reg_reg/D (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: SCAN_CLK             (^) triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.260
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.302
  Arrival Time                  0.657
  Slack Time                    0.356
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |      Cell      |  Slew | Delay | Arrival | Required | 
     |                                  |              |                |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+----------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^   |                | 0.000 |       |   0.000 |   -0.356 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v   | CLKINVX40M     | 0.005 | 0.012 |   0.012 |   -0.344 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^   | INVX2M         | 0.027 | 0.019 |   0.031 |   -0.324 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^  | AO2B2X2M       | 0.212 | 0.167 |   0.199 |   -0.157 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A ^ -> Y v   | CLKINVX32M     | 0.045 | 0.032 |   0.230 |   -0.125 | 
     | scan_clk_uart_clk_mux_out__L2_I2 | A v -> Y v   | CLKBUFX40M     | 0.021 | 0.054 |   0.285 |   -0.071 | 
     | scan_clk_uart_clk_mux_out__L3_I0 | A v -> Y v   | CLKBUFX40M     | 0.028 | 0.054 |   0.338 |   -0.017 | 
     | scan_clk_uart_clk_mux_out__L4_I0 | A v -> Y ^   | CLKINVX40M     | 0.020 | 0.027 |   0.366 |    0.010 | 
     | scan_clk_uart_clk_mux_out__L5_I0 | A ^ -> Y v   | CLKINVX32M     | 0.012 | 0.017 |   0.382 |    0.027 | 
     | scan_clk_uart_clk_mux_out__L6_I1 | A v -> Y ^   | INVX4M         | 0.016 | 0.015 |   0.398 |    0.042 | 
     | rx_div/U19                       | A0N ^ -> Y ^ | OAI2BB2X1M     | 0.059 | 0.071 |   0.469 |    0.113 | 
     | rx_div                           | o_div_clk ^  | clk_div_test_0 |       |       |   0.469 |    0.113 | 
     | rx_clk__Exclude_0                | A ^ -> Y ^   | CLKBUFX1M      | 0.060 | 0.064 |   0.533 |    0.177 | 
     | rx_div/U32                       | A ^ -> Y v   | CLKXOR2X2M     | 0.033 | 0.080 |   0.613 |    0.257 | 
     | rx_div/U31                       | A v -> Y ^   | MXI2X1M        | 0.072 | 0.045 |   0.657 |    0.302 | 
     | rx_div/clk_reg_reg               | D ^          | SDFFRX1M       | 0.072 | 0.000 |   0.657 |    0.302 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.356 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.368 | 
     | SCAN_CLK__L2_I0                  | A v -> Y ^  | INVX2M     | 0.027 | 0.019 |   0.031 |    0.387 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.212 | 0.168 |   0.200 |    0.555 | 
     | scan_clk_uart_clk_mux_out__L1_I0 | A ^ -> Y v  | CLKINVX32M | 0.045 | 0.032 |   0.232 |    0.587 | 
     | scan_clk_uart_clk_mux_out__L2_I1 | A v -> Y ^  | INVX4M     | 0.028 | 0.029 |   0.260 |    0.616 | 
     | rx_div/clk_reg_reg               | CK ^        | SDFFRX1M   | 0.028 | 0.000 |   0.260 |    0.616 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin uart_RX/dut0/sampled_bit_reg/CK 
Endpoint:   uart_RX/dut0/sampled_bit_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.594
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.631
  Arrival Time                  1.036
  Slack Time                    0.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.405 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.002 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.369 | 
     | FE_OFC6_scan_rst_sync2_mux_out | A ^ -> Y ^  | BUFX8M    | 0.470 | 0.242 |   1.017 |    0.612 | 
     | uart_RX/dut0/sampled_bit_reg   | RN ^        | SDFFRQX2M | 0.500 | 0.019 |   1.036 |    0.631 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.405 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.417 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.485 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.570 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.638 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.703 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.759 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.800 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.121 | 0.121 |   0.516 |    0.921 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.039 | 0.074 |   0.590 |    0.995 | 
     | uart_RX/dut0/sampled_bit_reg        | CK ^        | SDFFRQX2M  | 0.039 | 0.004 |   0.594 |    0.999 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin uart_RX/dut3/\p_data_reg[6] /CK 
Endpoint:   uart_RX/dut3/\p_data_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.593
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.630
  Arrival Time                  1.036
  Slack Time                    0.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.406 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.003 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.368 | 
     | FE_OFC6_scan_rst_sync2_mux_out | A ^ -> Y ^  | BUFX8M    | 0.470 | 0.242 |   1.017 |    0.611 | 
     | uart_RX/dut3/\p_data_reg[6]    | RN ^        | SDFFRQX2M | 0.500 | 0.019 |   1.036 |    0.630 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.406 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.418 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.486 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.571 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.639 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.704 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.760 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.801 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.121 | 0.121 |   0.516 |    0.922 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.039 | 0.074 |   0.590 |    0.996 | 
     | uart_RX/dut3/\p_data_reg[6]         | CK ^        | SDFFRQX2M  | 0.039 | 0.003 |   0.593 |    0.999 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin uart_RX/dut6/stop_error_reg/CK 
Endpoint:   uart_RX/dut6/stop_error_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.593
+ Hold                         -0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.622
  Arrival Time                  1.029
  Slack Time                    0.407
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                |             |          |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |          | 0.000 |       |   0.000 |   -0.407 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST | A ^ -> Y ^  | DLY4X1M  | 0.139 | 0.403 |   0.403 |   -0.004 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M | 0.578 | 0.371 |   0.774 |    0.367 | 
     | FE_OFC6_scan_rst_sync2_mux_out | A ^ -> Y ^  | BUFX8M   | 0.470 | 0.242 |   1.017 |    0.609 | 
     | uart_RX/dut6/stop_error_reg    | RN ^        | SDFFRX1M | 0.484 | 0.012 |   1.029 |    0.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.407 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.419 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.488 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.572 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.640 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.705 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.762 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.802 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.121 | 0.121 |   0.516 |    0.923 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.039 | 0.074 |   0.590 |    0.997 | 
     | uart_RX/dut6/stop_error_reg         | CK ^        | SDFFRX1M   | 0.039 | 0.004 |   0.593 |    1.001 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin register_file/\reg_file_reg[2][6] /CK 
Endpoint:   register_file/\reg_file_reg[2][6] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.701
  Arrival Time                  1.113
  Slack Time                    0.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.411 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.065 | 0.354 |   0.354 |   -0.057 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.400 |   0.754 |    0.343 | 
     | scan_rst1_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.548 | 0.359 |   1.113 |    0.701 | 
     | register_file/\reg_file_reg[2][6] | RN ^        | SDFFRQX2M | 0.548 | 0.000 |   1.113 |    0.701 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.411 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.423 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.492 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.576 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.645 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.693 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.381 |    0.793 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.853 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.907 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.937 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.986 | 
     | register_file/\reg_file_reg[2][6] | CK ^        | SDFFRQX2M  | 0.199 | 0.086 |   0.661 |    1.073 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin register_file/\reg_file_reg[2][4] /CK 
Endpoint:   register_file/\reg_file_reg[2][4] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.701
  Arrival Time                  1.113
  Slack Time                    0.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.412 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.065 | 0.354 |   0.354 |   -0.057 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.400 |   0.754 |    0.342 | 
     | scan_rst1_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.548 | 0.359 |   1.113 |    0.701 | 
     | register_file/\reg_file_reg[2][4] | RN ^        | SDFFRQX2M | 0.548 | 0.000 |   1.113 |    0.701 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.412 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.424 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.492 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.576 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.645 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.693 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.381 |    0.793 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.853 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.907 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.937 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.986 | 
     | register_file/\reg_file_reg[2][4] | CK ^        | SDFFRQX2M  | 0.199 | 0.086 |   0.661 |    1.073 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin register_file/\reg_file_reg[12][6] /CK 
Endpoint:   register_file/\reg_file_reg[12][6] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.662
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.702
  Arrival Time                  1.115
  Slack Time                    0.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.413 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.065 | 0.354 |   0.354 |   -0.059 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.400 |   0.754 |    0.341 | 
     | scan_rst1_mux/U1                   | B1 ^ -> Y ^ | AO2B2X2M  | 0.548 | 0.359 |   1.113 |    0.700 | 
     | register_file/\reg_file_reg[12][6] | RN ^        | SDFFRQX2M | 0.548 | 0.002 |   1.115 |    0.702 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.413 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.425 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.493 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.578 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.646 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.695 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.794 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.854 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.909 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.939 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.988 | 
     | register_file/\reg_file_reg[12][6] | CK ^        | SDFFRQX2M  | 0.199 | 0.087 |   0.662 |    1.075 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin register_file/\reg_file_reg[13][6] /CK 
Endpoint:   register_file/\reg_file_reg[13][6] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.663
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.703
  Arrival Time                  1.117
  Slack Time                    0.414
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.414 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.065 | 0.354 |   0.354 |   -0.060 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.400 |   0.754 |    0.340 | 
     | scan_rst1_mux/U1                   | B1 ^ -> Y ^ | AO2B2X2M  | 0.548 | 0.359 |   1.113 |    0.699 | 
     | register_file/\reg_file_reg[13][6] | RN ^        | SDFFRQX2M | 0.548 | 0.004 |   1.117 |    0.703 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.414 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.426 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.494 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.579 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.647 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.696 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.795 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.856 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.910 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.940 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.989 | 
     | register_file/\reg_file_reg[13][6] | CK ^        | SDFFRQX2M  | 0.199 | 0.088 |   0.663 |    1.077 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin uart_RX/dut2/\current_state_reg[0] /CK 
Endpoint:   uart_RX/dut2/\current_state_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.595
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.632
  Arrival Time                  1.046
  Slack Time                    0.414
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.414 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.011 | 
     | scan_rst2_mux/U1                   | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.360 | 
     | FE_OFC6_scan_rst_sync2_mux_out     | A ^ -> Y ^  | BUFX8M    | 0.470 | 0.242 |   1.017 |    0.602 | 
     | uart_RX/dut2/\current_state_reg[0] | RN ^        | SDFFRQX2M | 0.521 | 0.030 |   1.046 |    0.632 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.414 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.426 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.495 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.579 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.647 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.712 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.768 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.809 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.121 | 0.121 |   0.516 |    0.930 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.039 | 0.074 |   0.590 |    1.004 | 
     | uart_RX/dut2/\current_state_reg[0]  | CK ^        | SDFFRQX2M  | 0.039 | 0.005 |   0.595 |    1.009 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin register_file/\reg_file_reg[15][6] /CK 
Endpoint:   register_file/\reg_file_reg[15][6] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.660
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.701
  Arrival Time                  1.116
  Slack Time                    0.415
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.415 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.065 | 0.354 |   0.354 |   -0.061 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.400 |   0.754 |    0.339 | 
     | scan_rst1_mux/U1                   | B1 ^ -> Y ^ | AO2B2X2M  | 0.548 | 0.359 |   1.113 |    0.697 | 
     | register_file/\reg_file_reg[15][6] | RN ^        | SDFFRQX2M | 0.548 | 0.003 |   1.116 |    0.701 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.415 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.427 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.496 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.580 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.648 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.697 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.797 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.857 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.911 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.941 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.990 | 
     | register_file/\reg_file_reg[15][6] | CK ^        | SDFFRQX2M  | 0.199 | 0.086 |   0.661 |    1.076 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin register_file/\reg_file_reg[12][7] /CK 
Endpoint:   register_file/\reg_file_reg[12][7] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.701
  Arrival Time                  1.117
  Slack Time                    0.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.416 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.065 | 0.354 |   0.354 |   -0.061 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.400 |   0.754 |    0.338 | 
     | scan_rst1_mux/U1                   | B1 ^ -> Y ^ | AO2B2X2M  | 0.548 | 0.359 |   1.113 |    0.697 | 
     | register_file/\reg_file_reg[12][7] | RN ^        | SDFFRQX2M | 0.548 | 0.004 |   1.117 |    0.701 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.416 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.428 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.496 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.581 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.649 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.697 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.797 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.857 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.911 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.941 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.991 | 
     | register_file/\reg_file_reg[12][7] | CK ^        | SDFFRQX2M  | 0.199 | 0.086 |   0.661 |    1.076 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin uart_RX/dut0/\sampled_data_reg[2] /CK 
Endpoint:   uart_RX/dut0/\sampled_data_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.595
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.632
  Arrival Time                  1.048
  Slack Time                    0.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.416 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.013 | 
     | scan_rst2_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.358 | 
     | FE_OFC6_scan_rst_sync2_mux_out    | A ^ -> Y ^  | BUFX8M    | 0.470 | 0.242 |   1.017 |    0.601 | 
     | uart_RX/dut0/\sampled_data_reg[2] | RN ^        | SDFFRQX2M | 0.524 | 0.031 |   1.048 |    0.632 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.416 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.428 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.496 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.581 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.649 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.714 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.770 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.811 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.121 | 0.121 |   0.516 |    0.932 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.039 | 0.074 |   0.590 |    1.005 | 
     | uart_RX/dut0/\sampled_data_reg[2]   | CK ^        | SDFFRQX2M  | 0.039 | 0.005 |   0.595 |    1.010 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin uart_RX/dut0/\sampled_data_reg[1] /CK 
Endpoint:   uart_RX/dut0/\sampled_data_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.595
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.632
  Arrival Time                  1.048
  Slack Time                    0.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.416 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.013 | 
     | scan_rst2_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.358 | 
     | FE_OFC6_scan_rst_sync2_mux_out    | A ^ -> Y ^  | BUFX8M    | 0.470 | 0.242 |   1.017 |    0.601 | 
     | uart_RX/dut0/\sampled_data_reg[1] | RN ^        | SDFFRQX2M | 0.524 | 0.031 |   1.048 |    0.632 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.416 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.428 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.496 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.581 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.649 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.714 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.770 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.811 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.121 | 0.121 |   0.516 |    0.932 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.039 | 0.074 |   0.590 |    1.005 | 
     | uart_RX/dut0/\sampled_data_reg[1]   | CK ^        | SDFFRQX2M  | 0.039 | 0.005 |   0.595 |    1.010 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin register_file/\reg_file_reg[2][2] /CK 
Endpoint:   register_file/\reg_file_reg[2][2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.701
  Arrival Time                  1.117
  Slack Time                    0.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.416 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.065 | 0.354 |   0.354 |   -0.062 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.400 |   0.754 |    0.338 | 
     | scan_rst1_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.548 | 0.359 |   1.113 |    0.697 | 
     | register_file/\reg_file_reg[2][2] | RN ^        | SDFFRQX2M | 0.548 | 0.004 |   1.117 |    0.701 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.416 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.428 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.496 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.581 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.649 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.698 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.798 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.858 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.912 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.942 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.991 | 
     | register_file/\reg_file_reg[2][2] | CK ^        | SDFFRQX2M  | 0.199 | 0.086 |   0.661 |    1.077 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin register_file/\reg_file_reg[3][1] /CK 
Endpoint:   register_file/\reg_file_reg[3][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.701
  Arrival Time                  1.117
  Slack Time                    0.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.416 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.065 | 0.354 |   0.354 |   -0.062 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.400 |   0.754 |    0.338 | 
     | scan_rst1_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.548 | 0.359 |   1.113 |    0.697 | 
     | register_file/\reg_file_reg[3][1] | RN ^        | SDFFRQX2M | 0.548 | 0.005 |   1.117 |    0.701 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.416 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.428 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.496 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.581 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.649 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.698 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.798 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.858 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.912 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.942 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.991 | 
     | register_file/\reg_file_reg[3][1] | CK ^        | SDFFRQX2M  | 0.199 | 0.086 |   0.661 |    1.077 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin register_file/\reg_file_reg[2][1] /CK 
Endpoint:   register_file/\reg_file_reg[2][1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.701
  Arrival Time                  1.117
  Slack Time                    0.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.416 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.065 | 0.354 |   0.354 |   -0.062 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.400 |   0.754 |    0.338 | 
     | scan_rst1_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.548 | 0.359 |   1.113 |    0.696 | 
     | register_file/\reg_file_reg[2][1] | RN ^        | SDFFRQX2M | 0.548 | 0.005 |   1.117 |    0.701 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.416 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.428 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.497 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.581 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.649 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.698 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.798 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.858 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.912 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.942 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.991 | 
     | register_file/\reg_file_reg[2][1] | CK ^        | SDFFRQX2M  | 0.199 | 0.086 |   0.661 |    1.077 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin register_file/\reg_file_reg[2][5] /CK 
Endpoint:   register_file/\reg_file_reg[2][5] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.701
  Arrival Time                  1.117
  Slack Time                    0.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.416 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.065 | 0.354 |   0.354 |   -0.062 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.400 |   0.754 |    0.338 | 
     | scan_rst1_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.548 | 0.359 |   1.113 |    0.696 | 
     | register_file/\reg_file_reg[2][5] | RN ^        | SDFFRQX2M | 0.548 | 0.005 |   1.117 |    0.701 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.416 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.428 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.497 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.581 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.649 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.698 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.798 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.858 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.912 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.942 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.991 | 
     | register_file/\reg_file_reg[2][5] | CK ^        | SDFFRQX2M  | 0.199 | 0.086 |   0.661 |    1.077 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin register_file/\reg_file_reg[15][7] /CK 
Endpoint:   register_file/\reg_file_reg[15][7] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.660
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.701
  Arrival Time                  1.117
  Slack Time                    0.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.416 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.065 | 0.354 |   0.354 |   -0.062 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.400 |   0.754 |    0.338 | 
     | scan_rst1_mux/U1                   | B1 ^ -> Y ^ | AO2B2X2M  | 0.548 | 0.359 |   1.113 |    0.696 | 
     | register_file/\reg_file_reg[15][7] | RN ^        | SDFFRQX2M | 0.548 | 0.004 |   1.117 |    0.701 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.416 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.428 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.497 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.581 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.649 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.698 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.381 |    0.798 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.858 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.912 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.942 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.991 | 
     | register_file/\reg_file_reg[15][7] | CK ^        | SDFFRQX2M  | 0.199 | 0.086 |   0.660 |    1.077 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin register_file/\reg_file_reg[3][0] /CK 
Endpoint:   register_file/\reg_file_reg[3][0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.701
  Arrival Time                  1.117
  Slack Time                    0.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.416 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.065 | 0.354 |   0.354 |   -0.062 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.400 |   0.754 |    0.338 | 
     | scan_rst1_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.548 | 0.359 |   1.113 |    0.696 | 
     | register_file/\reg_file_reg[3][0] | RN ^        | SDFFRQX2M | 0.548 | 0.005 |   1.117 |    0.701 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.416 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.428 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.497 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.581 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.649 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.698 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.798 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.858 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.912 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.942 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.991 | 
     | register_file/\reg_file_reg[3][0] | CK ^        | SDFFRQX2M  | 0.199 | 0.086 |   0.661 |    1.077 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin register_file/\reg_file_reg[13][7] /CK 
Endpoint:   register_file/\reg_file_reg[13][7] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.658
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  1.117
  Slack Time                    0.418
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.418 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.065 | 0.354 |   0.354 |   -0.064 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.400 |   0.754 |    0.336 | 
     | scan_rst1_mux/U1                   | B1 ^ -> Y ^ | AO2B2X2M  | 0.548 | 0.359 |   1.113 |    0.694 | 
     | register_file/\reg_file_reg[13][7] | RN ^        | SDFFRQX2M | 0.548 | 0.004 |   1.117 |    0.699 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.418 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.430 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.499 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.583 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.651 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.700 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.800 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.860 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.914 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.944 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.993 | 
     | register_file/\reg_file_reg[13][7] | CK ^        | SDFFRQX2M  | 0.199 | 0.083 |   0.658 |    1.077 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin register_file/\reg_file_reg[14][6] /CK 
Endpoint:   register_file/\reg_file_reg[14][6] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.656
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.697
  Arrival Time                  1.117
  Slack Time                    0.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.420 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.065 | 0.354 |   0.354 |   -0.066 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.400 |   0.754 |    0.334 | 
     | scan_rst1_mux/U1                   | B1 ^ -> Y ^ | AO2B2X2M  | 0.548 | 0.359 |   1.113 |    0.692 | 
     | register_file/\reg_file_reg[14][6] | RN ^        | SDFFRQX2M | 0.548 | 0.005 |   1.117 |    0.697 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.420 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.432 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.501 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.585 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.654 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.702 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.802 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.862 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.916 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.946 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.995 | 
     | register_file/\reg_file_reg[14][6] | CK ^        | SDFFRQX2M  | 0.199 | 0.082 |   0.656 |    1.077 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sys_ctrl/\address_reg[0] /CK 
Endpoint:   sys_ctrl/\address_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.661
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.693
  Arrival Time                  1.117
  Slack Time                    0.423
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                |             |          |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |          | 0.000 |       |   0.000 |   -0.423 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M  | 0.065 | 0.354 |   0.354 |   -0.069 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M  | 0.128 | 0.400 |   0.754 |    0.331 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M | 0.548 | 0.359 |   1.113 |    0.689 | 
     | sys_ctrl/\address_reg[0]       | RN ^        | SDFFRX1M | 0.548 | 0.004 |   1.117 |    0.693 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.423 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.435 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.504 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.588 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.656 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.705 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.805 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.865 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.919 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.949 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.998 | 
     | sys_ctrl/\address_reg[0]        | CK ^        | SDFFRX1M   | 0.199 | 0.086 |   0.661 |    1.084 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sys_ctrl/\current_state_reg[0] /CK 
Endpoint:   sys_ctrl/\current_state_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SCAN_RST                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.654
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.695
  Arrival Time                  1.118
  Slack Time                    0.423
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.423 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.065 | 0.354 |   0.354 |   -0.069 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.400 |   0.754 |    0.331 | 
     | scan_rst1_mux/U1               | B1 ^ -> Y ^ | AO2B2X2M  | 0.548 | 0.359 |   1.113 |    0.689 | 
     | sys_ctrl/\current_state_reg[0] | RN ^        | SDFFRQX2M | 0.548 | 0.005 |   1.118 |    0.695 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.423 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.435 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.504 | 
     | SCAN_CLK__L3_I0                 | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.588 | 
     | SCAN_CLK__L4_I0                 | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.656 | 
     | SCAN_CLK__L5_I0                 | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.705 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.805 | 
     | scan_clk_ref_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.865 | 
     | scan_clk_ref_clk_mux_out__L2_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.919 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.949 | 
     | scan_clk_ref_clk_mux_out__L4_I0 | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.998 | 
     | sys_ctrl/\current_state_reg[0]  | CK ^        | SDFFRQX2M  | 0.198 | 0.079 |   0.654 |    1.078 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin uart_RX/dut0/\sampled_data_reg[0] /CK 
Endpoint:   uart_RX/dut0/\sampled_data_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.594
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.632
  Arrival Time                  1.056
  Slack Time                    0.424
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.424 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.021 | 
     | scan_rst2_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.350 | 
     | FE_OFC6_scan_rst_sync2_mux_out    | A ^ -> Y ^  | BUFX8M    | 0.470 | 0.242 |   1.017 |    0.593 | 
     | uart_RX/dut0/\sampled_data_reg[0] | RN ^        | SDFFRQX2M | 0.535 | 0.039 |   1.056 |    0.632 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.424 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.436 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.504 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.589 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.657 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.722 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.778 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.819 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.121 | 0.121 |   0.516 |    0.940 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.039 | 0.074 |   0.590 |    1.013 | 
     | uart_RX/dut0/\sampled_data_reg[0]   | CK ^        | SDFFRQX2M  | 0.039 | 0.005 |   0.594 |    1.018 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin register_file/\reg_file_reg[2][3] /CK 
Endpoint:   register_file/\reg_file_reg[2][3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.654
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.693
  Arrival Time                  1.118
  Slack Time                    0.424
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.424 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.065 | 0.354 |   0.354 |   -0.070 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.400 |   0.754 |    0.330 | 
     | scan_rst1_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.548 | 0.359 |   1.113 |    0.688 | 
     | register_file/\reg_file_reg[2][3] | RN ^        | SDFFRQX4M | 0.548 | 0.005 |   1.118 |    0.693 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.424 | 
     | SCAN_CLK__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.436 | 
     | SCAN_CLK__L2_I1                   | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.505 | 
     | SCAN_CLK__L3_I0                   | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.589 | 
     | SCAN_CLK__L4_I0                   | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.657 | 
     | SCAN_CLK__L5_I0                   | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.706 | 
     | scan_clk_ref_clk_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.381 |    0.806 | 
     | scan_clk_ref_clk_mux_out__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.866 | 
     | scan_clk_ref_clk_mux_out__L2_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.920 | 
     | scan_clk_ref_clk_mux_out__L3_I0   | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.950 | 
     | scan_clk_ref_clk_mux_out__L4_I0   | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    0.999 | 
     | register_file/\reg_file_reg[2][3] | CK ^        | SDFFRQX4M  | 0.198 | 0.079 |   0.654 |    1.078 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin register_file/\reg_file_reg[15][4] /CK 
Endpoint:   register_file/\reg_file_reg[15][4] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.653
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.693
  Arrival Time                  1.118
  Slack Time                    0.425
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.425 | 
     | scan_rst1_mux/FE_PHC2_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.065 | 0.354 |   0.354 |   -0.070 | 
     | scan_rst1_mux/FE_PHC4_SCAN_RST     | A ^ -> Y ^  | DLY4X1M   | 0.128 | 0.400 |   0.754 |    0.329 | 
     | scan_rst1_mux/U1                   | B1 ^ -> Y ^ | AO2B2X2M  | 0.548 | 0.359 |   1.113 |    0.688 | 
     | register_file/\reg_file_reg[15][4] | RN ^        | SDFFRQX2M | 0.548 | 0.005 |   1.118 |    0.693 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.425 | 
     | SCAN_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.437 | 
     | SCAN_CLK__L2_I1                    | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.081 |    0.505 | 
     | SCAN_CLK__L3_I0                    | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.590 | 
     | SCAN_CLK__L4_I0                    | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.658 | 
     | SCAN_CLK__L5_I0                    | A v -> Y ^  | INVX2M     | 0.049 | 0.049 |   0.282 |    0.706 | 
     | scan_clk_ref_clk_mux/U1            | B1 ^ -> Y ^ | AO2B2X4M   | 0.084 | 0.100 |   0.382 |    0.806 | 
     | scan_clk_ref_clk_mux_out__L1_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.024 | 0.060 |   0.442 |    0.866 | 
     | scan_clk_ref_clk_mux_out__L2_I0    | A ^ -> Y ^  | CLKBUFX40M | 0.032 | 0.054 |   0.496 |    0.920 | 
     | scan_clk_ref_clk_mux_out__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.030 |   0.526 |    0.950 | 
     | scan_clk_ref_clk_mux_out__L4_I0    | A v -> Y ^  | CLKINVX40M | 0.064 | 0.049 |   0.575 |    1.000 | 
     | register_file/\reg_file_reg[15][4] | CK ^        | SDFFRQX2M  | 0.198 | 0.078 |   0.653 |    1.078 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin uart_RX/dut1/\edge_counter_reg[5] /CK 
Endpoint:   uart_RX/dut1/\edge_counter_reg[5] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.595
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.633
  Arrival Time                  1.060
  Slack Time                    0.427
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | SCAN_RST ^  |           | 0.000 |       |   0.000 |   -0.427 | 
     | scan_rst2_mux/FE_PHC1_SCAN_RST    | A ^ -> Y ^  | DLY4X1M   | 0.139 | 0.403 |   0.403 |   -0.024 | 
     | scan_rst2_mux/U1                  | B1 ^ -> Y ^ | AO2B2X2M  | 0.578 | 0.371 |   0.774 |    0.347 | 
     | FE_OFC6_scan_rst_sync2_mux_out    | A ^ -> Y ^  | BUFX8M    | 0.470 | 0.242 |   1.017 |    0.590 | 
     | uart_RX/dut1/\edge_counter_reg[5] | RN ^        | SDFFRQX2M | 0.541 | 0.043 |   1.060 |    0.633 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |    0.427 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.005 | 0.012 |   0.012 |    0.439 | 
     | SCAN_CLK__L2_I1                     | A v -> Y v  | CLKBUFX1M  | 0.066 | 0.068 |   0.080 |    0.507 | 
     | SCAN_CLK__L3_I0                     | A v -> Y ^  | INVXLM     | 0.117 | 0.084 |   0.165 |    0.592 | 
     | SCAN_CLK__L4_I0                     | A ^ -> Y v  | INVXLM     | 0.087 | 0.068 |   0.233 |    0.660 | 
     | SCAN_CLK__L5_I1                     | A v -> Y v  | BUFX5M     | 0.018 | 0.065 |   0.298 |    0.725 | 
     | SCAN_CLK__L6_I0                     | A v -> Y v  | CLKBUFX1M  | 0.042 | 0.056 |   0.354 |    0.781 | 
     | SCAN_CLK__L7_I0                     | A v -> Y ^  | INVX2M     | 0.050 | 0.041 |   0.395 |    0.822 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.121 | 0.121 |   0.516 |    0.943 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.039 | 0.074 |   0.590 |    1.016 | 
     | uart_RX/dut1/\edge_counter_reg[5]   | CK ^        | SDFFRQX2M  | 0.039 | 0.005 |   0.595 |    1.022 | 
     +-----------------------------------------------------------------------------------------------------+ 

