=== Testing VPSRLDQ (Vector Packed Shift Right Logical Double Quadword) ===

--- 128-bit Tests ---
Test 1: VPSRLDQ xmm, xmm, 1
Source: 01 23 45 67 89 ab cd ef fe dc ba 98 76 54 32 10 
Result: 23 45 67 89 ab cd ef fe dc ba 98 76 54 32 10 00 
Comparison: PASS

Test 2: VPSRLDQ xmm, xmm, 4
Result: 89 ab cd ef fe dc ba 98 76 54 32 10 00 00 00 00 
Comparison: PASS

Test 3: VPSRLDQ xmm, xmm, 16
Result: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
Comparison: PASS

--- 256-bit Tests ---

Test 4: VPSRLDQ ymm, ymm, 1
Source: 01 23 45 67 89 ab cd ef fe dc ba 98 76 54 32 10 01 23 45 67 89 ab cd ef fe dc ba 98 76 54 32 10 
Result: 23 45 67 89 ab cd ef fe dc ba 98 76 54 32 10 00 23 45 67 89 ab cd ef fe dc ba 98 76 54 32 10 00 
Comparison: PASS

Test 5: VPSRLDQ ymm, ymm, 8
Result: fe dc ba 98 76 54 32 10 00 00 00 00 00 00 00 00 fe dc ba 98 76 54 32 10 00 00 00 00 00 00 00 00 
Comparison: PASS

Test 6: VPSRLDQ ymm, ymm, 32
Result: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
Comparison: PASS

--- Boundary Tests ---

Test 7: Shift count 0 (no change)
Result: 01 23 45 67 89 ab cd ef fe dc ba 98 76 54 32 10 
Comparison: PASS

Test 8: Shift count 17 (128-bit, should be all zeros)
Result: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
Comparison: PASS
