// Seed: 3690163738
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input wand id_2,
    input uwire id_3,
    input wand id_4
);
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wor id_4,
    input supply0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wor id_8
);
  initial @(id_6 or posedge id_5) $display;
  module_0 modCall_1 (
      id_4,
      id_8,
      id_0,
      id_8,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_5(
      .id_0(1),
      .id_1(id_3),
      .id_2(1),
      .id_3(id_3),
      .id_4(1 !== 1),
      .id_5(id_1),
      .id_6((id_3)),
      .id_7(1),
      .id_8(1'b0),
      .id_9(1'b0 && 1 && id_3 && 1'b0),
      .id_10(1)
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40
);
  input wire id_40;
  inout wire id_39;
  inout wire id_38;
  output wire id_37;
  inout wire id_36;
  input wire id_35;
  inout wire id_34;
  input wire id_33;
  output wire id_32;
  inout wire id_31;
  input wire id_30;
  inout wire id_29;
  output wire id_28;
  output wire id_27;
  output wire id_26;
  inout wire id_25;
  output wire id_24;
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_11 = (1);
  xor primCall (
      id_36,
      id_9,
      id_1,
      id_14,
      id_39,
      id_18,
      id_31,
      id_34,
      id_2,
      id_21,
      id_12,
      id_11,
      id_5,
      id_7,
      id_25,
      id_38,
      id_4,
      id_16,
      id_23,
      id_35,
      id_15,
      id_40,
      id_29,
      id_30,
      id_10,
      id_6,
      id_33,
      id_17
  );
  module_2 modCall_1 (
      id_40,
      id_15,
      id_36,
      id_36
  );
endmodule
