\subsection{tb\+\_\+behave Architecture Reference}
\label{classbit__unpack__64__tb_1_1tb__behave}\index{tb\+\_\+behave@{tb\+\_\+behave}}


Collaboration diagram for tb\+\_\+behave\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=193pt]{df/d00/classbit__unpack__64__tb_1_1tb__behave__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf clock0}{\bfseries  (  )}
\item 
{\bf clock}{\bfseries  (  )}
\item 
{\bf res}{\bfseries  (  )}
\item 
{\bf D\+A\+T\+A12\+\_\+\+C\+NT}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} )}
\begin{DoxyCompactList}\small\item\em Process description. \end{DoxyCompactList}\item 
{\bf D\+A\+T\+A14\+\_\+\+C\+NT}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} )}
\begin{DoxyCompactList}\small\item\em Process description. \end{DoxyCompactList}\item 
{\bf D\+A\+T\+A16\+\_\+\+C\+NT}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} )}
\begin{DoxyCompactList}\small\item\em Process description. \end{DoxyCompactList}\item 
{\bf proc\+\_\+name}{\bfseries  ( {\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+475}{\bfseries  ( {\bfseries {\bfseries {\bf dut3\+\_\+data\+\_\+out}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+476}{\bfseries  ( {\bfseries {\bfseries {\bf dut3\+\_\+data\+\_\+out}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+477}{\bfseries  ( {\bfseries {\bfseries {\bf dut3\+\_\+data\+\_\+out}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf clk0\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk1\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bf smpl\+\_\+12b\+\_\+array\+\_\+type}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf smpl\+\_\+14b\+\_\+array\+\_\+type}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf smpl\+\_\+16b\+\_\+array\+\_\+type}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf clk0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+data\+\_\+in} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+data\+\_\+in\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+sample\+\_\+width} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 10 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+data\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut1\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 00 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut1\+\_\+pulse\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut2\+\_\+rdreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut2\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut2\+\_\+rdempty} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut3\+\_\+data\+\_\+in\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut3\+\_\+data\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf data12\+\_\+0} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data12\+\_\+1} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data12\+\_\+2} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data12\+\_\+3} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data14\+\_\+0} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data14\+\_\+1} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data14\+\_\+2} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data14\+\_\+3} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data16\+\_\+0} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data16\+\_\+1} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data16\+\_\+2} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data16\+\_\+3} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+12b\+\_\+array} {\bfseries {\bfseries {\bf smpl\+\_\+12b\+\_\+array\+\_\+type}} \textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+14b\+\_\+array} {\bfseries {\bfseries {\bf smpl\+\_\+14b\+\_\+array\+\_\+type}} \textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+16b\+\_\+array} {\bfseries {\bfseries {\bf smpl\+\_\+16b\+\_\+array\+\_\+type}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf bit\+\_\+pack\+\_\+dut0}  {\bfseries entity bit\+\_\+pack}   
\item 
{\bf pulse\+\_\+gen\+\_\+dut1}  {\bfseries entity pulse\+\_\+gen}   
\item 
{\bf fifo\+\_\+inst\+\_\+dut2}  {\bfseries entity fifo\+\_\+inst}   
\item 
{\bf bit\+\_\+unpack\+\_\+dut3}  {\bfseries entity bit\+\_\+unpack\+\_\+64}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 22} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.



\subsubsection{Member Function Documentation}
\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!clock@{clock}}
\index{clock@{clock}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} clock ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classbit__unpack__64__tb_1_1tb__behave_af761a67e9d7ce9e23381088b6f2ae893}


Definition at line {\bf 87} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!clock0@{clock0}}
\index{clock0@{clock0}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clock0}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} clock0 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classbit__unpack__64__tb_1_1tb__behave_a0ffcf9b3fa89917ed2b73a96f170b7ae}


Definition at line {\bf 81} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!D\+A\+T\+A12\+\_\+\+C\+NT@{D\+A\+T\+A12\+\_\+\+C\+NT}}
\index{D\+A\+T\+A12\+\_\+\+C\+NT@{D\+A\+T\+A12\+\_\+\+C\+NT}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{D\+A\+T\+A12\+\_\+\+C\+N\+Treset\+\_\+n,clk0}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} D\+A\+T\+A12\+\_\+\+C\+NT(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classbit__unpack__64__tb_1_1tb__behave_adc77a2c333fd13e50c75ff527c7373dd}


Process description. 



Definition at line {\bf 105} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!D\+A\+T\+A14\+\_\+\+C\+NT@{D\+A\+T\+A14\+\_\+\+C\+NT}}
\index{D\+A\+T\+A14\+\_\+\+C\+NT@{D\+A\+T\+A14\+\_\+\+C\+NT}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{D\+A\+T\+A14\+\_\+\+C\+N\+Treset\+\_\+n,clk0}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} D\+A\+T\+A14\+\_\+\+C\+NT(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classbit__unpack__64__tb_1_1tb__behave_a46744f4daddde2991ddbd27a31266f56}


Process description. 



Definition at line {\bf 130} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!D\+A\+T\+A16\+\_\+\+C\+NT@{D\+A\+T\+A16\+\_\+\+C\+NT}}
\index{D\+A\+T\+A16\+\_\+\+C\+NT@{D\+A\+T\+A16\+\_\+\+C\+NT}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{D\+A\+T\+A16\+\_\+\+C\+N\+Treset\+\_\+n,clk0}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} D\+A\+T\+A16\+\_\+\+C\+NT(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classbit__unpack__64__tb_1_1tb__behave_abe4c259b5e4c00a6081c4e997cd3ec3e}


Process description. 



Definition at line {\bf 155} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!proc\+\_\+name@{proc\+\_\+name}}
\index{proc\+\_\+name@{proc\+\_\+name}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{proc\+\_\+nameclk0,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}proc\+\_\+name (
\begin{DoxyParamCaption}
\item[{}]{clk0, }
\item[{}]{reset\+\_\+n}
\end{DoxyParamCaption}
)}\label{classbit__unpack__64__tb_1_1tb__behave_a14035e1b698b9415302a1b978cd17c20}


Definition at line {\bf 233} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!P\+R\+O\+C\+E\+S\+S\+\_\+475@{P\+R\+O\+C\+E\+S\+S\+\_\+475}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+475@{P\+R\+O\+C\+E\+S\+S\+\_\+475}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+475dut3\+\_\+data\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+475 (
\begin{DoxyParamCaption}
\item[{}]{dut3\+\_\+data\+\_\+out}
\end{DoxyParamCaption}
)}\label{classbit__unpack__64__tb_1_1tb__behave_a196cef8df611a5cc0b49a70089739aa4}


Definition at line {\bf 256} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!P\+R\+O\+C\+E\+S\+S\+\_\+476@{P\+R\+O\+C\+E\+S\+S\+\_\+476}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+476@{P\+R\+O\+C\+E\+S\+S\+\_\+476}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+476dut3\+\_\+data\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+476(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf dut3\+\_\+data\+\_\+out}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classbit__unpack__64__tb_1_1tb__behave_a035cc0074882c237a6badf91a12cbffb}


Definition at line {\bf 263} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!P\+R\+O\+C\+E\+S\+S\+\_\+477@{P\+R\+O\+C\+E\+S\+S\+\_\+477}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+477@{P\+R\+O\+C\+E\+S\+S\+\_\+477}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+477dut3\+\_\+data\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+477(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf dut3\+\_\+data\+\_\+out}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classbit__unpack__64__tb_1_1tb__behave_a16509215fa0ff90a932a18dd52b18e3d}


Definition at line {\bf 270} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!res@{res}}
\index{res@{res}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{res}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} res ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classbit__unpack__64__tb_1_1tb__behave_ab0bd7560790c13b656fd58e17e35143e}


Definition at line {\bf 93} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.



\subsubsection{Member Data Documentation}
\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!bit\+\_\+pack\+\_\+dut0@{bit\+\_\+pack\+\_\+dut0}}
\index{bit\+\_\+pack\+\_\+dut0@{bit\+\_\+pack\+\_\+dut0}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{bit\+\_\+pack\+\_\+dut0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bit\+\_\+pack\+\_\+dut0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{bit\+\_\+pack}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classbit__unpack__64__tb_1_1tb__behave_abb60813a698507c8500aec1a9fab7ea6}


Definition at line {\bf 193} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!bit\+\_\+unpack\+\_\+dut3@{bit\+\_\+unpack\+\_\+dut3}}
\index{bit\+\_\+unpack\+\_\+dut3@{bit\+\_\+unpack\+\_\+dut3}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{bit\+\_\+unpack\+\_\+dut3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bit\+\_\+unpack\+\_\+dut3} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{bit\+\_\+unpack\+\_\+64}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classbit__unpack__64__tb_1_1tb__behave_afc5635dcf2d9f370cc06945ca7398cdc}


Definition at line {\bf 252} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!clk0@{clk0}}
\index{clk0@{clk0}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_a693d72741b9413130fe2d67511b642be}


Definition at line {\bf 26} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!clk0\+\_\+period@{clk0\+\_\+period}}
\index{clk0\+\_\+period@{clk0\+\_\+period}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk0\+\_\+period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classbit__unpack__64__tb_1_1tb__behave_ad03d90619a1930e0f5daa16a616edd90}


Definition at line {\bf 23} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!clk1@{clk1}}
\index{clk1@{clk1}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_ade95921e47b0e4d2d11e496794648550}


Definition at line {\bf 26} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!clk1\+\_\+period@{clk1\+\_\+period}}
\index{clk1\+\_\+period@{clk1\+\_\+period}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk1\+\_\+period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classbit__unpack__64__tb_1_1tb__behave_aed19b0dc48aba325370146bf0b89ab44}


Definition at line {\bf 24} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!data12\+\_\+0@{data12\+\_\+0}}
\index{data12\+\_\+0@{data12\+\_\+0}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{data12\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data12\+\_\+0} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_aab88fc5214863ca69c6bbb21c8281b27}


Definition at line {\bf 55} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!data12\+\_\+1@{data12\+\_\+1}}
\index{data12\+\_\+1@{data12\+\_\+1}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{data12\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data12\+\_\+1} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_a07a0afd07ff16db7a1c6c849e7a9617f}


Definition at line {\bf 56} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!data12\+\_\+2@{data12\+\_\+2}}
\index{data12\+\_\+2@{data12\+\_\+2}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{data12\+\_\+2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data12\+\_\+2} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_a97eb698a58129bbc9bc78e3b9cd3a972}


Definition at line {\bf 57} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!data12\+\_\+3@{data12\+\_\+3}}
\index{data12\+\_\+3@{data12\+\_\+3}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{data12\+\_\+3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data12\+\_\+3} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_ab01f63663845f9cdae3af72b35459250}


Definition at line {\bf 58} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!data14\+\_\+0@{data14\+\_\+0}}
\index{data14\+\_\+0@{data14\+\_\+0}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{data14\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data14\+\_\+0} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_a0d7aa88fb2e6fc8099ab3c321a38ac2c}


Definition at line {\bf 60} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!data14\+\_\+1@{data14\+\_\+1}}
\index{data14\+\_\+1@{data14\+\_\+1}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{data14\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data14\+\_\+1} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_a6fe3e6c82bd764a8960624ffbe10c299}


Definition at line {\bf 61} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!data14\+\_\+2@{data14\+\_\+2}}
\index{data14\+\_\+2@{data14\+\_\+2}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{data14\+\_\+2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data14\+\_\+2} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_a3f940e3b1adbb4e84ad52477f6e867ed}


Definition at line {\bf 62} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!data14\+\_\+3@{data14\+\_\+3}}
\index{data14\+\_\+3@{data14\+\_\+3}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{data14\+\_\+3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data14\+\_\+3} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_a5a587a9757a44d0b7cf40f4cab9d4998}


Definition at line {\bf 63} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!data16\+\_\+0@{data16\+\_\+0}}
\index{data16\+\_\+0@{data16\+\_\+0}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{data16\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data16\+\_\+0} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_a693e6dba319ea40b4911f251b1dbdb66}


Definition at line {\bf 65} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!data16\+\_\+1@{data16\+\_\+1}}
\index{data16\+\_\+1@{data16\+\_\+1}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{data16\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data16\+\_\+1} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_af4736e63682b1b325a2f255e0711c8a9}


Definition at line {\bf 66} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!data16\+\_\+2@{data16\+\_\+2}}
\index{data16\+\_\+2@{data16\+\_\+2}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{data16\+\_\+2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data16\+\_\+2} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_ad0f255d3dd0ab91db26a01d77f76e429}


Definition at line {\bf 67} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!data16\+\_\+3@{data16\+\_\+3}}
\index{data16\+\_\+3@{data16\+\_\+3}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{data16\+\_\+3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data16\+\_\+3} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_a031101fb9c91f2916db6e4d41abe0d33}


Definition at line {\bf 68} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!data\+\_\+wrreq@{data\+\_\+wrreq}}
\index{data\+\_\+wrreq@{data\+\_\+wrreq}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{data\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_a01f857f50ebffba5f2890a9698f0f933}


Definition at line {\bf 53} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+data\+\_\+in@{dut0\+\_\+data\+\_\+in}}
\index{dut0\+\_\+data\+\_\+in@{dut0\+\_\+data\+\_\+in}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+data\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+data\+\_\+in} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_a2e1fb061fdc262675f9f2113bbf90f2d}


Definition at line {\bf 30} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+data\+\_\+in\+\_\+valid@{dut0\+\_\+data\+\_\+in\+\_\+valid}}
\index{dut0\+\_\+data\+\_\+in\+\_\+valid@{dut0\+\_\+data\+\_\+in\+\_\+valid}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+data\+\_\+in\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+data\+\_\+in\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_addb02408c67bc161eccad18b32a38324}


Definition at line {\bf 31} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+data\+\_\+out@{dut0\+\_\+data\+\_\+out}}
\index{dut0\+\_\+data\+\_\+out@{dut0\+\_\+data\+\_\+out}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+data\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+data\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_a3d9efb3477257eb8d5e31d6ce07cfcd5}


Definition at line {\bf 34} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+data\+\_\+out\+\_\+valid@{dut0\+\_\+data\+\_\+out\+\_\+valid}}
\index{dut0\+\_\+data\+\_\+out\+\_\+valid@{dut0\+\_\+data\+\_\+out\+\_\+valid}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+data\+\_\+out\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+data\+\_\+out\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_acae661a0d66fdf097acefd65c2e9499e}


Definition at line {\bf 35} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+sample\+\_\+width@{dut0\+\_\+sample\+\_\+width}}
\index{dut0\+\_\+sample\+\_\+width@{dut0\+\_\+sample\+\_\+width}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+sample\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+sample\+\_\+width} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 10 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_a4331408ba25a13df2fb5c31326e89a1e}


Definition at line {\bf 32} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!dut1\+\_\+n@{dut1\+\_\+n}}
\index{dut1\+\_\+n@{dut1\+\_\+n}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut1\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut1\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 00 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_ad0a0f73df9b393d855236a3dfbde805f}


Definition at line {\bf 38} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!dut1\+\_\+pulse\+\_\+out@{dut1\+\_\+pulse\+\_\+out}}
\index{dut1\+\_\+pulse\+\_\+out@{dut1\+\_\+pulse\+\_\+out}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut1\+\_\+pulse\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut1\+\_\+pulse\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_a8b01da01fb0f1a423e4436825c13c70f}


Definition at line {\bf 39} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!dut2\+\_\+q@{dut2\+\_\+q}}
\index{dut2\+\_\+q@{dut2\+\_\+q}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut2\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut2\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_aa5635bc5f36a2eb71dca0edd90a68f0e}


Definition at line {\bf 43} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!dut2\+\_\+rdempty@{dut2\+\_\+rdempty}}
\index{dut2\+\_\+rdempty@{dut2\+\_\+rdempty}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut2\+\_\+rdempty}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut2\+\_\+rdempty} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_ac2637ae71f83989208e7cbbb3250e64f}


Definition at line {\bf 44} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!dut2\+\_\+rdreq@{dut2\+\_\+rdreq}}
\index{dut2\+\_\+rdreq@{dut2\+\_\+rdreq}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut2\+\_\+rdreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut2\+\_\+rdreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_af2e397391eb4b1b6475aa69562dfc5cd}


Definition at line {\bf 42} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!dut3\+\_\+data\+\_\+in\+\_\+valid@{dut3\+\_\+data\+\_\+in\+\_\+valid}}
\index{dut3\+\_\+data\+\_\+in\+\_\+valid@{dut3\+\_\+data\+\_\+in\+\_\+valid}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut3\+\_\+data\+\_\+in\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut3\+\_\+data\+\_\+in\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_a7424961c1ac517f04ee0678c2302efb7}


Definition at line {\bf 47} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!dut3\+\_\+data\+\_\+out@{dut3\+\_\+data\+\_\+out}}
\index{dut3\+\_\+data\+\_\+out@{dut3\+\_\+data\+\_\+out}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut3\+\_\+data\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut3\+\_\+data\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{127} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_a0ccc2c7ebf11ddd03a2913ed86ac5790}


Definition at line {\bf 48} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!fifo\+\_\+inst\+\_\+dut2@{fifo\+\_\+inst\+\_\+dut2}}
\index{fifo\+\_\+inst\+\_\+dut2@{fifo\+\_\+inst\+\_\+dut2}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{fifo\+\_\+inst\+\_\+dut2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+inst\+\_\+dut2} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{fifo\+\_\+inst}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classbit__unpack__64__tb_1_1tb__behave_aa8a18e2313ec8ce2694127cd2492d9e8}


Definition at line {\bf 229} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!pulse\+\_\+gen\+\_\+dut1@{pulse\+\_\+gen\+\_\+dut1}}
\index{pulse\+\_\+gen\+\_\+dut1@{pulse\+\_\+gen\+\_\+dut1}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{pulse\+\_\+gen\+\_\+dut1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pulse\+\_\+gen\+\_\+dut1} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{pulse\+\_\+gen}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classbit__unpack__64__tb_1_1tb__behave_aab7478c23656bcab641fa60698b948de}


Definition at line {\bf 202} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_a1f070fd63a3a7fa45c907335ea870c5b}


Definition at line {\bf 27} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!smpl\+\_\+12b\+\_\+array@{smpl\+\_\+12b\+\_\+array}}
\index{smpl\+\_\+12b\+\_\+array@{smpl\+\_\+12b\+\_\+array}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{smpl\+\_\+12b\+\_\+array}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+12b\+\_\+array} {\bfseries {\bfseries {\bf smpl\+\_\+12b\+\_\+array\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_a69d1eaee4a0fab4ead12d61551fb19a8}


Definition at line {\bf 74} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!smpl\+\_\+12b\+\_\+array\+\_\+type@{smpl\+\_\+12b\+\_\+array\+\_\+type}}
\index{smpl\+\_\+12b\+\_\+array\+\_\+type@{smpl\+\_\+12b\+\_\+array\+\_\+type}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{smpl\+\_\+12b\+\_\+array\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+12b\+\_\+array\+\_\+type} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classbit__unpack__64__tb_1_1tb__behave_a0e21594bb5ae329923aaaa0d776f7e02}


Definition at line {\bf 70} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!smpl\+\_\+14b\+\_\+array@{smpl\+\_\+14b\+\_\+array}}
\index{smpl\+\_\+14b\+\_\+array@{smpl\+\_\+14b\+\_\+array}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{smpl\+\_\+14b\+\_\+array}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+14b\+\_\+array} {\bfseries {\bfseries {\bf smpl\+\_\+14b\+\_\+array\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_a08313f3c6b6c443ca9a30d407da06212}


Definition at line {\bf 75} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!smpl\+\_\+14b\+\_\+array\+\_\+type@{smpl\+\_\+14b\+\_\+array\+\_\+type}}
\index{smpl\+\_\+14b\+\_\+array\+\_\+type@{smpl\+\_\+14b\+\_\+array\+\_\+type}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{smpl\+\_\+14b\+\_\+array\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+14b\+\_\+array\+\_\+type} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classbit__unpack__64__tb_1_1tb__behave_a88821a9598c94c7e15f469e110a91c4e}


Definition at line {\bf 71} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!smpl\+\_\+16b\+\_\+array@{smpl\+\_\+16b\+\_\+array}}
\index{smpl\+\_\+16b\+\_\+array@{smpl\+\_\+16b\+\_\+array}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{smpl\+\_\+16b\+\_\+array}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+16b\+\_\+array} {\bfseries {\bfseries {\bf smpl\+\_\+16b\+\_\+array\+\_\+type}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbit__unpack__64__tb_1_1tb__behave_ae5550cafd292ddfe3c55157acfdd41f3}


Definition at line {\bf 76} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.

\index{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}!smpl\+\_\+16b\+\_\+array\+\_\+type@{smpl\+\_\+16b\+\_\+array\+\_\+type}}
\index{smpl\+\_\+16b\+\_\+array\+\_\+type@{smpl\+\_\+16b\+\_\+array\+\_\+type}!bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave@{bit\+\_\+unpack\+\_\+64\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{smpl\+\_\+16b\+\_\+array\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+16b\+\_\+array\+\_\+type} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classbit__unpack__64__tb_1_1tb__behave_a67dbdf4e8d07ac3dee1f799160a740b7}


Definition at line {\bf 72} of file {\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/bit\+\_\+unpack/sim/{\bf bit\+\_\+unpack\+\_\+64\+\_\+tb.\+vhd}\end{DoxyCompactItemize}
