# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do task2_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/E2_CAS/lab3/task2 {C:/E2_CAS/lab3/task2/task2_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:39 on Dec 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/E2_CAS/lab3/task2" C:/E2_CAS/lab3/task2/task2_top.v 
# -- Compiling module task2_top
# 
# Top level modules:
# 	task2_top
# End time: 15:55:39 on Dec 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/E2_CAS/lab3/task2 {C:/E2_CAS/lab3/task2/hex_to_7seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:39 on Dec 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/E2_CAS/lab3/task2" C:/E2_CAS/lab3/task2/hex_to_7seg.v 
# -- Compiling module hex_to_7seg
# 
# Top level modules:
# 	hex_to_7seg
# End time: 15:55:39 on Dec 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
