// SPDX-FileCopyrightText: 2022 yuzu Emulator Project
// SPDX-License-Identifier: GPL-3.0-or-later

#include "yuzu_common/yuzu_assert.h"
#include "yuzu_video_core/control/channel_state.h"
#include "yuzu_video_core/dma_pusher.h"
#include "yuzu_video_core/engines/fermi_2d.h"
#include "yuzu_video_core/engines/kepler_compute.h"
#include "yuzu_video_core/engines/kepler_memory.h"
#include "yuzu_video_core/engines/maxwell_3d.h"
#include "yuzu_video_core/engines/maxwell_dma.h"
#include "yuzu_video_core/engines/puller.h"
#include "yuzu_video_core/memory_manager.h"

namespace Tegra::Control {

ChannelState::ChannelState(s32 bind_id_) : bind_id{bind_id_}, initialized{} {}

void ChannelState::Init(GPU& gpu, u64 program_id_) {
    program_id = program_id_;
    if (!memory_manager) {
        // Android / newer NV clients may allocate the GPFIFO channel before
        // nvhost_as_gpu binds the address space. Keep the program id and let
        // IChannelStatePtr::SetMemoryManager finish the real initialization.
        return;
    }
    if (initialized) {
        return;
    }
    dma_pusher = std::make_unique<Tegra::DmaPusher>(gpu, *memory_manager, *this);
    maxwell_3d = std::make_unique<Engines::Maxwell3D>(*memory_manager);
    fermi_2d = std::make_unique<Engines::Fermi2D>(*memory_manager);
    kepler_compute = std::make_unique<Engines::KeplerCompute>(*memory_manager);
    maxwell_dma = std::make_unique<Engines::MaxwellDMA>(*memory_manager);
    kepler_memory = std::make_unique<Engines::KeplerMemory>(*memory_manager);
    initialized = true;
}

void ChannelState::BindRasterizer(VideoCore::RasterizerInterface* rasterizer) {
    dma_pusher->BindRasterizer(rasterizer);
    memory_manager->BindRasterizer(rasterizer);
    maxwell_3d->BindRasterizer(rasterizer);
    fermi_2d->BindRasterizer(rasterizer);
    kepler_memory->BindRasterizer(rasterizer);
    kepler_compute->BindRasterizer(rasterizer);
    maxwell_dma->BindRasterizer(rasterizer);
}

} // namespace Tegra::Control

IChannelStatePtr::IChannelStatePtr(Tegra::GPU & gpu, Tegra::MemoryManagerRegistry & registry) :
    m_gpu(gpu),
    m_registry(registry)
{
}

IChannelStatePtr::IChannelStatePtr(Tegra::GPU & gpu, Tegra::MemoryManagerRegistry & registry, std::shared_ptr<Tegra::Control::ChannelState> && channelState) :
    m_gpu(gpu),
    m_registry(registry),
    m_channelState(channelState)
{
}

IChannelStatePtr::~IChannelStatePtr()
{
}

bool IChannelStatePtr::Initialized() const
{
    return m_channelState->initialized;
}

int32_t IChannelStatePtr::BindId() const
{
    return m_channelState->bind_id;
}

void IChannelStatePtr::Init(uint64_t programId)
{
    m_gpu.InitChannel(*m_channelState, programId);
}

void IChannelStatePtr::SetMemoryManager(uint32_t id)
{
    m_channelState->memory_manager = m_registry.GetMemoryManager(id);
    if (m_channelState->memory_manager && !m_channelState->initialized &&
        m_channelState->program_id != 0) {
        m_gpu.InitChannel(*m_channelState, m_channelState->program_id);
    }
}

void IChannelStatePtr::Release()
{
    delete this;
}
