
*** Running vivado
    with args -log cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source cpu.tcl -notrace
Command: synth_design -top cpu -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1280 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 407.195 ; gain = 103.363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cpu' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:3]
INFO: [Synth 8-638] synthesizing module 'clkout_cpu' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/clkout.v:23]
	Parameter period bound to: 200000 - type: integer 
WARNING: [Synth 8-5788] Register clk_out_reg in module clkout_cpu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/clkout.v:39]
INFO: [Synth 8-256] done synthesizing module 'clkout_cpu' (1#1) [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/clkout.v:23]
INFO: [Synth 8-638] synthesizing module 'clkout_upg' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.runs/synth_1/.Xil/Vivado-29172-Bill/realtime/clkout_upg_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clkout_upg' (2#1) [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.runs/synth_1/.Xil/Vivado-29172-Bill/realtime/clkout_upg_stub.v:5]
WARNING: [Synth 8-350] instance 'cu' of module 'clkout_upg' requires 4 connections, but only 3 given [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:30]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Softwares/Vivado/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [D:/Softwares/Vivado/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'uart_bmpg_0' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.runs/synth_1/.Xil/Vivado-29172-Bill/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart_bmpg_0' (4#1) [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.runs/synth_1/.Xil/Vivado-29172-Bill/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'ProgramROM_UART' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v:23]
INFO: [Synth 8-638] synthesizing module 'prgrom' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.runs/synth_1/.Xil/Vivado-29172-Bill/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (5#1) [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.runs/synth_1/.Xil/Vivado-29172-Bill/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ProgramROM_UART' (6#1) [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/ProgramROM_UART.v:23]
WARNING: [Synth 8-689] width (15) of port connection 'upg_adr_i' does not match port width (14) of module 'ProgramROM_UART' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:95]
INFO: [Synth 8-638] synthesizing module 'decode32' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/decode32.v:9]
INFO: [Synth 8-256] done synthesizing module 'decode32' (7#1) [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/decode32.v:9]
INFO: [Synth 8-638] synthesizing module 'control32' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/control32.v:10]
INFO: [Synth 8-256] done synthesizing module 'control32' (8#1) [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/control32.v:10]
INFO: [Synth 8-638] synthesizing module 'Ifetc32_Uart' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v:7]
INFO: [Synth 8-256] done synthesizing module 'Ifetc32_Uart' (9#1) [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/Ifetc32_Uart.v:7]
WARNING: [Synth 8-689] width (32) of port connection 'Zero' does not match port width (1) of module 'Ifetc32_Uart' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:180]
INFO: [Synth 8-638] synthesizing module 'executs32' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/executs32.v:4]
INFO: [Synth 8-226] default block is never used [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/executs32.v:44]
INFO: [Synth 8-256] done synthesizing module 'executs32' (10#1) [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/executs32.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'Zero' does not match port width (1) of module 'executs32' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:205]
INFO: [Synth 8-638] synthesizing module 'dmem32_uart' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/dmem32_uart.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.runs/synth_1/.Xil/Vivado-29172-Bill/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (11#1) [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.runs/synth_1/.Xil/Vivado-29172-Bill/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmem32_uart' (12#1) [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/dmem32_uart.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'ram_adr_i' does not match port width (14) of module 'dmem32_uart' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:217]
INFO: [Synth 8-638] synthesizing module 'MemOrIO' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/memOrIO.v:3]
INFO: [Synth 8-256] done synthesizing module 'MemOrIO' (13#1) [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/memOrIO.v:3]
INFO: [Synth 8-638] synthesizing module 'leds' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/leds.v:9]
INFO: [Synth 8-256] done synthesizing module 'leds' (14#1) [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/leds.v:9]
INFO: [Synth 8-638] synthesizing module 'switchs' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/switchs.v:8]
INFO: [Synth 8-256] done synthesizing module 'switchs' (15#1) [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/switchs.v:8]
INFO: [Synth 8-638] synthesizing module 'show' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/show.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/show.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/show.v:88]
WARNING: [Synth 8-567] referenced signal 'ledwdata' should be on the sensitivity list [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/show.v:86]
INFO: [Synth 8-256] done synthesizing module 'show' (16#1) [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/show.v:23]
WARNING: [Synth 8-3848] Net col in module/entity cpu does not have driver. [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:9]
WARNING: [Synth 8-3848] Net Read_data_1 in module/entity cpu does not have driver. [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:76]
INFO: [Synth 8-256] done synthesizing module 'cpu' (17#1) [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:3]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port mRead
WARNING: [Synth 8-3331] design executs32 has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design executs32 has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design executs32 has unconnected port Jr
WARNING: [Synth 8-3331] design cpu has unconnected port col[3]
WARNING: [Synth 8-3331] design cpu has unconnected port col[2]
WARNING: [Synth 8-3331] design cpu has unconnected port col[1]
WARNING: [Synth 8-3331] design cpu has unconnected port col[0]
WARNING: [Synth 8-3331] design cpu has unconnected port row[3]
WARNING: [Synth 8-3331] design cpu has unconnected port row[2]
WARNING: [Synth 8-3331] design cpu has unconnected port row[1]
WARNING: [Synth 8-3331] design cpu has unconnected port row[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 460.039 ; gain = 156.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[31] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[30] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[29] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[28] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[27] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[26] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[25] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[24] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[23] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[22] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[21] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[20] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[19] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[18] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[17] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[16] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[15] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[14] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[13] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[12] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[11] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[10] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[9] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[8] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[7] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[6] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[5] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[4] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[3] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[2] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[1] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
WARNING: [Synth 8-3295] tying undriven pin Uifetc32:Read_data_1[0] to constant 0 [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/cpu.v:170]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 460.039 ; gain = 156.207
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.runs/synth_1/.Xil/Vivado-29172-Bill/dcp4/uart_bmpg_0_in_context.xdc] for cell 'uart'
Finished Parsing XDC File [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.runs/synth_1/.Xil/Vivado-29172-Bill/dcp4/uart_bmpg_0_in_context.xdc] for cell 'uart'
Parsing XDC File [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.runs/synth_1/.Xil/Vivado-29172-Bill/dcp5/clkout_upg_in_context.xdc] for cell 'cu'
Finished Parsing XDC File [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.runs/synth_1/.Xil/Vivado-29172-Bill/dcp5/clkout_upg_in_context.xdc] for cell 'cu'
Parsing XDC File [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.runs/synth_1/.Xil/Vivado-29172-Bill/dcp6/prgrom_in_context.xdc] for cell 'Uprogramrom_0/Uprgrom'
Finished Parsing XDC File [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.runs/synth_1/.Xil/Vivado-29172-Bill/dcp6/prgrom_in_context.xdc] for cell 'Uprogramrom_0/Uprgrom'
Parsing XDC File [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.runs/synth_1/.Xil/Vivado-29172-Bill/dcp7/RAM_in_context.xdc] for cell 'udmem/ram'
Finished Parsing XDC File [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.runs/synth_1/.Xil/Vivado-29172-Bill/dcp7/RAM_in_context.xdc] for cell 'udmem/ram'
Parsing XDC File [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/constrs_1/new/cpu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/constrs_1/new/cpu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 819.199 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 819.199 ; gain = 515.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 819.199 ; gain = 515.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for fpga_clk. (constraint file  P:/CS214-Computer-Organization/Project-uart/verilog/verilog.runs/synth_1/.Xil/Vivado-29172-Bill/dcp5/clkout_upg_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fpga_clk. (constraint file  P:/CS214-Computer-Organization/Project-uart/verilog/verilog.runs/synth_1/.Xil/Vivado-29172-Bill/dcp5/clkout_upg_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for Uprogramrom_0/Uprgrom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for udmem/ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 819.199 ; gain = 515.367
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_format" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "I_format" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Lw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Sw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nBranch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "PC" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/executs32.v:44]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'write_register_reg' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/decode32.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'seg_en_reg' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/show.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'num_reg' [P:/CS214-Computer-Organization/Project-uart/verilog/verilog.srcs/sources_1/new/show.v:89]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 819.199 ; gain = 515.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 35    
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 47    
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cpu 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clkout_cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramROM_UART 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decode32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module control32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module Ifetc32_Uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module executs32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module dmem32_uart 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module MemOrIO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module leds 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
Module switchs 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module show 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cc/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cc/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design cpu has port seg_out[7] driven by constant 1
WARNING: [Synth 8-3331] design executs32 has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design executs32 has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design executs32 has unconnected port Jr
WARNING: [Synth 8-3331] design cpu has unconnected port col[3]
WARNING: [Synth 8-3331] design cpu has unconnected port col[2]
WARNING: [Synth 8-3331] design cpu has unconnected port col[1]
WARNING: [Synth 8-3331] design cpu has unconnected port col[0]
WARNING: [Synth 8-3331] design cpu has unconnected port row[3]
WARNING: [Synth 8-3331] design cpu has unconnected port row[2]
WARNING: [Synth 8-3331] design cpu has unconnected port row[1]
WARNING: [Synth 8-3331] design cpu has unconnected port row[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Uifetc32/link_addr_reg[0] )
WARNING: [Synth 8-3332] Sequential element (Uifetc32/PC_reg[0]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (Uifetc32/link_addr_reg[0]) is unused and will be removed from module cpu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:12 . Memory (MB): peak = 819.199 ; gain = 515.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cu/clk_out1' to pin 'cu/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:18 . Memory (MB): peak = 856.855 ; gain = 553.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:30 . Memory (MB): peak = 889.039 ; gain = 585.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\idecode/register_reg[0][7] )
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][31]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][30]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][29]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][28]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][27]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][26]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][25]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][24]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][23]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][22]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][21]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][20]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][19]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][18]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][17]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][16]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][15]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][14]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][13]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][12]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][11]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][10]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][9]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][8]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][7]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][6]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][5]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][4]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][3]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][2]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][1]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (idecode/register_reg[0][0]) is unused and will be removed from module cpu.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:35 . Memory (MB): peak = 934.969 ; gain = 631.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:36 . Memory (MB): peak = 934.969 ; gain = 631.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:36 . Memory (MB): peak = 934.969 ; gain = 631.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:36 . Memory (MB): peak = 934.969 ; gain = 631.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:36 . Memory (MB): peak = 934.969 ; gain = 631.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:36 . Memory (MB): peak = 934.969 ; gain = 631.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:36 . Memory (MB): peak = 934.969 ; gain = 631.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clkout_upg    |         1|
|2     |uart_bmpg_0   |         1|
|3     |prgrom        |         1|
|4     |RAM           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |RAM         |     1|
|2     |clkout_upg  |     1|
|3     |prgrom      |     1|
|4     |uart_bmpg_0 |     1|
|5     |BUFG        |     3|
|6     |CARRY4      |    32|
|7     |LUT1        |     4|
|8     |LUT2        |    88|
|9     |LUT3        |   224|
|10    |LUT4        |   197|
|11    |LUT5        |   323|
|12    |LUT6        |  1113|
|13    |MUXF7       |   264|
|14    |MUXF8       |    74|
|15    |FDCE        |    76|
|16    |FDRE        |  1056|
|17    |LD          |    17|
|18    |IBUF        |    27|
|19    |OBUF        |    41|
|20    |OBUFT       |     4|
+------+------------+------+

Report Instance Areas: 
+------+----------------+----------------+------+
|      |Instance        |Module          |Cells |
+------+----------------+----------------+------+
|1     |top             |                |  3660|
|2     |  Uifetc32      |Ifetc32_Uart    |   126|
|3     |  Uprogramrom_0 |ProgramROM_UART |  1017|
|4     |  cc            |clkout_cpu      |    84|
|5     |  idecode       |decode32        |  2186|
|6     |  ledoutput     |leds            |    32|
|7     |  sst           |show            |    37|
|8     |  switchinput   |switchs         |    16|
|9     |  udmem         |dmem32_uart     |    32|
+------+----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:36 . Memory (MB): peak = 934.969 ; gain = 631.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:30 . Memory (MB): peak = 934.969 ; gain = 271.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:37 . Memory (MB): peak = 934.969 ; gain = 631.137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 414 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LD => LDCE: 5 instances
  LD => LDCE (inverted pins: G): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
134 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:41 . Memory (MB): peak = 934.969 ; gain = 642.668
INFO: [Common 17-1381] The checkpoint 'P:/CS214-Computer-Organization/Project-uart/verilog/verilog.runs/synth_1/cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_utilization_synth.rpt -pb cpu_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 934.969 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 22 15:31:14 2023...
