Determining the location of the ModelSim executable...

Using: C:/intelFPGA/20.1/modelsim_ase/win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Pruebas_ram -c Pruebas_ram --vector_source="C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Ram_CIAA_FPGA/Waveform.vwf" --testbench_file="C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Ram_CIAA_FPGA/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Sep 15 12:21:52 2024
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Pruebas_ram -c Pruebas_ram --vector_source=C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Ram_CIAA_FPGA/Waveform.vwf --testbench_file=C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Ram_CIAA_FPGA/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

ource file when writing test bench files

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Ram_CIAA_FPGA/simulation/qsim/" Pruebas_ram -c Pruebas_ram

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Sep 15 12:21:52 2024
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Ram_CIAA_FPGA/simulation/qsim/ Pruebas_ram -c Pruebas_ram
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Pruebas_ram.vo in folder "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Ram_CIAA_FPGA/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4639 megabytes
    Info: Processing ended: Sun Sep 15 12:21:53 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Ram_CIAA_FPGA/simulation/qsim/Pruebas_ram.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA/20.1/modelsim_ase/win32aloem/vsim -c -do Pruebas_ram.do

Reading pref.tcl


# 2020.1


# do Pruebas_ram.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 12:21:54 on Sep 15,2024

# vlog -work work Pruebas_ram.vo 

# -- Compiling module escritura_lectura

# -- Compiling module hard_block

# 

# Top level modules:
# 	escritura_lectura

# End time: 12:21:54 on Sep 15,2024, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

# Start time: 12:21:54 on Sep 15,2024

# vlog -work work Waveform.vwf.vt 

# -- Compiling module escritura_lectura_vlg_vec_tst

# 

# Top level modules:
# 	escritura_lectura_vlg_vec_tst

# End time: 12:21:54 on Sep 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.escritura_lectura_vlg_vec_tst 
# Start time: 12:21:54 on Sep 15,2024
# Loading work.escritura_lectura_vlg_vec_tst
# Loading work.escritura_lectura
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW

# after#26

# ** Note: $finish    : Waveform.vwf.vt(57)
#    Time: 10 us  Iteration: 0  Instance: /escritura_lectura_vlg_vec_tst

# End time: 12:21:54 on Sep 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Ram_CIAA_FPGA/Waveform.vwf...

Reading C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Ram_CIAA_FPGA/simulation/qsim/Pruebas_ram.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/Ram_CIAA_FPGA/simulation/qsim/Pruebas_ram_20240915122154.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.