<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>TargetSchedule.cpp source code [llvm/llvm/lib/CodeGen/TargetSchedule.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/TargetSchedule.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='TargetSchedule.cpp.html'>TargetSchedule.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- llvm/Target/TargetSchedule.cpp - Sched Machine Model ---------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements a wrapper around MCSchedModel that allows the interface</i></td></tr>
<tr><th id="10">10</th><td><i>// to benefit from information currently only available in TargetInstrInfo.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSchedule.h.html">"llvm/CodeGen/TargetSchedule.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/MC/MCInstrItineraries.h.html">"llvm/MC/MCInstrItineraries.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/MC/MCSchedule.h.html">"llvm/MC/MCSchedule.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableSchedModel" title='EnableSchedModel' data-type='cl::opt&lt;bool&gt;' data-ref="EnableSchedModel">EnableSchedModel</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"schedmodel"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="34">34</th><td>  <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Use TargetSchedModel for latency lookup"</q>));</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableSchedItins" title='EnableSchedItins' data-type='cl::opt&lt;bool&gt;' data-ref="EnableSchedItins">EnableSchedItins</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"scheditins"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="37">37</th><td>  <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Use InstrItineraryData for latency lookup"</q>));</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a>::<dfn class="decl def" id="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</dfn>() <em>const</em> {</td></tr>
<tr><th id="40">40</th><td>  <b>return</b> <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableSchedModel" title='EnableSchedModel' data-use='m' data-ref="EnableSchedModel">EnableSchedModel</a> &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::SchedModel" title='llvm::TargetSchedModel::SchedModel' data-ref="llvm::TargetSchedModel::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel18hasInstrSchedModelEv" title='llvm::MCSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm12MCSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>();</td></tr>
<tr><th id="41">41</th><td>}</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a>::<dfn class="decl def" id="_ZNK4llvm16TargetSchedModel19hasInstrItinerariesEv" title='llvm::TargetSchedModel::hasInstrItineraries' data-ref="_ZNK4llvm16TargetSchedModel19hasInstrItinerariesEv">hasInstrItineraries</dfn>() <em>const</em> {</td></tr>
<tr><th id="44">44</th><td>  <b>return</b> <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableSchedItins" title='EnableSchedItins' data-use='m' data-ref="EnableSchedItins">EnableSchedItins</a> &amp;&amp; !<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::InstrItins" title='llvm::TargetSchedModel::InstrItins' data-ref="llvm::TargetSchedModel::InstrItins">InstrItins</a>.<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData7isEmptyEv" title='llvm::InstrItineraryData::isEmpty' data-ref="_ZNK4llvm18InstrItineraryData7isEmptyEv">isEmpty</a>();</td></tr>
<tr><th id="45">45</th><td>}</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL3gcdjj" title='gcd' data-type='unsigned int gcd(unsigned int Dividend, unsigned int Divisor)' data-ref="_ZL3gcdjj">gcd</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="1Dividend" title='Dividend' data-type='unsigned int' data-ref="1Dividend">Dividend</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="2Divisor" title='Divisor' data-type='unsigned int' data-ref="2Divisor">Divisor</dfn>) {</td></tr>
<tr><th id="48">48</th><td>  <i>// Dividend and Divisor will be naturally swapped as needed.</i></td></tr>
<tr><th id="49">49</th><td>  <b>while</b> (<a class="local col2 ref" href="#2Divisor" title='Divisor' data-ref="2Divisor">Divisor</a>) {</td></tr>
<tr><th id="50">50</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="3Rem" title='Rem' data-type='unsigned int' data-ref="3Rem">Rem</dfn> = <a class="local col1 ref" href="#1Dividend" title='Dividend' data-ref="1Dividend">Dividend</a> % <a class="local col2 ref" href="#2Divisor" title='Divisor' data-ref="2Divisor">Divisor</a>;</td></tr>
<tr><th id="51">51</th><td>    <a class="local col1 ref" href="#1Dividend" title='Dividend' data-ref="1Dividend">Dividend</a> = <a class="local col2 ref" href="#2Divisor" title='Divisor' data-ref="2Divisor">Divisor</a>;</td></tr>
<tr><th id="52">52</th><td>    <a class="local col2 ref" href="#2Divisor" title='Divisor' data-ref="2Divisor">Divisor</a> = <a class="local col3 ref" href="#3Rem" title='Rem' data-ref="3Rem">Rem</a>;</td></tr>
<tr><th id="53">53</th><td>  };</td></tr>
<tr><th id="54">54</th><td>  <b>return</b> <a class="local col1 ref" href="#1Dividend" title='Dividend' data-ref="1Dividend">Dividend</a>;</td></tr>
<tr><th id="55">55</th><td>}</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL3lcmjj" title='lcm' data-type='unsigned int lcm(unsigned int A, unsigned int B)' data-ref="_ZL3lcmjj">lcm</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="4A" title='A' data-type='unsigned int' data-ref="4A">A</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="5B" title='B' data-type='unsigned int' data-ref="5B">B</dfn>) {</td></tr>
<tr><th id="58">58</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="6LCM" title='LCM' data-type='unsigned int' data-ref="6LCM">LCM</dfn> = (<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>(<a class="local col4 ref" href="#4A" title='A' data-ref="4A">A</a>) * <a class="local col5 ref" href="#5B" title='B' data-ref="5B">B</a>) / <a class="tu ref" href="#_ZL3gcdjj" title='gcd' data-use='c' data-ref="_ZL3gcdjj">gcd</a>(<a class="local col4 ref" href="#4A" title='A' data-ref="4A">A</a>, <a class="local col5 ref" href="#5B" title='B' data-ref="5B">B</a>);</td></tr>
<tr><th id="59">59</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((LCM &gt;= A &amp;&amp; LCM &gt;= B) &amp;&amp; &quot;LCM overflow&quot;) ? void (0) : __assert_fail (&quot;(LCM &gt;= A &amp;&amp; LCM &gt;= B) &amp;&amp; \&quot;LCM overflow\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetSchedule.cpp&quot;, 59, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col6 ref" href="#6LCM" title='LCM' data-ref="6LCM">LCM</a> &gt;= <a class="local col4 ref" href="#4A" title='A' data-ref="4A">A</a> &amp;&amp; <a class="local col6 ref" href="#6LCM" title='LCM' data-ref="6LCM">LCM</a> &gt;= <a class="local col5 ref" href="#5B" title='B' data-ref="5B">B</a>) &amp;&amp; <q>"LCM overflow"</q>);</td></tr>
<tr><th id="60">60</th><td>  <b>return</b> <a class="local col6 ref" href="#6LCM" title='LCM' data-ref="6LCM">LCM</a>;</td></tr>
<tr><th id="61">61</th><td>}</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><em>void</em> <a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a>::<dfn class="decl def" id="_ZN4llvm16TargetSchedModel4initEPKNS_19TargetSubtargetInfoE" title='llvm::TargetSchedModel::init' data-ref="_ZN4llvm16TargetSchedModel4initEPKNS_19TargetSubtargetInfoE">init</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> *<dfn class="local col7 decl" id="7TSInfo" title='TSInfo' data-type='const llvm::TargetSubtargetInfo *' data-ref="7TSInfo">TSInfo</dfn>) {</td></tr>
<tr><th id="64">64</th><td>  <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::STI" title='llvm::TargetSchedModel::STI' data-ref="llvm::TargetSchedModel::STI">STI</a> = <a class="local col7 ref" href="#7TSInfo" title='TSInfo' data-ref="7TSInfo">TSInfo</a>;</td></tr>
<tr><th id="65">65</th><td>  <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::SchedModel" title='llvm::TargetSchedModel::SchedModel' data-ref="llvm::TargetSchedModel::SchedModel">SchedModel</a> <a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#244" title='llvm::MCSchedModel::operator=' data-ref="_ZN4llvm12MCSchedModelaSERKS0_">=</a> <a class="local col7 ref" href="#7TSInfo" title='TSInfo' data-ref="7TSInfo">TSInfo</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo13getSchedModelEv" title='llvm::MCSubtargetInfo::getSchedModel' data-ref="_ZNK4llvm15MCSubtargetInfo13getSchedModelEv">getSchedModel</a>();</td></tr>
<tr><th id="66">66</th><td>  <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::TII" title='llvm::TargetSchedModel::TII' data-ref="llvm::TargetSchedModel::TII">TII</a> = <a class="local col7 ref" href="#7TSInfo" title='TSInfo' data-ref="7TSInfo">TSInfo</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="67">67</th><td>  <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::STI" title='llvm::TargetSchedModel::STI' data-ref="llvm::TargetSchedModel::STI">STI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14initInstrItinsERNS_18InstrItineraryDataE" title='llvm::MCSubtargetInfo::initInstrItins' data-ref="_ZNK4llvm15MCSubtargetInfo14initInstrItinsERNS_18InstrItineraryDataE">initInstrItins</a>(<span class='refarg'><a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::InstrItins" title='llvm::TargetSchedModel::InstrItins' data-ref="llvm::TargetSchedModel::InstrItins">InstrItins</a></span>);</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="8NumRes" title='NumRes' data-type='unsigned int' data-ref="8NumRes">NumRes</dfn> = <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::SchedModel" title='llvm::TargetSchedModel::SchedModel' data-ref="llvm::TargetSchedModel::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel23getNumProcResourceKindsEv" title='llvm::MCSchedModel::getNumProcResourceKinds' data-ref="_ZNK4llvm12MCSchedModel23getNumProcResourceKindsEv">getNumProcResourceKinds</a>();</td></tr>
<tr><th id="70">70</th><td>  <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::ResourceFactors" title='llvm::TargetSchedModel::ResourceFactors' data-ref="llvm::TargetSchedModel::ResourceFactors">ResourceFactors</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="local col8 ref" href="#8NumRes" title='NumRes' data-ref="8NumRes">NumRes</a>);</td></tr>
<tr><th id="71">71</th><td>  <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::ResourceLCM" title='llvm::TargetSchedModel::ResourceLCM' data-ref="llvm::TargetSchedModel::ResourceLCM">ResourceLCM</a> = <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::SchedModel" title='llvm::TargetSchedModel::SchedModel' data-ref="llvm::TargetSchedModel::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedModel::IssueWidth" title='llvm::MCSchedModel::IssueWidth' data-ref="llvm::MCSchedModel::IssueWidth">IssueWidth</a>;</td></tr>
<tr><th id="72">72</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="9Idx" title='Idx' data-type='unsigned int' data-ref="9Idx">Idx</dfn> = <var>0</var>; <a class="local col9 ref" href="#9Idx" title='Idx' data-ref="9Idx">Idx</a> &lt; <a class="local col8 ref" href="#8NumRes" title='NumRes' data-ref="8NumRes">NumRes</a>; ++<a class="local col9 ref" href="#9Idx" title='Idx' data-ref="9Idx">Idx</a>) {</td></tr>
<tr><th id="73">73</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="10NumUnits" title='NumUnits' data-type='unsigned int' data-ref="10NumUnits">NumUnits</dfn> = <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::SchedModel" title='llvm::TargetSchedModel::SchedModel' data-ref="llvm::TargetSchedModel::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel15getProcResourceEj" title='llvm::MCSchedModel::getProcResource' data-ref="_ZNK4llvm12MCSchedModel15getProcResourceEj">getProcResource</a>(<a class="local col9 ref" href="#9Idx" title='Idx' data-ref="9Idx">Idx</a>)-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc::NumUnits" title='llvm::MCProcResourceDesc::NumUnits' data-ref="llvm::MCProcResourceDesc::NumUnits">NumUnits</a>;</td></tr>
<tr><th id="74">74</th><td>    <b>if</b> (<a class="local col0 ref" href="#10NumUnits" title='NumUnits' data-ref="10NumUnits">NumUnits</a> &gt; <var>0</var>)</td></tr>
<tr><th id="75">75</th><td>      <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::ResourceLCM" title='llvm::TargetSchedModel::ResourceLCM' data-ref="llvm::TargetSchedModel::ResourceLCM">ResourceLCM</a> = <a class="tu ref" href="#_ZL3lcmjj" title='lcm' data-use='c' data-ref="_ZL3lcmjj">lcm</a>(<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::ResourceLCM" title='llvm::TargetSchedModel::ResourceLCM' data-ref="llvm::TargetSchedModel::ResourceLCM">ResourceLCM</a>, <a class="local col0 ref" href="#10NumUnits" title='NumUnits' data-ref="10NumUnits">NumUnits</a>);</td></tr>
<tr><th id="76">76</th><td>  }</td></tr>
<tr><th id="77">77</th><td>  <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::MicroOpFactor" title='llvm::TargetSchedModel::MicroOpFactor' data-ref="llvm::TargetSchedModel::MicroOpFactor">MicroOpFactor</a> = <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::ResourceLCM" title='llvm::TargetSchedModel::ResourceLCM' data-ref="llvm::TargetSchedModel::ResourceLCM">ResourceLCM</a> / <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::SchedModel" title='llvm::TargetSchedModel::SchedModel' data-ref="llvm::TargetSchedModel::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedModel::IssueWidth" title='llvm::MCSchedModel::IssueWidth' data-ref="llvm::MCSchedModel::IssueWidth">IssueWidth</a>;</td></tr>
<tr><th id="78">78</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="11Idx" title='Idx' data-type='unsigned int' data-ref="11Idx">Idx</dfn> = <var>0</var>; <a class="local col1 ref" href="#11Idx" title='Idx' data-ref="11Idx">Idx</a> &lt; <a class="local col8 ref" href="#8NumRes" title='NumRes' data-ref="8NumRes">NumRes</a>; ++<a class="local col1 ref" href="#11Idx" title='Idx' data-ref="11Idx">Idx</a>) {</td></tr>
<tr><th id="79">79</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="12NumUnits" title='NumUnits' data-type='unsigned int' data-ref="12NumUnits">NumUnits</dfn> = <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::SchedModel" title='llvm::TargetSchedModel::SchedModel' data-ref="llvm::TargetSchedModel::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel15getProcResourceEj" title='llvm::MCSchedModel::getProcResource' data-ref="_ZNK4llvm12MCSchedModel15getProcResourceEj">getProcResource</a>(<a class="local col1 ref" href="#11Idx" title='Idx' data-ref="11Idx">Idx</a>)-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc::NumUnits" title='llvm::MCProcResourceDesc::NumUnits' data-ref="llvm::MCProcResourceDesc::NumUnits">NumUnits</a>;</td></tr>
<tr><th id="80">80</th><td>    <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::ResourceFactors" title='llvm::TargetSchedModel::ResourceFactors' data-ref="llvm::TargetSchedModel::ResourceFactors">ResourceFactors</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#11Idx" title='Idx' data-ref="11Idx">Idx</a>]</a> = <a class="local col2 ref" href="#12NumUnits" title='NumUnits' data-ref="12NumUnits">NumUnits</a> ? (<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::ResourceLCM" title='llvm::TargetSchedModel::ResourceLCM' data-ref="llvm::TargetSchedModel::ResourceLCM">ResourceLCM</a> / <a class="local col2 ref" href="#12NumUnits" title='NumUnits' data-ref="12NumUnits">NumUnits</a>) : <var>0</var>;</td></tr>
<tr><th id="81">81</th><td>  }</td></tr>
<tr><th id="82">82</th><td>}</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><i class="doc">/// Returns true only if instruction is specified as single issue.</i></td></tr>
<tr><th id="85">85</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a>::<dfn class="decl def" id="_ZNK4llvm16TargetSchedModel14mustBeginGroupEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::mustBeginGroup' data-ref="_ZNK4llvm16TargetSchedModel14mustBeginGroupEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE">mustBeginGroup</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="13MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="13MI">MI</dfn>,</td></tr>
<tr><th id="86">86</th><td>                                     <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="local col4 decl" id="14SC" title='SC' data-type='const llvm::MCSchedClassDesc *' data-ref="14SC">SC</dfn>) <em>const</em> {</td></tr>
<tr><th id="87">87</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>()) {</td></tr>
<tr><th id="88">88</th><td>    <b>if</b> (!<a class="local col4 ref" href="#14SC" title='SC' data-ref="14SC">SC</a>)</td></tr>
<tr><th id="89">89</th><td>      <a class="local col4 ref" href="#14SC" title='SC' data-ref="14SC">SC</a> = <a class="member" href="#_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE" title='llvm::TargetSchedModel::resolveSchedClass' data-ref="_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE">resolveSchedClass</a>(<a class="local col3 ref" href="#13MI" title='MI' data-ref="13MI">MI</a>);</td></tr>
<tr><th id="90">90</th><td>    <b>if</b> (<a class="local col4 ref" href="#14SC" title='SC' data-ref="14SC">SC</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm16MCSchedClassDesc7isValidEv" title='llvm::MCSchedClassDesc::isValid' data-ref="_ZNK4llvm16MCSchedClassDesc7isValidEv">isValid</a>())</td></tr>
<tr><th id="91">91</th><td>      <b>return</b> <a class="local col4 ref" href="#14SC" title='SC' data-ref="14SC">SC</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc::BeginGroup" title='llvm::MCSchedClassDesc::BeginGroup' data-ref="llvm::MCSchedClassDesc::BeginGroup">BeginGroup</a>;</td></tr>
<tr><th id="92">92</th><td>  }</td></tr>
<tr><th id="93">93</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="94">94</th><td>}</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a>::<dfn class="decl def" id="_ZNK4llvm16TargetSchedModel12mustEndGroupEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::mustEndGroup' data-ref="_ZNK4llvm16TargetSchedModel12mustEndGroupEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE">mustEndGroup</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="15MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="15MI">MI</dfn>,</td></tr>
<tr><th id="97">97</th><td>                                     <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="local col6 decl" id="16SC" title='SC' data-type='const llvm::MCSchedClassDesc *' data-ref="16SC">SC</dfn>) <em>const</em> {</td></tr>
<tr><th id="98">98</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>()) {</td></tr>
<tr><th id="99">99</th><td>    <b>if</b> (!<a class="local col6 ref" href="#16SC" title='SC' data-ref="16SC">SC</a>)</td></tr>
<tr><th id="100">100</th><td>      <a class="local col6 ref" href="#16SC" title='SC' data-ref="16SC">SC</a> = <a class="member" href="#_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE" title='llvm::TargetSchedModel::resolveSchedClass' data-ref="_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE">resolveSchedClass</a>(<a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI">MI</a>);</td></tr>
<tr><th id="101">101</th><td>    <b>if</b> (<a class="local col6 ref" href="#16SC" title='SC' data-ref="16SC">SC</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm16MCSchedClassDesc7isValidEv" title='llvm::MCSchedClassDesc::isValid' data-ref="_ZNK4llvm16MCSchedClassDesc7isValidEv">isValid</a>())</td></tr>
<tr><th id="102">102</th><td>      <b>return</b> <a class="local col6 ref" href="#16SC" title='SC' data-ref="16SC">SC</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc::EndGroup" title='llvm::MCSchedClassDesc::EndGroup' data-ref="llvm::MCSchedClassDesc::EndGroup">EndGroup</a>;</td></tr>
<tr><th id="103">103</th><td>  }</td></tr>
<tr><th id="104">104</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="105">105</th><td>}</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a>::<dfn class="decl def" id="_ZNK4llvm16TargetSchedModel14getNumMicroOpsEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::getNumMicroOps' data-ref="_ZNK4llvm16TargetSchedModel14getNumMicroOpsEPKNS_12MachineInstrEPKNS_16MCSchedClassDescE">getNumMicroOps</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="17MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="17MI">MI</dfn>,</td></tr>
<tr><th id="108">108</th><td>                                          <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="local col8 decl" id="18SC" title='SC' data-type='const llvm::MCSchedClassDesc *' data-ref="18SC">SC</dfn>) <em>const</em> {</td></tr>
<tr><th id="109">109</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16TargetSchedModel19hasInstrItinerariesEv" title='llvm::TargetSchedModel::hasInstrItineraries' data-ref="_ZNK4llvm16TargetSchedModel19hasInstrItinerariesEv">hasInstrItineraries</a>()) {</td></tr>
<tr><th id="110">110</th><td>    <em>int</em> <dfn class="local col9 decl" id="19UOps" title='UOps' data-type='int' data-ref="19UOps">UOps</dfn> = <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::InstrItins" title='llvm::TargetSchedModel::InstrItins' data-ref="llvm::TargetSchedModel::InstrItins">InstrItins</a>.<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData14getNumMicroOpsEj" title='llvm::InstrItineraryData::getNumMicroOps' data-ref="_ZNK4llvm18InstrItineraryData14getNumMicroOpsEj">getNumMicroOps</a>(<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>());</td></tr>
<tr><th id="111">111</th><td>    <b>return</b> (<a class="local col9 ref" href="#19UOps" title='UOps' data-ref="19UOps">UOps</a> &gt;= <var>0</var>) ? <a class="local col9 ref" href="#19UOps" title='UOps' data-ref="19UOps">UOps</a> : <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::TII" title='llvm::TargetSchedModel::TII' data-ref="llvm::TargetSchedModel::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::getNumMicroOps' data-ref="_ZNK4llvm15TargetInstrInfo14getNumMicroOpsEPKNS_18InstrItineraryDataERKNS_12MachineInstrE">getNumMicroOps</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::InstrItins" title='llvm::TargetSchedModel::InstrItins' data-ref="llvm::TargetSchedModel::InstrItins">InstrItins</a>, *<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>);</td></tr>
<tr><th id="112">112</th><td>  }</td></tr>
<tr><th id="113">113</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>()) {</td></tr>
<tr><th id="114">114</th><td>    <b>if</b> (!<a class="local col8 ref" href="#18SC" title='SC' data-ref="18SC">SC</a>)</td></tr>
<tr><th id="115">115</th><td>      <a class="local col8 ref" href="#18SC" title='SC' data-ref="18SC">SC</a> = <a class="member" href="#_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE" title='llvm::TargetSchedModel::resolveSchedClass' data-ref="_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE">resolveSchedClass</a>(<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>);</td></tr>
<tr><th id="116">116</th><td>    <b>if</b> (<a class="local col8 ref" href="#18SC" title='SC' data-ref="18SC">SC</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm16MCSchedClassDesc7isValidEv" title='llvm::MCSchedClassDesc::isValid' data-ref="_ZNK4llvm16MCSchedClassDesc7isValidEv">isValid</a>())</td></tr>
<tr><th id="117">117</th><td>      <b>return</b> <a class="local col8 ref" href="#18SC" title='SC' data-ref="18SC">SC</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc::NumMicroOps" title='llvm::MCSchedClassDesc::NumMicroOps' data-ref="llvm::MCSchedClassDesc::NumMicroOps">NumMicroOps</a>;</td></tr>
<tr><th id="118">118</th><td>  }</td></tr>
<tr><th id="119">119</th><td>  <b>return</b> <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isTransientEv" title='llvm::MachineInstr::isTransient' data-ref="_ZNK4llvm12MachineInstr11isTransientEv">isTransient</a>() ? <var>0</var> : <var>1</var>;</td></tr>
<tr><th id="120">120</th><td>}</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i  data-doc="_ZL10capLatencyi">// The machine model may explicitly specify an invalid latency, which</i></td></tr>
<tr><th id="123">123</th><td><i  data-doc="_ZL10capLatencyi">// effectively means infinite latency. Since users of the TargetSchedule API</i></td></tr>
<tr><th id="124">124</th><td><i  data-doc="_ZL10capLatencyi">// don't know how to handle this, we convert it to a very large latency that is</i></td></tr>
<tr><th id="125">125</th><td><i  data-doc="_ZL10capLatencyi">// easy to distinguish when debugging the DAG but won't induce overflow.</i></td></tr>
<tr><th id="126">126</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL10capLatencyi" title='capLatency' data-type='unsigned int capLatency(int Cycles)' data-ref="_ZL10capLatencyi">capLatency</dfn>(<em>int</em> <dfn class="local col0 decl" id="20Cycles" title='Cycles' data-type='int' data-ref="20Cycles">Cycles</dfn>) {</td></tr>
<tr><th id="127">127</th><td>  <b>return</b> <a class="local col0 ref" href="#20Cycles" title='Cycles' data-ref="20Cycles">Cycles</a> &gt;= <var>0</var> ? <a class="local col0 ref" href="#20Cycles" title='Cycles' data-ref="20Cycles">Cycles</a> : <var>1000</var>;</td></tr>
<tr><th id="128">128</th><td>}</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><i class="doc">/// Return the MCSchedClassDesc for this instruction. Some SchedClasses require</i></td></tr>
<tr><th id="131">131</th><td><i class="doc">/// evaluation of predicates that depend on instruction operands or flags.</i></td></tr>
<tr><th id="132">132</th><td><em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a>::</td></tr>
<tr><th id="133">133</th><td><dfn class="decl def" id="_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE" title='llvm::TargetSchedModel::resolveSchedClass' data-ref="_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE">resolveSchedClass</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="21MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="21MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="134">134</th><td>  <i>// Get the definition's scheduling class descriptor from this machine model.</i></td></tr>
<tr><th id="135">135</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="22SchedClass" title='SchedClass' data-type='unsigned int' data-ref="22SchedClass">SchedClass</dfn> = <a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="136">136</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="local col3 decl" id="23SCDesc" title='SCDesc' data-type='const llvm::MCSchedClassDesc *' data-ref="23SCDesc">SCDesc</dfn> = <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::SchedModel" title='llvm::TargetSchedModel::SchedModel' data-ref="llvm::TargetSchedModel::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel17getSchedClassDescEj" title='llvm::MCSchedModel::getSchedClassDesc' data-ref="_ZNK4llvm12MCSchedModel17getSchedClassDescEj">getSchedClassDesc</a>(<a class="local col2 ref" href="#22SchedClass" title='SchedClass' data-ref="22SchedClass">SchedClass</a>);</td></tr>
<tr><th id="137">137</th><td>  <b>if</b> (!<a class="local col3 ref" href="#23SCDesc" title='SCDesc' data-ref="23SCDesc">SCDesc</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm16MCSchedClassDesc7isValidEv" title='llvm::MCSchedClassDesc::isValid' data-ref="_ZNK4llvm16MCSchedClassDesc7isValidEv">isValid</a>())</td></tr>
<tr><th id="138">138</th><td>    <b>return</b> <a class="local col3 ref" href="#23SCDesc" title='SCDesc' data-ref="23SCDesc">SCDesc</a>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><u>#<span data-ppcond="140">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="141">141</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="24NIter" title='NIter' data-type='unsigned int' data-ref="24NIter">NIter</dfn> = <var>0</var>;</td></tr>
<tr><th id="142">142</th><td><u>#<span data-ppcond="140">endif</span></u></td></tr>
<tr><th id="143">143</th><td>  <b>while</b> (<a class="local col3 ref" href="#23SCDesc" title='SCDesc' data-ref="23SCDesc">SCDesc</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm16MCSchedClassDesc9isVariantEv" title='llvm::MCSchedClassDesc::isVariant' data-ref="_ZNK4llvm16MCSchedClassDesc9isVariantEv">isVariant</a>()) {</td></tr>
<tr><th id="144">144</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (++NIter &lt; 6 &amp;&amp; &quot;Variants are nested deeper than the magic number&quot;) ? void (0) : __assert_fail (&quot;++NIter &lt; 6 &amp;&amp; \&quot;Variants are nested deeper than the magic number\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetSchedule.cpp&quot;, 144, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(++<a class="local col4 ref" href="#24NIter" title='NIter' data-ref="24NIter">NIter</a> &lt; <var>6</var> &amp;&amp; <q>"Variants are nested deeper than the magic number"</q>);</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>    <a class="local col2 ref" href="#22SchedClass" title='SchedClass' data-ref="22SchedClass">SchedClass</a> = <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::STI" title='llvm::TargetSchedModel::STI' data-ref="llvm::TargetSchedModel::STI">STI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo17resolveSchedClassEjPKNS_12MachineInstrEPKNS_16TargetSchedModelE" title='llvm::TargetSubtargetInfo::resolveSchedClass' data-ref="_ZNK4llvm19TargetSubtargetInfo17resolveSchedClassEjPKNS_12MachineInstrEPKNS_16TargetSchedModelE">resolveSchedClass</a>(<a class="local col2 ref" href="#22SchedClass" title='SchedClass' data-ref="22SchedClass">SchedClass</a>, <a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI">MI</a>, <b>this</b>);</td></tr>
<tr><th id="147">147</th><td>    <a class="local col3 ref" href="#23SCDesc" title='SCDesc' data-ref="23SCDesc">SCDesc</a> = <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::SchedModel" title='llvm::TargetSchedModel::SchedModel' data-ref="llvm::TargetSchedModel::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel17getSchedClassDescEj" title='llvm::MCSchedModel::getSchedClassDesc' data-ref="_ZNK4llvm12MCSchedModel17getSchedClassDescEj">getSchedClassDesc</a>(<a class="local col2 ref" href="#22SchedClass" title='SchedClass' data-ref="22SchedClass">SchedClass</a>);</td></tr>
<tr><th id="148">148</th><td>  }</td></tr>
<tr><th id="149">149</th><td>  <b>return</b> <a class="local col3 ref" href="#23SCDesc" title='SCDesc' data-ref="23SCDesc">SCDesc</a>;</td></tr>
<tr><th id="150">150</th><td>}</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><i class="doc" data-doc="_ZL10findDefIdxPKN4llvm12MachineInstrEj">/// Find the def index of this operand. This index maps to the machine model and</i></td></tr>
<tr><th id="153">153</th><td><i class="doc" data-doc="_ZL10findDefIdxPKN4llvm12MachineInstrEj">/// is independent of use operands. Def operands may be reordered with uses or</i></td></tr>
<tr><th id="154">154</th><td><i class="doc" data-doc="_ZL10findDefIdxPKN4llvm12MachineInstrEj">/// merged with uses without affecting the def index (e.g. before/after</i></td></tr>
<tr><th id="155">155</th><td><i class="doc" data-doc="_ZL10findDefIdxPKN4llvm12MachineInstrEj">/// regalloc). However, an instruction's def operands must never be reordered</i></td></tr>
<tr><th id="156">156</th><td><i class="doc" data-doc="_ZL10findDefIdxPKN4llvm12MachineInstrEj">/// with respect to each other.</i></td></tr>
<tr><th id="157">157</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL10findDefIdxPKN4llvm12MachineInstrEj" title='findDefIdx' data-type='unsigned int findDefIdx(const llvm::MachineInstr * MI, unsigned int DefOperIdx)' data-ref="_ZL10findDefIdxPKN4llvm12MachineInstrEj">findDefIdx</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="25MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="25MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="26DefOperIdx" title='DefOperIdx' data-type='unsigned int' data-ref="26DefOperIdx">DefOperIdx</dfn>) {</td></tr>
<tr><th id="158">158</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="27DefIdx" title='DefIdx' data-type='unsigned int' data-ref="27DefIdx">DefIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="159">159</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="28i" title='i' data-type='unsigned int' data-ref="28i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#28i" title='i' data-ref="28i">i</a> != <a class="local col6 ref" href="#26DefOperIdx" title='DefOperIdx' data-ref="26DefOperIdx">DefOperIdx</a>; ++<a class="local col8 ref" href="#28i" title='i' data-ref="28i">i</a>) {</td></tr>
<tr><th id="160">160</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="29MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="29MO">MO</dfn> = <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#28i" title='i' data-ref="28i">i</a>);</td></tr>
<tr><th id="161">161</th><td>    <b>if</b> (<a class="local col9 ref" href="#29MO" title='MO' data-ref="29MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col9 ref" href="#29MO" title='MO' data-ref="29MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="162">162</th><td>      ++<a class="local col7 ref" href="#27DefIdx" title='DefIdx' data-ref="27DefIdx">DefIdx</a>;</td></tr>
<tr><th id="163">163</th><td>  }</td></tr>
<tr><th id="164">164</th><td>  <b>return</b> <a class="local col7 ref" href="#27DefIdx" title='DefIdx' data-ref="27DefIdx">DefIdx</a>;</td></tr>
<tr><th id="165">165</th><td>}</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><i class="doc" data-doc="_ZL10findUseIdxPKN4llvm12MachineInstrEj">/// Find the use index of this operand. This is independent of the instruction's</i></td></tr>
<tr><th id="168">168</th><td><i class="doc" data-doc="_ZL10findUseIdxPKN4llvm12MachineInstrEj">/// def operands.</i></td></tr>
<tr><th id="169">169</th><td><i class="doc" data-doc="_ZL10findUseIdxPKN4llvm12MachineInstrEj">///</i></td></tr>
<tr><th id="170">170</th><td><i class="doc" data-doc="_ZL10findUseIdxPKN4llvm12MachineInstrEj">/// Note that uses are not determined by the operand's isUse property, which</i></td></tr>
<tr><th id="171">171</th><td><i class="doc" data-doc="_ZL10findUseIdxPKN4llvm12MachineInstrEj">/// is simply the inverse of isDef. Here we consider any readsReg operand to be</i></td></tr>
<tr><th id="172">172</th><td><i class="doc" data-doc="_ZL10findUseIdxPKN4llvm12MachineInstrEj">/// a "use". The machine model allows an operand to be both a Def and Use.</i></td></tr>
<tr><th id="173">173</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL10findUseIdxPKN4llvm12MachineInstrEj" title='findUseIdx' data-type='unsigned int findUseIdx(const llvm::MachineInstr * MI, unsigned int UseOperIdx)' data-ref="_ZL10findUseIdxPKN4llvm12MachineInstrEj">findUseIdx</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="30MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="30MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="31UseOperIdx" title='UseOperIdx' data-type='unsigned int' data-ref="31UseOperIdx">UseOperIdx</dfn>) {</td></tr>
<tr><th id="174">174</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="32UseIdx" title='UseIdx' data-type='unsigned int' data-ref="32UseIdx">UseIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="175">175</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="33i" title='i' data-type='unsigned int' data-ref="33i">i</dfn> = <var>0</var>; <a class="local col3 ref" href="#33i" title='i' data-ref="33i">i</a> != <a class="local col1 ref" href="#31UseOperIdx" title='UseOperIdx' data-ref="31UseOperIdx">UseOperIdx</a>; ++<a class="local col3 ref" href="#33i" title='i' data-ref="33i">i</a>) {</td></tr>
<tr><th id="176">176</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="34MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="34MO">MO</dfn> = <a class="local col0 ref" href="#30MI" title='MI' data-ref="30MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#33i" title='i' data-ref="33i">i</a>);</td></tr>
<tr><th id="177">177</th><td>    <b>if</b> (<a class="local col4 ref" href="#34MO" title='MO' data-ref="34MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col4 ref" href="#34MO" title='MO' data-ref="34MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>() &amp;&amp; !<a class="local col4 ref" href="#34MO" title='MO' data-ref="34MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="178">178</th><td>      ++<a class="local col2 ref" href="#32UseIdx" title='UseIdx' data-ref="32UseIdx">UseIdx</a>;</td></tr>
<tr><th id="179">179</th><td>  }</td></tr>
<tr><th id="180">180</th><td>  <b>return</b> <a class="local col2 ref" href="#32UseIdx" title='UseIdx' data-ref="32UseIdx">UseIdx</a>;</td></tr>
<tr><th id="181">181</th><td>}</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><i>// Top-level API for clients that know the operand indices.</i></td></tr>
<tr><th id="184">184</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a>::<dfn class="decl def" id="_ZNK4llvm16TargetSchedModel21computeOperandLatencyEPKNS_12MachineInstrEjS3_j" title='llvm::TargetSchedModel::computeOperandLatency' data-ref="_ZNK4llvm16TargetSchedModel21computeOperandLatencyEPKNS_12MachineInstrEjS3_j">computeOperandLatency</dfn>(</td></tr>
<tr><th id="185">185</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="35DefMI" title='DefMI' data-type='const llvm::MachineInstr *' data-ref="35DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="36DefOperIdx" title='DefOperIdx' data-type='unsigned int' data-ref="36DefOperIdx">DefOperIdx</dfn>,</td></tr>
<tr><th id="186">186</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="37UseMI" title='UseMI' data-type='const llvm::MachineInstr *' data-ref="37UseMI">UseMI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="38UseOperIdx" title='UseOperIdx' data-type='unsigned int' data-ref="38UseOperIdx">UseOperIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <b>if</b> (!<a class="member" href="#_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>() &amp;&amp; !<a class="member" href="#_ZNK4llvm16TargetSchedModel19hasInstrItinerariesEv" title='llvm::TargetSchedModel::hasInstrItineraries' data-ref="_ZNK4llvm16TargetSchedModel19hasInstrItinerariesEv">hasInstrItineraries</a>())</td></tr>
<tr><th id="189">189</th><td>    <b>return</b> <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::TII" title='llvm::TargetSchedModel::TII' data-ref="llvm::TargetSchedModel::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo17defaultDefLatencyERKNS_12MCSchedModelERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::defaultDefLatency' data-ref="_ZNK4llvm15TargetInstrInfo17defaultDefLatencyERKNS_12MCSchedModelERKNS_12MachineInstrE">defaultDefLatency</a>(<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::SchedModel" title='llvm::TargetSchedModel::SchedModel' data-ref="llvm::TargetSchedModel::SchedModel">SchedModel</a>, *<a class="local col5 ref" href="#35DefMI" title='DefMI' data-ref="35DefMI">DefMI</a>);</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16TargetSchedModel19hasInstrItinerariesEv" title='llvm::TargetSchedModel::hasInstrItineraries' data-ref="_ZNK4llvm16TargetSchedModel19hasInstrItinerariesEv">hasInstrItineraries</a>()) {</td></tr>
<tr><th id="192">192</th><td>    <em>int</em> <dfn class="local col9 decl" id="39OperLatency" title='OperLatency' data-type='int' data-ref="39OperLatency">OperLatency</dfn> = <var>0</var>;</td></tr>
<tr><th id="193">193</th><td>    <b>if</b> (<a class="local col7 ref" href="#37UseMI" title='UseMI' data-ref="37UseMI">UseMI</a>) {</td></tr>
<tr><th id="194">194</th><td>      <a class="local col9 ref" href="#39OperLatency" title='OperLatency' data-ref="39OperLatency">OperLatency</a> = <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::TII" title='llvm::TargetSchedModel::TII' data-ref="llvm::TargetSchedModel::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j" title='llvm::TargetInstrInfo::getOperandLatency' data-ref="_ZNK4llvm15TargetInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j">getOperandLatency</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::InstrItins" title='llvm::TargetSchedModel::InstrItins' data-ref="llvm::TargetSchedModel::InstrItins">InstrItins</a>, *<a class="local col5 ref" href="#35DefMI" title='DefMI' data-ref="35DefMI">DefMI</a>, <a class="local col6 ref" href="#36DefOperIdx" title='DefOperIdx' data-ref="36DefOperIdx">DefOperIdx</a>,</td></tr>
<tr><th id="195">195</th><td>                                           *<a class="local col7 ref" href="#37UseMI" title='UseMI' data-ref="37UseMI">UseMI</a>, <a class="local col8 ref" href="#38UseOperIdx" title='UseOperIdx' data-ref="38UseOperIdx">UseOperIdx</a>);</td></tr>
<tr><th id="196">196</th><td>    }</td></tr>
<tr><th id="197">197</th><td>    <b>else</b> {</td></tr>
<tr><th id="198">198</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="40DefClass" title='DefClass' data-type='unsigned int' data-ref="40DefClass">DefClass</dfn> = <a class="local col5 ref" href="#35DefMI" title='DefMI' data-ref="35DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="199">199</th><td>      <a class="local col9 ref" href="#39OperLatency" title='OperLatency' data-ref="39OperLatency">OperLatency</a> = <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::InstrItins" title='llvm::TargetSchedModel::InstrItins' data-ref="llvm::TargetSchedModel::InstrItins">InstrItins</a>.<a class="ref" href="../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" title='llvm::InstrItineraryData::getOperandCycle' data-ref="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj">getOperandCycle</a>(<a class="local col0 ref" href="#40DefClass" title='DefClass' data-ref="40DefClass">DefClass</a>, <a class="local col6 ref" href="#36DefOperIdx" title='DefOperIdx' data-ref="36DefOperIdx">DefOperIdx</a>);</td></tr>
<tr><th id="200">200</th><td>    }</td></tr>
<tr><th id="201">201</th><td>    <b>if</b> (<a class="local col9 ref" href="#39OperLatency" title='OperLatency' data-ref="39OperLatency">OperLatency</a> &gt;= <var>0</var>)</td></tr>
<tr><th id="202">202</th><td>      <b>return</b> <a class="local col9 ref" href="#39OperLatency" title='OperLatency' data-ref="39OperLatency">OperLatency</a>;</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>    <i>// No operand latency was found.</i></td></tr>
<tr><th id="205">205</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="41InstrLatency" title='InstrLatency' data-type='unsigned int' data-ref="41InstrLatency">InstrLatency</dfn> = <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::TII" title='llvm::TargetSchedModel::TII' data-ref="llvm::TargetSchedModel::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::TargetInstrInfo::getInstrLatency' data-ref="_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::InstrItins" title='llvm::TargetSchedModel::InstrItins' data-ref="llvm::TargetSchedModel::InstrItins">InstrItins</a>, *<a class="local col5 ref" href="#35DefMI" title='DefMI' data-ref="35DefMI">DefMI</a>);</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>    <i>// Expected latency is the max of the stage latency and itinerary props.</i></td></tr>
<tr><th id="208">208</th><td><i>    // Rather than directly querying InstrItins stage latency, we call a TII</i></td></tr>
<tr><th id="209">209</th><td><i>    // hook to allow subtargets to specialize latency. This hook is only</i></td></tr>
<tr><th id="210">210</th><td><i>    // applicable to the InstrItins model. InstrSchedModel should model all</i></td></tr>
<tr><th id="211">211</th><td><i>    // special cases without TII hooks.</i></td></tr>
<tr><th id="212">212</th><td>    <a class="local col1 ref" href="#41InstrLatency" title='InstrLatency' data-ref="41InstrLatency">InstrLatency</a> =</td></tr>
<tr><th id="213">213</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col1 ref" href="#41InstrLatency" title='InstrLatency' data-ref="41InstrLatency">InstrLatency</a>, <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::TII" title='llvm::TargetSchedModel::TII' data-ref="llvm::TargetSchedModel::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo17defaultDefLatencyERKNS_12MCSchedModelERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::defaultDefLatency' data-ref="_ZNK4llvm15TargetInstrInfo17defaultDefLatencyERKNS_12MCSchedModelERKNS_12MachineInstrE">defaultDefLatency</a>(<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::SchedModel" title='llvm::TargetSchedModel::SchedModel' data-ref="llvm::TargetSchedModel::SchedModel">SchedModel</a>, *<a class="local col5 ref" href="#35DefMI" title='DefMI' data-ref="35DefMI">DefMI</a>));</td></tr>
<tr><th id="214">214</th><td>    <b>return</b> <a class="local col1 ref" href="#41InstrLatency" title='InstrLatency' data-ref="41InstrLatency">InstrLatency</a>;</td></tr>
<tr><th id="215">215</th><td>  }</td></tr>
<tr><th id="216">216</th><td>  <i>// hasInstrSchedModel()</i></td></tr>
<tr><th id="217">217</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="local col2 decl" id="42SCDesc" title='SCDesc' data-type='const llvm::MCSchedClassDesc *' data-ref="42SCDesc">SCDesc</dfn> = <a class="member" href="#_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE" title='llvm::TargetSchedModel::resolveSchedClass' data-ref="_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE">resolveSchedClass</a>(<a class="local col5 ref" href="#35DefMI" title='DefMI' data-ref="35DefMI">DefMI</a>);</td></tr>
<tr><th id="218">218</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="43DefIdx" title='DefIdx' data-type='unsigned int' data-ref="43DefIdx">DefIdx</dfn> = <a class="tu ref" href="#_ZL10findDefIdxPKN4llvm12MachineInstrEj" title='findDefIdx' data-use='c' data-ref="_ZL10findDefIdxPKN4llvm12MachineInstrEj">findDefIdx</a>(<a class="local col5 ref" href="#35DefMI" title='DefMI' data-ref="35DefMI">DefMI</a>, <a class="local col6 ref" href="#36DefOperIdx" title='DefOperIdx' data-ref="36DefOperIdx">DefOperIdx</a>);</td></tr>
<tr><th id="219">219</th><td>  <b>if</b> (<a class="local col3 ref" href="#43DefIdx" title='DefIdx' data-ref="43DefIdx">DefIdx</a> &lt; <a class="local col2 ref" href="#42SCDesc" title='SCDesc' data-ref="42SCDesc">SCDesc</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc::NumWriteLatencyEntries" title='llvm::MCSchedClassDesc::NumWriteLatencyEntries' data-ref="llvm::MCSchedClassDesc::NumWriteLatencyEntries">NumWriteLatencyEntries</a>) {</td></tr>
<tr><th id="220">220</th><td>    <i>// Lookup the definition's write latency in SubtargetInfo.</i></td></tr>
<tr><th id="221">221</th><td>    <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteLatencyEntry" title='llvm::MCWriteLatencyEntry' data-ref="llvm::MCWriteLatencyEntry">MCWriteLatencyEntry</a> *<dfn class="local col4 decl" id="44WLEntry" title='WLEntry' data-type='const llvm::MCWriteLatencyEntry *' data-ref="44WLEntry">WLEntry</dfn> =</td></tr>
<tr><th id="222">222</th><td>      <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::STI" title='llvm::TargetSchedModel::STI' data-ref="llvm::TargetSchedModel::STI">STI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo20getWriteLatencyEntryEPKNS_16MCSchedClassDescEj" title='llvm::MCSubtargetInfo::getWriteLatencyEntry' data-ref="_ZNK4llvm15MCSubtargetInfo20getWriteLatencyEntryEPKNS_16MCSchedClassDescEj">getWriteLatencyEntry</a>(<a class="local col2 ref" href="#42SCDesc" title='SCDesc' data-ref="42SCDesc">SCDesc</a>, <a class="local col3 ref" href="#43DefIdx" title='DefIdx' data-ref="43DefIdx">DefIdx</a>);</td></tr>
<tr><th id="223">223</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="45WriteID" title='WriteID' data-type='unsigned int' data-ref="45WriteID">WriteID</dfn> = <a class="local col4 ref" href="#44WLEntry" title='WLEntry' data-ref="44WLEntry">WLEntry</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteLatencyEntry::WriteResourceID" title='llvm::MCWriteLatencyEntry::WriteResourceID' data-ref="llvm::MCWriteLatencyEntry::WriteResourceID">WriteResourceID</a>;</td></tr>
<tr><th id="224">224</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="46Latency" title='Latency' data-type='unsigned int' data-ref="46Latency">Latency</dfn> = <a class="tu ref" href="#_ZL10capLatencyi" title='capLatency' data-use='c' data-ref="_ZL10capLatencyi">capLatency</a>(<a class="local col4 ref" href="#44WLEntry" title='WLEntry' data-ref="44WLEntry">WLEntry</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteLatencyEntry::Cycles" title='llvm::MCWriteLatencyEntry::Cycles' data-ref="llvm::MCWriteLatencyEntry::Cycles">Cycles</a>);</td></tr>
<tr><th id="225">225</th><td>    <b>if</b> (!<a class="local col7 ref" href="#37UseMI" title='UseMI' data-ref="37UseMI">UseMI</a>)</td></tr>
<tr><th id="226">226</th><td>      <b>return</b> <a class="local col6 ref" href="#46Latency" title='Latency' data-ref="46Latency">Latency</a>;</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>    <i>// Lookup the use's latency adjustment in SubtargetInfo.</i></td></tr>
<tr><th id="229">229</th><td>    <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="local col7 decl" id="47UseDesc" title='UseDesc' data-type='const llvm::MCSchedClassDesc *' data-ref="47UseDesc">UseDesc</dfn> = <a class="member" href="#_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE" title='llvm::TargetSchedModel::resolveSchedClass' data-ref="_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE">resolveSchedClass</a>(<a class="local col7 ref" href="#37UseMI" title='UseMI' data-ref="37UseMI">UseMI</a>);</td></tr>
<tr><th id="230">230</th><td>    <b>if</b> (<a class="local col7 ref" href="#47UseDesc" title='UseDesc' data-ref="47UseDesc">UseDesc</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc::NumReadAdvanceEntries" title='llvm::MCSchedClassDesc::NumReadAdvanceEntries' data-ref="llvm::MCSchedClassDesc::NumReadAdvanceEntries">NumReadAdvanceEntries</a> == <var>0</var>)</td></tr>
<tr><th id="231">231</th><td>      <b>return</b> <a class="local col6 ref" href="#46Latency" title='Latency' data-ref="46Latency">Latency</a>;</td></tr>
<tr><th id="232">232</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="48UseIdx" title='UseIdx' data-type='unsigned int' data-ref="48UseIdx">UseIdx</dfn> = <a class="tu ref" href="#_ZL10findUseIdxPKN4llvm12MachineInstrEj" title='findUseIdx' data-use='c' data-ref="_ZL10findUseIdxPKN4llvm12MachineInstrEj">findUseIdx</a>(<a class="local col7 ref" href="#37UseMI" title='UseMI' data-ref="37UseMI">UseMI</a>, <a class="local col8 ref" href="#38UseOperIdx" title='UseOperIdx' data-ref="38UseOperIdx">UseOperIdx</a>);</td></tr>
<tr><th id="233">233</th><td>    <em>int</em> <dfn class="local col9 decl" id="49Advance" title='Advance' data-type='int' data-ref="49Advance">Advance</dfn> = <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::STI" title='llvm::TargetSchedModel::STI' data-ref="llvm::TargetSchedModel::STI">STI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo20getReadAdvanceCyclesEPKNS_16MCSchedClassDescEjj" title='llvm::MCSubtargetInfo::getReadAdvanceCycles' data-ref="_ZNK4llvm15MCSubtargetInfo20getReadAdvanceCyclesEPKNS_16MCSchedClassDescEjj">getReadAdvanceCycles</a>(<a class="local col7 ref" href="#47UseDesc" title='UseDesc' data-ref="47UseDesc">UseDesc</a>, <a class="local col8 ref" href="#48UseIdx" title='UseIdx' data-ref="48UseIdx">UseIdx</a>, <a class="local col5 ref" href="#45WriteID" title='WriteID' data-ref="45WriteID">WriteID</a>);</td></tr>
<tr><th id="234">234</th><td>    <b>if</b> (<a class="local col9 ref" href="#49Advance" title='Advance' data-ref="49Advance">Advance</a> &gt; <var>0</var> &amp;&amp; (<em>unsigned</em>)<a class="local col9 ref" href="#49Advance" title='Advance' data-ref="49Advance">Advance</a> &gt; <a class="local col6 ref" href="#46Latency" title='Latency' data-ref="46Latency">Latency</a>) <i>// unsigned wrap</i></td></tr>
<tr><th id="235">235</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="236">236</th><td>    <b>return</b> <a class="local col6 ref" href="#46Latency" title='Latency' data-ref="46Latency">Latency</a> - <a class="local col9 ref" href="#49Advance" title='Advance' data-ref="49Advance">Advance</a>;</td></tr>
<tr><th id="237">237</th><td>  }</td></tr>
<tr><th id="238">238</th><td>  <i>// If DefIdx does not exist in the model (e.g. implicit defs), then return</i></td></tr>
<tr><th id="239">239</th><td><i>  // unit latency (defaultDefLatency may be too conservative).</i></td></tr>
<tr><th id="240">240</th><td><u>#<span data-ppcond="240">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="241">241</th><td>  <b>if</b> (<a class="local col2 ref" href="#42SCDesc" title='SCDesc' data-ref="42SCDesc">SCDesc</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm16MCSchedClassDesc7isValidEv" title='llvm::MCSchedClassDesc::isValid' data-ref="_ZNK4llvm16MCSchedClassDesc7isValidEv">isValid</a>() &amp;&amp; !<a class="local col5 ref" href="#35DefMI" title='DefMI' data-ref="35DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#36DefOperIdx" title='DefOperIdx' data-ref="36DefOperIdx">DefOperIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>()</td></tr>
<tr><th id="242">242</th><td>      &amp;&amp; !<a class="local col5 ref" href="#35DefMI" title='DefMI' data-ref="35DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col6 ref" href="#36DefOperIdx" title='DefOperIdx' data-ref="36DefOperIdx">DefOperIdx</a>].<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo13isOptionalDefEv" title='llvm::MCOperandInfo::isOptionalDef' data-ref="_ZNK4llvm13MCOperandInfo13isOptionalDefEv">isOptionalDef</a>()</td></tr>
<tr><th id="243">243</th><td>      &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::SchedModel" title='llvm::TargetSchedModel::SchedModel' data-ref="llvm::TargetSchedModel::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel10isCompleteEv" title='llvm::MCSchedModel::isComplete' data-ref="_ZNK4llvm12MCSchedModel10isCompleteEv">isComplete</a>()) {</td></tr>
<tr><th id="244">244</th><td>    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"DefIdx "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#43DefIdx" title='DefIdx' data-ref="43DefIdx">DefIdx</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" exceeds machine model writes for "</q></td></tr>
<tr><th id="245">245</th><td>           <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col5 ref" href="#35DefMI" title='DefMI' data-ref="35DefMI">DefMI</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" (Try with MCSchedModel.CompleteModel set to false)"</q>;</td></tr>
<tr><th id="246">246</th><td>    <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;incomplete machine model&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetSchedule.cpp&quot;, 246)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"incomplete machine model"</q>);</td></tr>
<tr><th id="247">247</th><td>  }</td></tr>
<tr><th id="248">248</th><td><u>#<span data-ppcond="240">endif</span></u></td></tr>
<tr><th id="249">249</th><td>  <i>// FIXME: Automatically giving all implicit defs defaultDefLatency is</i></td></tr>
<tr><th id="250">250</th><td><i>  // undesirable. We should only do it for defs that are known to the MC</i></td></tr>
<tr><th id="251">251</th><td><i>  // desc like flags. Truly implicit defs should get 1 cycle latency.</i></td></tr>
<tr><th id="252">252</th><td>  <b>return</b> <a class="local col5 ref" href="#35DefMI" title='DefMI' data-ref="35DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isTransientEv" title='llvm::MachineInstr::isTransient' data-ref="_ZNK4llvm12MachineInstr11isTransientEv">isTransient</a>() ? <var>0</var> : <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::TII" title='llvm::TargetSchedModel::TII' data-ref="llvm::TargetSchedModel::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo17defaultDefLatencyERKNS_12MCSchedModelERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::defaultDefLatency' data-ref="_ZNK4llvm15TargetInstrInfo17defaultDefLatencyERKNS_12MCSchedModelERKNS_12MachineInstrE">defaultDefLatency</a>(<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::SchedModel" title='llvm::TargetSchedModel::SchedModel' data-ref="llvm::TargetSchedModel::SchedModel">SchedModel</a>, *<a class="local col5 ref" href="#35DefMI" title='DefMI' data-ref="35DefMI">DefMI</a>);</td></tr>
<tr><th id="253">253</th><td>}</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><em>unsigned</em></td></tr>
<tr><th id="256">256</th><td><a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a>::<dfn class="decl def" id="_ZNK4llvm16TargetSchedModel19computeInstrLatencyERKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::computeInstrLatency' data-ref="_ZNK4llvm16TargetSchedModel19computeInstrLatencyERKNS_16MCSchedClassDescE">computeInstrLatency</dfn>(<em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> &amp;<dfn class="local col0 decl" id="50SCDesc" title='SCDesc' data-type='const llvm::MCSchedClassDesc &amp;' data-ref="50SCDesc">SCDesc</dfn>) <em>const</em> {</td></tr>
<tr><th id="257">257</th><td>  <b>return</b> <a class="tu ref" href="#_ZL10capLatencyi" title='capLatency' data-use='c' data-ref="_ZL10capLatencyi">capLatency</a>(<a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedModel" title='llvm::MCSchedModel' data-ref="llvm::MCSchedModel">MCSchedModel</a>::<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZN4llvm12MCSchedModel19computeInstrLatencyERKNS_15MCSubtargetInfoERKNS_16MCSchedClassDescE" title='llvm::MCSchedModel::computeInstrLatency' data-ref="_ZN4llvm12MCSchedModel19computeInstrLatencyERKNS_15MCSubtargetInfoERKNS_16MCSchedClassDescE">computeInstrLatency</a>(*<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::STI" title='llvm::TargetSchedModel::STI' data-ref="llvm::TargetSchedModel::STI">STI</a>, <a class="local col0 ref" href="#50SCDesc" title='SCDesc' data-ref="50SCDesc">SCDesc</a>));</td></tr>
<tr><th id="258">258</th><td>}</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a>::<dfn class="decl def" id="_ZNK4llvm16TargetSchedModel19computeInstrLatencyEj" title='llvm::TargetSchedModel::computeInstrLatency' data-ref="_ZNK4llvm16TargetSchedModel19computeInstrLatencyEj">computeInstrLatency</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="51Opcode" title='Opcode' data-type='unsigned int' data-ref="51Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="261">261</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (hasInstrSchedModel() &amp;&amp; &quot;Only call this function with a SchedModel&quot;) ? void (0) : __assert_fail (&quot;hasInstrSchedModel() &amp;&amp; \&quot;Only call this function with a SchedModel\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/TargetSchedule.cpp&quot;, 261, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>() &amp;&amp; <q>"Only call this function with a SchedModel"</q>);</td></tr>
<tr><th id="262">262</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="52SCIdx" title='SCIdx' data-type='unsigned int' data-ref="52SCIdx">SCIdx</dfn> = <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::TII" title='llvm::TargetSchedModel::TII' data-ref="llvm::TargetSchedModel::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#51Opcode" title='Opcode' data-ref="51Opcode">Opcode</a>).<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="263">263</th><td>  <b>return</b> <a class="tu ref" href="#_ZL10capLatencyi" title='capLatency' data-use='c' data-ref="_ZL10capLatencyi">capLatency</a>(<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::SchedModel" title='llvm::TargetSchedModel::SchedModel' data-ref="llvm::TargetSchedModel::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel19computeInstrLatencyERKNS_15MCSubtargetInfoEj" title='llvm::MCSchedModel::computeInstrLatency' data-ref="_ZNK4llvm12MCSchedModel19computeInstrLatencyERKNS_15MCSubtargetInfoEj">computeInstrLatency</a>(*<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::STI" title='llvm::TargetSchedModel::STI' data-ref="llvm::TargetSchedModel::STI">STI</a>, <a class="local col2 ref" href="#52SCIdx" title='SCIdx' data-ref="52SCIdx">SCIdx</a>));</td></tr>
<tr><th id="264">264</th><td>}</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a>::<dfn class="decl def" id="_ZNK4llvm16TargetSchedModel19computeInstrLatencyERKNS_6MCInstE" title='llvm::TargetSchedModel::computeInstrLatency' data-ref="_ZNK4llvm16TargetSchedModel19computeInstrLatencyERKNS_6MCInstE">computeInstrLatency</dfn>(<em>const</em> <a class="type" href="../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="53Inst" title='Inst' data-type='const llvm::MCInst &amp;' data-ref="53Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="267">267</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>())</td></tr>
<tr><th id="268">268</th><td>    <b>return</b> <a class="tu ref" href="#_ZL10capLatencyi" title='capLatency' data-use='c' data-ref="_ZL10capLatencyi">capLatency</a>(<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::SchedModel" title='llvm::TargetSchedModel::SchedModel' data-ref="llvm::TargetSchedModel::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel19computeInstrLatencyERKNS_15MCSubtargetInfoERKNS_11MCInstrInfoERKNS_6MCInstE" title='llvm::MCSchedModel::computeInstrLatency' data-ref="_ZNK4llvm12MCSchedModel19computeInstrLatencyERKNS_15MCSubtargetInfoERKNS_11MCInstrInfoERKNS_6MCInstE">computeInstrLatency</a>(*<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::STI" title='llvm::TargetSchedModel::STI' data-ref="llvm::TargetSchedModel::STI">STI</a>, *<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::TII" title='llvm::TargetSchedModel::TII' data-ref="llvm::TargetSchedModel::TII">TII</a>, <a class="local col3 ref" href="#53Inst" title='Inst' data-ref="53Inst">Inst</a>));</td></tr>
<tr><th id="269">269</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16TargetSchedModel19computeInstrLatencyEj" title='llvm::TargetSchedModel::computeInstrLatency' data-ref="_ZNK4llvm16TargetSchedModel19computeInstrLatencyEj">computeInstrLatency</a>(<a class="local col3 ref" href="#53Inst" title='Inst' data-ref="53Inst">Inst</a>.<a class="ref" href="../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="270">270</th><td>}</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><em>unsigned</em></td></tr>
<tr><th id="273">273</th><td><a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a>::<dfn class="decl def" id="_ZNK4llvm16TargetSchedModel19computeInstrLatencyEPKNS_12MachineInstrEb" title='llvm::TargetSchedModel::computeInstrLatency' data-ref="_ZNK4llvm16TargetSchedModel19computeInstrLatencyEPKNS_12MachineInstrEb">computeInstrLatency</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="54MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="54MI">MI</dfn>,</td></tr>
<tr><th id="274">274</th><td>                                      <em>bool</em> <dfn class="local col5 decl" id="55UseDefaultDefLatency" title='UseDefaultDefLatency' data-type='bool' data-ref="55UseDefaultDefLatency">UseDefaultDefLatency</dfn>) <em>const</em> {</td></tr>
<tr><th id="275">275</th><td>  <i>// For the itinerary model, fall back to the old subtarget hook.</i></td></tr>
<tr><th id="276">276</th><td><i>  // Allow subtargets to compute Bundle latencies outside the machine model.</i></td></tr>
<tr><th id="277">277</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16TargetSchedModel19hasInstrItinerariesEv" title='llvm::TargetSchedModel::hasInstrItineraries' data-ref="_ZNK4llvm16TargetSchedModel19hasInstrItinerariesEv">hasInstrItineraries</a>() || <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>() ||</td></tr>
<tr><th id="278">278</th><td>      (!<a class="member" href="#_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>() &amp;&amp; !<a class="local col5 ref" href="#55UseDefaultDefLatency" title='UseDefaultDefLatency' data-ref="55UseDefaultDefLatency">UseDefaultDefLatency</a>))</td></tr>
<tr><th id="279">279</th><td>    <b>return</b> <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::TII" title='llvm::TargetSchedModel::TII' data-ref="llvm::TargetSchedModel::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::TargetInstrInfo::getInstrLatency' data-ref="_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</a>(&amp;<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::InstrItins" title='llvm::TargetSchedModel::InstrItins' data-ref="llvm::TargetSchedModel::InstrItins">InstrItins</a>, *<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>);</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>()) {</td></tr>
<tr><th id="282">282</th><td>    <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="local col6 decl" id="56SCDesc" title='SCDesc' data-type='const llvm::MCSchedClassDesc *' data-ref="56SCDesc">SCDesc</dfn> = <a class="member" href="#_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE" title='llvm::TargetSchedModel::resolveSchedClass' data-ref="_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE">resolveSchedClass</a>(<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>);</td></tr>
<tr><th id="283">283</th><td>    <b>if</b> (<a class="local col6 ref" href="#56SCDesc" title='SCDesc' data-ref="56SCDesc">SCDesc</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm16MCSchedClassDesc7isValidEv" title='llvm::MCSchedClassDesc::isValid' data-ref="_ZNK4llvm16MCSchedClassDesc7isValidEv">isValid</a>())</td></tr>
<tr><th id="284">284</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm16TargetSchedModel19computeInstrLatencyERKNS_16MCSchedClassDescE" title='llvm::TargetSchedModel::computeInstrLatency' data-ref="_ZNK4llvm16TargetSchedModel19computeInstrLatencyERKNS_16MCSchedClassDescE">computeInstrLatency</a>(*<a class="local col6 ref" href="#56SCDesc" title='SCDesc' data-ref="56SCDesc">SCDesc</a>);</td></tr>
<tr><th id="285">285</th><td>  }</td></tr>
<tr><th id="286">286</th><td>  <b>return</b> <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::TII" title='llvm::TargetSchedModel::TII' data-ref="llvm::TargetSchedModel::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo17defaultDefLatencyERKNS_12MCSchedModelERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::defaultDefLatency' data-ref="_ZNK4llvm15TargetInstrInfo17defaultDefLatencyERKNS_12MCSchedModelERKNS_12MachineInstrE">defaultDefLatency</a>(<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::SchedModel" title='llvm::TargetSchedModel::SchedModel' data-ref="llvm::TargetSchedModel::SchedModel">SchedModel</a>, *<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI">MI</a>);</td></tr>
<tr><th id="287">287</th><td>}</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><em>unsigned</em> <a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a>::</td></tr>
<tr><th id="290">290</th><td><dfn class="decl def" id="_ZNK4llvm16TargetSchedModel20computeOutputLatencyEPKNS_12MachineInstrEjS3_" title='llvm::TargetSchedModel::computeOutputLatency' data-ref="_ZNK4llvm16TargetSchedModel20computeOutputLatencyEPKNS_12MachineInstrEjS3_">computeOutputLatency</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="57DefMI" title='DefMI' data-type='const llvm::MachineInstr *' data-ref="57DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="58DefOperIdx" title='DefOperIdx' data-type='unsigned int' data-ref="58DefOperIdx">DefOperIdx</dfn>,</td></tr>
<tr><th id="291">291</th><td>                     <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="59DepMI" title='DepMI' data-type='const llvm::MachineInstr *' data-ref="59DepMI">DepMI</dfn>) <em>const</em> {</td></tr>
<tr><th id="292">292</th><td>  <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::SchedModel" title='llvm::TargetSchedModel::SchedModel' data-ref="llvm::TargetSchedModel::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel12isOutOfOrderEv" title='llvm::MCSchedModel::isOutOfOrder' data-ref="_ZNK4llvm12MCSchedModel12isOutOfOrderEv">isOutOfOrder</a>())</td></tr>
<tr><th id="293">293</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>  <i>// Out-of-order processor can dispatch WAW dependencies in the same cycle.</i></td></tr>
<tr><th id="296">296</th><td><i></i></td></tr>
<tr><th id="297">297</th><td><i>  // Treat predication as a data dependency for out-of-order cpus. In-order</i></td></tr>
<tr><th id="298">298</th><td><i>  // cpus do not need to treat predicated writes specially.</i></td></tr>
<tr><th id="299">299</th><td><i>  //</i></td></tr>
<tr><th id="300">300</th><td><i>  // TODO: The following hack exists because predication passes do not</i></td></tr>
<tr><th id="301">301</th><td><i>  // correctly append imp-use operands, and readsReg() strangely returns false</i></td></tr>
<tr><th id="302">302</th><td><i>  // for predicated defs.</i></td></tr>
<tr><th id="303">303</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="60Reg" title='Reg' data-type='unsigned int' data-ref="60Reg">Reg</dfn> = <a class="local col7 ref" href="#57DefMI" title='DefMI' data-ref="57DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#58DefOperIdx" title='DefOperIdx' data-ref="58DefOperIdx">DefOperIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="304">304</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="61MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="61MF">MF</dfn> = *<a class="local col7 ref" href="#57DefMI" title='DefMI' data-ref="57DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="305">305</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="62TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="62TRI">TRI</dfn> = <a class="local col1 ref" href="#61MF" title='MF' data-ref="61MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="306">306</th><td>  <b>if</b> (!<a class="local col9 ref" href="#59DepMI" title='DepMI' data-ref="59DepMI">DepMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterEjPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="local col0 ref" href="#60Reg" title='Reg' data-ref="60Reg">Reg</a>, <a class="local col2 ref" href="#62TRI" title='TRI' data-ref="62TRI">TRI</a>) &amp;&amp; <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::TII" title='llvm::TargetSchedModel::TII' data-ref="llvm::TargetSchedModel::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isPredicated' data-ref="_ZNK4llvm15TargetInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(*<a class="local col9 ref" href="#59DepMI" title='DepMI' data-ref="59DepMI">DepMI</a>))</td></tr>
<tr><th id="307">307</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm16TargetSchedModel19computeInstrLatencyEPKNS_12MachineInstrEb" title='llvm::TargetSchedModel::computeInstrLatency' data-ref="_ZNK4llvm16TargetSchedModel19computeInstrLatencyEPKNS_12MachineInstrEb">computeInstrLatency</a>(<a class="local col7 ref" href="#57DefMI" title='DefMI' data-ref="57DefMI">DefMI</a>);</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <i>// If we have a per operand scheduling model, check if this def is writing</i></td></tr>
<tr><th id="310">310</th><td><i>  // an unbuffered resource. If so, it treated like an in-order cpu.</i></td></tr>
<tr><th id="311">311</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>()) {</td></tr>
<tr><th id="312">312</th><td>    <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> *<dfn class="local col3 decl" id="63SCDesc" title='SCDesc' data-type='const llvm::MCSchedClassDesc *' data-ref="63SCDesc">SCDesc</dfn> = <a class="member" href="#_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE" title='llvm::TargetSchedModel::resolveSchedClass' data-ref="_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE">resolveSchedClass</a>(<a class="local col7 ref" href="#57DefMI" title='DefMI' data-ref="57DefMI">DefMI</a>);</td></tr>
<tr><th id="313">313</th><td>    <b>if</b> (<a class="local col3 ref" href="#63SCDesc" title='SCDesc' data-ref="63SCDesc">SCDesc</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm16MCSchedClassDesc7isValidEv" title='llvm::MCSchedClassDesc::isValid' data-ref="_ZNK4llvm16MCSchedClassDesc7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="314">314</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry" title='llvm::MCWriteProcResEntry' data-ref="llvm::MCWriteProcResEntry">MCWriteProcResEntry</a> *<dfn class="local col4 decl" id="64PRI" title='PRI' data-type='const llvm::MCWriteProcResEntry *' data-ref="64PRI">PRI</dfn> = <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::STI" title='llvm::TargetSchedModel::STI' data-ref="llvm::TargetSchedModel::STI">STI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo20getWriteProcResBeginEPKNS_16MCSchedClassDescE" title='llvm::MCSubtargetInfo::getWriteProcResBegin' data-ref="_ZNK4llvm15MCSubtargetInfo20getWriteProcResBeginEPKNS_16MCSchedClassDescE">getWriteProcResBegin</a>(<a class="local col3 ref" href="#63SCDesc" title='SCDesc' data-ref="63SCDesc">SCDesc</a>),</td></tr>
<tr><th id="315">315</th><td>             *<dfn class="local col5 decl" id="65PRE" title='PRE' data-type='const llvm::MCWriteProcResEntry *' data-ref="65PRE">PRE</dfn> = <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::STI" title='llvm::TargetSchedModel::STI' data-ref="llvm::TargetSchedModel::STI">STI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo18getWriteProcResEndEPKNS_16MCSchedClassDescE" title='llvm::MCSubtargetInfo::getWriteProcResEnd' data-ref="_ZNK4llvm15MCSubtargetInfo18getWriteProcResEndEPKNS_16MCSchedClassDescE">getWriteProcResEnd</a>(<a class="local col3 ref" href="#63SCDesc" title='SCDesc' data-ref="63SCDesc">SCDesc</a>); <a class="local col4 ref" href="#64PRI" title='PRI' data-ref="64PRI">PRI</a> != <a class="local col5 ref" href="#65PRE" title='PRE' data-ref="65PRE">PRE</a>; ++<a class="local col4 ref" href="#64PRI" title='PRI' data-ref="64PRI">PRI</a>) {</td></tr>
<tr><th id="316">316</th><td>        <b>if</b> (!<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::SchedModel" title='llvm::TargetSchedModel::SchedModel' data-ref="llvm::TargetSchedModel::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel15getProcResourceEj" title='llvm::MCSchedModel::getProcResource' data-ref="_ZNK4llvm12MCSchedModel15getProcResourceEj">getProcResource</a>(<a class="local col4 ref" href="#64PRI" title='PRI' data-ref="64PRI">PRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCWriteProcResEntry::ProcResourceIdx" title='llvm::MCWriteProcResEntry::ProcResourceIdx' data-ref="llvm::MCWriteProcResEntry::ProcResourceIdx">ProcResourceIdx</a>)-&gt;<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCProcResourceDesc::BufferSize" title='llvm::MCProcResourceDesc::BufferSize' data-ref="llvm::MCProcResourceDesc::BufferSize">BufferSize</a>)</td></tr>
<tr><th id="317">317</th><td>          <b>return</b> <var>1</var>;</td></tr>
<tr><th id="318">318</th><td>      }</td></tr>
<tr><th id="319">319</th><td>    }</td></tr>
<tr><th id="320">320</th><td>  }</td></tr>
<tr><th id="321">321</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="322">322</th><td>}</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><em>double</em></td></tr>
<tr><th id="325">325</th><td><a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a>::<dfn class="decl def" id="_ZNK4llvm16TargetSchedModel27computeReciprocalThroughputEPKNS_12MachineInstrE" title='llvm::TargetSchedModel::computeReciprocalThroughput' data-ref="_ZNK4llvm16TargetSchedModel27computeReciprocalThroughputEPKNS_12MachineInstrE">computeReciprocalThroughput</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="66MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="66MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="326">326</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16TargetSchedModel19hasInstrItinerariesEv" title='llvm::TargetSchedModel::hasInstrItineraries' data-ref="_ZNK4llvm16TargetSchedModel19hasInstrItinerariesEv">hasInstrItineraries</a>()) {</td></tr>
<tr><th id="327">327</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="67SchedClass" title='SchedClass' data-type='unsigned int' data-ref="67SchedClass">SchedClass</dfn> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="328">328</th><td>    <b>return</b> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedModel" title='llvm::MCSchedModel' data-ref="llvm::MCSchedModel">MCSchedModel</a>::<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZN4llvm12MCSchedModel23getReciprocalThroughputEjRKNS_18InstrItineraryDataE" title='llvm::MCSchedModel::getReciprocalThroughput' data-ref="_ZN4llvm12MCSchedModel23getReciprocalThroughputEjRKNS_18InstrItineraryDataE">getReciprocalThroughput</a>(<a class="local col7 ref" href="#67SchedClass" title='SchedClass' data-ref="67SchedClass">SchedClass</a>,</td></tr>
<tr><th id="329">329</th><td>                                                 *<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel19getInstrItinerariesEv" title='llvm::TargetSchedModel::getInstrItineraries' data-ref="_ZNK4llvm16TargetSchedModel19getInstrItinerariesEv">getInstrItineraries</a>());</td></tr>
<tr><th id="330">330</th><td>  }</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>())</td></tr>
<tr><th id="333">333</th><td>    <b>return</b> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedModel" title='llvm::MCSchedModel' data-ref="llvm::MCSchedModel">MCSchedModel</a>::<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZN4llvm12MCSchedModel23getReciprocalThroughputERKNS_15MCSubtargetInfoERKNS_16MCSchedClassDescE" title='llvm::MCSchedModel::getReciprocalThroughput' data-ref="_ZN4llvm12MCSchedModel23getReciprocalThroughputERKNS_15MCSubtargetInfoERKNS_16MCSchedClassDescE">getReciprocalThroughput</a>(*<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::STI" title='llvm::TargetSchedModel::STI' data-ref="llvm::TargetSchedModel::STI">STI</a>, *<a class="member" href="#_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE" title='llvm::TargetSchedModel::resolveSchedClass' data-ref="_ZNK4llvm16TargetSchedModel17resolveSchedClassEPKNS_12MachineInstrE">resolveSchedClass</a>(<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>));</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <b>return</b> <var>0.0</var>;</td></tr>
<tr><th id="336">336</th><td>}</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><em>double</em></td></tr>
<tr><th id="339">339</th><td><a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a>::<dfn class="decl def" id="_ZNK4llvm16TargetSchedModel27computeReciprocalThroughputEj" title='llvm::TargetSchedModel::computeReciprocalThroughput' data-ref="_ZNK4llvm16TargetSchedModel27computeReciprocalThroughputEj">computeReciprocalThroughput</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="68Opcode" title='Opcode' data-type='unsigned int' data-ref="68Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="340">340</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="69SchedClass" title='SchedClass' data-type='unsigned int' data-ref="69SchedClass">SchedClass</dfn> = <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::TII" title='llvm::TargetSchedModel::TII' data-ref="llvm::TargetSchedModel::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#68Opcode" title='Opcode' data-ref="68Opcode">Opcode</a>).<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="341">341</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16TargetSchedModel19hasInstrItinerariesEv" title='llvm::TargetSchedModel::hasInstrItineraries' data-ref="_ZNK4llvm16TargetSchedModel19hasInstrItinerariesEv">hasInstrItineraries</a>())</td></tr>
<tr><th id="342">342</th><td>    <b>return</b> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedModel" title='llvm::MCSchedModel' data-ref="llvm::MCSchedModel">MCSchedModel</a>::<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZN4llvm12MCSchedModel23getReciprocalThroughputEjRKNS_18InstrItineraryDataE" title='llvm::MCSchedModel::getReciprocalThroughput' data-ref="_ZN4llvm12MCSchedModel23getReciprocalThroughputEjRKNS_18InstrItineraryDataE">getReciprocalThroughput</a>(<a class="local col9 ref" href="#69SchedClass" title='SchedClass' data-ref="69SchedClass">SchedClass</a>,</td></tr>
<tr><th id="343">343</th><td>                                                 *<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#_ZNK4llvm16TargetSchedModel19getInstrItinerariesEv" title='llvm::TargetSchedModel::getInstrItineraries' data-ref="_ZNK4llvm16TargetSchedModel19getInstrItinerariesEv">getInstrItineraries</a>());</td></tr>
<tr><th id="344">344</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>()) {</td></tr>
<tr><th id="345">345</th><td>    <em>const</em> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedClassDesc" title='llvm::MCSchedClassDesc' data-ref="llvm::MCSchedClassDesc">MCSchedClassDesc</a> &amp;<dfn class="local col0 decl" id="70SCDesc" title='SCDesc' data-type='const llvm::MCSchedClassDesc &amp;' data-ref="70SCDesc">SCDesc</dfn> = *<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::SchedModel" title='llvm::TargetSchedModel::SchedModel' data-ref="llvm::TargetSchedModel::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel17getSchedClassDescEj" title='llvm::MCSchedModel::getSchedClassDesc' data-ref="_ZNK4llvm12MCSchedModel17getSchedClassDescEj">getSchedClassDesc</a>(<a class="local col9 ref" href="#69SchedClass" title='SchedClass' data-ref="69SchedClass">SchedClass</a>);</td></tr>
<tr><th id="346">346</th><td>    <b>if</b> (<a class="local col0 ref" href="#70SCDesc" title='SCDesc' data-ref="70SCDesc">SCDesc</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm16MCSchedClassDesc7isValidEv" title='llvm::MCSchedClassDesc::isValid' data-ref="_ZNK4llvm16MCSchedClassDesc7isValidEv">isValid</a>() &amp;&amp; !<a class="local col0 ref" href="#70SCDesc" title='SCDesc' data-ref="70SCDesc">SCDesc</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm16MCSchedClassDesc9isVariantEv" title='llvm::MCSchedClassDesc::isVariant' data-ref="_ZNK4llvm16MCSchedClassDesc9isVariantEv">isVariant</a>())</td></tr>
<tr><th id="347">347</th><td>      <b>return</b> <a class="type" href="../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedModel" title='llvm::MCSchedModel' data-ref="llvm::MCSchedModel">MCSchedModel</a>::<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZN4llvm12MCSchedModel23getReciprocalThroughputERKNS_15MCSubtargetInfoERKNS_16MCSchedClassDescE" title='llvm::MCSchedModel::getReciprocalThroughput' data-ref="_ZN4llvm12MCSchedModel23getReciprocalThroughputERKNS_15MCSubtargetInfoERKNS_16MCSchedClassDescE">getReciprocalThroughput</a>(*<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::STI" title='llvm::TargetSchedModel::STI' data-ref="llvm::TargetSchedModel::STI">STI</a>, <a class="local col0 ref" href="#70SCDesc" title='SCDesc' data-ref="70SCDesc">SCDesc</a>);</td></tr>
<tr><th id="348">348</th><td>  }</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>  <b>return</b> <var>0.0</var>;</td></tr>
<tr><th id="351">351</th><td>}</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><em>double</em></td></tr>
<tr><th id="354">354</th><td><a class="type" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a>::<dfn class="decl def" id="_ZNK4llvm16TargetSchedModel27computeReciprocalThroughputERKNS_6MCInstE" title='llvm::TargetSchedModel::computeReciprocalThroughput' data-ref="_ZNK4llvm16TargetSchedModel27computeReciprocalThroughputERKNS_6MCInstE">computeReciprocalThroughput</dfn>(<em>const</em> <a class="type" href="../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="71MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="71MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="355">355</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv" title='llvm::TargetSchedModel::hasInstrSchedModel' data-ref="_ZNK4llvm16TargetSchedModel18hasInstrSchedModelEv">hasInstrSchedModel</a>())</td></tr>
<tr><th id="356">356</th><td>    <b>return</b> <a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::SchedModel" title='llvm::TargetSchedModel::SchedModel' data-ref="llvm::TargetSchedModel::SchedModel">SchedModel</a>.<a class="ref" href="../../include/llvm/MC/MCSchedule.h.html#_ZNK4llvm12MCSchedModel23getReciprocalThroughputERKNS_15MCSubtargetInfoERKNS_11MCInstrInfoERKNS_6MCInstE" title='llvm::MCSchedModel::getReciprocalThroughput' data-ref="_ZNK4llvm12MCSchedModel23getReciprocalThroughputERKNS_15MCSubtargetInfoERKNS_11MCInstrInfoERKNS_6MCInstE">getReciprocalThroughput</a>(*<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::STI" title='llvm::TargetSchedModel::STI' data-ref="llvm::TargetSchedModel::STI">STI</a>, *<a class="member" href="../../include/llvm/CodeGen/TargetSchedule.h.html#llvm::TargetSchedModel::TII" title='llvm::TargetSchedModel::TII' data-ref="llvm::TargetSchedModel::TII">TII</a>, <a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI">MI</a>);</td></tr>
<tr><th id="357">357</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm16TargetSchedModel27computeReciprocalThroughputEj" title='llvm::TargetSchedModel::computeReciprocalThroughput' data-ref="_ZNK4llvm16TargetSchedModel27computeReciprocalThroughputEj">computeReciprocalThroughput</a>(<a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI">MI</a>.<a class="ref" href="../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="358">358</th><td>}</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
