DRAM_A0 600 2000
DRAM_A1 600 2000
DRAM_A2 600 2000
DRAM_A3 600 2000
DRAM_A4 600 2000
DRAM_A5 600 2000
DRAM_A6 600 2000
DRAM_A7 600 2000
DRAM_A8 600 2000
DRAM_A9 600 2000
DRAM_A10 600 2000
DRAM_A11 600 2000
DRAM_A12 600 2000
DRAM_A13 600 2000
DRAM_A14 600 2000
DRAM_A15 600 2000
DRAM_A16 600 2000
DRAM_ACT_N 600 2000
DRAM_ALERT_N 600 2000
DRAM_BA0 600 2000
DRAM_BA1 600 2000
DRAM_BG0 600 2000
DRAM_BG1 600 2000
DRAM_CB0 500 2000
DRAM_CB1 500 2000
DRAM_CB2 500 2000
DRAM_CB3 500 2000
DRAM_CB4 500 2000
DRAM_CB5 500 2000
DRAM_CB6 500 2000
DRAM_CB7 500 2000
DRAM_CKE[0] 600 2000
DRAM_CKE[1] 600 2000
DRAM_CLK[0]_N 400 400
DRAM_CLK[0]_P 400 400
DRAM_CLK[1]_N 400 400
DRAM_CLK[1]_P 400 400
DRAM_CS_N[0] 600 2000
DRAM_CS_N[1] 600 2000
DRAM_DM[0] 400 400
DRAM_DM[1] 400 400
DRAM_DM[2] 400 400
DRAM_DM[3] 400 400
DRAM_DM[4] 400 400
DRAM_DM[5] 400 400
DRAM_DM[6] 400 400
DRAM_DM[7] 400 400
DRAM_DM[8] 400 400
DRAM_DQ0 500 2000
DRAM_DQ1 500 2000
DRAM_DQ2 500 2000
DRAM_DQ3 500 2000
DRAM_DQ4 500 2000
DRAM_DQ5 500 2000
DRAM_DQ6 500 2000
DRAM_DQ7 500 2000
DRAM_DQ8 500 2000
DRAM_DQ9 500 2000
DRAM_DQ10 500 2000
DRAM_DQ11 500 2000
DRAM_DQ12 500 2000
DRAM_DQ13 500 2000
DRAM_DQ14 500 2000
DRAM_DQ15 500 2000
DRAM_DQ16 500 2000
DRAM_DQ17 500 2000
DRAM_DQ18 500 2000
DRAM_DQ19 500 2000
DRAM_DQ20 500 2000
DRAM_DQ21 500 2000
DRAM_DQ22 500 2000
DRAM_DQ23 500 2000
DRAM_DQ24 500 2000
DRAM_DQ25 500 2000
DRAM_DQ26 500 2000
DRAM_DQ27 500 2000
DRAM_DQ28 500 2000
DRAM_DQ29 500 2000
DRAM_DQ30 500 2000
DRAM_DQ31 500 2000
DRAM_DQ32 500 2000
DRAM_DQ33 500 2000
DRAM_DQ34 500 2000
DRAM_DQ35 500 2000
DRAM_DQ36 500 2000
DRAM_DQ37 500 2000
DRAM_DQ38 500 2000
DRAM_DQ39 500 2000
DRAM_DQ40 500 2000
DRAM_DQ41 500 2000
DRAM_DQ42 500 2000
DRAM_DQ43 500 2000
DRAM_DQ44 500 2000
DRAM_DQ45 500 2000
DRAM_DQ46 500 2000
DRAM_DQ47 500 2000
DRAM_DQ48 500 2000
DRAM_DQ49 500 2000
DRAM_DQ50 500 2000
DRAM_DQ51 500 2000
DRAM_DQ52 500 2000
DRAM_DQ53 500 2000
DRAM_DQ54 500 2000
DRAM_DQ55 500 2000
DRAM_DQ56 500 2000
DRAM_DQ57 500 2000
DRAM_DQ58 500 2000
DRAM_DQ59 500 2000
DRAM_DQ60 500 2000
DRAM_DQ61 500 2000
DRAM_DQ62 500 2000
DRAM_DQ63 500 2000
DRAM_DQS[0]_N 400 400
DRAM_DQS[0]_P 400 400
DRAM_DQS[1]_N 400 400
DRAM_DQS[1]_P 400 400
DRAM_DQS[2]_N 400 400
DRAM_DQS[2]_P 400 400
DRAM_DQS[3]_N 400 400
DRAM_DQS[3]_P 400 400
DRAM_DQS[4]_N 400 400
DRAM_DQS[4]_P 400 400
DRAM_DQS[5]_N 400 400
DRAM_DQS[5]_P 400 400
DRAM_DQS[6]_N 400 400
DRAM_DQS[6]_P 400 400
DRAM_DQS[7]_N 400 400
DRAM_DQS[7]_P 400 400
DRAM_DQS[8]_N 400 400
DRAM_DQS[8]_P 400 400
DRAM_EVENT_3.3V_N 600 2000
DRAM_EVENT_N 600 2000
DRAM_ODT[0] 600 2000
DRAM_ODT[1] 600 2000
DRAM_PAR 600 2000
DRAM_RESET_N 600 2000
LEDDR_EN 400 400
LEDDR_EN_1 400 400
