// Seed: 2835371806
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wor id_5,
    input supply1 id_6,
    input wand id_7,
    input wor id_8,
    input wire id_9,
    input wire id_10,
    input tri0 id_11
);
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output wand id_2,
    output wand id_3,
    input tri id_4,
    output wand id_5,
    input wand id_6,
    input wor id_7,
    input wand id_8,
    input tri id_9,
    input uwire id_10,
    input wor id_11,
    input wand id_12,
    input uwire id_13,
    output wire id_14,
    output uwire id_15,
    input tri1 id_16,
    output wire id_17,
    output wor id_18,
    input supply1 id_19
);
  xor (
      id_5,
      id_13,
      id_24,
      id_9,
      id_22,
      id_1,
      id_6,
      id_8,
      id_23,
      id_19,
      id_11,
      id_12,
      id_25,
      id_21,
      id_7,
      id_0,
      id_4,
      id_10,
      id_16
  );
  wire id_21;
  wire id_22, id_23;
  wire id_24;
  id_25(
      1, (1'd0 - id_18), id_17
  ); module_0(
      id_0, id_9, id_12, id_19, id_2, id_12, id_0, id_0, id_4, id_9, id_6, id_13
  );
  assign id_17 = 1'b0;
  assign id_18 = 1;
endmodule
