Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:65]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:68]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:71]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:74]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:77]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:80]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:83]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:84]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:85]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:86]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:89]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:90]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:91]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:92]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:95]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/Users/huawei/Documents/GitHub/CPU_Learning/myCPU/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:98]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
