$date
	Sat Oct 22 22:30:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#27866
b110 &
b110 %
1$
b110 !
1"
#27867
0"
#27870
b11 &
b11 %
#27874
b1010 &
b1010 %
#27878
b101 &
b101 %
#27882
b10000 &
b10000 %
#27886
b1000 &
b1000 %
#27890
b100 &
b100 %
#27894
b10 &
b10 %
#27898
b1 &
b1 %
1#
#27902
b0 &
0#
b0 %
0$
#1098371
b101 !
1"
#1098374
b101 &
b101 %
1$
#1098375
0"
#1098378
b10000 &
b10000 %
#1098382
b1000 &
b1000 %
#1098386
b100 &
b100 %
#1098390
b10 &
b10 %
#1098394
b1 &
b1 %
1#
#1098398
b0 &
0#
b0 %
0$
#2042764
b1011 !
1"
#2042766
b1011 &
b1011 %
1$
#2042767
0"
#2042770
b100010 &
b100010 %
#2042774
b10001 &
b10001 %
#2042778
b110100 &
b110100 %
#2042782
b11010 &
b11010 %
#2042786
b1101 &
b1101 %
#2042790
b101000 &
b101000 %
#2042794
b10100 &
b10100 %
#2042798
b1010 &
b1010 %
#2042802
b101 &
b101 %
#2042806
b10000 &
b10000 %
#2042810
b1000 &
b1000 %
#2042814
b100 &
b100 %
#2042818
b10 &
b10 %
#2042822
b1 &
1#
b1 %
#2042826
b0 &
b0 %
0#
0$
#4500012
