# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version
# File: D:\Programs\FPGA\PLD\pld_ex1\pld_ex1.csv
# Generated on: Tue Oct 17 23:40:32 2017

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To
and1
and2
and3
and_out
dff_clk
dff_in
dff_out
or1
or2
or3
or_out
TDO
TCK
TMS
TDI
or4





































































