
*** Running vivado
    with args -log simon_game_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source simon_game_top.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source simon_game_top.tcl -notrace
Command: synth_design -top simon_game_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19156
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1637.125 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'simon_game_top' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/simon_game_top.vhd:17]
	Parameter output_size bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'rand_gen' declared at 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/rand_gen.vhd:5' bound to instance 'rand_gen_int' of component 'rand_gen' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/simon_game_top.vhd:82]
INFO: [Synth 8-638] synthesizing module 'rand_gen' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/rand_gen.vhd:18]
	Parameter input_size bound to: 8 - type: integer 
	Parameter output_size bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'seed' is read in the process but is not in the sensitivity list [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/rand_gen.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'rand_gen' (0#1) [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/rand_gen.vhd:18]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/debounce.vhd:5' bound to instance 'debounce_inst_0' of component 'debounce' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/simon_game_top.vhd:85]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/debounce.vhd:18]
	Parameter clk_freq bound to: 125000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (0#1) [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/debounce.vhd:18]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/debounce.vhd:5' bound to instance 'debounce_inst_1' of component 'debounce' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/simon_game_top.vhd:86]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/debounce.vhd:5' bound to instance 'debounce_inst_2' of component 'debounce' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/simon_game_top.vhd:87]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/debounce.vhd:5' bound to instance 'debounce_inst_3' of component 'debounce' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/simon_game_top.vhd:88]
	Parameter detect_type bound to: 2'b01 
INFO: [Synth 8-3491] module 'single_pulse_detector' declared at 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/single_pulse_detector.vhd:5' bound to instance 'pulse_inst_0' of component 'single_pulse_detector' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/simon_game_top.vhd:90]
INFO: [Synth 8-638] synthesizing module 'single_pulse_detector' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/single_pulse_detector.vhd:14]
	Parameter detect_type bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'single_pulse_detector' (0#1) [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/single_pulse_detector.vhd:14]
	Parameter detect_type bound to: 2'b01 
INFO: [Synth 8-3491] module 'single_pulse_detector' declared at 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/single_pulse_detector.vhd:5' bound to instance 'pulse_inst_1' of component 'single_pulse_detector' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/simon_game_top.vhd:92]
	Parameter detect_type bound to: 2'b01 
INFO: [Synth 8-3491] module 'single_pulse_detector' declared at 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/single_pulse_detector.vhd:5' bound to instance 'pulse_inst_2' of component 'single_pulse_detector' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/simon_game_top.vhd:94]
	Parameter detect_type bound to: 2'b01 
INFO: [Synth 8-3491] module 'single_pulse_detector' declared at 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/single_pulse_detector.vhd:5' bound to instance 'pulse_inst_3' of component 'single_pulse_detector' [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/simon_game_top.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'simon_game_top' (0#1) [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/sources_1/new/simon_game_top.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1637.125 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1637.125 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1637.125 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1637.125 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/constrs_1/new/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/constrs_1/new/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.srcs/constrs_1/new/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/simon_game_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/simon_game_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1702.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1702.902 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1702.902 ; gain = 65.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1702.902 ; gain = 65.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1702.902 ; gain = 65.777
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'simon_game_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                              000 |                              000
                  iSTATE |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
                 iSTATE4 |                              101 |                              110
                 iSTATE6 |                              110 |                              111
*
                 iSTATE3 |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'simon_game_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1702.902 ; gain = 65.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 34    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 22    
	   4 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 59    
	   5 Input    1 Bit        Muxes := 19    
	   8 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1702.902 ; gain = 65.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1702.902 ; gain = 65.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1710.770 ; gain = 73.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1710.770 ; gain = 73.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1710.770 ; gain = 73.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1710.770 ; gain = 73.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1710.770 ; gain = 73.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1710.770 ; gain = 73.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1710.770 ; gain = 73.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1710.770 ; gain = 73.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    74|
|3     |LUT1   |    32|
|4     |LUT2   |   185|
|5     |LUT3   |    28|
|6     |LUT4   |    74|
|7     |LUT5   |    61|
|8     |LUT6   |   194|
|9     |MUXF7  |    16|
|10    |MUXF8  |     7|
|11    |FDCE   |   338|
|12    |FDPE   |     4|
|13    |IBUF   |     5|
|14    |OBUF   |     7|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1710.770 ; gain = 73.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1710.770 ; gain = 7.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1710.770 ; gain = 73.645
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1710.770 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1715.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1a769077
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:43 . Memory (MB): peak = 1715.285 ; gain = 78.160
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cristian/ECE524/FPGA-ASIC-Design/FinalProject/FinalProject.runs/synth_1/simon_game_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file simon_game_top_utilization_synth.rpt -pb simon_game_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 10 15:55:21 2023...
