Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 29 16:34:47 2018
| Host         : asus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|      8 |            3 |
|     12 |            1 |
|     14 |            1 |
|    16+ |           14 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             252 |           53 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             140 |           17 |
| Yes          | No                    | No                     |             100 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             136 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                            Enable Signal                           |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count |
+------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|  clk_wiz_0_inst/out[0] |                                                                    | rst_IBUF                                                           |                1 |              4 |
|  clk_wiz_0_inst/out[1] |                                                                    |                                                                    |                1 |              6 |
|  clk_IBUF_BUFG         |                                                                    | mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_inter0                  |                1 |              8 |
|  clk_IBUF_BUFG         |                                                                    | mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_inter0                   |                1 |              8 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/Inst_Ps2Interface/shift_frame                  | mouse_ctrl_inst/MC1/Inst_Ps2Interface/reset_bit_count              |                2 |              8 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/Inst_Ps2Interface/right_down_reg               | mouse_ctrl_inst/MC1/x_overflow_i_1_n_0                             |                3 |             12 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_63clk_count[6]_i_2_n_0 | mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0 |                2 |             14 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/write_data_1                                   |                                                                    |                3 |             16 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/Inst_Ps2Interface/load_rx_data                 |                                                                    |                2 |             16 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/Inst_Ps2Interface/x_inc_reg[0]                 | mouse_ctrl_inst/MC1/x_inc[7]_i_1_n_0                               |                4 |             16 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/Inst_Ps2Interface/y_inc_reg[0]                 | mouse_ctrl_inst/MC1/y_inc[5]_i_1_n_0                               |                2 |             16 |
|  clk_wiz_0_inst/out[0] |                                                                    | vga_inst/pixel_cnt[9]_i_1_n_0                                      |                3 |             20 |
|  clk_wiz_0_inst/out[0] | vga_inst/line_cnt                                                  | vga_inst/line_cnt[9]_i_1_n_0                                       |                4 |             20 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/Inst_Ps2Interface/frame[9]_i_1_n_0             |                                                                    |                2 |             20 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_20us_count[10]_i_2_n_0 | mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0 |                3 |             22 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/x_new_reg_n_0                                  |                                                                    |                3 |             24 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/y_new_reg_n_0                                  |                                                                    |                3 |             24 |
|  clk_IBUF_BUFG         | mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_100us_count[0]_i_2_n_0 | mouse_ctrl_inst/MC1/Inst_Ps2Interface/clear                        |                4 |             28 |
|  clk_IBUF_BUFG         |                                                                    | mouse_ctrl_inst/MC1/reset_timeout_cnt                              |                4 |             48 |
|  clk_IBUF_BUFG         |                                                                    | mouse_ctrl_inst/MC1/reset_periodic_check_cnt                       |                7 |             52 |
|  clk_IBUF_BUFG         |                                                                    |                                                                    |               52 |            246 |
+------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+


