# RISC-V-SINGLE-CORE
 RISC V Singe Core RTL Design using Verilog 
