0.7
2020.2
May 22 2025
00:13:55
C:/Users/anand/Documents/PROG_FILES/MY_VERILOG_CODES/adder_subtractor/adder_subtractor.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/anand/Documents/PROG_FILES/MY_VERILOG_CODES/adder_subtractor/adder_subtractor.srcs/sim_1/new/tb_adder_subtractor.v,1763564069,verilog,,,,tb_adder_subtractor,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/anand/Documents/PROG_FILES/MY_VERILOG_CODES/adder_subtractor/adder_subtractor.srcs/sources_1/new/adder_subtractor_modules.v,1763564077,verilog,,C:/Users/anand/Documents/PROG_FILES/MY_VERILOG_CODES/adder_subtractor/adder_subtractor.srcs/sim_1/new/tb_adder_subtractor.v,,full_adder;full_subtractor;half_adder;half_subtractor,,,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
