{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738813623577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738813623578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 06 00:47:03 2025 " "Processing started: Thu Feb 06 00:47:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738813623578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738813623578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CaixaEletronico -c CaixaEletronico " "Command: quartus_map --read_settings_files=on --write_settings_files=off CaixaEletronico -c CaixaEletronico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738813623578 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "10 " "Parallel compilation is enabled and will use up to 10 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1738813623843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-Behavioral " "Found design unit 1: Reg-Behavioral" {  } { { "Reg.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/Reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738813629803 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/Reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738813629803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738813629803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caixaeletronico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caixaeletronico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CaixaEletronico-Behavioral " "Found design unit 1: CaixaEletronico-Behavioral" {  } { { "CaixaEletronico.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/CaixaEletronico.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738813629804 ""} { "Info" "ISGN_ENTITY_NAME" "1 CaixaEletronico " "Found entity 1: CaixaEletronico" {  } { { "CaixaEletronico.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/CaixaEletronico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738813629804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738813629804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_caixaeletronico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_caixaeletronico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_CaixaEletronico-testbench " "Found design unit 1: tb_CaixaEletronico-testbench" {  } { { "tb_CaixaEletronico.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/tb_CaixaEletronico.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738813629806 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_CaixaEletronico " "Found entity 1: tb_CaixaEletronico" {  } { { "tb_CaixaEletronico.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/tb_CaixaEletronico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738813629806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738813629806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memoria-Behavioral " "Found design unit 1: Memoria-Behavioral" {  } { { "Memoria.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/Memoria.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738813629807 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/Memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738813629807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738813629807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cadastro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cadastro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cadastro-Behavioral " "Found design unit 1: Cadastro-Behavioral" {  } { { "cadastro.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/cadastro.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738813629807 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cadastro " "Found entity 1: Cadastro" {  } { { "cadastro.vhd" "" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/cadastro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738813629807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738813629807 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CaixaEletronico " "Elaborating entity \"CaixaEletronico\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738813629825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:mem_inst " "Elaborating entity \"Memoria\" for hierarchy \"Memoria:mem_inst\"" {  } { { "CaixaEletronico.vhd" "mem_inst" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/CaixaEletronico.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738813629844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Memoria:mem_inst\|Reg:login_inst " "Elaborating entity \"Reg\" for hierarchy \"Memoria:mem_inst\|Reg:login_inst\"" {  } { { "Memoria.vhd" "login_inst" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/Memoria.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738813629844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Memoria:mem_inst\|Reg:saldo_inst " "Elaborating entity \"Reg\" for hierarchy \"Memoria:mem_inst\|Reg:saldo_inst\"" {  } { { "Memoria.vhd" "saldo_inst" { Text "C:/TrabalhoFinal---LABSD/CaixaEletronico/Memoria.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738813629845 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738813630321 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738813630600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738813630600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738813630633 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738813630633 ""} { "Info" "ICUT_CUT_TM_LCELLS" "172 " "Implemented 172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738813630633 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738813630633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738813630657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 06 00:47:10 2025 " "Processing ended: Thu Feb 06 00:47:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738813630657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738813630657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738813630657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738813630657 ""}
