<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\Gowin\RISCY\impl\gwsynthesis\RISCY.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\tangnano20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\Tang_nano_20K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jan 12 12:11:01 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8398</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8442</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>39</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>43</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>LCD_CLK</td>
<td>Base</td>
<td>30.030</td>
<td>33.300
<td>0.000</td>
<td>15.015</td>
<td></td>
<td></td>
<td>LCD_CLK LCD_CLK_d </td>
</tr>
<tr>
<td>3</td>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>30.303</td>
<td>33.000
<td>0.000</td>
<td>15.151</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>60.606</td>
<td>16.500
<td>0.000</td>
<td>30.303</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>90.909</td>
<td>11.000
<td>0.000</td>
<td>45.454</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>35.435(MHz)</td>
<td>23</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>LCD_CLK</td>
<td>33.300(MHz)</td>
<td>197.274(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LCD_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LCD_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.400</td>
<td>D1/PixelCtr_1_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[3]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>7.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.495</td>
<td>D1/PixelCtr_1_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[3]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>6.484</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.341</td>
<td>D1/PixelCtr_13_s0/Q</td>
<td>ppu_inst/objectPointer_5_s0/CE</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>4.329</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.341</td>
<td>D1/PixelCtr_13_s0/Q</td>
<td>ppu_inst/objectPointer_7_s0/CE</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>4.329</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.312</td>
<td>D1/PixelCtr_13_s0/Q</td>
<td>ppu_inst/objectPointer_6_s0/CE</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>4.301</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.312</td>
<td>D1/PixelCtr_13_s0/Q</td>
<td>ppu_inst/objectPointer_8_s0/CE</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>4.301</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.173</td>
<td>D1/PixelCtr_13_s0/Q</td>
<td>ppu_inst/objectPointer_1_s0/CE</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>4.162</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.173</td>
<td>D1/PixelCtr_13_s0/Q</td>
<td>ppu_inst/objectPointer_2_s0/CE</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>4.162</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.173</td>
<td>D1/PixelCtr_13_s0/Q</td>
<td>ppu_inst/objectPointer_3_s0/CE</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>4.162</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.173</td>
<td>D1/PixelCtr_13_s0/Q</td>
<td>ppu_inst/objectPointer_4_s0/CE</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>4.162</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.161</td>
<td>D1/LineCtr_2_s1/Q</td>
<td>ppu_inst/objectPointer_8_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>4.150</td>
</tr>
<tr>
<td>12</td>
<td>0.048</td>
<td>D1/PixelCtr_1_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[6]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>3.941</td>
</tr>
<tr>
<td>13</td>
<td>0.075</td>
<td>D1/LineCtr_2_s1/Q</td>
<td>ppu_inst/objectPointer_7_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>3.914</td>
</tr>
<tr>
<td>14</td>
<td>0.168</td>
<td>D1/LineCtr_2_s1/Q</td>
<td>ppu_inst/objectPointer_6_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>3.821</td>
</tr>
<tr>
<td>15</td>
<td>0.168</td>
<td>D1/PixelCtr_13_s0/Q</td>
<td>ppu_inst/objectPointer_0_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>3.820</td>
</tr>
<tr>
<td>16</td>
<td>0.328</td>
<td>D1/PixelCtr_13_s0/Q</td>
<td>ppu_inst/buffer_counter_1_s1/CE</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>3.661</td>
</tr>
<tr>
<td>17</td>
<td>0.338</td>
<td>D1/LineCtr_2_s1/Q</td>
<td>ppu_inst/objectPointer_5_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>3.651</td>
</tr>
<tr>
<td>18</td>
<td>0.359</td>
<td>D1/PixelCtr_13_s0/Q</td>
<td>ppu_inst/cur_sprite_buf_0_s1/CE</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>3.630</td>
</tr>
<tr>
<td>19</td>
<td>0.359</td>
<td>D1/PixelCtr_13_s0/Q</td>
<td>ppu_inst/cur_sprite_buf_1_s1/CE</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>3.630</td>
</tr>
<tr>
<td>20</td>
<td>0.359</td>
<td>D1/PixelCtr_13_s0/Q</td>
<td>ppu_inst/cur_sprite_buf_2_s1/CE</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>3.630</td>
</tr>
<tr>
<td>21</td>
<td>0.359</td>
<td>D1/PixelCtr_13_s0/Q</td>
<td>ppu_inst/cur_sprite_buf_3_s1/CE</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>3.630</td>
</tr>
<tr>
<td>22</td>
<td>0.359</td>
<td>D1/PixelCtr_13_s0/Q</td>
<td>ppu_inst/cur_sprite_buf_4_s1/CE</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>3.630</td>
</tr>
<tr>
<td>23</td>
<td>0.440</td>
<td>D1/PixelCtr_1_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[6]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>3.549</td>
</tr>
<tr>
<td>24</td>
<td>0.493</td>
<td>D1/PixelCtr_13_s0/Q</td>
<td>ppu_inst/hblank_s5/D</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>3.496</td>
</tr>
<tr>
<td>25</td>
<td>0.601</td>
<td>D1/PixelCtr_1_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[8]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>1.001</td>
<td>-3.058</td>
<td>3.389</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.458</td>
<td>D1/LineCtr_8_s1/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[12]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>0.766</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.426</td>
<td>D1/LineCtr_4_s1/Q</td>
<td>ppu_inst/spritePointer_4_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>0.691</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.351</td>
<td>D1/LineCtr_5_s1/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[9]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>0.873</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.336</td>
<td>D1/LineCtr_5_s1/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[9]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>0.888</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.335</td>
<td>D1/LineCtr_7_s1/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[11]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>0.889</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.333</td>
<td>D1/LineCtr_6_s1/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[10]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>0.891</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.333</td>
<td>D1/LineCtr_6_s1/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[10]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>0.891</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.321</td>
<td>D1/LineCtr_9_s1/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[13]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>0.903</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.310</td>
<td>D1/LineCtr_7_s1/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[11]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>0.914</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.288</td>
<td>D1/LineCtr_1_s1/Q</td>
<td>ppu_inst/spritePointer_1_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>0.829</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.288</td>
<td>D1/LineCtr_2_s1/Q</td>
<td>ppu_inst/spritePointer_2_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>0.829</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.278</td>
<td>D1/LineCtr_3_s1/Q</td>
<td>ppu_inst/spritePointer_3_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>0.839</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.260</td>
<td>D1/PixelCtr_3_s0/Q</td>
<td>ppu_inst/spritePointer_0_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>0.857</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.183</td>
<td>D1/LineCtr_8_s1/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[12]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>1.041</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.182</td>
<td>D1/LineCtr_9_s1/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[13]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>1.042</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.978</td>
<td>D1/PixelCtr_5_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[4]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>1.246</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.950</td>
<td>D1/PixelCtr_5_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[4]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>1.273</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.868</td>
<td>D1/PixelCtr_6_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[5]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>1.356</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.826</td>
<td>D1/PixelCtr_8_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[7]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>1.398</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.825</td>
<td>D1/PixelCtr_6_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[5]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>1.398</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.823</td>
<td>D1/PixelCtr_9_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[8]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>1.401</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.811</td>
<td>D1/PixelCtr_8_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[7]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>1.413</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.797</td>
<td>D1/PixelCtr_9_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[8]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>1.427</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.730</td>
<td>D1/PixelCtr_7_s0/Q</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[6]</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>1.494</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.526</td>
<td>D1/LineCtr_4_s1/Q</td>
<td>ppu_inst/objectPointer_4_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.072</td>
<td>1.591</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_3_s1/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_4_s1/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_8_s1/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_10_s1/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_11_s1/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_12_s1/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_13_s1/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_13_s0/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-3.884</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>3.058</td>
<td>1.757</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_31_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>2</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>3</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>4</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>5</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>6</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>7</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>8</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>9</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>10</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>11</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/subCounter_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>12</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>13</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>14</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>15</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>16</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>17</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>18</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>19</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>20</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>21</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>22</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>23</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_11_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>24</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_12_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>25</td>
<td>1.212</td>
<td>reset_s2/Q</td>
<td>counter1mhz/counter_13_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>13.252</td>
<td>14.252</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>LCD_CLK</td>
<td>D1/PixelCtr_12_s0</td>
</tr>
<tr>
<td>2</td>
<td>13.252</td>
<td>14.252</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>LCD_CLK</td>
<td>D1/PixelCtr_11_s0</td>
</tr>
<tr>
<td>3</td>
<td>13.252</td>
<td>14.252</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>LCD_CLK</td>
<td>D1/PixelCtr_10_s0</td>
</tr>
<tr>
<td>4</td>
<td>13.252</td>
<td>14.252</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>LCD_CLK</td>
<td>D1/PixelCtr_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>13.252</td>
<td>14.252</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>LCD_CLK</td>
<td>D1/PixelCtr_8_s0</td>
</tr>
<tr>
<td>6</td>
<td>13.252</td>
<td>14.252</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>LCD_CLK</td>
<td>D1/PixelCtr_7_s0</td>
</tr>
<tr>
<td>7</td>
<td>13.252</td>
<td>14.252</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>LCD_CLK</td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td>8</td>
<td>13.252</td>
<td>14.252</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>LCD_CLK</td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td>9</td>
<td>13.252</td>
<td>14.252</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>LCD_CLK</td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td>10</td>
<td>13.252</td>
<td>14.252</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>LCD_CLK</td>
<td>D1/LineCtr_1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>490.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R33C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/Q</td>
</tr>
<tr>
<td>483.910</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][B]</td>
<td>ppu_inst/xcursor_next_1_s/I0</td>
</tr>
<tr>
<td>484.480</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C13[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_1_s/COUT</td>
</tr>
<tr>
<td>484.480</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C13[1][A]</td>
<td>ppu_inst/xcursor_next_2_s/CIN</td>
</tr>
<tr>
<td>484.516</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C13[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_2_s/COUT</td>
</tr>
<tr>
<td>484.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[1][B]</td>
<td>ppu_inst/xcursor_next_3_s/CIN</td>
</tr>
<tr>
<td>484.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_3_s/COUT</td>
</tr>
<tr>
<td>484.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[2][A]</td>
<td>ppu_inst/xcursor_next_4_s1/CIN</td>
</tr>
<tr>
<td>485.021</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C13[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_4_s1/SUM</td>
</tr>
<tr>
<td>490.141</td>
<td>5.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td>486.741</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 15.026%; route: 6.047, 81.834%; tC2Q: 0.232, 3.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>489.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R33C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/Q</td>
</tr>
<tr>
<td>483.910</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][B]</td>
<td>ppu_inst/xcursor_next_1_s/I0</td>
</tr>
<tr>
<td>484.480</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C13[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_1_s/COUT</td>
</tr>
<tr>
<td>484.480</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C13[1][A]</td>
<td>ppu_inst/xcursor_next_2_s/CIN</td>
</tr>
<tr>
<td>484.516</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C13[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_2_s/COUT</td>
</tr>
<tr>
<td>484.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[1][B]</td>
<td>ppu_inst/xcursor_next_3_s/CIN</td>
</tr>
<tr>
<td>484.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_3_s/COUT</td>
</tr>
<tr>
<td>484.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[2][A]</td>
<td>ppu_inst/xcursor_next_4_s1/CIN</td>
</tr>
<tr>
<td>485.021</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C13[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_4_s1/SUM</td>
</tr>
<tr>
<td>489.235</td>
<td>4.215</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td>486.741</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 17.125%; route: 5.142, 79.297%; tC2Q: 0.232, 3.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>487.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C19[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/Q</td>
</tr>
<tr>
<td>483.238</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[3][A]</td>
<td>D1/LCD_HYNC_d_s2/I3</td>
</tr>
<tr>
<td>483.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C19[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HYNC_d_s2/F</td>
</tr>
<tr>
<td>484.463</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>ppu_inst/n17379_s1/I3</td>
</tr>
<tr>
<td>484.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s1/F</td>
</tr>
<tr>
<td>485.537</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[1][B]</td>
<td>ppu_inst/n17379_s5/I2</td>
</tr>
<tr>
<td>485.999</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C7[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s5/F</td>
</tr>
<tr>
<td>486.173</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[3][B]</td>
<td>ppu_inst/objectPointer_8_s3/I0</td>
</tr>
<tr>
<td>486.722</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C8[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/objectPointer_8_s3/F</td>
</tr>
<tr>
<td>487.081</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[1][A]</td>
<td>ppu_inst/objectPointer_5_s0/CLK</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_5_s0</td>
</tr>
<tr>
<td>486.740</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C7[1][A]</td>
<td>ppu_inst/objectPointer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.937, 44.740%; route: 2.160, 49.901%; tC2Q: 0.232, 5.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>487.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C19[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/Q</td>
</tr>
<tr>
<td>483.238</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[3][A]</td>
<td>D1/LCD_HYNC_d_s2/I3</td>
</tr>
<tr>
<td>483.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C19[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HYNC_d_s2/F</td>
</tr>
<tr>
<td>484.463</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>ppu_inst/n17379_s1/I3</td>
</tr>
<tr>
<td>484.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s1/F</td>
</tr>
<tr>
<td>485.537</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[1][B]</td>
<td>ppu_inst/n17379_s5/I2</td>
</tr>
<tr>
<td>485.999</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C7[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s5/F</td>
</tr>
<tr>
<td>486.173</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[3][B]</td>
<td>ppu_inst/objectPointer_8_s3/I0</td>
</tr>
<tr>
<td>486.722</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C8[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/objectPointer_8_s3/F</td>
</tr>
<tr>
<td>487.081</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[1][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[1][B]</td>
<td>ppu_inst/objectPointer_7_s0/CLK</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_7_s0</td>
</tr>
<tr>
<td>486.740</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C7[1][B]</td>
<td>ppu_inst/objectPointer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.937, 44.740%; route: 2.160, 49.901%; tC2Q: 0.232, 5.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>487.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C19[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/Q</td>
</tr>
<tr>
<td>483.238</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[3][A]</td>
<td>D1/LCD_HYNC_d_s2/I3</td>
</tr>
<tr>
<td>483.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C19[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HYNC_d_s2/F</td>
</tr>
<tr>
<td>484.463</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>ppu_inst/n17379_s1/I3</td>
</tr>
<tr>
<td>484.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s1/F</td>
</tr>
<tr>
<td>485.537</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[1][B]</td>
<td>ppu_inst/n17379_s5/I2</td>
</tr>
<tr>
<td>485.999</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C7[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s5/F</td>
</tr>
<tr>
<td>486.173</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[3][B]</td>
<td>ppu_inst/objectPointer_8_s3/I0</td>
</tr>
<tr>
<td>486.722</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C8[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/objectPointer_8_s3/F</td>
</tr>
<tr>
<td>487.052</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[2][A]</td>
<td>ppu_inst/objectPointer_6_s0/CLK</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_6_s0</td>
</tr>
<tr>
<td>486.740</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C8[2][A]</td>
<td>ppu_inst/objectPointer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.937, 45.034%; route: 2.132, 49.572%; tC2Q: 0.232, 5.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>487.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C19[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/Q</td>
</tr>
<tr>
<td>483.238</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[3][A]</td>
<td>D1/LCD_HYNC_d_s2/I3</td>
</tr>
<tr>
<td>483.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C19[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HYNC_d_s2/F</td>
</tr>
<tr>
<td>484.463</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>ppu_inst/n17379_s1/I3</td>
</tr>
<tr>
<td>484.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s1/F</td>
</tr>
<tr>
<td>485.537</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[1][B]</td>
<td>ppu_inst/n17379_s5/I2</td>
</tr>
<tr>
<td>485.999</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C7[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s5/F</td>
</tr>
<tr>
<td>486.173</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[3][B]</td>
<td>ppu_inst/objectPointer_8_s3/I0</td>
</tr>
<tr>
<td>486.722</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C8[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/objectPointer_8_s3/F</td>
</tr>
<tr>
<td>487.052</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[2][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[2][B]</td>
<td>ppu_inst/objectPointer_8_s0/CLK</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_8_s0</td>
</tr>
<tr>
<td>486.740</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C8[2][B]</td>
<td>ppu_inst/objectPointer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.937, 45.034%; route: 2.132, 49.572%; tC2Q: 0.232, 5.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>486.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C19[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/Q</td>
</tr>
<tr>
<td>483.238</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[3][A]</td>
<td>D1/LCD_HYNC_d_s2/I3</td>
</tr>
<tr>
<td>483.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C19[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HYNC_d_s2/F</td>
</tr>
<tr>
<td>484.463</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>ppu_inst/n17379_s1/I3</td>
</tr>
<tr>
<td>484.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s1/F</td>
</tr>
<tr>
<td>485.537</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[1][B]</td>
<td>ppu_inst/n17379_s5/I2</td>
</tr>
<tr>
<td>485.999</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C7[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s5/F</td>
</tr>
<tr>
<td>486.173</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[3][B]</td>
<td>ppu_inst/objectPointer_8_s3/I0</td>
</tr>
<tr>
<td>486.722</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C8[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/objectPointer_8_s3/F</td>
</tr>
<tr>
<td>486.913</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][A]</td>
<td>ppu_inst/objectPointer_1_s0/CLK</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_1_s0</td>
</tr>
<tr>
<td>486.740</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C9[1][A]</td>
<td>ppu_inst/objectPointer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.937, 46.541%; route: 1.993, 47.885%; tC2Q: 0.232, 5.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>486.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C19[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/Q</td>
</tr>
<tr>
<td>483.238</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[3][A]</td>
<td>D1/LCD_HYNC_d_s2/I3</td>
</tr>
<tr>
<td>483.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C19[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HYNC_d_s2/F</td>
</tr>
<tr>
<td>484.463</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>ppu_inst/n17379_s1/I3</td>
</tr>
<tr>
<td>484.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s1/F</td>
</tr>
<tr>
<td>485.537</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[1][B]</td>
<td>ppu_inst/n17379_s5/I2</td>
</tr>
<tr>
<td>485.999</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C7[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s5/F</td>
</tr>
<tr>
<td>486.173</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[3][B]</td>
<td>ppu_inst/objectPointer_8_s3/I0</td>
</tr>
<tr>
<td>486.722</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C8[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/objectPointer_8_s3/F</td>
</tr>
<tr>
<td>486.913</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[2][A]</td>
<td>ppu_inst/objectPointer_2_s0/CLK</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_2_s0</td>
</tr>
<tr>
<td>486.740</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C9[2][A]</td>
<td>ppu_inst/objectPointer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.937, 46.541%; route: 1.993, 47.885%; tC2Q: 0.232, 5.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>486.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C19[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/Q</td>
</tr>
<tr>
<td>483.238</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[3][A]</td>
<td>D1/LCD_HYNC_d_s2/I3</td>
</tr>
<tr>
<td>483.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C19[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HYNC_d_s2/F</td>
</tr>
<tr>
<td>484.463</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>ppu_inst/n17379_s1/I3</td>
</tr>
<tr>
<td>484.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s1/F</td>
</tr>
<tr>
<td>485.537</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[1][B]</td>
<td>ppu_inst/n17379_s5/I2</td>
</tr>
<tr>
<td>485.999</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C7[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s5/F</td>
</tr>
<tr>
<td>486.173</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[3][B]</td>
<td>ppu_inst/objectPointer_8_s3/I0</td>
</tr>
<tr>
<td>486.722</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C8[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/objectPointer_8_s3/F</td>
</tr>
<tr>
<td>486.913</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][B]</td>
<td>ppu_inst/objectPointer_3_s0/CLK</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_3_s0</td>
</tr>
<tr>
<td>486.740</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C9[1][B]</td>
<td>ppu_inst/objectPointer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.937, 46.541%; route: 1.993, 47.885%; tC2Q: 0.232, 5.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>486.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C19[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/Q</td>
</tr>
<tr>
<td>483.238</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[3][A]</td>
<td>D1/LCD_HYNC_d_s2/I3</td>
</tr>
<tr>
<td>483.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C19[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HYNC_d_s2/F</td>
</tr>
<tr>
<td>484.463</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>ppu_inst/n17379_s1/I3</td>
</tr>
<tr>
<td>484.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s1/F</td>
</tr>
<tr>
<td>485.537</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[1][B]</td>
<td>ppu_inst/n17379_s5/I2</td>
</tr>
<tr>
<td>485.999</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C7[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s5/F</td>
</tr>
<tr>
<td>486.173</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C8[3][B]</td>
<td>ppu_inst/objectPointer_8_s3/I0</td>
</tr>
<tr>
<td>486.722</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R29C8[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/objectPointer_8_s3/F</td>
</tr>
<tr>
<td>486.913</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td>ppu_inst/objectPointer_4_s0/CLK</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_4_s0</td>
</tr>
<tr>
<td>486.740</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C9[2][B]</td>
<td>ppu_inst/objectPointer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.937, 46.541%; route: 1.993, 47.885%; tC2Q: 0.232, 5.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>486.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[1][B]</td>
<td>D1/LineCtr_2_s1/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R31C9[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_2_s1/Q</td>
</tr>
<tr>
<td>483.670</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[0][B]</td>
<td>ppu_inst/n17402_s/I0</td>
</tr>
<tr>
<td>484.219</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C6[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17402_s/COUT</td>
</tr>
<tr>
<td>484.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C6[1][A]</td>
<td>ppu_inst/n17401_s/CIN</td>
</tr>
<tr>
<td>484.254</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C6[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17401_s/COUT</td>
</tr>
<tr>
<td>484.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[1][B]</td>
<td>ppu_inst/n17400_s/CIN</td>
</tr>
<tr>
<td>484.290</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17400_s/COUT</td>
</tr>
<tr>
<td>484.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[2][A]</td>
<td>ppu_inst/n17399_s/CIN</td>
</tr>
<tr>
<td>484.325</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17399_s/COUT</td>
</tr>
<tr>
<td>484.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[2][B]</td>
<td>ppu_inst/n17398_s/CIN</td>
</tr>
<tr>
<td>484.360</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17398_s/COUT</td>
</tr>
<tr>
<td>484.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C7[0][A]</td>
<td>ppu_inst/n17397_s/CIN</td>
</tr>
<tr>
<td>484.830</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C7[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17397_s/SUM</td>
</tr>
<tr>
<td>485.486</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C8[1][A]</td>
<td>ppu_inst/n17447_s/I1</td>
</tr>
<tr>
<td>485.857</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C8[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17447_s/COUT</td>
</tr>
<tr>
<td>485.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C8[1][B]</td>
<td>ppu_inst/n17446_s/CIN</td>
</tr>
<tr>
<td>486.327</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C8[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17446_s/SUM</td>
</tr>
<tr>
<td>486.331</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C8[2][B]</td>
<td>ppu_inst/n17624_s3/I0</td>
</tr>
<tr>
<td>486.901</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C8[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17624_s3/F</td>
</tr>
<tr>
<td>486.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[2][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[2][B]</td>
<td>ppu_inst/objectPointer_8_s0/CLK</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_8_s0</td>
</tr>
<tr>
<td>486.740</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C8[2][B]</td>
<td>ppu_inst/objectPointer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.571, 61.949%; route: 1.347, 32.460%; tC2Q: 0.232, 5.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>486.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R33C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/Q</td>
</tr>
<tr>
<td>483.910</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][B]</td>
<td>ppu_inst/xcursor_next_1_s/I0</td>
</tr>
<tr>
<td>484.480</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C13[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_1_s/COUT</td>
</tr>
<tr>
<td>484.480</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C13[1][A]</td>
<td>ppu_inst/xcursor_next_2_s/CIN</td>
</tr>
<tr>
<td>484.516</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C13[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_2_s/COUT</td>
</tr>
<tr>
<td>484.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[1][B]</td>
<td>ppu_inst/xcursor_next_3_s/CIN</td>
</tr>
<tr>
<td>484.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_3_s/COUT</td>
</tr>
<tr>
<td>484.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[2][A]</td>
<td>ppu_inst/xcursor_next_4_s1/CIN</td>
</tr>
<tr>
<td>484.586</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_4_s1/COUT</td>
</tr>
<tr>
<td>484.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[2][B]</td>
<td>ppu_inst/xcursor_next_5_s1/CIN</td>
</tr>
<tr>
<td>484.621</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_5_s1/COUT</td>
</tr>
<tr>
<td>484.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C14[0][A]</td>
<td>ppu_inst/xcursor_next_6_s1/CIN</td>
</tr>
<tr>
<td>484.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_6_s1/COUT</td>
</tr>
<tr>
<td>484.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C14[0][B]</td>
<td>ppu_inst/xcursor_next_7_s1/CIN</td>
</tr>
<tr>
<td>485.126</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C14[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_7_s1/SUM</td>
</tr>
<tr>
<td>486.693</td>
<td>1.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td>486.741</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.216, 30.851%; route: 2.493, 63.263%; tC2Q: 0.232, 5.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>486.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[1][B]</td>
<td>D1/LineCtr_2_s1/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R31C9[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_2_s1/Q</td>
</tr>
<tr>
<td>483.670</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[0][B]</td>
<td>ppu_inst/n17402_s/I0</td>
</tr>
<tr>
<td>484.219</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C6[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17402_s/COUT</td>
</tr>
<tr>
<td>484.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C6[1][A]</td>
<td>ppu_inst/n17401_s/CIN</td>
</tr>
<tr>
<td>484.254</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C6[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17401_s/COUT</td>
</tr>
<tr>
<td>484.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[1][B]</td>
<td>ppu_inst/n17400_s/CIN</td>
</tr>
<tr>
<td>484.290</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17400_s/COUT</td>
</tr>
<tr>
<td>484.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[2][A]</td>
<td>ppu_inst/n17399_s/CIN</td>
</tr>
<tr>
<td>484.325</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17399_s/COUT</td>
</tr>
<tr>
<td>484.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[2][B]</td>
<td>ppu_inst/n17398_s/CIN</td>
</tr>
<tr>
<td>484.795</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17398_s/SUM</td>
</tr>
<tr>
<td>485.192</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C8[0][B]</td>
<td>ppu_inst/n17448_s/I1</td>
</tr>
<tr>
<td>485.563</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C8[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17448_s/COUT</td>
</tr>
<tr>
<td>485.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C8[1][A]</td>
<td>ppu_inst/n17447_s/CIN</td>
</tr>
<tr>
<td>486.033</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C8[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17447_s/SUM</td>
</tr>
<tr>
<td>486.203</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C7[1][B]</td>
<td>ppu_inst/n17625_s2/I0</td>
</tr>
<tr>
<td>486.665</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C7[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17625_s2/F</td>
</tr>
<tr>
<td>486.665</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[1][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[1][B]</td>
<td>ppu_inst/objectPointer_7_s0/CLK</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_7_s0</td>
</tr>
<tr>
<td>486.740</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C7[1][B]</td>
<td>ppu_inst/objectPointer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.428, 62.027%; route: 1.254, 32.045%; tC2Q: 0.232, 5.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>486.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[1][B]</td>
<td>D1/LineCtr_2_s1/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R31C9[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_2_s1/Q</td>
</tr>
<tr>
<td>483.670</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[0][B]</td>
<td>ppu_inst/n17402_s/I0</td>
</tr>
<tr>
<td>484.219</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C6[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17402_s/COUT</td>
</tr>
<tr>
<td>484.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C6[1][A]</td>
<td>ppu_inst/n17401_s/CIN</td>
</tr>
<tr>
<td>484.254</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C6[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17401_s/COUT</td>
</tr>
<tr>
<td>484.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[1][B]</td>
<td>ppu_inst/n17400_s/CIN</td>
</tr>
<tr>
<td>484.290</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17400_s/COUT</td>
</tr>
<tr>
<td>484.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[2][A]</td>
<td>ppu_inst/n17399_s/CIN</td>
</tr>
<tr>
<td>484.760</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17399_s/SUM</td>
</tr>
<tr>
<td>485.156</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C8[0][A]</td>
<td>ppu_inst/n17449_s/I1</td>
</tr>
<tr>
<td>485.527</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C8[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17449_s/COUT</td>
</tr>
<tr>
<td>485.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C8[0][B]</td>
<td>ppu_inst/n17448_s/CIN</td>
</tr>
<tr>
<td>485.997</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C8[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17448_s/SUM</td>
</tr>
<tr>
<td>486.002</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C8[2][A]</td>
<td>ppu_inst/n17626_s2/I0</td>
</tr>
<tr>
<td>486.572</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C8[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17626_s2/F</td>
</tr>
<tr>
<td>486.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[2][A]</td>
<td>ppu_inst/objectPointer_6_s0/CLK</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_6_s0</td>
</tr>
<tr>
<td>486.740</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C8[2][A]</td>
<td>ppu_inst/objectPointer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.500, 65.446%; route: 1.088, 28.481%; tC2Q: 0.232, 6.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>486.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C19[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/Q</td>
</tr>
<tr>
<td>483.238</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[3][A]</td>
<td>D1/LCD_HYNC_d_s2/I3</td>
</tr>
<tr>
<td>483.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C19[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HYNC_d_s2/F</td>
</tr>
<tr>
<td>484.463</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>ppu_inst/n17379_s1/I3</td>
</tr>
<tr>
<td>484.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s1/F</td>
</tr>
<tr>
<td>485.537</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[1][B]</td>
<td>ppu_inst/n17379_s5/I2</td>
</tr>
<tr>
<td>485.999</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C7[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s5/F</td>
</tr>
<tr>
<td>486.002</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[1][A]</td>
<td>ppu_inst/n17674_s0/I0</td>
</tr>
<tr>
<td>486.572</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C7[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17674_s0/F</td>
</tr>
<tr>
<td>486.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[1][A]</td>
<td>ppu_inst/objectPointer_0_s0/CLK</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_0_s0</td>
</tr>
<tr>
<td>486.740</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C7[1][A]</td>
<td>ppu_inst/objectPointer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.958, 51.250%; route: 1.630, 42.677%; tC2Q: 0.232, 6.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>486.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/buffer_counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C19[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/Q</td>
</tr>
<tr>
<td>483.238</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[3][A]</td>
<td>D1/LCD_HYNC_d_s2/I3</td>
</tr>
<tr>
<td>483.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C19[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HYNC_d_s2/F</td>
</tr>
<tr>
<td>484.463</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>ppu_inst/n17379_s1/I3</td>
</tr>
<tr>
<td>484.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s1/F</td>
</tr>
<tr>
<td>485.698</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[2][B]</td>
<td>ppu_inst/buffer_counter_8_s5/I2</td>
</tr>
<tr>
<td>486.268</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C7[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/buffer_counter_8_s5/F</td>
</tr>
<tr>
<td>486.413</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/buffer_counter_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[2][A]</td>
<td>ppu_inst/buffer_counter_1_s1/CLK</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/buffer_counter_1_s1</td>
</tr>
<tr>
<td>486.740</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C7[2][A]</td>
<td>ppu_inst/buffer_counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.496, 40.861%; route: 1.933, 52.802%; tC2Q: 0.232, 6.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>486.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[1][B]</td>
<td>D1/LineCtr_2_s1/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R31C9[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_2_s1/Q</td>
</tr>
<tr>
<td>483.670</td>
<td>0.687</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[0][B]</td>
<td>ppu_inst/n17402_s/I0</td>
</tr>
<tr>
<td>484.219</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C6[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17402_s/COUT</td>
</tr>
<tr>
<td>484.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C6[1][A]</td>
<td>ppu_inst/n17401_s/CIN</td>
</tr>
<tr>
<td>484.254</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C6[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17401_s/COUT</td>
</tr>
<tr>
<td>484.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[1][B]</td>
<td>ppu_inst/n17400_s/CIN</td>
</tr>
<tr>
<td>484.290</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17400_s/COUT</td>
</tr>
<tr>
<td>484.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C6[2][A]</td>
<td>ppu_inst/n17399_s/CIN</td>
</tr>
<tr>
<td>484.760</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C6[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17399_s/SUM</td>
</tr>
<tr>
<td>485.156</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C8[0][A]</td>
<td>ppu_inst/n17449_s/I1</td>
</tr>
<tr>
<td>485.527</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C8[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17449_s/SUM</td>
</tr>
<tr>
<td>485.941</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C7[1][A]</td>
<td>ppu_inst/n17627_s2/I0</td>
</tr>
<tr>
<td>486.403</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C7[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17627_s2/F</td>
</tr>
<tr>
<td>486.403</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[1][A]</td>
<td>ppu_inst/objectPointer_5_s0/CLK</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_5_s0</td>
</tr>
<tr>
<td>486.740</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C7[1][A]</td>
<td>ppu_inst/objectPointer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.922, 52.650%; route: 1.497, 40.996%; tC2Q: 0.232, 6.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>486.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/cur_sprite_buf_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C19[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/Q</td>
</tr>
<tr>
<td>483.238</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[3][A]</td>
<td>D1/LCD_HYNC_d_s2/I3</td>
</tr>
<tr>
<td>483.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C19[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HYNC_d_s2/F</td>
</tr>
<tr>
<td>484.463</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>ppu_inst/n17379_s1/I3</td>
</tr>
<tr>
<td>484.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s1/F</td>
</tr>
<tr>
<td>485.676</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C9[3][B]</td>
<td>ppu_inst/cur_sprite_buf_4_s4/I2</td>
</tr>
<tr>
<td>486.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C9[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/cur_sprite_buf_4_s4/F</td>
</tr>
<tr>
<td>486.381</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C9[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/cur_sprite_buf_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C9[0][A]</td>
<td>ppu_inst/cur_sprite_buf_0_s1/CLK</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/cur_sprite_buf_0_s1</td>
</tr>
<tr>
<td>486.740</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C9[0][A]</td>
<td>ppu_inst/cur_sprite_buf_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 40.634%; route: 1.923, 52.975%; tC2Q: 0.232, 6.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>486.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/cur_sprite_buf_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C19[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/Q</td>
</tr>
<tr>
<td>483.238</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[3][A]</td>
<td>D1/LCD_HYNC_d_s2/I3</td>
</tr>
<tr>
<td>483.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C19[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HYNC_d_s2/F</td>
</tr>
<tr>
<td>484.463</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>ppu_inst/n17379_s1/I3</td>
</tr>
<tr>
<td>484.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s1/F</td>
</tr>
<tr>
<td>485.676</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C9[3][B]</td>
<td>ppu_inst/cur_sprite_buf_4_s4/I2</td>
</tr>
<tr>
<td>486.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C9[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/cur_sprite_buf_4_s4/F</td>
</tr>
<tr>
<td>486.381</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C9[0][B]</td>
<td style=" font-weight:bold;">ppu_inst/cur_sprite_buf_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C9[0][B]</td>
<td>ppu_inst/cur_sprite_buf_1_s1/CLK</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/cur_sprite_buf_1_s1</td>
</tr>
<tr>
<td>486.740</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C9[0][B]</td>
<td>ppu_inst/cur_sprite_buf_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 40.634%; route: 1.923, 52.975%; tC2Q: 0.232, 6.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>486.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/cur_sprite_buf_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C19[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/Q</td>
</tr>
<tr>
<td>483.238</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[3][A]</td>
<td>D1/LCD_HYNC_d_s2/I3</td>
</tr>
<tr>
<td>483.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C19[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HYNC_d_s2/F</td>
</tr>
<tr>
<td>484.463</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>ppu_inst/n17379_s1/I3</td>
</tr>
<tr>
<td>484.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s1/F</td>
</tr>
<tr>
<td>485.676</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C9[3][B]</td>
<td>ppu_inst/cur_sprite_buf_4_s4/I2</td>
</tr>
<tr>
<td>486.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C9[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/cur_sprite_buf_4_s4/F</td>
</tr>
<tr>
<td>486.381</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C9[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/cur_sprite_buf_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C9[1][A]</td>
<td>ppu_inst/cur_sprite_buf_2_s1/CLK</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/cur_sprite_buf_2_s1</td>
</tr>
<tr>
<td>486.740</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C9[1][A]</td>
<td>ppu_inst/cur_sprite_buf_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 40.634%; route: 1.923, 52.975%; tC2Q: 0.232, 6.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>486.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/cur_sprite_buf_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C19[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/Q</td>
</tr>
<tr>
<td>483.238</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[3][A]</td>
<td>D1/LCD_HYNC_d_s2/I3</td>
</tr>
<tr>
<td>483.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C19[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HYNC_d_s2/F</td>
</tr>
<tr>
<td>484.463</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>ppu_inst/n17379_s1/I3</td>
</tr>
<tr>
<td>484.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s1/F</td>
</tr>
<tr>
<td>485.676</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C9[3][B]</td>
<td>ppu_inst/cur_sprite_buf_4_s4/I2</td>
</tr>
<tr>
<td>486.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C9[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/cur_sprite_buf_4_s4/F</td>
</tr>
<tr>
<td>486.381</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C9[1][B]</td>
<td style=" font-weight:bold;">ppu_inst/cur_sprite_buf_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C9[1][B]</td>
<td>ppu_inst/cur_sprite_buf_3_s1/CLK</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/cur_sprite_buf_3_s1</td>
</tr>
<tr>
<td>486.740</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C9[1][B]</td>
<td>ppu_inst/cur_sprite_buf_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 40.634%; route: 1.923, 52.975%; tC2Q: 0.232, 6.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>486.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/cur_sprite_buf_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C19[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/Q</td>
</tr>
<tr>
<td>483.238</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[3][A]</td>
<td>D1/LCD_HYNC_d_s2/I3</td>
</tr>
<tr>
<td>483.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C19[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HYNC_d_s2/F</td>
</tr>
<tr>
<td>484.463</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>ppu_inst/n17379_s1/I3</td>
</tr>
<tr>
<td>484.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s1/F</td>
</tr>
<tr>
<td>485.676</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C9[3][B]</td>
<td>ppu_inst/cur_sprite_buf_4_s4/I2</td>
</tr>
<tr>
<td>486.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R30C9[3][B]</td>
<td style=" background: #97FFFF;">ppu_inst/cur_sprite_buf_4_s4/F</td>
</tr>
<tr>
<td>486.381</td>
<td>0.156</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C9[2][A]</td>
<td style=" font-weight:bold;">ppu_inst/cur_sprite_buf_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C9[2][A]</td>
<td>ppu_inst/cur_sprite_buf_4_s1/CLK</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/cur_sprite_buf_4_s1</td>
</tr>
<tr>
<td>486.740</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C9[2][A]</td>
<td>ppu_inst/cur_sprite_buf_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 40.634%; route: 1.923, 52.975%; tC2Q: 0.232, 6.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>486.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R33C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/Q</td>
</tr>
<tr>
<td>483.910</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][B]</td>
<td>ppu_inst/xcursor_next_1_s/I0</td>
</tr>
<tr>
<td>484.480</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C13[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_1_s/COUT</td>
</tr>
<tr>
<td>484.480</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C13[1][A]</td>
<td>ppu_inst/xcursor_next_2_s/CIN</td>
</tr>
<tr>
<td>484.516</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C13[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_2_s/COUT</td>
</tr>
<tr>
<td>484.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[1][B]</td>
<td>ppu_inst/xcursor_next_3_s/CIN</td>
</tr>
<tr>
<td>484.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_3_s/COUT</td>
</tr>
<tr>
<td>484.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[2][A]</td>
<td>ppu_inst/xcursor_next_4_s1/CIN</td>
</tr>
<tr>
<td>484.586</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_4_s1/COUT</td>
</tr>
<tr>
<td>484.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[2][B]</td>
<td>ppu_inst/xcursor_next_5_s1/CIN</td>
</tr>
<tr>
<td>484.621</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_5_s1/COUT</td>
</tr>
<tr>
<td>484.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C14[0][A]</td>
<td>ppu_inst/xcursor_next_6_s1/CIN</td>
</tr>
<tr>
<td>484.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_6_s1/COUT</td>
</tr>
<tr>
<td>484.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C14[0][B]</td>
<td>ppu_inst/xcursor_next_7_s1/CIN</td>
</tr>
<tr>
<td>485.126</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C14[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_7_s1/SUM</td>
</tr>
<tr>
<td>486.300</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td>486.741</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.216, 34.264%; route: 2.101, 59.199%; tC2Q: 0.232, 6.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>486.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.740</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/hblank_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R33C19[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/Q</td>
</tr>
<tr>
<td>483.238</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[3][A]</td>
<td>D1/LCD_HYNC_d_s2/I3</td>
</tr>
<tr>
<td>483.793</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C19[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_HYNC_d_s2/F</td>
</tr>
<tr>
<td>484.463</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td>ppu_inst/n17379_s1/I3</td>
</tr>
<tr>
<td>484.834</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/n17379_s1/F</td>
</tr>
<tr>
<td>485.698</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C7[0][B]</td>
<td>ppu_inst/n17451_s6/I3</td>
</tr>
<tr>
<td>486.247</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C7[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17451_s6/F</td>
</tr>
<tr>
<td>486.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[0][B]</td>
<td style=" font-weight:bold;">ppu_inst/hblank_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C7[0][B]</td>
<td>ppu_inst/hblank_s5/CLK</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/hblank_s5</td>
</tr>
<tr>
<td>486.740</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C7[0][B]</td>
<td>ppu_inst/hblank_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.475, 42.192%; route: 1.789, 51.172%; tC2Q: 0.232, 6.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>486.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>486.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>480.480</td>
<td>480.480</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>480.480</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>482.751</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>482.983</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>51</td>
<td>R33C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/Q</td>
</tr>
<tr>
<td>483.910</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[0][B]</td>
<td>ppu_inst/xcursor_next_1_s/I0</td>
</tr>
<tr>
<td>484.480</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C13[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_1_s/COUT</td>
</tr>
<tr>
<td>484.480</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C13[1][A]</td>
<td>ppu_inst/xcursor_next_2_s/CIN</td>
</tr>
<tr>
<td>484.516</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C13[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_2_s/COUT</td>
</tr>
<tr>
<td>484.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[1][B]</td>
<td>ppu_inst/xcursor_next_3_s/CIN</td>
</tr>
<tr>
<td>484.551</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_3_s/COUT</td>
</tr>
<tr>
<td>484.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[2][A]</td>
<td>ppu_inst/xcursor_next_4_s1/CIN</td>
</tr>
<tr>
<td>484.586</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_4_s1/COUT</td>
</tr>
<tr>
<td>484.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C13[2][B]</td>
<td>ppu_inst/xcursor_next_5_s1/CIN</td>
</tr>
<tr>
<td>484.621</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_5_s1/COUT</td>
</tr>
<tr>
<td>484.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C14[0][A]</td>
<td>ppu_inst/xcursor_next_6_s1/CIN</td>
</tr>
<tr>
<td>484.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_6_s1/COUT</td>
</tr>
<tr>
<td>484.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C14[0][B]</td>
<td>ppu_inst/xcursor_next_7_s1/CIN</td>
</tr>
<tr>
<td>484.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C14[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_7_s1/COUT</td>
</tr>
<tr>
<td>484.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C14[1][A]</td>
<td>ppu_inst/xcursor_next_8_s1/CIN</td>
</tr>
<tr>
<td>484.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C14[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_8_s1/COUT</td>
</tr>
<tr>
<td>484.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C14[1][B]</td>
<td>ppu_inst/xcursor_next_9_s1/CIN</td>
</tr>
<tr>
<td>485.197</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C14[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_9_s1/SUM</td>
</tr>
<tr>
<td>486.140</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>481.481</td>
<td>481.481</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>481.481</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>483.569</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>486.810</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>486.775</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td>486.741</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 37.963%; route: 1.870, 55.190%; tC2Q: 0.232, 6.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1113.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td>D1/LineCtr_8_s1/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R31C16[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_8_s1/Q</td>
</tr>
<tr>
<td>1113.387</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td>1114.846</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.564, 73.622%; tC2Q: 0.202, 26.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1113.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[0][A]</td>
<td>D1/LineCtr_4_s1/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R31C8[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_4_s1/Q</td>
</tr>
<tr>
<td>1113.313</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>ppu_inst/spritePointer_4_s0/CLK</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_4_s0</td>
</tr>
<tr>
<td>1114.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C10[0][B]</td>
<td>ppu_inst/spritePointer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.489, 70.781%; tC2Q: 0.202, 29.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1113.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[2][A]</td>
<td>D1/LineCtr_5_s1/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R31C16[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_5_s1/Q</td>
</tr>
<tr>
<td>1113.494</td>
<td>0.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td>1114.846</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.671, 76.851%; tC2Q: 0.202, 23.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1113.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[2][A]</td>
<td>D1/LineCtr_5_s1/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R31C16[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_5_s1/Q</td>
</tr>
<tr>
<td>1113.509</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td>1114.846</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 77.247%; tC2Q: 0.202, 22.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1113.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[1][A]</td>
<td>D1/LineCtr_7_s1/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R31C16[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_7_s1/Q</td>
</tr>
<tr>
<td>1113.510</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td>1114.846</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.687, 77.273%; tC2Q: 0.202, 22.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1113.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>D1/LineCtr_6_s1/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R31C16[2][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_6_s1/Q</td>
</tr>
<tr>
<td>1113.512</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td>1114.846</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.689, 77.317%; tC2Q: 0.202, 22.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1113.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>D1/LineCtr_6_s1/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R31C16[2][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_6_s1/Q</td>
</tr>
<tr>
<td>1113.512</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td>1114.846</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.689, 77.331%; tC2Q: 0.202, 22.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1113.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][A]</td>
<td>D1/LineCtr_9_s1/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R31C20[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_9_s1/Q</td>
</tr>
<tr>
<td>1113.524</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td>1114.846</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 77.629%; tC2Q: 0.202, 22.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1113.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[1][A]</td>
<td>D1/LineCtr_7_s1/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R31C16[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_7_s1/Q</td>
</tr>
<tr>
<td>1113.535</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td>1114.846</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 77.895%; tC2Q: 0.202, 22.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1113.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[1][B]</td>
<td>D1/LineCtr_1_s1/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R31C8[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_1_s1/Q</td>
</tr>
<tr>
<td>1113.450</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C11[1][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C11[1][A]</td>
<td>ppu_inst/spritePointer_1_s0/CLK</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_1_s0</td>
</tr>
<tr>
<td>1114.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C11[1][A]</td>
<td>ppu_inst/spritePointer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.627, 75.635%; tC2Q: 0.202, 24.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1113.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[1][B]</td>
<td>D1/LineCtr_2_s1/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R31C9[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_2_s1/Q</td>
</tr>
<tr>
<td>1113.450</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[0][A]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[0][A]</td>
<td>ppu_inst/spritePointer_2_s0/CLK</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_2_s0</td>
</tr>
<tr>
<td>1114.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C12[0][A]</td>
<td>ppu_inst/spritePointer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.627, 75.637%; tC2Q: 0.202, 24.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1113.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[0][B]</td>
<td>D1/LineCtr_3_s1/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R31C8[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_3_s1/Q</td>
</tr>
<tr>
<td>1113.460</td>
<td>0.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[1][B]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[1][B]</td>
<td>ppu_inst/spritePointer_3_s0/CLK</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_3_s0</td>
</tr>
<tr>
<td>1114.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C13[1][B]</td>
<td>ppu_inst/spritePointer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.637, 75.918%; tC2Q: 0.202, 24.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1113.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/spritePointer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][B]</td>
<td>D1/PixelCtr_3_s0/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R33C17[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_3_s0/Q</td>
</tr>
<tr>
<td>1113.246</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C13[1][B]</td>
<td>ppu_inst/xcursor_next_3_s/I1</td>
</tr>
<tr>
<td>1113.478</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C13[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_3_s/SUM</td>
</tr>
<tr>
<td>1113.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[1][B]</td>
<td style=" font-weight:bold;">ppu_inst/spritePointer_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[1][B]</td>
<td>ppu_inst/spritePointer_0_s0/CLK</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/spritePointer_0_s0</td>
</tr>
<tr>
<td>1114.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C13[1][B]</td>
<td>ppu_inst/spritePointer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 27.072%; route: 0.423, 49.357%; tC2Q: 0.202, 23.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1113.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td>D1/LineCtr_8_s1/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R31C16[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_8_s1/Q</td>
</tr>
<tr>
<td>1113.662</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td>1114.846</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.839, 80.596%; tC2Q: 0.202, 19.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1113.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][A]</td>
<td>D1/LineCtr_9_s1/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R31C20[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_9_s1/Q</td>
</tr>
<tr>
<td>1113.663</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td>1114.846</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 80.617%; tC2Q: 0.202, 19.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1113.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[0][A]</td>
<td>D1/PixelCtr_5_s0/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R31C19[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_5_s0/Q</td>
</tr>
<tr>
<td>1113.237</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C13[2][B]</td>
<td>ppu_inst/xcursor_next_5_s1/I1</td>
</tr>
<tr>
<td>1113.472</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C13[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_5_s1/SUM</td>
</tr>
<tr>
<td>1113.867</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td>1114.846</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 18.859%; route: 0.809, 64.931%; tC2Q: 0.202, 16.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1113.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[0][A]</td>
<td>D1/PixelCtr_5_s0/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R31C19[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_5_s0/Q</td>
</tr>
<tr>
<td>1113.237</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C13[2][B]</td>
<td>ppu_inst/xcursor_next_5_s1/I1</td>
</tr>
<tr>
<td>1113.472</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C13[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_5_s1/SUM</td>
</tr>
<tr>
<td>1113.895</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td>1114.846</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 18.455%; route: 0.836, 65.681%; tC2Q: 0.202, 15.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1113.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C17[0][B]</td>
<td>D1/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R31C17[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_6_s0/Q</td>
</tr>
<tr>
<td>1113.209</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C14[0][A]</td>
<td>ppu_inst/xcursor_next_6_s1/I1</td>
</tr>
<tr>
<td>1113.444</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_6_s1/SUM</td>
</tr>
<tr>
<td>1113.977</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td>1114.846</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 17.330%; route: 0.919, 67.773%; tC2Q: 0.202, 14.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1114.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[2][B]</td>
<td>D1/PixelCtr_8_s0/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R31C20[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_8_s0/Q</td>
</tr>
<tr>
<td>1113.361</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C14[1][A]</td>
<td>ppu_inst/xcursor_next_8_s1/I1</td>
</tr>
<tr>
<td>1113.596</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C14[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_8_s1/SUM</td>
</tr>
<tr>
<td>1114.019</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td>1114.846</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.812%; route: 0.961, 68.737%; tC2Q: 0.202, 14.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1114.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C17[0][B]</td>
<td>D1/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R31C17[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_6_s0/Q</td>
</tr>
<tr>
<td>1113.209</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C14[0][A]</td>
<td>ppu_inst/xcursor_next_6_s1/I1</td>
</tr>
<tr>
<td>1113.444</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C14[0][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_6_s1/SUM</td>
</tr>
<tr>
<td>1114.020</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td>1114.846</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.805%; route: 0.961, 68.751%; tC2Q: 0.202, 14.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1114.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[2][A]</td>
<td>D1/PixelCtr_9_s0/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R31C20[2][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_9_s0/Q</td>
</tr>
<tr>
<td>1113.238</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C14[1][B]</td>
<td>ppu_inst/xcursor_next_9_s1/I1</td>
</tr>
<tr>
<td>1113.473</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C14[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_9_s1/SUM</td>
</tr>
<tr>
<td>1114.022</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td>1114.846</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.779%; route: 0.964, 68.798%; tC2Q: 0.202, 14.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1114.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[2][B]</td>
<td>D1/PixelCtr_8_s0/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R31C20[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_8_s0/Q</td>
</tr>
<tr>
<td>1113.361</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C14[1][A]</td>
<td>ppu_inst/xcursor_next_8_s1/I1</td>
</tr>
<tr>
<td>1113.596</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C14[1][A]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_8_s1/SUM</td>
</tr>
<tr>
<td>1114.034</td>
<td>0.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td>1114.846</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.632%; route: 0.976, 69.072%; tC2Q: 0.202, 14.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1114.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[2][A]</td>
<td>D1/PixelCtr_9_s0/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R31C20[2][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_9_s0/Q</td>
</tr>
<tr>
<td>1113.238</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C14[1][B]</td>
<td>ppu_inst/xcursor_next_9_s1/I1</td>
</tr>
<tr>
<td>1113.473</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C14[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_9_s1/SUM</td>
</tr>
<tr>
<td>1114.048</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_1_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
<tr>
<td>1114.846</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 16.469%; route: 0.990, 69.374%; tC2Q: 0.202, 14.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1114.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[2][B]</td>
<td>D1/PixelCtr_7_s0/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R31C18[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_7_s0/Q</td>
</tr>
<tr>
<td>1113.225</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C14[0][B]</td>
<td>ppu_inst/xcursor_next_7_s1/I1</td>
</tr>
<tr>
<td>1113.460</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C14[0][B]</td>
<td style=" background: #97FFFF;">ppu_inst/xcursor_next_7_s1/SUM</td>
</tr>
<tr>
<td>1114.115</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">ppu_inst/text_Buffer/mem_mem_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
<tr>
<td>1114.846</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>ppu_inst/text_Buffer/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 15.729%; route: 1.057, 70.751%; tC2Q: 0.202, 13.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1114.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1114.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppu_inst/objectPointer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1112.621</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[0][A]</td>
<td>D1/LineCtr_4_s1/CLK</td>
</tr>
<tr>
<td>1112.823</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R31C8[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_4_s1/Q</td>
</tr>
<tr>
<td>1113.216</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C6[1][B]</td>
<td>ppu_inst/n17400_s/I0</td>
</tr>
<tr>
<td>1113.560</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C6[1][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17400_s/SUM</td>
</tr>
<tr>
<td>1113.980</td>
<td>0.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td>ppu_inst/n17628_s2/I0</td>
</tr>
<tr>
<td>1114.212</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td style=" background: #97FFFF;">ppu_inst/n17628_s2/F</td>
</tr>
<tr>
<td>1114.212</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td style=" font-weight:bold;">ppu_inst/objectPointer_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1111.110</td>
<td>1111.110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1111.110</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1112.502</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1114.693</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[2][B]</td>
<td>ppu_inst/objectPointer_4_s0/CLK</td>
</tr>
<tr>
<td>1114.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ppu_inst/objectPointer_4_s0</td>
</tr>
<tr>
<td>1114.739</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C9[2][B]</td>
<td>ppu_inst/objectPointer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.576, 36.215%; route: 0.813, 51.085%; tC2Q: 0.202, 12.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C9[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[0][A]</td>
<td>D1/LineCtr_0_s3/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_0_s3</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C9[0][A]</td>
<td>D1/LineCtr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C8[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[1][B]</td>
<td>D1/LineCtr_1_s1/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_1_s1</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C8[1][B]</td>
<td>D1/LineCtr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C9[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[1][B]</td>
<td>D1/LineCtr_2_s1/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C9[1][B]</td>
<td>D1/LineCtr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C8[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[0][B]</td>
<td>D1/LineCtr_3_s1/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_3_s1</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C8[0][B]</td>
<td>D1/LineCtr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C8[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C8[0][A]</td>
<td>D1/LineCtr_4_s1/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_4_s1</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C8[0][A]</td>
<td>D1/LineCtr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[2][A]</td>
<td>D1/LineCtr_5_s1/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C16[2][A]</td>
<td>D1/LineCtr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>D1/LineCtr_6_s1/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C16[2][B]</td>
<td>D1/LineCtr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[1][A]</td>
<td>D1/LineCtr_7_s1/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C16[1][A]</td>
<td>D1/LineCtr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C16[1][B]</td>
<td>D1/LineCtr_8_s1/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_8_s1</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C16[1][B]</td>
<td>D1/LineCtr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[0][A]</td>
<td>D1/LineCtr_9_s1/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C20[0][A]</td>
<td>D1/LineCtr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>D1/LineCtr_10_s1/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_10_s1</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>D1/LineCtr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[0][B]</td>
<td>D1/LineCtr_11_s1/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_11_s1</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C12[0][B]</td>
<td>D1/LineCtr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[0][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[0][A]</td>
<td>D1/LineCtr_12_s1/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_12_s1</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C13[0][A]</td>
<td>D1/LineCtr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[0][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[0][B]</td>
<td>D1/LineCtr_13_s1/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_13_s1</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C13[0][B]</td>
<td>D1/LineCtr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>D1/PixelCtr_13_s0/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_13_s0</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C19[2][B]</td>
<td>D1/PixelCtr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[2][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C15[2][A]</td>
<td>D1/PixelCtr_0_s0/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C15[2][A]</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C16[2][B]</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C16[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[2][B]</td>
<td>D1/PixelCtr_2_s0/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C16[2][B]</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][B]</td>
<td>D1/PixelCtr_3_s0/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C17[2][B]</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C12[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[1][A]</td>
<td>D1/PixelCtr_4_s0/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C12[1][A]</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C19[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[0][A]</td>
<td>D1/PixelCtr_5_s0/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_5_s0</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C19[0][A]</td>
<td>D1/PixelCtr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C17[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C17[0][B]</td>
<td>D1/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C17[0][B]</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C18[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[2][B]</td>
<td>D1/PixelCtr_7_s0/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_7_s0</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C18[2][B]</td>
<td>D1/PixelCtr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[2][B]</td>
<td>D1/PixelCtr_8_s0/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_8_s0</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C20[2][B]</td>
<td>D1/PixelCtr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>636.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>632.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>634.958</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>635.190</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>636.715</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[2][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>29</td>
<td>PLL_L[1]</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>632.901</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[2][A]</td>
<td>D1/PixelCtr_9_s0/CLK</td>
</tr>
<tr>
<td>632.866</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_9_s0</td>
</tr>
<tr>
<td>632.831</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C20[2][A]</td>
<td>D1/PixelCtr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 86.795%; tC2Q: 0.232, 13.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>counter1mhz/counter_31_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>counter1mhz/counter_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[2][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[2][A]</td>
<td>counter1mhz/subCounter_1_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C19[2][A]</td>
<td>counter1mhz/subCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>counter1mhz/subCounter_2_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>counter1mhz/subCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>counter1mhz/subCounter_3_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>counter1mhz/subCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>counter1mhz/subCounter_4_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[0][A]</td>
<td>counter1mhz/subCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td>counter1mhz/subCounter_5_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C20[1][B]</td>
<td>counter1mhz/subCounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>counter1mhz/subCounter_6_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>counter1mhz/subCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[2][B]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[2][B]</td>
<td>counter1mhz/subCounter_7_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C20[2][B]</td>
<td>counter1mhz/subCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>counter1mhz/subCounter_8_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>counter1mhz/subCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>counter1mhz/subCounter_9_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[2][B]</td>
<td>counter1mhz/subCounter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/subCounter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td style=" font-weight:bold;">counter1mhz/subCounter_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>counter1mhz/subCounter_10_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>counter1mhz/subCounter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[2][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[2][B]</td>
<td>counter1mhz/counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C23[2][B]</td>
<td>counter1mhz/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>counter1mhz/counter_1_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C3[0][B]</td>
<td>counter1mhz/counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/counter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>counter1mhz/counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C3[1][A]</td>
<td>counter1mhz/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[1][B]</td>
<td>counter1mhz/counter_3_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C3[1][B]</td>
<td>counter1mhz/counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td style=" font-weight:bold;">counter1mhz/counter_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>counter1mhz/counter_4_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C3[2][A]</td>
<td>counter1mhz/counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>counter1mhz/counter_5_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C3[2][B]</td>
<td>counter1mhz/counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td style=" font-weight:bold;">counter1mhz/counter_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>counter1mhz/counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[0][A]</td>
<td>counter1mhz/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>counter1mhz/counter_7_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[0][B]</td>
<td>counter1mhz/counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td style=" font-weight:bold;">counter1mhz/counter_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>counter1mhz/counter_8_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[1][A]</td>
<td>counter1mhz/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>counter1mhz/counter_9_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>counter1mhz/counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][A]</td>
<td style=" font-weight:bold;">counter1mhz/counter_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][A]</td>
<td>counter1mhz/counter_10_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[2][A]</td>
<td>counter1mhz/counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>counter1mhz/counter_11_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>counter1mhz/counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">counter1mhz/counter_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>counter1mhz/counter_12_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>counter1mhz/counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter1mhz/counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C12[0][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2297</td>
<td>R27C12[0][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td style=" font-weight:bold;">counter1mhz/counter_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>2810</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>counter1mhz/counter_13_s0/CLK</td>
</tr>
<tr>
<td>3.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[0][B]</td>
<td>counter1mhz/counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.488%; tC2Q: 0.202, 16.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.252</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.252</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LCD_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCtr_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.289</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCtr_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.541</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCtr_12_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.252</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.252</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LCD_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCtr_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.289</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCtr_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.541</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCtr_11_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.252</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.252</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LCD_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCtr_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.289</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCtr_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.541</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCtr_10_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.252</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.252</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LCD_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCtr_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.289</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCtr_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.541</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCtr_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.252</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.252</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LCD_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCtr_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.289</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCtr_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.541</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCtr_8_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.252</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.252</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LCD_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCtr_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.289</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCtr_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.541</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCtr_7_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.252</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.252</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LCD_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/LineCtr_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.289</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>D1/LineCtr_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.541</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>D1/LineCtr_5_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.252</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.252</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LCD_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/LineCtr_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.289</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>D1/LineCtr_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.541</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>D1/LineCtr_4_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.252</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.252</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LCD_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/LineCtr_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.289</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>D1/LineCtr_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.541</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>D1/LineCtr_3_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.252</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.252</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LCD_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/LineCtr_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.289</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>D1/LineCtr_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>31.541</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>D1/LineCtr_1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2810</td>
<td>clk_d</td>
<td>-3.884</td>
<td>3.468</td>
</tr>
<tr>
<td>2297</td>
<td>reset</td>
<td>33.730</td>
<td>1.773</td>
</tr>
<tr>
<td>563</td>
<td>imm_j[11]</td>
<td>26.132</td>
<td>2.249</td>
</tr>
<tr>
<td>517</td>
<td>imm_j[15]</td>
<td>25.112</td>
<td>3.037</td>
</tr>
<tr>
<td>322</td>
<td>EXMEM_ALUOut_31_11</td>
<td>32.415</td>
<td>1.086</td>
</tr>
<tr>
<td>290</td>
<td>dataOutTxt[2]</td>
<td>32.794</td>
<td>2.415</td>
</tr>
<tr>
<td>273</td>
<td>imm_j[1]</td>
<td>26.555</td>
<td>3.619</td>
</tr>
<tr>
<td>270</td>
<td>dataOutTxt[1]</td>
<td>32.939</td>
<td>2.276</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[16]</td>
<td>25.527</td>
<td>3.587</td>
</tr>
<tr>
<td>261</td>
<td>memReady</td>
<td>10.097</td>
<td>3.108</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R31C37</td>
<td>94.44%</td>
</tr>
<tr>
<td>R11C20</td>
<td>93.06%</td>
</tr>
<tr>
<td>R30C37</td>
<td>93.06%</td>
</tr>
<tr>
<td>R31C42</td>
<td>93.06%</td>
</tr>
<tr>
<td>R29C32</td>
<td>91.67%</td>
</tr>
<tr>
<td>R31C41</td>
<td>91.67%</td>
</tr>
<tr>
<td>R30C40</td>
<td>90.28%</td>
</tr>
<tr>
<td>R11C23</td>
<td>90.28%</td>
</tr>
<tr>
<td>R29C20</td>
<td>90.28%</td>
</tr>
<tr>
<td>R29C14</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name LCD_CLK -period 30.03 -waveform {0 15.015} [get_ports {LCD_CLK}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
