#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue May 16 13:34:29 2023
# Process ID: 14284
# Log file: F:/ZYNQ/gpio_mio/vivado.log
# Journal file: F:/ZYNQ/gpio_mio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/ZYNQ/gpio_mio/gpio_mio.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 877.043 ; gain = 203.516
open_bd_design {F:/ZYNQ/gpio_mio/gpio_mio.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <system> from BD file <F:/ZYNQ/gpio_mio/gpio_mio.srcs/sources_1/bd/system/system.bd>
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/ZYNQ/gpio_mio/gpio_mio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [f:/ZYNQ/gpio_mio/gpio_mio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [F:/ZYNQ/gpio_mio/gpio_mio.srcs/constrs_1/new/touch.xdc]
Finished Parsing XDC File [F:/ZYNQ/gpio_mio/gpio_mio.srcs/constrs_1/new/touch.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1221.047 ; gain = 315.230
open_hw
launch_sdk -workspace F:/ZYNQ/gpio_mio/gpio_mio.sdk -hwspec F:/ZYNQ/gpio_mio/gpio_mio.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/ZYNQ/gpio_mio/gpio_mio.sdk -hwspec F:/ZYNQ/gpio_mio/gpio_mio.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
create_project project_1 F:/ZYNQ/5.16/project_1 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.2/data/ip'.
file mkdir F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new
close [ open F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v w ]
add_files F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/CLOCKER.v w ]
add_files F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/CLOCKER.v
update_compile_order -fileset sources_1
close [ open F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v w ]
add_files F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/CLOCKER.v" into library work [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/CLOCKER.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v" into library work [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v" into library work [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v:1]
[Tue May 16 13:52:19 2023] Launched synth_1...
Run output will be captured here: F:/ZYNQ/5.16/project_1/project_1.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/CLOCKER.v" into library work [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/CLOCKER.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v" into library work [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v" into library work [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v:1]
[Tue May 16 13:53:19 2023] Launched synth_1...
Run output will be captured here: F:/ZYNQ/5.16/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/CLOCKER.v" into library work [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/CLOCKER.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v" into library work [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v" into library work [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v:1]
[Tue May 16 14:09:12 2023] Launched synth_1...
Run output will be captured here: F:/ZYNQ/5.16/project_1/project_1.runs/synth_1/runme.log
create_peripheral xilinx.com user myip 1.0 -dir F:/ZYNQ/5.16/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:myip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:myip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myip:1.0]
set_property  ip_repo_paths  F:/ZYNQ/5.16/ip_repo/myip_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/ZYNQ/5.16/ip_repo/myip_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_myip_v1_0 -directory F:/ZYNQ/5.16/ip_repo f:/ZYNQ/5.16/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/ZYNQ/5.16/ip_repo/myip_1.0'.
update_compile_order -fileset sim_1
file mkdir F:/ZYNQ/5.16/ip_repo/edit_myip_v1_0.srcs/sources_1/new
close [ open f:/zynq/5.16/ip_repo/edit_myip_v1_0.srcs/sources_1/new/iic.v w ]
add_files f:/zynq/5.16/ip_repo/edit_myip_v1_0.srcs/sources_1/new/iic.v
update_compile_order -fileset sources_1
close [ open f:/zynq/5.16/ip_repo/edit_myip_v1_0.srcs/sources_1/new/top.v w ]
add_files f:/zynq/5.16/ip_repo/edit_myip_v1_0.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
close [ open f:/zynq/5.16/ip_repo/edit_myip_v1_0.srcs/sources_1/new/CLOCKER.v w ]
add_files f:/zynq/5.16/ip_repo/edit_myip_v1_0.srcs/sources_1/new/CLOCKER.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source f:/zynq/5.16/ip_repo/edit_myip_v1_0.hw/webtalk/labtool_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1276059406 -regid "" -xml f:/zynq/5.16/ip_repo/edit_myip_v1_0.hw/webtalk/usage_statistics_ext_labtool.xml -html f:/zynq/5.1..."
    (file "f:/zynq/5.16/ip_repo/edit_myip_v1_0.hw/webtalk/labtool_webtalk.tcl" line 26)
INFO: [Common 17-206] Exiting Webtalk at Tue May 16 14:30:40 2023...
update_ip_catalog -rebuild -repo_path f:/ZYNQ/5.16/ip_repo/myip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/ZYNQ/5.16/ip_repo/myip_1.0'
create_bd_design "design_1"
Wrote  : <F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip:1.0 myip_0
endgroup
startgroup
create_bd_port -dir IO sda
connect_bd_net [get_bd_pins /myip_0/sda] [get_bd_ports sda]
endgroup
startgroup
create_bd_port -dir O scl
connect_bd_net [get_bd_pins /myip_0/scl] [get_bd_ports scl]
endgroup
set_property location {1 3 74} [get_bd_cells myip_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
set_property -dict [list CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} CONFIG.PCW_UART0_BASEADDR {0xE0000000} CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} CONFIG.PCW_UART1_BASEADDR {0xE0001000} CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} CONFIG.PCW_I2C0_BASEADDR {0xE0004000} CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} CONFIG.PCW_I2C1_BASEADDR {0xE0005000} CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} CONFIG.PCW_SPI0_BASEADDR {0xE0006000} CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} CONFIG.PCW_SPI1_BASEADDR {0xE0007000} CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} CONFIG.PCW_CAN0_BASEADDR {0xE0008000} CONFIG.PCW_CAN0_HIGHADDR {0xE0008FFF} CONFIG.PCW_CAN1_BASEADDR {0xE0009000} CONFIG.PCW_CAN1_HIGHADDR {0xE0009FFF} CONFIG.PCW_GPIO_BASEADDR {0xE000A000} CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} CONFIG.PCW_ENET0_BASEADDR {0xE000B000} CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} CONFIG.PCW_ENET1_BASEADDR {0xE000C000} CONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF} CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} CONFIG.PCW_SDIO1_BASEADDR {0xE0101000} CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} CONFIG.PCW_USB0_BASEADDR {0xE0102000} CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} CONFIG.PCW_USB1_BASEADDR {0xE0103000} CONFIG.PCW_USB1_HIGHADDR {0xE0103fff} CONFIG.PCW_TTC0_BASEADDR {0xE0104000} CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} CONFIG.PCW_TTC1_BASEADDR {0xE0105000} CONFIG.PCW_TTC1_HIGHADDR {0xE0105fff} CONFIG.PCW_FCLK_CLK0_BUF {true} CONFIG.PCW_FCLK_CLK1_BUF {false} CONFIG.PCW_FCLK_CLK2_BUF {false} CONFIG.PCW_FCLK_CLK3_BUF {false} CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333333} CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {14} CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} CONFIG.PCW_UIPARAM_DDR_CL {7} CONFIG.PCW_UIPARAM_DDR_CWL {6} CONFIG.PCW_UIPARAM_DDR_T_RCD {7} CONFIG.PCW_UIPARAM_DDR_T_RP {7} CONFIG.PCW_UIPARAM_DDR_T_RC {48.75} CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} CONFIG.PCW_UIPARAM_DDR_AL {0} CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.0} CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.0} CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.0} CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.0} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.0} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.0} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.0} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.0} CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {68.4725} CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {71.086} CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {66.794} CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {108.7385} CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {64.1705} CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {63.686} CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {68.46} CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {105.4895} CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {61.0905} CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {61.0905} CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {61.0905} CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {61.0905} CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.007} CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.010} CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.006} CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.048} CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.063} CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.062} CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.065} CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.083} CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {666.666666} CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_CAN0_PERIPHERAL_FREQMHZ {-1} CONFIG.PCW_CAN1_PERIPHERAL_FREQMHZ {-1} CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158731} CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {100.000000} CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {50.000000} CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {50.000000} CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {50.000000} CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} CONFIG.PCW_CLK0_FREQ {100000000} CONFIG.PCW_CLK1_FREQ {50000000} CONFIG.PCW_CLK2_FREQ {50000000} CONFIG.PCW_CLK3_FREQ {50000000} CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {10} CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {10} CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {20} CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {20} CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {20} CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {35} CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {3} CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} CONFIG.PCW_ARMPLL_CTRL_FBDIV {40} CONFIG.PCW_IOPLL_CTRL_FBDIV {30} CONFIG.PCW_DDRPLL_CTRL_FBDIV {32} CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1333.333} CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1066.667} CONFIG.PCW_SMC_PERIPHERAL_VALID {0} CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} CONFIG.PCW_SPI_PERIPHERAL_VALID {0} CONFIG.PCW_CAN_PERIPHERAL_VALID {0} CONFIG.PCW_UART_PERIPHERAL_VALID {1} CONFIG.PCW_EN_EMIO_CAN0 {0} CONFIG.PCW_EN_EMIO_CAN1 {0} CONFIG.PCW_EN_EMIO_ENET0 {0} CONFIG.PCW_EN_EMIO_ENET1 {0} CONFIG.PCW_EN_EMIO_GPIO {0} CONFIG.PCW_EN_EMIO_I2C0 {0} CONFIG.PCW_EN_EMIO_I2C1 {0} CONFIG.PCW_EN_EMIO_PJTAG {0} CONFIG.PCW_EN_EMIO_SDIO0 {0} CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} CONFIG.PCW_EN_EMIO_SDIO1 {0} CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} CONFIG.PCW_EN_EMIO_SPI0 {0} CONFIG.PCW_EN_EMIO_SPI1 {0} CONFIG.PCW_EN_EMIO_UART0 {0} CONFIG.PCW_EN_EMIO_UART1 {0} CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} CONFIG.PCW_EN_EMIO_TTC0 {1} CONFIG.PCW_EN_EMIO_TTC1 {0} CONFIG.PCW_EN_EMIO_WDT {0} CONFIG.PCW_EN_EMIO_TRACE {0} CONFIG.PCW_USE_AXI_NONSECURE {0} CONFIG.PCW_USE_M_AXI_GP0 {1} CONFIG.PCW_USE_M_AXI_GP1 {0} CONFIG.PCW_USE_S_AXI_GP0 {0} CONFIG.PCW_USE_S_AXI_GP1 {0} CONFIG.PCW_USE_S_AXI_ACP {0} CONFIG.PCW_USE_S_AXI_HP0 {0} CONFIG.PCW_USE_S_AXI_HP1 {0} CONFIG.PCW_USE_S_AXI_HP2 {0} CONFIG.PCW_USE_S_AXI_HP3 {0} CONFIG.PCW_M_AXI_GP0_FREQMHZ {100} CONFIG.PCW_M_AXI_GP1_FREQMHZ {10} CONFIG.PCW_S_AXI_GP0_FREQMHZ {10} CONFIG.PCW_S_AXI_GP1_FREQMHZ {10} CONFIG.PCW_S_AXI_ACP_FREQMHZ {10} CONFIG.PCW_S_AXI_HP0_FREQMHZ {10} CONFIG.PCW_S_AXI_HP1_FREQMHZ {10} CONFIG.PCW_S_AXI_HP2_FREQMHZ {10} CONFIG.PCW_S_AXI_HP3_FREQMHZ {10} CONFIG.PCW_USE_DMA0 {0} CONFIG.PCW_USE_DMA1 {0} CONFIG.PCW_USE_DMA2 {0} CONFIG.PCW_USE_DMA3 {0} CONFIG.PCW_USE_TRACE {0} CONFIG.PCW_TRACE_PIPELINE_WIDTH {8} CONFIG.PCW_INCLUDE_TRACE_BUFFER {0} CONFIG.PCW_TRACE_BUFFER_FIFO_SIZE {128} CONFIG.PCW_USE_TRACE_DATA_EDGE_DETECTOR {0} CONFIG.PCW_TRACE_BUFFER_CLOCK_DELAY {12} CONFIG.PCW_USE_CROSS_TRIGGER {0} CONFIG.PCW_FTM_CTI_IN0 {DISABLED} CONFIG.PCW_FTM_CTI_IN1 {DISABLED} CONFIG.PCW_FTM_CTI_IN2 {DISABLED} CONFIG.PCW_FTM_CTI_IN3 {DISABLED} CONFIG.PCW_FTM_CTI_OUT0 {DISABLED} CONFIG.PCW_FTM_CTI_OUT1 {DISABLED} CONFIG.PCW_FTM_CTI_OUT2 {DISABLED} CONFIG.PCW_FTM_CTI_OUT3 {DISABLED} CONFIG.PCW_USE_DEBUG {0} CONFIG.PCW_USE_CR_FABRIC {1} CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} CONFIG.PCW_USE_DDR_BYPASS {0} CONFIG.PCW_USE_FABRIC_INTERRUPT {0} CONFIG.PCW_USE_PROC_EVENT_BUS {0} CONFIG.PCW_USE_EXPANDED_IOP {0} CONFIG.PCW_USE_HIGH_OCM {0} CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} CONFIG.PCW_USE_EXPANDED_PS_SLCR_REGISTERS {0} CONFIG.PCW_USE_CORESIGHT {0} CONFIG.PCW_EN_EMIO_SRAM_INT {0} CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} CONFIG.PCW_UART0_BAUD_RATE {115200} CONFIG.PCW_UART1_BAUD_RATE {115200} CONFIG.PCW_EN_4K_TIMER {0} CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} CONFIG.PCW_M_AXI_GP1_ID_WIDTH {12} CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0} CONFIG.PCW_M_AXI_GP1_SUPPORT_NARROW_BURST {0} CONFIG.PCW_M_AXI_GP1_THREAD_ID_WIDTH {12} CONFIG.PCW_S_AXI_GP0_ID_WIDTH {6} CONFIG.PCW_S_AXI_GP1_ID_WIDTH {6} CONFIG.PCW_S_AXI_ACP_ID_WIDTH {3} CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0} CONFIG.PCW_S_AXI_ACP_ARUSER_VAL {31} CONFIG.PCW_S_AXI_ACP_AWUSER_VAL {31} CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} CONFIG.PCW_S_AXI_HP3_ID_WIDTH {6} CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} CONFIG.PCW_EN_DDR {1} CONFIG.PCW_EN_SMC {0} CONFIG.PCW_EN_QSPI {1} CONFIG.PCW_EN_CAN0 {0} CONFIG.PCW_EN_CAN1 {0} CONFIG.PCW_EN_ENET0 {1} CONFIG.PCW_EN_ENET1 {0} CONFIG.PCW_EN_GPIO {1} CONFIG.PCW_EN_I2C0 {0} CONFIG.PCW_EN_I2C1 {0} CONFIG.PCW_EN_PJTAG {0} CONFIG.PCW_EN_SDIO0 {1} CONFIG.PCW_EN_SDIO1 {0} CONFIG.PCW_EN_SPI0 {0} CONFIG.PCW_EN_SPI1 {0} CONFIG.PCW_EN_UART0 {0} CONFIG.PCW_EN_UART1 {1} CONFIG.PCW_EN_MODEM_UART0 {0} CONFIG.PCW_EN_MODEM_UART1 {0} CONFIG.PCW_EN_TTC0 {1} CONFIG.PCW_EN_TTC1 {0} CONFIG.PCW_EN_WDT {0} CONFIG.PCW_EN_TRACE {0} CONFIG.PCW_EN_USB0 {1} CONFIG.PCW_EN_USB1 {0} CONFIG.PCW_DQ_WIDTH {32} CONFIG.PCW_DQS_WIDTH {4} CONFIG.PCW_DM_WIDTH {4} CONFIG.PCW_MIO_PRIMITIVE {54} CONFIG.PCW_EN_CLK0_PORT {1} CONFIG.PCW_EN_CLK1_PORT {0} CONFIG.PCW_EN_CLK2_PORT {0} CONFIG.PCW_EN_CLK3_PORT {0} CONFIG.PCW_EN_RST0_PORT {1} CONFIG.PCW_EN_RST1_PORT {0} CONFIG.PCW_EN_RST2_PORT {0} CONFIG.PCW_EN_RST3_PORT {0} CONFIG.PCW_EN_CLKTRIG0_PORT {0} CONFIG.PCW_EN_CLKTRIG1_PORT {0} CONFIG.PCW_EN_CLKTRIG2_PORT {0} CONFIG.PCW_EN_CLKTRIG3_PORT {0} CONFIG.PCW_P2F_DMAC_ABORT_INTR {0} CONFIG.PCW_P2F_DMAC0_INTR {0} CONFIG.PCW_P2F_DMAC1_INTR {0} CONFIG.PCW_P2F_DMAC2_INTR {0} CONFIG.PCW_P2F_DMAC3_INTR {0} CONFIG.PCW_P2F_DMAC4_INTR {0} CONFIG.PCW_P2F_DMAC5_INTR {0} CONFIG.PCW_P2F_DMAC6_INTR {0} CONFIG.PCW_P2F_DMAC7_INTR {0} CONFIG.PCW_P2F_SMC_INTR {0} CONFIG.PCW_P2F_QSPI_INTR {0} CONFIG.PCW_P2F_CTI_INTR {0} CONFIG.PCW_P2F_GPIO_INTR {0} CONFIG.PCW_P2F_USB0_INTR {0} CONFIG.PCW_P2F_ENET0_INTR {0} CONFIG.PCW_P2F_SDIO0_INTR {0} CONFIG.PCW_P2F_I2C0_INTR {0} CONFIG.PCW_P2F_SPI0_INTR {0} CONFIG.PCW_P2F_UART0_INTR {0} CONFIG.PCW_P2F_CAN0_INTR {0} CONFIG.PCW_P2F_USB1_INTR {0} CONFIG.PCW_P2F_ENET1_INTR {0} CONFIG.PCW_P2F_SDIO1_INTR {0} CONFIG.PCW_P2F_I2C1_INTR {0} CONFIG.PCW_P2F_SPI1_INTR {0} CONFIG.PCW_P2F_UART1_INTR {0} CONFIG.PCW_P2F_CAN1_INTR {0} CONFIG.PCW_IRQ_F2P_INTR {0} CONFIG.PCW_IRQ_F2P_MODE {DIRECT} CONFIG.PCW_CORE0_FIQ_INTR {0} CONFIG.PCW_CORE0_IRQ_INTR {0} CONFIG.PCW_CORE1_FIQ_INTR {0} CONFIG.PCW_CORE1_IRQ_INTR {0} CONFIG.PCW_VALUE_SILVERSION {3} CONFIG.PCW_IMPORT_BOARD_PRESET {None} CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} CONFIG.PCW_UIPARAM_DDR_ENABLE {1} CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit} CONFIG.PCW_UIPARAM_DDR_BL {8} CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K128M16 JT-125} CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {2048 MBits} CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} CONFIG.PCW_DDR_PRIORITY_WRITEPORT_0 {<Select>} CONFIG.PCW_DDR_PRIORITY_WRITEPORT_1 {<Select>} CONFIG.PCW_DDR_PRIORITY_WRITEPORT_2 {<Select>} CONFIG.PCW_DDR_PRIORITY_WRITEPORT_3 {<Select>} CONFIG.PCW_DDR_PRIORITY_READPORT_0 {<Select>} CONFIG.PCW_DDR_PRIORITY_READPORT_1 {<Select>} CONFIG.PCW_DDR_PRIORITY_READPORT_2 {<Select>} CONFIG.PCW_DDR_PRIORITY_READPORT_3 {<Select>} CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} CONFIG.PCW_NAND_NAND_IO {<Select>} CONFIG.PCW_NAND_GRP_D8_ENABLE {0} CONFIG.PCW_NAND_GRP_D8_IO {<Select>} CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} CONFIG.PCW_NOR_NOR_IO {<Select>} CONFIG.PCW_NOR_GRP_A25_ENABLE {0} CONFIG.PCW_NOR_GRP_A25_IO {<Select>} CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} CONFIG.PCW_NOR_GRP_CS0_IO {<Select>} CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} CONFIG.PCW_NOR_GRP_SRAM_CS0_IO {<Select>} CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} CONFIG.PCW_NOR_GRP_CS1_IO {<Select>} CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} CONFIG.PCW_NOR_GRP_SRAM_CS1_IO {<Select>} CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} CONFIG.PCW_NOR_GRP_SRAM_INT_IO {<Select>} CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} CONFIG.PCW_QSPI_GRP_SS1_IO {<Select>} CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} CONFIG.PCW_QSPI_GRP_IO1_IO {<Select>} CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {0} CONFIG.PCW_QSPI_GRP_FBCLK_IO {<Select>} CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} CONFIG.PCW_ENET_RESET_ENABLE {1} CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} CONFIG.PCW_ENET0_RESET_ENABLE {0} CONFIG.PCW_ENET0_RESET_IO {<Select>} CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} CONFIG.PCW_ENET1_ENET1_IO {<Select>} CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} CONFIG.PCW_ENET1_GRP_MDIO_IO {<Select>} CONFIG.PCW_ENET1_RESET_ENABLE {0} CONFIG.PCW_ENET1_RESET_IO {<Select>} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} CONFIG.PCW_SD0_GRP_CD_ENABLE {1} CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} CONFIG.PCW_SD0_GRP_WP_ENABLE {1} CONFIG.PCW_SD0_GRP_WP_IO {MIO 46} CONFIG.PCW_SD0_GRP_POW_ENABLE {0} CONFIG.PCW_SD0_GRP_POW_IO {<Select>} CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} CONFIG.PCW_SD1_SD1_IO {<Select>} CONFIG.PCW_SD1_GRP_CD_ENABLE {0} CONFIG.PCW_SD1_GRP_CD_IO {<Select>} CONFIG.PCW_SD1_GRP_WP_ENABLE {0} CONFIG.PCW_SD1_GRP_WP_IO {<Select>} CONFIG.PCW_SD1_GRP_POW_ENABLE {0} CONFIG.PCW_SD1_GRP_POW_IO {<Select>} CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} CONFIG.PCW_UART0_UART0_IO {<Select>} CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} CONFIG.PCW_UART0_GRP_FULL_IO {<Select>} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49} CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} CONFIG.PCW_UART1_GRP_FULL_IO {<Select>} CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} CONFIG.PCW_SPI0_SPI0_IO {<Select>} CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} CONFIG.PCW_SPI0_GRP_SS0_IO {<Select>} CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} CONFIG.PCW_SPI0_GRP_SS1_IO {<Select>} CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} CONFIG.PCW_SPI0_GRP_SS2_IO {<Select>} CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} CONFIG.PCW_SPI1_SPI1_IO {<Select>} CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} CONFIG.PCW_SPI1_GRP_SS0_IO {<Select>} CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} CONFIG.PCW_SPI1_GRP_SS1_IO {<Select>} CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} CONFIG.PCW_SPI1_GRP_SS2_IO {<Select>} CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} CONFIG.PCW_CAN0_CAN0_IO {<Select>} CONFIG.PCW_CAN0_GRP_CLK_ENABLE {0} CONFIG.PCW_CAN0_GRP_CLK_IO {<Select>} CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} CONFIG.PCW_CAN1_CAN1_IO {<Select>} CONFIG.PCW_CAN1_GRP_CLK_ENABLE {0} CONFIG.PCW_CAN1_GRP_CLK_IO {<Select>} CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} CONFIG.PCW_TRACE_TRACE_IO {<Select>} CONFIG.PCW_TRACE_GRP_2BIT_ENABLE {0} CONFIG.PCW_TRACE_GRP_2BIT_IO {<Select>} CONFIG.PCW_TRACE_GRP_4BIT_ENABLE {0} CONFIG.PCW_TRACE_GRP_4BIT_IO {<Select>} CONFIG.PCW_TRACE_GRP_8BIT_ENABLE {0} CONFIG.PCW_TRACE_GRP_8BIT_IO {<Select>} CONFIG.PCW_TRACE_GRP_16BIT_ENABLE {0} CONFIG.PCW_TRACE_GRP_16BIT_IO {<Select>} CONFIG.PCW_TRACE_GRP_32BIT_ENABLE {0} CONFIG.PCW_TRACE_GRP_32BIT_IO {<Select>} CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} CONFIG.PCW_WDT_WDT_IO {<Select>} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} CONFIG.PCW_TTC0_TTC0_IO {EMIO} CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} CONFIG.PCW_TTC1_TTC1_IO {<Select>} CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} CONFIG.PCW_PJTAG_PJTAG_IO {<Select>} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} CONFIG.PCW_USB_RESET_ENABLE {1} CONFIG.PCW_USB_RESET_SELECT {Share reset pin} CONFIG.PCW_USB0_RESET_ENABLE {0} CONFIG.PCW_USB0_RESET_IO {<Select>} CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB1_USB1_IO {<Select>} CONFIG.PCW_USB1_RESET_ENABLE {0} CONFIG.PCW_USB1_RESET_IO {<Select>} CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} CONFIG.PCW_I2C0_I2C0_IO {<Select>} CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} CONFIG.PCW_I2C0_GRP_INT_IO {<Select>} CONFIG.PCW_I2C0_RESET_ENABLE {0} CONFIG.PCW_I2C0_RESET_IO {<Select>} CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} CONFIG.PCW_I2C1_I2C1_IO {<Select>} CONFIG.PCW_I2C1_GRP_INT_ENABLE {0} CONFIG.PCW_I2C1_GRP_INT_IO {<Select>} CONFIG.PCW_I2C_RESET_ENABLE {1} CONFIG.PCW_I2C_RESET_SELECT {<Select>} CONFIG.PCW_I2C1_RESET_ENABLE {0} CONFIG.PCW_I2C1_RESET_IO {<Select>} CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} CONFIG.PCW_GPIO_EMIO_GPIO_IO {<Select>} CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} CONFIG.PCW_USB_RESET_POLARITY {Active Low} CONFIG.PCW_ENET_RESET_POLARITY {Active Low} CONFIG.PCW_I2C_RESET_POLARITY {Active Low} CONFIG.PCW_MIO_0_PULLUP {disabled} CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_0_DIRECTION {inout} CONFIG.PCW_MIO_0_SLEW {slow} CONFIG.PCW_MIO_1_PULLUP {enabled} CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_1_DIRECTION {out} CONFIG.PCW_MIO_1_SLEW {slow} CONFIG.PCW_MIO_2_PULLUP {disabled} CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_2_DIRECTION {inout} CONFIG.PCW_MIO_2_SLEW {slow} CONFIG.PCW_MIO_3_PULLUP {disabled} CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_3_DIRECTION {inout} CONFIG.PCW_MIO_3_SLEW {slow} CONFIG.PCW_MIO_4_PULLUP {disabled} CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_4_DIRECTION {inout} CONFIG.PCW_MIO_4_SLEW {slow} CONFIG.PCW_MIO_5_PULLUP {disabled} CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_5_DIRECTION {inout} CONFIG.PCW_MIO_5_SLEW {slow} CONFIG.PCW_MIO_6_PULLUP {disabled} CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_6_DIRECTION {out} CONFIG.PCW_MIO_6_SLEW {slow} CONFIG.PCW_MIO_7_PULLUP {disabled} CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_7_DIRECTION {out} CONFIG.PCW_MIO_7_SLEW {slow} CONFIG.PCW_MIO_8_PULLUP {disabled} CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_8_DIRECTION {out} CONFIG.PCW_MIO_8_SLEW {slow} CONFIG.PCW_MIO_9_PULLUP {disabled} CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_9_DIRECTION {inout} CONFIG.PCW_MIO_9_SLEW {slow} CONFIG.PCW_MIO_10_PULLUP {disabled} CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_10_DIRECTION {inout} CONFIG.PCW_MIO_10_SLEW {slow} CONFIG.PCW_MIO_11_PULLUP {disabled} CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_11_DIRECTION {inout} CONFIG.PCW_MIO_11_SLEW {slow} CONFIG.PCW_MIO_12_PULLUP {disabled} CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_12_DIRECTION {inout} CONFIG.PCW_MIO_12_SLEW {slow} CONFIG.PCW_MIO_13_PULLUP {disabled} CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_13_DIRECTION {inout} CONFIG.PCW_MIO_13_SLEW {slow} CONFIG.PCW_MIO_14_PULLUP {disabled} CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_14_DIRECTION {inout} CONFIG.PCW_MIO_14_SLEW {slow} CONFIG.PCW_MIO_15_PULLUP {disabled} CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} CONFIG.PCW_MIO_15_DIRECTION {inout} CONFIG.PCW_MIO_15_SLEW {slow} CONFIG.PCW_MIO_16_PULLUP {disabled} CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_16_DIRECTION {out} CONFIG.PCW_MIO_16_SLEW {fast} CONFIG.PCW_MIO_17_PULLUP {disabled} CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_17_DIRECTION {out} CONFIG.PCW_MIO_17_SLEW {fast} CONFIG.PCW_MIO_18_PULLUP {disabled} CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_18_DIRECTION {out} CONFIG.PCW_MIO_18_SLEW {fast} CONFIG.PCW_MIO_19_PULLUP {disabled} CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_19_DIRECTION {out} CONFIG.PCW_MIO_19_SLEW {fast} CONFIG.PCW_MIO_20_PULLUP {disabled} CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_20_DIRECTION {out} CONFIG.PCW_MIO_20_SLEW {fast} CONFIG.PCW_MIO_21_PULLUP {disabled} CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_21_DIRECTION {out} CONFIG.PCW_MIO_21_SLEW {fast} CONFIG.PCW_MIO_22_PULLUP {disabled} CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_22_DIRECTION {in} CONFIG.PCW_MIO_22_SLEW {fast} CONFIG.PCW_MIO_23_PULLUP {disabled} CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_23_DIRECTION {in} CONFIG.PCW_MIO_23_SLEW {fast} CONFIG.PCW_MIO_24_PULLUP {disabled} CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_24_DIRECTION {in} CONFIG.PCW_MIO_24_SLEW {fast} CONFIG.PCW_MIO_25_PULLUP {disabled} CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_25_DIRECTION {in} CONFIG.PCW_MIO_25_SLEW {fast} CONFIG.PCW_MIO_26_PULLUP {disabled} CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_26_DIRECTION {in} CONFIG.PCW_MIO_26_SLEW {fast} CONFIG.PCW_MIO_27_PULLUP {disabled} CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_27_DIRECTION {in} CONFIG.PCW_MIO_27_SLEW {fast} CONFIG.PCW_MIO_28_PULLUP {disabled} CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_28_DIRECTION {inout} CONFIG.PCW_MIO_28_SLEW {fast} CONFIG.PCW_MIO_29_PULLUP {disabled} CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_29_DIRECTION {in} CONFIG.PCW_MIO_29_SLEW {fast} CONFIG.PCW_MIO_30_PULLUP {disabled} CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_30_DIRECTION {out} CONFIG.PCW_MIO_30_SLEW {fast} CONFIG.PCW_MIO_31_PULLUP {disabled} CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_31_DIRECTION {in} CONFIG.PCW_MIO_31_SLEW {fast} CONFIG.PCW_MIO_32_PULLUP {disabled} CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_32_DIRECTION {inout} CONFIG.PCW_MIO_32_SLEW {fast} CONFIG.PCW_MIO_33_PULLUP {disabled} CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_33_DIRECTION {inout} CONFIG.PCW_MIO_33_SLEW {fast} CONFIG.PCW_MIO_34_PULLUP {disabled} CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_34_DIRECTION {inout} CONFIG.PCW_MIO_34_SLEW {fast} CONFIG.PCW_MIO_35_PULLUP {disabled} CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_35_DIRECTION {inout} CONFIG.PCW_MIO_35_SLEW {fast} CONFIG.PCW_MIO_36_PULLUP {disabled} CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_36_DIRECTION {in} CONFIG.PCW_MIO_36_SLEW {fast} CONFIG.PCW_MIO_37_PULLUP {disabled} CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_37_DIRECTION {inout} CONFIG.PCW_MIO_37_SLEW {fast} CONFIG.PCW_MIO_38_PULLUP {disabled} CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_38_DIRECTION {inout} CONFIG.PCW_MIO_38_SLEW {fast} CONFIG.PCW_MIO_39_PULLUP {disabled} CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_39_DIRECTION {inout} CONFIG.PCW_MIO_39_SLEW {fast} CONFIG.PCW_MIO_40_PULLUP {disabled} CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_40_DIRECTION {inout} CONFIG.PCW_MIO_40_SLEW {fast} CONFIG.PCW_MIO_41_PULLUP {disabled} CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_41_DIRECTION {inout} CONFIG.PCW_MIO_41_SLEW {fast} CONFIG.PCW_MIO_42_PULLUP {disabled} CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_42_DIRECTION {inout} CONFIG.PCW_MIO_42_SLEW {fast} CONFIG.PCW_MIO_43_PULLUP {disabled} CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_43_DIRECTION {inout} CONFIG.PCW_MIO_43_SLEW {fast} CONFIG.PCW_MIO_44_PULLUP {disabled} CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_44_DIRECTION {inout} CONFIG.PCW_MIO_44_SLEW {fast} CONFIG.PCW_MIO_45_PULLUP {disabled} CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_45_DIRECTION {inout} CONFIG.PCW_MIO_45_SLEW {fast} CONFIG.PCW_MIO_46_PULLUP {disabled} CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_46_DIRECTION {in} CONFIG.PCW_MIO_46_SLEW {slow} CONFIG.PCW_MIO_47_PULLUP {disabled} CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_47_DIRECTION {in} CONFIG.PCW_MIO_47_SLEW {slow} CONFIG.PCW_MIO_48_PULLUP {disabled} CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_48_DIRECTION {out} CONFIG.PCW_MIO_48_SLEW {slow} CONFIG.PCW_MIO_49_PULLUP {disabled} CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_49_DIRECTION {in} CONFIG.PCW_MIO_49_SLEW {slow} CONFIG.PCW_MIO_50_PULLUP {disabled} CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_50_DIRECTION {inout} CONFIG.PCW_MIO_50_SLEW {slow} CONFIG.PCW_MIO_51_PULLUP {disabled} CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_51_DIRECTION {inout} CONFIG.PCW_MIO_51_SLEW {slow} CONFIG.PCW_MIO_52_PULLUP {disabled} CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_52_DIRECTION {out} CONFIG.PCW_MIO_52_SLEW {fast} CONFIG.PCW_MIO_53_PULLUP {disabled} CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} CONFIG.PCW_MIO_53_DIRECTION {inout} CONFIG.PCW_MIO_53_SLEW {fast} CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0} CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#wp#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio} CONFIG.PCW_PS7_SI_REV {PRODUCTION} CONFIG.PCW_FPGA_FCLK0_ENABLE {1} CONFIG.PCW_FPGA_FCLK1_ENABLE {0} CONFIG.PCW_FPGA_FCLK2_ENABLE {0} CONFIG.PCW_FPGA_FCLK3_ENABLE {0} CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} CONFIG.PCW_NOR_SRAM_CS0_T_WC {2} CONFIG.PCW_NOR_SRAM_CS0_T_RC {2} CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} CONFIG.PCW_NOR_SRAM_CS1_T_WC {2} CONFIG.PCW_NOR_SRAM_CS1_T_RC {2} CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} CONFIG.PCW_NOR_CS0_T_TR {1} CONFIG.PCW_NOR_CS0_T_PC {1} CONFIG.PCW_NOR_CS0_T_WP {1} CONFIG.PCW_NOR_CS0_T_CEOE {1} CONFIG.PCW_NOR_CS0_T_WC {2} CONFIG.PCW_NOR_CS0_T_RC {2} CONFIG.PCW_NOR_CS0_WE_TIME {0} CONFIG.PCW_NOR_CS1_T_TR {1} CONFIG.PCW_NOR_CS1_T_PC {1} CONFIG.PCW_NOR_CS1_T_WP {1} CONFIG.PCW_NOR_CS1_T_CEOE {1} CONFIG.PCW_NOR_CS1_T_WC {2} CONFIG.PCW_NOR_CS1_T_RC {2} CONFIG.PCW_NOR_CS1_WE_TIME {0} CONFIG.PCW_NAND_CYCLES_T_RR {1} CONFIG.PCW_NAND_CYCLES_T_AR {1} CONFIG.PCW_NAND_CYCLES_T_CLR {1} CONFIG.PCW_NAND_CYCLES_T_WP {1} CONFIG.PCW_NAND_CYCLES_T_REA {1} CONFIG.PCW_NAND_CYCLES_T_WC {2} CONFIG.PCW_NAND_CYCLES_T_RC {2} CONFIG.PCW_SMC_CYCLE_T0 {NA} CONFIG.PCW_SMC_CYCLE_T1 {NA} CONFIG.PCW_SMC_CYCLE_T2 {NA} CONFIG.PCW_SMC_CYCLE_T3 {NA} CONFIG.PCW_SMC_CYCLE_T4 {NA} CONFIG.PCW_SMC_CYCLE_T5 {NA} CONFIG.PCW_SMC_CYCLE_T6 {NA} CONFIG.PCW_PACKAGE_NAME {clg484}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins myip_0/S00_AXI]
</myip_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000[ 64K ]>
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: top
WARNING: [Synth 8-1102] /* in comment [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v:88]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:40 ; elapsed = 01:05:00 . Memory (MB): peak = 1960.230 ; gain = 1633.086
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v:39]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [E:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12936]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [E:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12936]
INFO: [Synth 8-638] synthesizing module 'IIC_READ' [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v:22]
	Parameter S0 bound to: 8'b00000000 
	Parameter S1 bound to: 8'b00000001 
	Parameter S2 bound to: 8'b00000010 
	Parameter S3 bound to: 8'b00000011 
	Parameter S4 bound to: 8'b00000100 
	Parameter S5 bound to: 8'b00000101 
	Parameter S6 bound to: 8'b00000110 
	Parameter S7 bound to: 8'b00000111 
	Parameter S8 bound to: 8'b00001000 
	Parameter S9 bound to: 8'b00001001 
	Parameter S10 bound to: 8'b00001010 
	Parameter S11 bound to: 8'b00001011 
	Parameter S12 bound to: 8'b00001100 
	Parameter S13 bound to: 8'b00001101 
	Parameter S14 bound to: 8'b00001110 
	Parameter S15 bound to: 8'b00001111 
	Parameter S16 bound to: 8'b00010000 
	Parameter S17 bound to: 8'b00010001 
	Parameter S18 bound to: 8'b00010010 
	Parameter S19 bound to: 8'b00010011 
	Parameter S20 bound to: 8'b00010100 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v:39]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v:268]
INFO: [Synth 8-256] done synthesizing module 'IIC_READ' (2#1) [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v:22]
INFO: [Synth 8-638] synthesizing module 'CLOCKER' [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/CLOCKER.v:21]
INFO: [Synth 8-256] done synthesizing module 'CLOCKER' (3#1) [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/CLOCKER.v:21]
WARNING: [Synth 8-3848] Net start in module/entity top does not have driver. [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v:32]
WARNING: [Synth 8-3848] Net a_g in module/entity top does not have driver. [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v:28]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v:22]
WARNING: [Synth 8-3331] design top has unconnected port data
WARNING: [Synth 8-3331] design top has unconnected port a_g[6]
WARNING: [Synth 8-3331] design top has unconnected port a_g[5]
WARNING: [Synth 8-3331] design top has unconnected port a_g[4]
WARNING: [Synth 8-3331] design top has unconnected port a_g[3]
WARNING: [Synth 8-3331] design top has unconnected port a_g[2]
WARNING: [Synth 8-3331] design top has unconnected port a_g[1]
WARNING: [Synth 8-3331] design top has unconnected port a_g[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:40 ; elapsed = 01:05:00 . Memory (MB): peak = 1967.402 ; gain = 1640.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:40 ; elapsed = 01:05:01 . Memory (MB): peak = 1967.402 ; gain = 1640.258
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:02:47 ; elapsed = 01:05:05 . Memory (MB): peak = 2103.953 ; gain = 1776.809
20 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.953 ; gain = 143.723
set_property package_pin "" [get_ports [list  rst]]
place_ports clk A16
place_ports data A17
place_ports rst A18
place_ports SCL A19
place_ports SDA A21
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list data]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list SCL]]
set_property IOSTANDARD LVCMOS33 [get_ports [list SDA]]
set_property package_pin "" [get_ports [list  {a_g[6]}]]
place_ports {a_g[6]} AB10
place_ports {a_g[5]} AB11
place_ports {a_g[4]} AB12
place_ports {a_g[3]} AB14
place_ports {a_g[2]} AB15
place_ports {a_g[1]} AB16
place_ports {a_g[0]} AB17
set_property IOSTANDARD LVCMOS33 [get_ports [list {a_g[6]} {a_g[5]} {a_g[4]} {a_g[3]} {a_g[2]} {a_g[1]} {a_g[0]}]]
save_bd_design
Wrote  : <F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/CLOCKER.v" into library work [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/CLOCKER.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v" into library work [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v" into library work [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v:1]
[Tue May 16 14:42:10 2023] Launched synth_1...
Run output will be captured here: F:/ZYNQ/5.16/project_1/project_1.runs/synth_1/runme.log
open_bd_design {F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design
make_wrapper -files [get_files F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
add_files -norecurse F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_myip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'f:/zynq/5.16/ip_repo/edit_myip_v1_0.srcs/sources_1/new/iic.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'f:/zynq/5.16/ip_repo/edit_myip_v1_0.srcs/sources_1/new/CLOCKER.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'f:/zynq/5.16/ip_repo/edit_myip_v1_0.srcs/sources_1/new/top.v', it does not exist.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'design_1_myip_0_0'. Failed to generate 'Verilog Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'design_1_myip_0_0'. Failed to generate 'Verilog Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block myip_0 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_100M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_100M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_100M_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2109.613 ; gain = 5.660
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
generate_target all [get_files  F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
Verilog Output written to : F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'f:/zynq/5.16/ip_repo/edit_myip_v1_0.srcs/sources_1/new/iic.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'f:/zynq/5.16/ip_repo/edit_myip_v1_0.srcs/sources_1/new/CLOCKER.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'f:/zynq/5.16/ip_repo/edit_myip_v1_0.srcs/sources_1/new/top.v', it does not exist.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'design_1_myip_0_0'. Failed to generate 'Verilog Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'design_1_myip_0_0'. Failed to generate 'Verilog Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block myip_0 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
generate_target all [get_files  F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
Verilog Output written to : F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_myip_0_0'...
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'f:/zynq/5.16/ip_repo/edit_myip_v1_0.srcs/sources_1/new/iic.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'f:/zynq/5.16/ip_repo/edit_myip_v1_0.srcs/sources_1/new/CLOCKER.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'f:/zynq/5.16/ip_repo/edit_myip_v1_0.srcs/sources_1/new/top.v', it does not exist.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'design_1_myip_0_0'. Failed to generate 'Verilog Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'design_1_myip_0_0'. Failed to generate 'Verilog Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block myip_0 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2169.414 ; gain = 14.285
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

place_ports {a_g[6]} AA11
place_ports {a_g[5]} AA12
place_ports {a_g[4]} AA13
place_ports {a_g[3]} AA14
place_ports {a_g[2]} AA16
place_ports {a_g[1]} AA17
place_ports {a_g[0]} AA18
place_ports clk A16
place_ports data A17
place_ports rst A18
place_ports SCL A19
place_ports SDA A21
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list data]]
set_property IOSTANDARD LVTTL [get_ports [list rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list SCL]]
set_property IOSTANDARD LVCMOS33 [get_ports [list SDA]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {a_g[6]} {a_g[5]} {a_g[4]} {a_g[3]} {a_g[2]} {a_g[1]} {a_g[0]}]]
file mkdir F:/ZYNQ/5.16/project_1/project_1.srcs/constrs_1/new
close [ open F:/ZYNQ/5.16/project_1/project_1.srcs/constrs_1/new/cons.xdc w ]
add_files -fileset constrs_1 F:/ZYNQ/5.16/project_1/project_1.srcs/constrs_1/new/cons.xdc
set_property target_constrs_file F:/ZYNQ/5.16/project_1/project_1.srcs/constrs_1/new/cons.xdc [current_fileset -constrset]
save_constraints -force
current_design rtl_1
refresh_design
WARNING: [Synth 8-1102] /* in comment [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v:88]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:07 ; elapsed = 01:25:01 . Memory (MB): peak = 2274.074 ; gain = 1946.930
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v:39]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [E:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12936]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [E:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:12936]
INFO: [Synth 8-638] synthesizing module 'IIC_READ' [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v:22]
	Parameter S0 bound to: 8'b00000000 
	Parameter S1 bound to: 8'b00000001 
	Parameter S2 bound to: 8'b00000010 
	Parameter S3 bound to: 8'b00000011 
	Parameter S4 bound to: 8'b00000100 
	Parameter S5 bound to: 8'b00000101 
	Parameter S6 bound to: 8'b00000110 
	Parameter S7 bound to: 8'b00000111 
	Parameter S8 bound to: 8'b00001000 
	Parameter S9 bound to: 8'b00001001 
	Parameter S10 bound to: 8'b00001010 
	Parameter S11 bound to: 8'b00001011 
	Parameter S12 bound to: 8'b00001100 
	Parameter S13 bound to: 8'b00001101 
	Parameter S14 bound to: 8'b00001110 
	Parameter S15 bound to: 8'b00001111 
	Parameter S16 bound to: 8'b00010000 
	Parameter S17 bound to: 8'b00010001 
	Parameter S18 bound to: 8'b00010010 
	Parameter S19 bound to: 8'b00010011 
	Parameter S20 bound to: 8'b00010100 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v:37]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v:39]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v:268]
INFO: [Synth 8-256] done synthesizing module 'IIC_READ' (2#1) [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v:22]
INFO: [Synth 8-638] synthesizing module 'CLOCKER' [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/CLOCKER.v:21]
INFO: [Synth 8-256] done synthesizing module 'CLOCKER' (3#1) [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/CLOCKER.v:21]
WARNING: [Synth 8-3848] Net start in module/entity top does not have driver. [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v:32]
WARNING: [Synth 8-3848] Net a_g in module/entity top does not have driver. [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v:28]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v:22]
WARNING: [Synth 8-3331] design top has unconnected port data
WARNING: [Synth 8-3331] design top has unconnected port a_g[6]
WARNING: [Synth 8-3331] design top has unconnected port a_g[5]
WARNING: [Synth 8-3331] design top has unconnected port a_g[4]
WARNING: [Synth 8-3331] design top has unconnected port a_g[3]
WARNING: [Synth 8-3331] design top has unconnected port a_g[2]
WARNING: [Synth 8-3331] design top has unconnected port a_g[1]
WARNING: [Synth 8-3331] design top has unconnected port a_g[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:07 ; elapsed = 01:25:02 . Memory (MB): peak = 2289.934 ; gain = 1962.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:07 ; elapsed = 01:25:02 . Memory (MB): peak = 2289.934 ; gain = 1962.789
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/ZYNQ/5.16/project_1/project_1.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [F:/ZYNQ/5.16/project_1/project_1.srcs/constrs_1/new/cons.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2381.410 ; gain = 107.336
save_bd_design
Wrote  : <F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/CLOCKER.v" into library work [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/CLOCKER.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v" into library work [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/IIC_READ.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v" into library work [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/new/top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Tue May 16 14:59:37 2023] Launched synth_1...
Run output will be captured here: F:/ZYNQ/5.16/project_1/project_1.runs/synth_1/runme.log
open_bd_design {F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May 16 15:26:57 2023] Launched impl_1...
Run output will be captured here: F:/ZYNQ/5.16/project_1/project_1.runs/impl_1/runme.log
open_bd_design {F:/ZYNQ/5.16/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 16 15:46:47 2023] Launched impl_1...
Run output will be captured here: F:/ZYNQ/5.16/project_1/project_1.runs/impl_1/runme.log
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue May 16 15:47:18 2023] Launched synth_1...
Run output will be captured here: F:/ZYNQ/5.16/project_1/project_1.runs/synth_1/runme.log
[Tue May 16 15:47:18 2023] Launched impl_1...
Run output will be captured here: F:/ZYNQ/5.16/project_1/project_1.runs/impl_1/runme.log
current_project gpio_mio
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 16 21:27:54 2023...
