Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Jul 29 19:25:37 2022
| Host         : 9b3282d6ad1d running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file tutorial_wrapper_timing_summary_routed.rpt -pb tutorial_wrapper_timing_summary_routed.pb -rpx tutorial_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : tutorial_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.354        0.000                      0                53903        0.018        0.000                      0                53903        3.750        0.000                       0                 21312  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.638        0.000                      0                38384        0.018        0.000                      0                38384        3.750        0.000                       0                 15192  
clk_fpga_1          0.354        0.000                      0                15423        0.020        0.000                      0                15423        3.750        0.000                       0                  6120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          1.548        0.000                      0                  661        0.023        0.000                      0                  661  
clk_fpga_0    clk_fpga_1          1.095        0.000                      0                  262        0.024        0.000                      0                  262  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1               5.231        0.000                      0                   96        0.576        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        9.098ns  (logic 1.653ns (18.170%)  route 7.445ns (81.830%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 17.705 - 15.000 ) 
    Source Clock Delay      (SCD):    3.158ns = ( 8.158 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.864     8.158    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/fclk
    SLICE_X113Y91        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.459     8.617 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/Q
                         net (fo=432, routed)         7.436    16.053    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/out_data_reg[0]_0
    SLICE_X66Y73         LUT3 (Prop_lut3_I1_O)        0.124    16.177 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum[0]_i_6__137/O
                         net (fo=1, routed)           0.000    16.177    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum[0]_i_6__137_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.690 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[0]_i_1__137/CO[3]
                         net (fo=1, routed)           0.000    16.690    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[0]_i_1__137_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[4]_i_1__137/CO[3]
                         net (fo=1, routed)           0.009    16.816    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[4]_i_1__137_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.933 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[8]_i_1__137/CO[3]
                         net (fo=1, routed)           0.000    16.933    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[8]_i_1__137_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.256 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[12]_i_1__137/O[1]
                         net (fo=1, routed)           0.000    17.256    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[12]_i_1__137_n_6
    SLICE_X66Y76         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.526    17.705    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/fclk
    SLICE_X66Y76         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.229    17.934    
                         clock uncertainty           -0.154    17.780    
    SLICE_X66Y76         FDRE (Setup_fdre_C_D)        0.114    17.894    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[13]
  -------------------------------------------------------------------
                         required time                         17.894    
                         arrival time                         -17.256    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        9.090ns  (logic 1.645ns (18.098%)  route 7.445ns (81.902%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 17.705 - 15.000 ) 
    Source Clock Delay      (SCD):    3.158ns = ( 8.158 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.864     8.158    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/fclk
    SLICE_X113Y91        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.459     8.617 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/Q
                         net (fo=432, routed)         7.436    16.053    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/out_data_reg[0]_0
    SLICE_X66Y73         LUT3 (Prop_lut3_I1_O)        0.124    16.177 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum[0]_i_6__137/O
                         net (fo=1, routed)           0.000    16.177    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum[0]_i_6__137_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.690 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[0]_i_1__137/CO[3]
                         net (fo=1, routed)           0.000    16.690    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[0]_i_1__137_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[4]_i_1__137/CO[3]
                         net (fo=1, routed)           0.009    16.816    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[4]_i_1__137_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.933 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[8]_i_1__137/CO[3]
                         net (fo=1, routed)           0.000    16.933    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[8]_i_1__137_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.248 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[12]_i_1__137/O[3]
                         net (fo=1, routed)           0.000    17.248    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[12]_i_1__137_n_4
    SLICE_X66Y76         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.526    17.705    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/fclk
    SLICE_X66Y76         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.229    17.934    
                         clock uncertainty           -0.154    17.780    
    SLICE_X66Y76         FDRE (Setup_fdre_C_D)        0.114    17.894    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[15]
  -------------------------------------------------------------------
                         required time                         17.894    
                         arrival time                         -17.248    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        9.014ns  (logic 1.569ns (17.407%)  route 7.445ns (82.593%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 17.705 - 15.000 ) 
    Source Clock Delay      (SCD):    3.158ns = ( 8.158 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.864     8.158    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/fclk
    SLICE_X113Y91        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.459     8.617 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/Q
                         net (fo=432, routed)         7.436    16.053    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/out_data_reg[0]_0
    SLICE_X66Y73         LUT3 (Prop_lut3_I1_O)        0.124    16.177 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum[0]_i_6__137/O
                         net (fo=1, routed)           0.000    16.177    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum[0]_i_6__137_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.690 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[0]_i_1__137/CO[3]
                         net (fo=1, routed)           0.000    16.690    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[0]_i_1__137_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[4]_i_1__137/CO[3]
                         net (fo=1, routed)           0.009    16.816    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[4]_i_1__137_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.933 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[8]_i_1__137/CO[3]
                         net (fo=1, routed)           0.000    16.933    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[8]_i_1__137_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.172 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[12]_i_1__137/O[2]
                         net (fo=1, routed)           0.000    17.172    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[12]_i_1__137_n_5
    SLICE_X66Y76         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.526    17.705    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/fclk
    SLICE_X66Y76         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.229    17.934    
                         clock uncertainty           -0.154    17.780    
    SLICE_X66Y76         FDRE (Setup_fdre_C_D)        0.114    17.894    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[14]
  -------------------------------------------------------------------
                         required time                         17.894    
                         arrival time                         -17.172    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        8.994ns  (logic 1.549ns (17.223%)  route 7.445ns (82.777%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 17.705 - 15.000 ) 
    Source Clock Delay      (SCD):    3.158ns = ( 8.158 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.864     8.158    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/fclk
    SLICE_X113Y91        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.459     8.617 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/Q
                         net (fo=432, routed)         7.436    16.053    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/out_data_reg[0]_0
    SLICE_X66Y73         LUT3 (Prop_lut3_I1_O)        0.124    16.177 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum[0]_i_6__137/O
                         net (fo=1, routed)           0.000    16.177    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum[0]_i_6__137_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.690 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[0]_i_1__137/CO[3]
                         net (fo=1, routed)           0.000    16.690    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[0]_i_1__137_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[4]_i_1__137/CO[3]
                         net (fo=1, routed)           0.009    16.816    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[4]_i_1__137_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.933 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[8]_i_1__137/CO[3]
                         net (fo=1, routed)           0.000    16.933    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[8]_i_1__137_n_0
    SLICE_X66Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.152 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[12]_i_1__137/O[0]
                         net (fo=1, routed)           0.000    17.152    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[12]_i_1__137_n_7
    SLICE_X66Y76         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.526    17.705    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/fclk
    SLICE_X66Y76         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.229    17.934    
                         clock uncertainty           -0.154    17.780    
    SLICE_X66Y76         FDRE (Setup_fdre_C_D)        0.114    17.894    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[12]
  -------------------------------------------------------------------
                         required time                         17.894    
                         arrival time                         -17.152    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        8.981ns  (logic 1.536ns (17.104%)  route 7.445ns (82.896%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 17.703 - 15.000 ) 
    Source Clock Delay      (SCD):    3.158ns = ( 8.158 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.864     8.158    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/fclk
    SLICE_X113Y91        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.459     8.617 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/Q
                         net (fo=432, routed)         7.436    16.053    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/out_data_reg[0]_0
    SLICE_X66Y73         LUT3 (Prop_lut3_I1_O)        0.124    16.177 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum[0]_i_6__137/O
                         net (fo=1, routed)           0.000    16.177    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum[0]_i_6__137_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.690 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[0]_i_1__137/CO[3]
                         net (fo=1, routed)           0.000    16.690    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[0]_i_1__137_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[4]_i_1__137/CO[3]
                         net (fo=1, routed)           0.009    16.816    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[4]_i_1__137_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.139 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[8]_i_1__137/O[1]
                         net (fo=1, routed)           0.000    17.139    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[8]_i_1__137_n_6
    SLICE_X66Y75         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.524    17.703    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/fclk
    SLICE_X66Y75         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.229    17.932    
                         clock uncertainty           -0.154    17.778    
    SLICE_X66Y75         FDRE (Setup_fdre_C_D)        0.114    17.892    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[9]
  -------------------------------------------------------------------
                         required time                         17.892    
                         arrival time                         -17.139    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        8.973ns  (logic 1.528ns (17.030%)  route 7.445ns (82.970%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 17.703 - 15.000 ) 
    Source Clock Delay      (SCD):    3.158ns = ( 8.158 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.864     8.158    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/fclk
    SLICE_X113Y91        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.459     8.617 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/Q
                         net (fo=432, routed)         7.436    16.053    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/out_data_reg[0]_0
    SLICE_X66Y73         LUT3 (Prop_lut3_I1_O)        0.124    16.177 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum[0]_i_6__137/O
                         net (fo=1, routed)           0.000    16.177    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum[0]_i_6__137_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.690 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[0]_i_1__137/CO[3]
                         net (fo=1, routed)           0.000    16.690    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[0]_i_1__137_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[4]_i_1__137/CO[3]
                         net (fo=1, routed)           0.009    16.816    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[4]_i_1__137_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.131 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[8]_i_1__137/O[3]
                         net (fo=1, routed)           0.000    17.131    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[8]_i_1__137_n_4
    SLICE_X66Y75         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.524    17.703    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/fclk
    SLICE_X66Y75         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.229    17.932    
                         clock uncertainty           -0.154    17.778    
    SLICE_X66Y75         FDRE (Setup_fdre_C_D)        0.114    17.892    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[11]
  -------------------------------------------------------------------
                         required time                         17.892    
                         arrival time                         -17.131    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        8.897ns  (logic 1.452ns (16.321%)  route 7.445ns (83.679%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 17.703 - 15.000 ) 
    Source Clock Delay      (SCD):    3.158ns = ( 8.158 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.864     8.158    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/fclk
    SLICE_X113Y91        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.459     8.617 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/Q
                         net (fo=432, routed)         7.436    16.053    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/out_data_reg[0]_0
    SLICE_X66Y73         LUT3 (Prop_lut3_I1_O)        0.124    16.177 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum[0]_i_6__137/O
                         net (fo=1, routed)           0.000    16.177    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum[0]_i_6__137_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.690 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[0]_i_1__137/CO[3]
                         net (fo=1, routed)           0.000    16.690    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[0]_i_1__137_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[4]_i_1__137/CO[3]
                         net (fo=1, routed)           0.009    16.816    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[4]_i_1__137_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.055 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[8]_i_1__137/O[2]
                         net (fo=1, routed)           0.000    17.055    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[8]_i_1__137_n_5
    SLICE_X66Y75         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.524    17.703    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/fclk
    SLICE_X66Y75         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.229    17.932    
                         clock uncertainty           -0.154    17.778    
    SLICE_X66Y75         FDRE (Setup_fdre_C_D)        0.114    17.892    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[10]
  -------------------------------------------------------------------
                         required time                         17.892    
                         arrival time                         -17.055    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[14].genblk1[13].pe_inst/out_a_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        8.441ns  (logic 0.583ns (6.907%)  route 7.858ns (93.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 17.741 - 15.000 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 7.995 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.701     7.995    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X57Y81         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.459     8.454 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=445, routed)         1.333     9.787    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg_n_0
    SLICE_X67Y85         LUT2 (Prop_lut2_I0_O)        0.124     9.911 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/pixel_cntr[3]_i_1__0/O
                         net (fo=10833, routed)       6.525    16.436    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[14].genblk1[13].pe_inst/sum_reg[0]_0
    SLICE_X25Y31         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[14].genblk1[13].pe_inst/out_a_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.562    17.741    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[14].genblk1[13].pe_inst/fclk
    SLICE_X25Y31         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[14].genblk1[13].pe_inst/out_a_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.115    17.856    
                         clock uncertainty           -0.154    17.702    
    SLICE_X25Y31         FDRE (Setup_fdre_C_R)       -0.426    17.276    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[14].genblk1[13].pe_inst/out_a_reg[5]
  -------------------------------------------------------------------
                         required time                         17.276    
                         arrival time                         -16.436    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        8.877ns  (logic 1.432ns (16.132%)  route 7.445ns (83.868%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 17.703 - 15.000 ) 
    Source Clock Delay      (SCD):    3.158ns = ( 8.158 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.864     8.158    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/fclk
    SLICE_X113Y91        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.459     8.617 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/Q
                         net (fo=432, routed)         7.436    16.053    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/out_data_reg[0]_0
    SLICE_X66Y73         LUT3 (Prop_lut3_I1_O)        0.124    16.177 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum[0]_i_6__137/O
                         net (fo=1, routed)           0.000    16.177    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum[0]_i_6__137_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.690 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[0]_i_1__137/CO[3]
                         net (fo=1, routed)           0.000    16.690    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[0]_i_1__137_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[4]_i_1__137/CO[3]
                         net (fo=1, routed)           0.009    16.816    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[4]_i_1__137_n_0
    SLICE_X66Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.035 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[8]_i_1__137/O[0]
                         net (fo=1, routed)           0.000    17.035    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[8]_i_1__137_n_7
    SLICE_X66Y75         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.524    17.703    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/fclk
    SLICE_X66Y75         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.229    17.932    
                         clock uncertainty           -0.154    17.778    
    SLICE_X66Y75         FDRE (Setup_fdre_C_D)        0.114    17.892    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[8]
  -------------------------------------------------------------------
                         required time                         17.892    
                         arrival time                         -17.035    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        8.855ns  (logic 1.419ns (16.026%)  route 7.436ns (83.974%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 17.703 - 15.000 ) 
    Source Clock Delay      (SCD):    3.158ns = ( 8.158 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.864     8.158    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/fclk
    SLICE_X113Y91        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.459     8.617 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/init_pe_r_reg[0][12]/Q
                         net (fo=432, routed)         7.436    16.053    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/out_data_reg[0]_0
    SLICE_X66Y73         LUT3 (Prop_lut3_I1_O)        0.124    16.177 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum[0]_i_6__137/O
                         net (fo=1, routed)           0.000    16.177    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum[0]_i_6__137_n_0
    SLICE_X66Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.690 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[0]_i_1__137/CO[3]
                         net (fo=1, routed)           0.000    16.690    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[0]_i_1__137_n_0
    SLICE_X66Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.013 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[4]_i_1__137/O[1]
                         net (fo=1, routed)           0.000    17.013    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[4]_i_1__137_n_6
    SLICE_X66Y74         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.524    17.703    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/fclk
    SLICE_X66Y74         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.229    17.932    
                         clock uncertainty           -0.154    17.778    
    SLICE_X66Y74         FDRE (Setup_fdre_C_D)        0.114    17.892    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[3].pe_inst/sum_reg[5]
  -------------------------------------------------------------------
                         required time                         17.892    
                         arrival time                         -17.013    
  -------------------------------------------------------------------
                         slack                                  0.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[12].pe_inst/out_data_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[13].pe_inst/internal_data_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.314ns  (logic 0.151ns (48.076%)  route 0.163ns (51.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns = ( 6.186 - 5.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 5.884 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.548     5.884    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[12].pe_inst/fclk
    SLICE_X50Y63         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[12].pe_inst/out_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.151     6.035 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[12].pe_inst/out_data_reg[2]/Q
                         net (fo=1, routed)           0.163     6.198    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[13].pe_inst/internal_data_reg[15]_1[2]
    SLICE_X48Y62         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[13].pe_inst/internal_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.820     6.186    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[13].pe_inst/fclk
    SLICE_X48Y62         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[13].pe_inst/internal_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.035     6.151    
    SLICE_X48Y62         FDRE (Hold_fdre_C_D)         0.029     6.180    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[13].pe_inst/internal_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.180    
                         arrival time                           6.198    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[3].pe_inst/out_data_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[4].pe_inst/internal_data_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.291ns  (logic 0.133ns (45.726%)  route 0.158ns (54.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 6.261 - 5.000 ) 
    Source Clock Delay      (SCD):    0.964ns = ( 5.964 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.628     5.964    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[3].pe_inst/fclk
    SLICE_X48Y129        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[3].pe_inst/out_data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDRE (Prop_fdre_C_Q)         0.133     6.097 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[3].pe_inst/out_data_reg[7]/Q
                         net (fo=1, routed)           0.158     6.255    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[4].pe_inst/internal_data_reg[15]_1[7]
    SLICE_X50Y129        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[4].pe_inst/internal_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.895     6.261    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[4].pe_inst/fclk
    SLICE_X50Y129        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[4].pe_inst/internal_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.039     6.222    
    SLICE_X50Y129        FDRE (Hold_fdre_C_D)         0.014     6.236    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[3].genblk1[4].pe_inst/internal_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.236    
                         arrival time                           6.255    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[12].pe_inst/internal_data_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[12].pe_inst/out_data_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.385ns  (logic 0.191ns (49.643%)  route 0.194ns (50.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 6.185 - 5.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 5.884 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.548     5.884    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[12].pe_inst/fclk
    SLICE_X51Y64         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[12].pe_inst/internal_data_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.146     6.030 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[12].pe_inst/internal_data_reg[0]/Q
                         net (fo=1, routed)           0.194     6.223    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[12].pe_inst/internal_data[0]
    SLICE_X48Y63         LUT3 (Prop_lut3_I1_O)        0.045     6.268 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[12].pe_inst/out_data[0]_i_1__136/O
                         net (fo=1, routed)           0.000     6.268    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[12].pe_inst/out_data[0]_i_1__136_n_0
    SLICE_X48Y63         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[12].pe_inst/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.819     6.185    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[12].pe_inst/fclk
    SLICE_X48Y63         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[12].pe_inst/out_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.035     6.150    
    SLICE_X48Y63         FDRE (Hold_fdre_C_D)         0.098     6.248    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[9].genblk1[12].pe_inst/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.248    
                         arrival time                           6.268    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[11].genblk1[11].pe_inst/out_data_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[11].genblk1[12].pe_inst/internal_data_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.307ns  (logic 0.151ns (49.145%)  route 0.156ns (50.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns = ( 6.195 - 5.000 ) 
    Source Clock Delay      (SCD):    0.894ns = ( 5.894 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.558     5.893    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[11].genblk1[11].pe_inst/fclk
    SLICE_X50Y45         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[11].genblk1[11].pe_inst/out_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.151     6.044 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[11].genblk1[11].pe_inst/out_data_reg[3]/Q
                         net (fo=1, routed)           0.156     6.201    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[11].genblk1[12].pe_inst/internal_data_reg[15]_1[3]
    SLICE_X48Y44         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[11].genblk1[12].pe_inst/internal_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.829     6.195    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[11].genblk1[12].pe_inst/fclk
    SLICE_X48Y44         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[11].genblk1[12].pe_inst/internal_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.035     6.160    
    SLICE_X48Y44         FDRE (Hold_fdre_C_D)         0.020     6.180    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[11].genblk1[12].pe_inst/internal_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.180    
                         arrival time                           6.201    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[12].genblk1[11].pe_inst/out_data_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[12].genblk1[12].pe_inst/internal_data_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.309ns  (logic 0.151ns (48.867%)  route 0.158ns (51.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns = ( 6.194 - 5.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 5.893 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.557     5.892    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[12].genblk1[11].pe_inst/fclk
    SLICE_X50Y40         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[12].genblk1[11].pe_inst/out_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.151     6.043 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[12].genblk1[11].pe_inst/out_data_reg[3]/Q
                         net (fo=1, routed)           0.158     6.201    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[12].genblk1[12].pe_inst/internal_data_reg[15]_1[3]
    SLICE_X48Y40         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[12].genblk1[12].pe_inst/internal_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.828     6.194    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[12].genblk1[12].pe_inst/fclk
    SLICE_X48Y40         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[12].genblk1[12].pe_inst/internal_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.035     6.159    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.020     6.179    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[12].genblk1[12].pe_inst/internal_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.179    
                         arrival time                           6.202    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[4].pe_inst/out_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[5].pe_inst/internal_data_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.312ns  (logic 0.133ns (42.639%)  route 0.179ns (57.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 6.273 - 5.000 ) 
    Source Clock Delay      (SCD):    0.975ns = ( 5.975 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.639     5.975    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[4].pe_inst/fclk
    SLICE_X45Y147        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[4].pe_inst/out_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDRE (Prop_fdre_C_Q)         0.133     6.108 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[4].pe_inst/out_data_reg[9]/Q
                         net (fo=1, routed)           0.179     6.287    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[5].pe_inst/internal_data_reg[15]_1[9]
    SLICE_X52Y147        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[5].pe_inst/internal_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.907     6.273    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[5].pe_inst/fclk
    SLICE_X52Y147        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[5].pe_inst/internal_data_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.039     6.234    
    SLICE_X52Y147        FDRE (Hold_fdre_C_D)         0.030     6.264    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[5].pe_inst/internal_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.264    
                         arrival time                           6.287    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[2].pe_inst/out_data_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[3].pe_inst/internal_data_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.361ns  (logic 0.146ns (40.452%)  route 0.215ns (59.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 6.267 - 5.000 ) 
    Source Clock Delay      (SCD):    0.970ns = ( 5.970 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.634     5.970    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[2].pe_inst/fclk
    SLICE_X47Y115        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[2].pe_inst/out_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y115        FDRE (Prop_fdre_C_Q)         0.146     6.116 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[2].pe_inst/out_data_reg[5]/Q
                         net (fo=1, routed)           0.215     6.331    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[3].pe_inst/internal_data_reg[15]_1[5]
    SLICE_X51Y114        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[3].pe_inst/internal_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.901     6.267    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[3].pe_inst/fclk
    SLICE_X51Y114        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[3].pe_inst/internal_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.039     6.228    
    SLICE_X51Y114        FDRE (Hold_fdre_C_D)         0.078     6.306    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[5].genblk1[3].pe_inst/internal_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.306    
                         arrival time                           6.331    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.352ns  (logic 0.146ns (41.449%)  route 0.206ns (58.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 6.245 - 5.000 ) 
    Source Clock Delay      (SCD):    0.945ns = ( 5.945 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.609     5.945    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/fclk
    SLICE_X99Y98         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y98         FDRE (Prop_fdre_C_Q)         0.146     6.091 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/Q
                         net (fo=28, routed)          0.206     6.297    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/ADDRD0
    SLICE_X98Y98         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.879     6.245    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X98Y98         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism             -0.287     5.958    
    SLICE_X98Y98         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.272    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -6.272    
                         arrival time                           6.297    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/RAMA_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.352ns  (logic 0.146ns (41.449%)  route 0.206ns (58.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 6.245 - 5.000 ) 
    Source Clock Delay      (SCD):    0.945ns = ( 5.945 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.609     5.945    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/fclk
    SLICE_X99Y98         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y98         FDRE (Prop_fdre_C_Q)         0.146     6.091 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/Q
                         net (fo=28, routed)          0.206     6.297    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/ADDRD0
    SLICE_X98Y98         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.879     6.245    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X98Y98         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism             -0.287     5.958    
    SLICE_X98Y98         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.272    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -6.272    
                         arrival time                           6.297    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/RAMB/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.352ns  (logic 0.146ns (41.449%)  route 0.206ns (58.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 6.245 - 5.000 ) 
    Source Clock Delay      (SCD):    0.945ns = ( 5.945 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.609     5.945    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/fclk
    SLICE_X99Y98         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y98         FDRE (Prop_fdre_C_Q)         0.146     6.091 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[5].wr_addr_bram_reg[5][0]/Q
                         net (fo=28, routed)          0.206     6.297    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/ADDRD0
    SLICE_X98Y98         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.879     6.245    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X98Y98         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism             -0.287     5.958    
    SLICE_X98Y98         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     6.272    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -6.272    
                         arrival time                           6.297    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X105Y146  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[10].pe_inst/sum_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X105Y146  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[10].pe_inst/sum_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X105Y146  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[10].pe_inst/sum_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X105Y147  tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[0].genblk1[10].pe_inst/sum_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y52    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[10].genblk1[13].pe_inst/sum_reg[9]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y53    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[10].genblk1[14].pe_inst/flag_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X45Y53    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[10].genblk1[14].pe_inst/internal_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y53    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[10].genblk1[14].pe_inst/internal_data_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y53    tutorial_i/mm_eval/mm_0/inst/mm_inst/systolic_inst/genblk1[10].genblk1[14].pe_inst/internal_data_reg[11]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X100Y109  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X100Y109  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X100Y109  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X100Y109  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X100Y109  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X100Y109  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X100Y109  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X100Y109  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X98Y109   tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X98Y109   tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X98Y110   tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X98Y110   tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X98Y110   tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X98Y110   tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X98Y110   tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X98Y110   tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X98Y110   tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X98Y110   tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[1].write_ram_D/mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[9].write_ram_D/mem_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y66    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[9].write_ram_D/mem_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].reg_banked_read_addr_D_reg[13][0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.456ns (10.871%)  route 3.738ns (89.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 7.659 - 5.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.627     2.921    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y80         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=411, routed)         3.738     7.115    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X32Y50         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].reg_banked_read_addr_D_reg[13][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.480     7.659    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X32Y50         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].reg_banked_read_addr_D_reg[13][0]/C  (IS_INVERTED)
                         clock pessimism              0.129     7.788    
                         clock uncertainty           -0.154     7.634    
    SLICE_X32Y50         FDRE (Setup_fdre_C_CE)      -0.164     7.470    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].reg_banked_read_addr_D_reg[13][0]
  -------------------------------------------------------------------
                         required time                          7.470    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_read_addr_D_reg[2][0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.456ns (10.266%)  route 3.986ns (89.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 7.960 - 5.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.627     2.921    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y80         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=411, routed)         3.986     7.363    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X97Y107        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_read_addr_D_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.781     7.960    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X97Y107        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_read_addr_D_reg[2][0]/C  (IS_INVERTED)
                         clock pessimism              0.129     8.089    
                         clock uncertainty           -0.154     7.935    
    SLICE_X97Y107        FDRE (Setup_fdre_C_CE)      -0.202     7.733    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[2].reg_banked_read_addr_D_reg[2][0]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.456ns (11.079%)  route 3.660ns (88.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 7.659 - 5.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.627     2.921    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y80         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=411, routed)         3.660     7.037    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X35Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.480     7.659    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X35Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][0]/C  (IS_INVERTED)
                         clock pessimism              0.129     7.788    
                         clock uncertainty           -0.154     7.634    
    SLICE_X35Y56         FDRE (Setup_fdre_C_CE)      -0.202     7.432    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][0]
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.456ns (11.079%)  route 3.660ns (88.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 7.659 - 5.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.627     2.921    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y80         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=411, routed)         3.660     7.037    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X35Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.480     7.659    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X35Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][10]/C  (IS_INVERTED)
                         clock pessimism              0.129     7.788    
                         clock uncertainty           -0.154     7.634    
    SLICE_X35Y56         FDRE (Setup_fdre_C_CE)      -0.202     7.432    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][10]
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][15]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.456ns (11.079%)  route 3.660ns (88.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 7.659 - 5.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.627     2.921    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y80         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=411, routed)         3.660     7.037    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X35Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.480     7.659    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X35Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][15]/C  (IS_INVERTED)
                         clock pessimism              0.129     7.788    
                         clock uncertainty           -0.154     7.634    
    SLICE_X35Y56         FDRE (Setup_fdre_C_CE)      -0.202     7.432    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][15]
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][3]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.456ns (11.079%)  route 3.660ns (88.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 7.659 - 5.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.627     2.921    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y80         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=411, routed)         3.660     7.037    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X35Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.480     7.659    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X35Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][3]/C  (IS_INVERTED)
                         clock pessimism              0.129     7.788    
                         clock uncertainty           -0.154     7.634    
    SLICE_X35Y56         FDRE (Setup_fdre_C_CE)      -0.202     7.432    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][3]
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.456ns (11.079%)  route 3.660ns (88.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 7.659 - 5.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.627     2.921    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y80         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=411, routed)         3.660     7.037    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X35Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.480     7.659    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X35Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][4]/C  (IS_INVERTED)
                         clock pessimism              0.129     7.788    
                         clock uncertainty           -0.154     7.634    
    SLICE_X35Y56         FDRE (Setup_fdre_C_CE)      -0.202     7.432    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][4]
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][9]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.456ns (11.079%)  route 3.660ns (88.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 7.659 - 5.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.627     2.921    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y80         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=411, routed)         3.660     7.037    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X35Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.480     7.659    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X35Y56         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][9]/C  (IS_INVERTED)
                         clock pessimism              0.129     7.788    
                         clock uncertainty           -0.154     7.634    
    SLICE_X35Y56         FDRE (Setup_fdre_C_CE)      -0.202     7.432    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[12].reg_banked_data_D_reg[12][9]
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -7.037    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].reg_banked_data_D_reg[0][11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.456ns (10.373%)  route 3.940ns (89.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 7.957 - 5.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.627     2.921    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y80         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=411, routed)         3.940     7.317    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X91Y108        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].reg_banked_data_D_reg[0][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.778     7.957    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X91Y108        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].reg_banked_data_D_reg[0][11]/C  (IS_INVERTED)
                         clock pessimism              0.129     8.086    
                         clock uncertainty           -0.154     7.932    
    SLICE_X91Y108        FDRE (Setup_fdre_C_CE)      -0.202     7.730    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].reg_banked_data_D_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].reg_banked_data_D_reg[0][15]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.396ns  (logic 0.456ns (10.373%)  route 3.940ns (89.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 7.957 - 5.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.627     2.921    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y80         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.456     3.377 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=411, routed)         3.940     7.317    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/y_TREADY
    SLICE_X91Y108        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].reg_banked_data_D_reg[0][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.778     7.957    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X91Y108        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].reg_banked_data_D_reg[0][15]/C  (IS_INVERTED)
                         clock pessimism              0.129     8.086    
                         clock uncertainty           -0.154     7.932    
    SLICE_X91Y108        FDRE (Setup_fdre_C_CE)      -0.202     7.730    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].reg_banked_data_D_reg[0][15]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                  0.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.626     0.962    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y49          FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.141     1.103 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.195    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X6Y49          RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.895     1.261    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y49          RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.286     0.975    
    SLICE_X6Y49          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.175    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.626     0.962    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y49          FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.141     1.103 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.195    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X6Y49          RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.895     1.261    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y49          RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.286     0.975    
    SLICE_X6Y49          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.175    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.626     0.962    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y49          FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.141     1.103 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.195    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X6Y49          RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.895     1.261    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y49          RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.286     0.975    
    SLICE_X6Y49          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.175    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.626     0.962    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y49          FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.141     1.103 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.195    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X6Y49          RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.895     1.261    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y49          RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.286     0.975    
    SLICE_X6Y49          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.175    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.626     0.962    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y49          FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.141     1.103 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.195    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X6Y49          RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.895     1.261    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y49          RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.286     0.975    
    SLICE_X6Y49          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.175    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.626     0.962    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y49          FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.141     1.103 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.195    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X6Y49          RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.895     1.261    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y49          RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.286     0.975    
    SLICE_X6Y49          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.175    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.626     0.962    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y49          FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.141     1.103 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.195    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X6Y49          RAMS32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.895     1.261    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y49          RAMS32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.286     0.975    
    SLICE_X6Y49          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.175    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.626     0.962    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y49          FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.141     1.103 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.195    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X6Y49          RAMS32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.895     1.261    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y49          RAMS32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.286     0.975    
    SLICE_X6Y49          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.175    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.597     0.933    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y48         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDCE (Prop_fdce_C_Q)         0.141     1.074 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.208    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X14Y48         RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.866     1.232    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X14Y48         RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.286     0.946    
    SLICE_X14Y48         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.186    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.228%)  route 0.134ns (48.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.597     0.933    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y48         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDCE (Prop_fdce_C_Q)         0.141     1.074 r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.134     1.208    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X14Y48         RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.866     1.232    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X14Y48         RAMD32                                       r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.286     0.946    
    SLICE_X14Y48         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.186    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8     tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8     tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y82    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y84    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y84    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y85    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y84    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y76    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[13].read_ram_A/mem_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y76    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[13].read_ram_A/mem_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y76    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[13].read_ram_A/mem_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y76    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[13].read_ram_A/mem_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y76    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[13].read_ram_A/mem_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y76    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[13].read_ram_A/mem_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y76    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[13].read_ram_A/mem_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y76    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[13].read_ram_A/mem_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y37    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y37    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y77    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[12].read_ram_A/mem_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y77    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[12].read_ram_A/mem_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y77    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[12].read_ram_A/mem_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y77    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[12].read_ram_A/mem_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y77    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[12].read_ram_A/mem_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y77    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[12].read_ram_A/mem_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y77    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[12].read_ram_A/mem_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y77    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[12].read_ram_A/mem_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y75    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[13].read_ram_A/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y75    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[13].read_ram_A/mem_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        7.727ns  (logic 0.583ns (7.545%)  route 7.144ns (92.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 17.960 - 15.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 8.044 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.750     8.044    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X25Y47         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.459     8.503 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=33, routed)          6.522    15.025    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[14].wr_addr_bram_reg[14][0]_0
    SLICE_X97Y108        LUT6 (Prop_lut6_I5_O)        0.124    15.149 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1/O
                         net (fo=4, routed)           0.622    15.771    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1_n_0
    SLICE_X97Y108        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.781    17.960    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/fclk
    SLICE_X97Y108        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]/C  (IS_INVERTED)
                         clock pessimism              0.000    17.960    
                         clock uncertainty           -0.215    17.745    
    SLICE_X97Y108        FDRE (Setup_fdre_C_R)       -0.426    17.319    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][0]
  -------------------------------------------------------------------
                         required time                         17.319    
                         arrival time                         -15.771    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        7.727ns  (logic 0.583ns (7.545%)  route 7.144ns (92.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 17.960 - 15.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 8.044 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.750     8.044    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X25Y47         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.459     8.503 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=33, routed)          6.522    15.025    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[14].wr_addr_bram_reg[14][0]_0
    SLICE_X97Y108        LUT6 (Prop_lut6_I5_O)        0.124    15.149 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1/O
                         net (fo=4, routed)           0.622    15.771    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1_n_0
    SLICE_X97Y108        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.781    17.960    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/fclk
    SLICE_X97Y108        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][1]/C  (IS_INVERTED)
                         clock pessimism              0.000    17.960    
                         clock uncertainty           -0.215    17.745    
    SLICE_X97Y108        FDRE (Setup_fdre_C_R)       -0.426    17.319    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][1]
  -------------------------------------------------------------------
                         required time                         17.319    
                         arrival time                         -15.771    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][2]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        7.727ns  (logic 0.583ns (7.545%)  route 7.144ns (92.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 17.960 - 15.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 8.044 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.750     8.044    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X25Y47         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.459     8.503 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=33, routed)          6.522    15.025    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[14].wr_addr_bram_reg[14][0]_0
    SLICE_X97Y108        LUT6 (Prop_lut6_I5_O)        0.124    15.149 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1/O
                         net (fo=4, routed)           0.622    15.771    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1_n_0
    SLICE_X97Y108        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.781    17.960    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/fclk
    SLICE_X97Y108        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][2]/C  (IS_INVERTED)
                         clock pessimism              0.000    17.960    
                         clock uncertainty           -0.215    17.745    
    SLICE_X97Y108        FDRE (Setup_fdre_C_R)       -0.426    17.319    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][2]
  -------------------------------------------------------------------
                         required time                         17.319    
                         arrival time                         -15.771    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][3]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        7.727ns  (logic 0.583ns (7.545%)  route 7.144ns (92.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 17.960 - 15.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 8.044 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.750     8.044    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X25Y47         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.459     8.503 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=33, routed)          6.522    15.025    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[14].wr_addr_bram_reg[14][0]_0
    SLICE_X97Y108        LUT6 (Prop_lut6_I5_O)        0.124    15.149 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1/O
                         net (fo=4, routed)           0.622    15.771    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram[2][3]_i_1_n_0
    SLICE_X97Y108        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.781    17.960    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/fclk
    SLICE_X97Y108        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][3]/C  (IS_INVERTED)
                         clock pessimism              0.000    17.960    
                         clock uncertainty           -0.215    17.745    
    SLICE_X97Y108        FDRE (Setup_fdre_C_R)       -0.426    17.319    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[2].wr_addr_bram_reg[2][3]
  -------------------------------------------------------------------
                         required time                         17.319    
                         arrival time                         -15.771    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        7.685ns  (logic 0.583ns (7.586%)  route 7.102ns (92.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 17.960 - 15.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 8.044 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.750     8.044    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X25Y47         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.459     8.503 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=33, routed)          6.324    14.827    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[14].wr_addr_bram_reg[14][0]_0
    SLICE_X101Y107       LUT6 (Prop_lut6_I5_O)        0.124    14.951 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1/O
                         net (fo=4, routed)           0.778    15.729    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1_n_0
    SLICE_X101Y107       FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.781    17.960    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/fclk
    SLICE_X101Y107       FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]/C  (IS_INVERTED)
                         clock pessimism              0.000    17.960    
                         clock uncertainty           -0.215    17.745    
    SLICE_X101Y107       FDRE (Setup_fdre_C_R)       -0.426    17.319    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][0]
  -------------------------------------------------------------------
                         required time                         17.319    
                         arrival time                         -15.729    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        7.685ns  (logic 0.583ns (7.586%)  route 7.102ns (92.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 17.960 - 15.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 8.044 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.750     8.044    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X25Y47         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.459     8.503 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=33, routed)          6.324    14.827    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[14].wr_addr_bram_reg[14][0]_0
    SLICE_X101Y107       LUT6 (Prop_lut6_I5_O)        0.124    14.951 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1/O
                         net (fo=4, routed)           0.778    15.729    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1_n_0
    SLICE_X101Y107       FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.781    17.960    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/fclk
    SLICE_X101Y107       FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][1]/C  (IS_INVERTED)
                         clock pessimism              0.000    17.960    
                         clock uncertainty           -0.215    17.745    
    SLICE_X101Y107       FDRE (Setup_fdre_C_R)       -0.426    17.319    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][1]
  -------------------------------------------------------------------
                         required time                         17.319    
                         arrival time                         -15.729    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][2]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        7.685ns  (logic 0.583ns (7.586%)  route 7.102ns (92.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 17.960 - 15.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 8.044 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.750     8.044    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X25Y47         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.459     8.503 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=33, routed)          6.324    14.827    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[14].wr_addr_bram_reg[14][0]_0
    SLICE_X101Y107       LUT6 (Prop_lut6_I5_O)        0.124    14.951 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1/O
                         net (fo=4, routed)           0.778    15.729    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1_n_0
    SLICE_X101Y107       FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.781    17.960    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/fclk
    SLICE_X101Y107       FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][2]/C  (IS_INVERTED)
                         clock pessimism              0.000    17.960    
                         clock uncertainty           -0.215    17.745    
    SLICE_X101Y107       FDRE (Setup_fdre_C_R)       -0.426    17.319    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][2]
  -------------------------------------------------------------------
                         required time                         17.319    
                         arrival time                         -15.729    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][3]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        7.685ns  (logic 0.583ns (7.586%)  route 7.102ns (92.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 17.960 - 15.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 8.044 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.750     8.044    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X25Y47         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.459     8.503 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=33, routed)          6.324    14.827    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[14].wr_addr_bram_reg[14][0]_0
    SLICE_X101Y107       LUT6 (Prop_lut6_I5_O)        0.124    14.951 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1/O
                         net (fo=4, routed)           0.778    15.729    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram[3][3]_i_1_n_0
    SLICE_X101Y107       FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.781    17.960    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/fclk
    SLICE_X101Y107       FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][3]/C  (IS_INVERTED)
                         clock pessimism              0.000    17.960    
                         clock uncertainty           -0.215    17.745    
    SLICE_X101Y107       FDRE (Setup_fdre_C_R)       -0.426    17.319    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[3].wr_addr_bram_reg[3][3]
  -------------------------------------------------------------------
                         required time                         17.319    
                         arrival time                         -15.729    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        7.489ns  (logic 0.583ns (7.784%)  route 6.906ns (92.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 17.959 - 15.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 8.044 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.750     8.044    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X25Y47         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.459     8.503 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=33, routed)          6.170    14.673    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[14].wr_addr_bram_reg[14][0]_0
    SLICE_X99Y109        LUT6 (Prop_lut6_I5_O)        0.124    14.797 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram[1][3]_i_1/O
                         net (fo=4, routed)           0.737    15.533    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram[1][3]_i_1_n_0
    SLICE_X99Y109        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.780    17.959    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/fclk
    SLICE_X99Y109        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism              0.000    17.959    
                         clock uncertainty           -0.215    17.744    
    SLICE_X99Y109        FDRE (Setup_fdre_C_R)       -0.426    17.318    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][0]
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                         -15.533    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        7.489ns  (logic 0.583ns (7.784%)  route 6.906ns (92.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 17.959 - 15.000 ) 
    Source Clock Delay      (SCD):    3.044ns = ( 8.044 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.750     8.044    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/CLK
    SLICE_X25Y47         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.459     8.503 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/done_multiply_reg/Q
                         net (fo=33, routed)          6.170    14.673    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[14].wr_addr_bram_reg[14][0]_0
    SLICE_X99Y109        LUT6 (Prop_lut6_I5_O)        0.124    14.797 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram[1][3]_i_1/O
                         net (fo=4, routed)           0.737    15.533    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram[1][3]_i_1_n_0
    SLICE_X99Y109        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.780    17.959    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/fclk
    SLICE_X99Y109        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][1]/C  (IS_INVERTED)
                         clock pessimism              0.000    17.959    
                         clock uncertainty           -0.215    17.744    
    SLICE_X99Y109        FDRE (Setup_fdre_C_R)       -0.426    17.318    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/mem_write_D/genblk1[1].wr_addr_bram_reg[1][1]
  -------------------------------------------------------------------
                         required time                         17.318    
                         arrival time                         -15.533    
  -------------------------------------------------------------------
                         slack                                  1.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[8].read_ram_B/mem_reg_0_15_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[8].read_ram_B/doutB_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.550ns  (logic 0.393ns (71.506%)  route 0.157ns (28.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 6.305 - 5.000 ) 
    Source Clock Delay      (SCD):    1.002ns = ( 6.002 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.666     6.002    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[8].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X86Y147        RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[8].read_ram_B/mem_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y147        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     6.395 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[8].read_ram_B/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.157     6.552    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[8].read_ram_B/doutB0__21[4]
    SLICE_X89Y145        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[8].read_ram_B/doutB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.939     6.305    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[8].read_ram_B/fclk
    SLICE_X89Y145        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[8].read_ram_B/doutB_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.305    
                         clock uncertainty            0.215     6.520    
    SLICE_X89Y145        FDRE (Hold_fdre_C_D)         0.009     6.529    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[8].read_ram_B/doutB_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.529    
                         arrival time                           6.552    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[12].read_ram_B/mem_reg_0_15_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[12].read_ram_B/doutB_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.567ns  (logic 0.393ns (69.367%)  route 0.174ns (30.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 6.359 - 5.000 ) 
    Source Clock Delay      (SCD):    1.054ns = ( 6.054 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.718     6.054    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[12].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X112Y144       RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[12].read_ram_B/mem_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y144       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     6.447 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[12].read_ram_B/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.174     6.621    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[12].read_ram_B/doutB0__25[4]
    SLICE_X113Y141       FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[12].read_ram_B/doutB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.993     6.359    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[12].read_ram_B/fclk
    SLICE_X113Y141       FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[12].read_ram_B/doutB_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.359    
                         clock uncertainty            0.215     6.574    
    SLICE_X113Y141       FDRE (Hold_fdre_C_D)         0.014     6.588    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[12].read_ram_B/doutB_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.588    
                         arrival time                           6.621    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[11].read_ram_B/mem_reg_0_15_0_5/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[11].read_ram_B/doutB_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.556ns  (logic 0.397ns (71.382%)  route 0.159ns (28.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns = ( 6.360 - 5.000 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 6.055 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.719     6.055    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[11].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X112Y147       RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[11].read_ram_B/mem_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y147       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.397     6.452 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[11].read_ram_B/mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.159     6.611    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[11].read_ram_B/doutB0__24[2]
    SLICE_X110Y146       FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[11].read_ram_B/doutB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.994     6.360    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[11].read_ram_B/fclk
    SLICE_X110Y146       FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[11].read_ram_B/doutB_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.360    
                         clock uncertainty            0.215     6.575    
    SLICE_X110Y146       FDRE (Hold_fdre_C_D)         0.000     6.575    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[11].read_ram_B/doutB_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.575    
                         arrival time                           6.611    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[1].read_ram_B/doutB_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.561ns  (logic 0.397ns (70.743%)  route 0.164ns (29.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 6.268 - 5.000 ) 
    Source Clock Delay      (SCD):    0.968ns = ( 5.968 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.632     5.968    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X46Y132        RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y132        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.397     6.365 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[1].read_ram_B/mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.164     6.529    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[1].read_ram_B/doutB0__14[2]
    SLICE_X43Y132        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[1].read_ram_B/doutB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.902     6.268    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[1].read_ram_B/fclk
    SLICE_X43Y132        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[1].read_ram_B/doutB_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.268    
                         clock uncertainty            0.215     6.483    
    SLICE_X43Y132        FDRE (Hold_fdre_C_D)         0.004     6.487    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[1].read_ram_B/doutB_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.487    
                         arrival time                           6.529    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_6_11/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[2].read_ram_B/doutB_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.617ns  (logic 0.481ns (77.898%)  route 0.136ns (22.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 6.271 - 5.000 ) 
    Source Clock Delay      (SCD):    0.970ns = ( 5.970 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.634     5.970    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_6_11/WCLK
    SLICE_X46Y135        RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_6_11/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y135        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.481     6.451 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[2].read_ram_B/mem_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.136     6.587    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[2].read_ram_B/doutB0__15[7]
    SLICE_X47Y135        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[2].read_ram_B/doutB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.905     6.271    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[2].read_ram_B/fclk
    SLICE_X47Y135        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[2].read_ram_B/doutB_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.271    
                         clock uncertainty            0.215     6.486    
    SLICE_X47Y135        FDRE (Hold_fdre_C_D)         0.058     6.544    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[2].read_ram_B/doutB_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.544    
                         arrival time                           6.587    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[11].read_ram_B/mem_reg_0_15_0_5/RAMA_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[11].read_ram_B/doutB_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.641ns  (logic 0.481ns (75.077%)  route 0.160ns (24.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns = ( 6.360 - 5.000 ) 
    Source Clock Delay      (SCD):    1.055ns = ( 6.055 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.719     6.055    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[11].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X112Y147       RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[11].read_ram_B/mem_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y147       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.481     6.536 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[11].read_ram_B/mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.160     6.696    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[11].read_ram_B/doutB0__24[1]
    SLICE_X111Y144       FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[11].read_ram_B/doutB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.994     6.360    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[11].read_ram_B/fclk
    SLICE_X111Y144       FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[11].read_ram_B/doutB_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.360    
                         clock uncertainty            0.215     6.575    
    SLICE_X111Y144       FDRE (Hold_fdre_C_D)         0.077     6.652    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[11].read_ram_B/doutB_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.652    
                         arrival time                           6.696    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_15_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/doutB_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.577ns  (logic 0.393ns (68.130%)  route 0.184ns (31.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 6.276 - 5.000 ) 
    Source Clock Delay      (SCD):    0.970ns = ( 5.970 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.634     5.970    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X50Y144        RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y144        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     6.363 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.184     6.547    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/doutB0__17[4]
    SLICE_X49Y146        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/doutB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.910     6.276    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/fclk
    SLICE_X49Y146        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/doutB_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.276    
                         clock uncertainty            0.215     6.491    
    SLICE_X49Y146        FDRE (Hold_fdre_C_D)         0.009     6.500    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[4].read_ram_B/doutB_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.500    
                         arrival time                           6.547    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[10].read_ram_B/mem_reg_0_15_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[10].read_ram_B/doutB_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.566ns  (logic 0.393ns (69.445%)  route 0.173ns (30.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 6.331 - 5.000 ) 
    Source Clock Delay      (SCD):    1.027ns = ( 6.027 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.691     6.027    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[10].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X104Y148       RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[10].read_ram_B/mem_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y148       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     6.420 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[10].read_ram_B/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.173     6.593    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[10].read_ram_B/doutB0__23[4]
    SLICE_X102Y148       FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[10].read_ram_B/doutB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.965     6.331    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[10].read_ram_B/fclk
    SLICE_X102Y148       FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[10].read_ram_B/doutB_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.331    
                         clock uncertainty            0.215     6.546    
    SLICE_X102Y148       FDRE (Hold_fdre_C_D)        -0.001     6.545    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[10].read_ram_B/doutB_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.545    
                         arrival time                           6.593    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[10].read_ram_B/mem_reg_0_15_0_5/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[10].read_ram_B/doutB_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.575ns  (logic 0.397ns (69.042%)  route 0.178ns (30.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 6.331 - 5.000 ) 
    Source Clock Delay      (SCD):    1.027ns = ( 6.027 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.691     6.027    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[10].read_ram_B/mem_reg_0_15_0_5/WCLK
    SLICE_X104Y148       RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[10].read_ram_B/mem_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y148       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.397     6.424 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[10].read_ram_B/mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.178     6.602    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[10].read_ram_B/doutB0__23[2]
    SLICE_X102Y148       FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[10].read_ram_B/doutB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.965     6.331    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[10].read_ram_B/fclk
    SLICE_X102Y148       FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[10].read_ram_B/doutB_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.331    
                         clock uncertainty            0.215     6.546    
    SLICE_X102Y148       FDRE (Hold_fdre_C_D)         0.007     6.553    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_B[10].read_ram_B/doutB_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.553    
                         arrival time                           6.602    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_15_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[2].read_ram_A/doutB_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_1 fall@5.000ns)
  Data Path Delay:        0.573ns  (logic 0.393ns (68.607%)  route 0.180ns (31.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 6.283 - 5.000 ) 
    Source Clock Delay      (SCD):    0.985ns = ( 5.985 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.649     5.985    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_15_0_5/WCLK
    SLICE_X26Y117        RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     6.378 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[2].read_ram_A/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.180     6.558    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[2].read_ram_A/doutB0__0[4]
    SLICE_X27Y121        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[2].read_ram_A/doutB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.917     6.283    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[2].read_ram_A/fclk
    SLICE_X27Y121        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[2].read_ram_A/doutB_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.283    
                         clock uncertainty            0.215     6.498    
    SLICE_X27Y121        FDRE (Hold_fdre_C_D)         0.009     6.507    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/ram_A[2].read_ram_A/doutB_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.507    
                         arrival time                           6.558    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.967ns  (logic 0.612ns (20.627%)  route 2.355ns (79.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 7.995 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.701     7.995    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X57Y81         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.459     8.454 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=445, routed)         1.455     9.909    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X47Y73         LUT2 (Prop_lut2_I0_O)        0.153    10.062 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=8, routed)           0.900    10.962    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X34Y76         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.465    12.644    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X34Y76         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/C
                         clock pessimism              0.000    12.644    
                         clock uncertainty           -0.215    12.429    
    SLICE_X34Y76         FDRE (Setup_fdre_C_CE)      -0.372    12.057    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.967ns  (logic 0.612ns (20.627%)  route 2.355ns (79.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 7.995 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.701     7.995    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X57Y81         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.459     8.454 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=445, routed)         1.455     9.909    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X47Y73         LUT2 (Prop_lut2_I0_O)        0.153    10.062 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=8, routed)           0.900    10.962    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X34Y76         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.465    12.644    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X34Y76         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]/C
                         clock pessimism              0.000    12.644    
                         clock uncertainty           -0.215    12.429    
    SLICE_X34Y76         FDRE (Setup_fdre_C_CE)      -0.372    12.057    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.967ns  (logic 0.612ns (20.627%)  route 2.355ns (79.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 7.995 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.701     7.995    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X57Y81         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.459     8.454 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=445, routed)         1.455     9.909    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X47Y73         LUT2 (Prop_lut2_I0_O)        0.153    10.062 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=8, routed)           0.900    10.962    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X34Y76         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.465    12.644    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X34Y76         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]/C
                         clock pessimism              0.000    12.644    
                         clock uncertainty           -0.215    12.429    
    SLICE_X34Y76         FDRE (Setup_fdre_C_CE)      -0.372    12.057    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.967ns  (logic 0.612ns (20.627%)  route 2.355ns (79.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 7.995 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.701     7.995    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X57Y81         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.459     8.454 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=445, routed)         1.455     9.909    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X47Y73         LUT2 (Prop_lut2_I0_O)        0.153    10.062 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=8, routed)           0.900    10.962    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X34Y76         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.465    12.644    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X34Y76         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[7]/C
                         clock pessimism              0.000    12.644    
                         clock uncertainty           -0.215    12.429    
    SLICE_X34Y76         FDRE (Setup_fdre_C_CE)      -0.372    12.057    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.826ns  (logic 0.612ns (21.655%)  route 2.214ns (78.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 7.995 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.701     7.995    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X57Y81         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.459     8.454 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=445, routed)         1.455     9.909    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X47Y73         LUT2 (Prop_lut2_I0_O)        0.153    10.062 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=8, routed)           0.759    10.821    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X35Y77         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.466    12.645    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X35Y77         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]/C
                         clock pessimism              0.000    12.645    
                         clock uncertainty           -0.215    12.430    
    SLICE_X35Y77         FDRE (Setup_fdre_C_CE)      -0.408    12.022    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.826ns  (logic 0.612ns (21.655%)  route 2.214ns (78.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 7.995 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.701     7.995    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X57Y81         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.459     8.454 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=445, routed)         1.455     9.909    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X47Y73         LUT2 (Prop_lut2_I0_O)        0.153    10.062 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=8, routed)           0.759    10.821    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X35Y77         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.466    12.645    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X35Y77         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]/C
                         clock pessimism              0.000    12.645    
                         clock uncertainty           -0.215    12.430    
    SLICE_X35Y77         FDRE (Setup_fdre_C_CE)      -0.408    12.022    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.826ns  (logic 0.612ns (21.655%)  route 2.214ns (78.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 7.995 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.701     7.995    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X57Y81         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.459     8.454 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=445, routed)         1.455     9.909    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X47Y73         LUT2 (Prop_lut2_I0_O)        0.153    10.062 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=8, routed)           0.759    10.821    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X35Y77         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.466    12.645    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X35Y77         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]/C
                         clock pessimism              0.000    12.645    
                         clock uncertainty           -0.215    12.430    
    SLICE_X35Y77         FDRE (Setup_fdre_C_CE)      -0.408    12.022    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.826ns  (logic 0.612ns (21.655%)  route 2.214ns (78.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 7.995 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.701     7.995    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X57Y81         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.459     8.454 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=445, routed)         1.455     9.909    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X47Y73         LUT2 (Prop_lut2_I0_O)        0.153    10.062 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=8, routed)           0.759    10.821    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X35Y77         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.466    12.645    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X35Y77         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]/C
                         clock pessimism              0.000    12.645    
                         clock uncertainty           -0.215    12.430    
    SLICE_X35Y77         FDRE (Setup_fdre_C_CE)      -0.408    12.022    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.164ns  (logic 0.707ns (22.342%)  route 2.457ns (77.658%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 7.995 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.701     7.995    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X57Y81         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.459     8.454 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=445, routed)         1.455     9.909    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axis_mm2s_tready
    SLICE_X47Y73         LUT5 (Prop_lut5_I3_O)        0.124    10.033 f  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_m_valid_dup_i_2/O
                         net (fo=1, routed)           0.617    10.651    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_mvalid_stop_set
    SLICE_X48Y73         LUT5 (Prop_lut5_I0_O)        0.124    10.775 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1/O
                         net (fo=2, routed)           0.385    11.159    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_i_1_n_0
    SLICE_X48Y73         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.462    12.641    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X48Y73         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_reg/C
                         clock pessimism              0.000    12.641    
                         clock uncertainty           -0.215    12.426    
    SLICE_X48Y73         FDRE (Setup_fdre_C_D)       -0.047    12.379    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_dup_reg
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.087ns  (logic 0.707ns (22.902%)  route 2.380ns (77.098%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns = ( 7.995 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       1.701     7.995    tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/fclk
    SLICE_X57Y81         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.459     8.454 f  tutorial_i/mm_eval/mm_0/inst/mm_inst/s2mm_inst/start_multiply_reg/Q
                         net (fo=445, routed)         1.284     9.738    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124     9.862 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_i_2/O
                         net (fo=1, routed)           0.573    10.435    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_s_ready_dup_reg
    SLICE_X47Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.559 r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_s_ready_dup_i_1/O
                         net (fo=2, routed)           0.523    11.082    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup_reg_1
    SLICE_X47Y71         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.466    12.645    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X47Y71         FDRE                                         r  tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_out_reg/C
                         clock pessimism              0.000    12.645    
                         clock uncertainty           -0.215    12.430    
    SLICE_X47Y71         FDRE (Setup_fdre_C_D)       -0.061    12.369    tutorial_i/mm_eval/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_out_reg
  -------------------------------------------------------------------
                         required time                         12.369    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  1.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[7].write_ram_D/mem_reg_0_15_6_11/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[7].write_ram_D/doutB_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.546ns  (logic 0.397ns (72.689%)  route 0.149ns (27.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 6.233 - 5.000 ) 
    Source Clock Delay      (SCD):    0.935ns = ( 5.935 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.599     5.935    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[7].write_ram_D/mem_reg_0_15_6_11/WCLK
    SLICE_X100Y79        RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[7].write_ram_D/mem_reg_0_15_6_11/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y79        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.397     6.332 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[7].write_ram_D/mem_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.149     6.481    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[7].write_ram_D/doutB0__35[8]
    SLICE_X101Y79        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[7].write_ram_D/doutB_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.867     6.233    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[7].write_ram_D/CLK
    SLICE_X101Y79        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[7].write_ram_D/doutB_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.233    
                         clock uncertainty            0.215     6.448    
    SLICE_X101Y79        FDRE (Hold_fdre_C_D)         0.009     6.457    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[7].write_ram_D/doutB_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.457    
                         arrival time                           6.481    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].write_ram_D/doutB_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.612ns  (logic 0.391ns (63.863%)  route 0.221ns (36.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 6.191 - 5.000 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 5.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.556     5.892    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].write_ram_D/mem_reg_0_15_6_11/WCLK
    SLICE_X36Y54         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     6.283 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.221     6.504    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].write_ram_D/doutB0__41[9]
    SLICE_X34Y55         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].write_ram_D/doutB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.825     6.191    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].write_ram_D/CLK
    SLICE_X34Y55         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].write_ram_D/doutB_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.191    
                         clock uncertainty            0.215     6.406    
    SLICE_X34Y55         FDRE (Hold_fdre_C_D)         0.068     6.474    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].write_ram_D/doutB_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.474    
                         arrival time                           6.504    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.638ns  (logic 0.391ns (61.257%)  route 0.247ns (38.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 6.328 - 5.000 ) 
    Source Clock Delay      (SCD):    1.025ns = ( 6.025 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.689     6.025    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_6_11/WCLK
    SLICE_X100Y108       RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y108       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     6.416 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.247     6.663    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB0__28[9]
    SLICE_X93Y105        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.962     6.328    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/CLK
    SLICE_X93Y105        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.215     6.543    
    SLICE_X93Y105        FDRE (Hold_fdre_C_D)         0.085     6.628    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.628    
                         arrival time                           6.663    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].write_ram_D/mem_reg_0_15_0_5/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].write_ram_D/doutB_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.564ns  (logic 0.393ns (69.736%)  route 0.171ns (30.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns = ( 6.191 - 5.000 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 5.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.556     5.892    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X36Y55         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].write_ram_D/mem_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     6.285 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].write_ram_D/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.171     6.455    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].write_ram_D/doutB0__41[4]
    SLICE_X34Y55         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].write_ram_D/doutB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.825     6.191    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].write_ram_D/CLK
    SLICE_X34Y55         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].write_ram_D/doutB_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.191    
                         clock uncertainty            0.215     6.406    
    SLICE_X34Y55         FDRE (Hold_fdre_C_D)         0.012     6.418    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[13].write_ram_D/doutB_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.418    
                         arrival time                           6.455    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.638ns  (logic 0.389ns (60.952%)  route 0.249ns (39.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 6.329 - 5.000 ) 
    Source Clock Delay      (SCD):    1.026ns = ( 6.026 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.690     6.026    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X98Y106        RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y106        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     6.415 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.249     6.664    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB0__31[5]
    SLICE_X93Y102        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.963     6.329    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X93Y102        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.329    
                         clock uncertainty            0.215     6.544    
    SLICE_X93Y102        FDRE (Hold_fdre_C_D)         0.083     6.627    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.627    
                         arrival time                           6.664    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.629ns  (logic 0.391ns (62.198%)  route 0.238ns (37.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 6.330 - 5.000 ) 
    Source Clock Delay      (SCD):    1.026ns = ( 6.026 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.690     6.026    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/WCLK
    SLICE_X100Y106       RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y106       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     6.417 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/mem_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.238     6.655    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB0__31[9]
    SLICE_X94Y102        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.964     6.330    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/CLK
    SLICE_X94Y102        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.330    
                         clock uncertainty            0.215     6.545    
    SLICE_X94Y102        FDRE (Hold_fdre_C_D)         0.068     6.613    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[3].write_ram_D/doutB_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.613    
                         arrival time                           6.655    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/doutB_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.553ns  (logic 0.391ns (70.746%)  route 0.162ns (29.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 6.244 - 5.000 ) 
    Source Clock Delay      (SCD):    1.027ns = ( 6.027 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.691     6.027    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_12_15/WCLK
    SLICE_X98Y100        RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y100        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.391     6.418 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.162     6.580    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/doutB0__33[15]
    SLICE_X95Y99         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/doutB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.878     6.244    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/CLK
    SLICE_X95Y99         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/doutB_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.244    
                         clock uncertainty            0.215     6.459    
    SLICE_X95Y99         FDRE (Hold_fdre_C_D)         0.079     6.538    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/doutB_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.538    
                         arrival time                           6.580    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_6_11/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.637ns  (logic 0.389ns (61.092%)  route 0.248ns (38.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 6.327 - 5.000 ) 
    Source Clock Delay      (SCD):    1.025ns = ( 6.025 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.689     6.025    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_6_11/WCLK
    SLICE_X100Y108       RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_6_11/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y108       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     6.414 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/mem_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.248     6.662    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB0__28[11]
    SLICE_X91Y109        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.961     6.327    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/CLK
    SLICE_X91Y109        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.215     6.542    
    SLICE_X91Y109        FDRE (Hold_fdre_C_D)         0.077     6.619    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[0].write_ram_D/doutB_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.619    
                         arrival time                           6.662    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[4].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[4].write_ram_D/doutB_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.628ns  (logic 0.389ns (61.944%)  route 0.239ns (38.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 6.329 - 5.000 ) 
    Source Clock Delay      (SCD):    1.027ns = ( 6.027 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.691     6.027    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[4].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X100Y102       RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[4].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y102       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     6.416 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[4].write_ram_D/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.239     6.655    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[4].write_ram_D/doutB0__32[5]
    SLICE_X92Y101        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[4].write_ram_D/doutB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.963     6.329    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[4].write_ram_D/CLK
    SLICE_X92Y101        FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[4].write_ram_D/doutB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.329    
                         clock uncertainty            0.215     6.544    
    SLICE_X92Y101        FDRE (Hold_fdre_C_D)         0.068     6.612    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[4].write_ram_D/doutB_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.612    
                         arrival time                           6.655    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/doutB_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.561ns  (logic 0.397ns (70.704%)  route 0.164ns (29.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 6.244 - 5.000 ) 
    Source Clock Delay      (SCD):    0.945ns = ( 5.945 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.424ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15191, routed)       0.609     5.945    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/WCLK
    SLICE_X98Y98         RAMD32                                       r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y98         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.397     6.342 r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.164     6.506    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/doutB0__33[2]
    SLICE_X95Y98         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/doutB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     5.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     5.366 f  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.878     6.244    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/CLK
    SLICE_X95Y98         FDRE                                         r  tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/doutB_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     6.244    
                         clock uncertainty            0.215     6.459    
    SLICE_X95Y98         FDRE (Hold_fdre_C_D)         0.004     6.463    tutorial_i/mm_eval/mm_0/inst/mm_inst/mm2s_inst/ram_D[5].write_ram_D/doutB_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.463    
                         arrival time                           6.506    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        5.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.580ns (14.739%)  route 3.355ns (85.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.839     3.133    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     3.589 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.234     4.823    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y48          LUT3 (Prop_lut3_I1_O)        0.124     4.947 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          2.122     7.068    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X31Y65         FDPE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.519    12.698    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X31Y65         FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.115    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X31Y65         FDPE (Recov_fdpe_C_PRE)     -0.359    12.300    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             6.871ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.580ns (23.155%)  route 1.925ns (76.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.839     3.133    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     3.589 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.234     4.823    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y48          LUT3 (Prop_lut3_I1_O)        0.124     4.947 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.691     5.638    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y49          FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.659    12.839    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y49          FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X7Y49          FDCE (Recov_fdce_C_CLR)     -0.405    12.509    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                  6.871    

Slack (MET) :             6.871ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.580ns (23.155%)  route 1.925ns (76.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.839     3.133    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     3.589 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.234     4.823    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y48          LUT3 (Prop_lut3_I1_O)        0.124     4.947 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.691     5.638    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y49          FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.659    12.839    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y49          FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X7Y49          FDCE (Recov_fdce_C_CLR)     -0.405    12.509    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                  6.871    

Slack (MET) :             6.871ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.580ns (23.155%)  route 1.925ns (76.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.839     3.133    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     3.589 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.234     4.823    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y48          LUT3 (Prop_lut3_I1_O)        0.124     4.947 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.691     5.638    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y49          FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.659    12.839    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y49          FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X7Y49          FDCE (Recov_fdce_C_CLR)     -0.405    12.509    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                  6.871    

Slack (MET) :             6.871ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.580ns (23.155%)  route 1.925ns (76.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.839     3.133    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     3.589 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.234     4.823    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y48          LUT3 (Prop_lut3_I1_O)        0.124     4.947 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.691     5.638    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y49          FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.659    12.839    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y49          FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X7Y49          FDCE (Recov_fdce_C_CLR)     -0.405    12.509    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                  6.871    

Slack (MET) :             6.871ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.580ns (23.155%)  route 1.925ns (76.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.839     3.133    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     3.589 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.234     4.823    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y48          LUT3 (Prop_lut3_I1_O)        0.124     4.947 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.691     5.638    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y49          FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.659    12.839    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y49          FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X7Y49          FDCE (Recov_fdce_C_CLR)     -0.405    12.509    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                  6.871    

Slack (MET) :             6.871ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.580ns (23.155%)  route 1.925ns (76.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.839     3.133    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     3.589 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.234     4.823    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y48          LUT3 (Prop_lut3_I1_O)        0.124     4.947 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.691     5.638    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y49          FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.659    12.839    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y49          FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X7Y49          FDCE (Recov_fdce_C_CLR)     -0.405    12.509    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -5.638    
  -------------------------------------------------------------------
                         slack                                  6.871    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.580ns (23.488%)  route 1.889ns (76.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.839     3.133    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     3.589 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.234     4.823    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y48          LUT3 (Prop_lut3_I1_O)        0.124     4.947 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.656     5.602    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X7Y48          FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.659    12.839    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y48          FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X7Y48          FDCE (Recov_fdce_C_CLR)     -0.405    12.509    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.580ns (23.488%)  route 1.889ns (76.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.839     3.133    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     3.589 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.234     4.823    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y48          LUT3 (Prop_lut3_I1_O)        0.124     4.947 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.656     5.602    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X7Y48          FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.659    12.839    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y48          FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X7Y48          FDCE (Recov_fdce_C_CLR)     -0.405    12.509    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                  6.907    

Slack (MET) :             6.907ns  (required time - arrival time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.580ns (23.488%)  route 1.889ns (76.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.839     3.133    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     3.589 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.234     4.823    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y48          LUT3 (Prop_lut3_I1_O)        0.124     4.947 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.656     5.602    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X7Y48          FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        1.659    12.839    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y48          FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X7Y48          FDCE (Recov_fdce_C_CLR)     -0.405    12.509    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                  6.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.446%)  route 0.339ns (64.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.597     0.933    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y47         FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     1.074 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.154     1.228    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X13Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.273 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.185     1.457    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X12Y48         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.866     1.232    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y48         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.283     0.949    
    SLICE_X12Y48         FDCE (Remov_fdce_C_CLR)     -0.067     0.882    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.446%)  route 0.339ns (64.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.597     0.933    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y47         FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     1.074 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.154     1.228    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X13Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.273 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.185     1.457    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X12Y48         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.866     1.232    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y48         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.283     0.949    
    SLICE_X12Y48         FDCE (Remov_fdce_C_CLR)     -0.067     0.882    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.446%)  route 0.339ns (64.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.597     0.933    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y47         FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     1.074 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.154     1.228    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X13Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.273 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.185     1.457    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X12Y48         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.866     1.232    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y48         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.283     0.949    
    SLICE_X12Y48         FDCE (Remov_fdce_C_CLR)     -0.067     0.882    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.446%)  route 0.339ns (64.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.597     0.933    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y47         FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     1.074 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.154     1.228    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X13Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.273 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.185     1.457    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X12Y48         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.866     1.232    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y48         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.283     0.949    
    SLICE_X12Y48         FDCE (Remov_fdce_C_CLR)     -0.067     0.882    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.446%)  route 0.339ns (64.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.597     0.933    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y47         FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     1.074 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.154     1.228    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X13Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.273 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.185     1.457    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X12Y48         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.866     1.232    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y48         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.283     0.949    
    SLICE_X12Y48         FDCE (Remov_fdce_C_CLR)     -0.067     0.882    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.446%)  route 0.339ns (64.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.597     0.933    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y47         FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     1.074 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.154     1.228    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X13Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.273 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.185     1.457    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X12Y48         FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.866     1.232    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y48         FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.283     0.949    
    SLICE_X12Y48         FDCE (Remov_fdce_C_CLR)     -0.067     0.882    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.551%)  route 0.352ns (65.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.626     0.962    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.103 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.154     1.256    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.045     1.301 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.199     1.500    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y48          FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.895     1.261    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y48          FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X5Y48          FDCE (Remov_fdce_C_CLR)     -0.092     0.906    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.551%)  route 0.352ns (65.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.626     0.962    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.103 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.154     1.256    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.045     1.301 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.199     1.500    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X5Y48          FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.895     1.261    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X5Y48          FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.263     0.998    
    SLICE_X5Y48          FDCE (Remov_fdce_C_CLR)     -0.092     0.906    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.551%)  route 0.352ns (65.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.626     0.962    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.103 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.154     1.256    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.045     1.301 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.199     1.500    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X5Y48          FDCE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.895     1.261    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X5Y48          FDCE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.263     0.998    
    SLICE_X5Y48          FDCE (Remov_fdce_C_CLR)     -0.092     0.906    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.551%)  route 0.352ns (65.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.626     0.962    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.103 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.154     1.256    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.045     1.301 f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.199     1.500    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y48          FDPE                                         f  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6121, routed)        0.895     1.261    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y48          FDPE                                         r  tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.263     0.998    
    SLICE_X5Y48          FDPE (Remov_fdpe_C_PRE)     -0.095     0.903    tutorial_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.597    





