[{"DBLP title": "Real-time testing method for 16 Gbps 4-PAM signal interface.", "DBLP authors": ["Masahiro Ishida", "Kiyotaka Ichiyama", "Daisuke Watanabe", "Masayuki Kawabata", "Toshiyuki Okayasu"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401524", "OA papers": [{"PaperId": "https://openalex.org/W2081567185", "PaperTitle": "Real-time testing method for 16 Gbps 4-PAM signal interface", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Advantest (Singapore)": 5.0}, "Authors": ["Masahiro Ishida", "Kiyotaka Ichiyama", "Daisuke Watanabe", "Masayuki Kawabata", "Toshiyuki Okayasu"]}]}, {"DBLP title": "How are failure modes, defect types and test methods changing for 32nm/28nm technologies and beyond?", "DBLP authors": ["Phil Nigh"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401528", "OA papers": [{"PaperId": "https://openalex.org/W1966362623", "PaperTitle": "How are failure modes, defect types and test methods changing for 32nm/28nm technologies and beyond?", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IBM": 1.0}, "Authors": ["Phil Nigh"]}]}, {"DBLP title": "Integrated optimization of semiconductor manufacturing: A machine learning approach.", "DBLP authors": ["Nathan Kupp", "Yiorgos Makris"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401531", "OA papers": [{"PaperId": "https://openalex.org/W2055653070", "PaperTitle": "Integrated optimization of semiconductor manufacturing: A machine learning approach", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Yale University": 1.0, "The University of Texas at Dallas": 1.0}, "Authors": ["Nathan Kupp", "Yiorgos Makris"]}]}, {"DBLP title": "Low power test application with selective compaction in VLSI designs.", "DBLP authors": ["Dariusz Czysz", "Janusz Rajski", "Jerzy Tyszer"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401532", "OA papers": [{"PaperId": "https://openalex.org/W2093305845", "PaperTitle": "Low power test application with selective compaction in VLSI designs", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Mentor Graphics Corporation, Wilsonville, OR 97070 USA.": 2.0, "Pozna\u0144 University of Technology": 1.0}, "Authors": ["Dariusz Czysz", "Janusz Rajski", "Jerzy Tyszer"]}]}, {"DBLP title": "Cell-aware Production test results from a 32-nm notebook processor.", "DBLP authors": ["Friedrich Hapke", "Michael Reese", "Jason Rivers", "A. Over", "V. Ravikumar", "Wilfried Redemund", "Andreas Glowatz", "J\u00fcrgen Schl\u00f6ffel", "Janusz Rajski"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401533", "OA papers": [{"PaperId": "https://openalex.org/W2112559786", "PaperTitle": "Cell-aware Production test results from a 32-nm notebook processor", "Year": 2012, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"[Mentor Graphics, Hamburg, Germany]": 4.0, "Advanced Micro Devices (United States)": 3.0, "AMD Pte Ltd (Singapore), Singapore": 1.0, "Mentor Technologies": 1.0}, "Authors": ["Friedrich Hapke", "M. Reese", "Jose Rivers", "A. Over", "Venkat Krishnan Ravikumar", "W. Redemund", "A. Glowatz", "Juergen Schloeffel", "Janusz Rajski"]}]}, {"DBLP title": "The DFT challenges and solutions for the ARM\u00ae Cortex\u2122-A15 Microprocessor.", "DBLP authors": ["Teresa L. McLaurin", "Frank Frederick", "Rich Slobodnik"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401534", "OA papers": [{"PaperId": "https://openalex.org/W2136132716", "PaperTitle": "The DFT challenges and solutions for the ARM&#x00AE; Cortex&#x2122;-A15 Microprocessor", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ARM Austin, Texas USA": 3.0}, "Authors": ["Teresa McLaurin", "Frank David Frederick", "R. Slobodnik"]}]}, {"DBLP title": "A dynamic programming solution for optimizing test delivery in multicore SOCs.", "DBLP authors": ["Mukesh Agrawal", "Michael Richter", "Krishnendu Chakrabarty"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401535", "OA papers": [{"PaperId": "https://openalex.org/W2130262542", "PaperTitle": "A dynamic programming solution for optimizing test delivery in multicore SOCs", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Duke University": 2.0, "Intel (Germany)": 1.0}, "Authors": ["Mukesh Agrawal", "Michael Richter", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "On-die instrumentation to solve challenges for 28nm, 28Gbps timing variability and stressing.", "DBLP authors": ["Weichi Ding", "Mingde Pan", "Wilson Wong", "Daniel Chow", "Mike Peng Li", "Sergey Y. Shumarayev"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401536", "OA papers": [{"PaperId": "https://openalex.org/W2025418945", "PaperTitle": "On-die instrumentation to solve challenges for 28nm, 28Gbps timing variability and stressing", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Altera (United States)": 6.0}, "Authors": ["Weichi Ding", "Mingde Pan", "Wilson Wong", "Daniel H. K. Chow", "Mike Peng Li", "Sergey Y. Shumarayev"]}]}, {"DBLP title": "A digital method for phase noise measurement.", "DBLP authors": ["Allan Ecker", "Kenneth Blakkan", "Mani Soma"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401537", "OA papers": [{"PaperId": "https://openalex.org/W2134865714", "PaperTitle": "A digital method for phase noise measurement", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Washington": 1.5, "Seattle University": 1.5}, "Authors": ["Allan Ecker", "Kenneth Blakkan", "Mani Soma"]}]}, {"DBLP title": "Higher than Nyquist test waveform synthesis and digital phase noise injection using time-interleaved mixed-mode data converters.", "DBLP authors": ["Xian Wang", "Hyun Woo Choi", "Thomas Moon", "Nicholas Tzou", "Abhijit Chatterjee"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401538", "OA papers": [{"PaperId": "https://openalex.org/W2005106552", "PaperTitle": "Higher than Nyquist test waveform synthesis and digital phase noise injection using time-interleaved mixed-mode data converters", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Georgia Institute of Technology": 4.0, "Samsung (South Korea)": 1.0}, "Authors": ["Xian Wang", "Jong Ho Moon", "Thomas W. Moon", "Nicholas Tzou", "Abhijit Chatterjee"]}]}, {"DBLP title": "On efficient silicon debug with flexible trace interconnection fabric.", "DBLP authors": ["Xiao Liu", "Qiang Xu"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401539", "OA papers": [{"PaperId": "https://openalex.org/W2114160503", "PaperTitle": "On efficient silicon debug with flexible trace interconnection fabric", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["Xiao Liu", "Qiang Xu"]}]}, {"DBLP title": "Adaptive test selection for post-silicon timing validation: A data mining approach.", "DBLP authors": ["Ming Gao", "Peter Lisherness", "Kwang-Ting (Tim) Cheng"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401540", "OA papers": [{"PaperId": "https://openalex.org/W2076440231", "PaperTitle": "Adaptive test selection for post-silicon timing validation: A data mining approach", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Santa Barbara": 3.0}, "Authors": ["Ming Gao", "Peter Lisherness", "Kwang-Ting Cheng"]}]}, {"DBLP title": "In-system constrained-random stimuli generation for post-silicon validation.", "DBLP authors": ["Adam B. Kinsman", "Ho Fai Ko", "Nicola Nicolici"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401541", "OA papers": [{"PaperId": "https://openalex.org/W2010903192", "PaperTitle": "In-system constrained-random stimuli generation for post-silicon validation", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"McMaster University": 3.0}, "Authors": ["Adam B. Kinsman", "Ho Ko", "Nicola Nicolici"]}]}, {"DBLP title": "Driver sharing challenges for DDR4 high-volume testing with ATE.", "DBLP authors": ["Jose Moreira", "Marc Moessinger", "Koji Sasaki", "Takayuki Nakamura"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401542", "OA papers": [{"PaperId": "https://openalex.org/W2005132081", "PaperTitle": "Driver sharing challenges for DDR4 high-volume testing with ATE", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Advantest (Singapore)": 4.0}, "Authors": ["Jos\u00e9 Cl\u00e1udio Fonseca Moreira", "Marc Moessinger", "Koji Sasaki", "Takayuki Nakamura"]}]}, {"DBLP title": "8Gbps CMOS pin electronics hardware macro with simultaneous bi-directional capability.", "DBLP authors": ["Shoji Kojima", "Yasuyuki Arai", "Tasuku Fujibe", "Tsuyoshi Ataka", "Atsushi Ono", "Ken-ichi Sawada", "Daisuke Watanabe"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401543", "OA papers": [{"PaperId": "https://openalex.org/W2017832556", "PaperTitle": "8Gbps CMOS pin electronics hardware macro with simultaneous bi-directional capability", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Advantest (Japan)": 7.0}, "Authors": ["Shoji Kojima", "Yasuyuki Arai", "Tasuku Fujibe", "Tsuyoshi Ataka", "Atsushi Ono", "Kenichi Sawada", "Daisuke Watanabe"]}]}, {"DBLP title": "Multi-gigahertz arbitrary timing generator and data pattern serializer/formatter.", "DBLP authors": ["David C. Keezer", "Te-Hui Chen", "Carl Edward Gray", "Hyun Woo Choi", "Sungyeol Kim", "Seongkwan Lee", "Hosun Yoo"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401544", "OA papers": [{"PaperId": "https://openalex.org/W2067499799", "PaperTitle": "Multi-gigahertz arbitrary timing generator and data pattern serializer/formatter", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 3.0, "Samsung (South Korea)": 4.0}, "Authors": ["David Keezer", "Te-Hui Chen", "Carl Gray", "Jong Ho Moon", "Sung-Yeol Kim", "Seongkwan Mark Lee", "Hosun Yoo"]}]}, {"DBLP title": "Spatial estimation of wafer measurement parameters using Gaussian process models.", "DBLP authors": ["Nathan Kupp", "Ke Huang", "John M. Carulli Jr.", "Yiorgos Makris"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401545", "OA papers": [{"PaperId": "https://openalex.org/W2011955149", "PaperTitle": "Spatial estimation of wafer measurement parameters using Gaussian process models", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Yale University": 1.0, "The University of Texas at Dallas": 2.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Nathan Kupp", "Ke Huang", "John P. Carulli", "Yiorgos Makris"]}]}, {"DBLP title": "Systematic defect screening in controlled experiments using volume diagnosis.", "DBLP authors": ["B. Seshadri", "P. Gupta", "Y. T. Lin", "B. Cory"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401546", "OA papers": [{"PaperId": "https://openalex.org/W1978366843", "PaperTitle": "Systematic defect screening in controlled experiments using volume diagnosis", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Nvidia (United States)": 4.0}, "Authors": ["Balaji Seshadri", "Pradeep Kumar Gupta", "Shuguang Deng", "B. Cory"]}]}, {"DBLP title": "Screening customer returns with multivariate test analysis.", "DBLP authors": ["Nik Sumikawa", "Jeff Tikkanen", "Li-C. Wang", "LeRoy Winemberg", "Magdy S. Abadir"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401547", "OA papers": [{"PaperId": "https://openalex.org/W2091758325", "PaperTitle": "Screening customer returns with multivariate test analysis", "Year": 2012, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"University of California, Santa Barbara": 3.0, "ON Semiconductor (United States)": 2.0}, "Authors": ["Nik Sumikawa", "Jeff Tikkanen", "Li-C. Wang", "LeRoy Winemberg", "Magdy S. Abadir"]}]}, {"DBLP title": "On pinpoint capture power management in at-speed scan test generation.", "DBLP authors": ["Xiaoqing Wen", "Y. Nishida", "Kohei Miyase", "Seiji Kajihara", "Patrick Girard", "Mohammad Tehranipoor", "Laung-Terng Wang"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401548", "OA papers": [{"PaperId": "https://openalex.org/W2134236236", "PaperTitle": "On pinpoint capture power management in at-speed scan test generation", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Kyushu Institute of Technology": 4.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0, "University of Connecticut": 1.0, "Syntek Technologies (United States)": 1.0}, "Authors": ["XiangYang Wen", "Yasushi Nishida", "Kohei Miyase", "Seiji Kajihara", "Patrick Girard", "M. Tehranipoor", "Li Wang"]}]}, {"DBLP title": "A fast and accurate per-cell dynamic IR-drop estimation method for at-speed scan test pattern validation.", "DBLP authors": ["Yuta Yamato", "Tomokazu Yoneda", "Kazumi Hatayama", "Michiko Inoue"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401549", "OA papers": [{"PaperId": "https://openalex.org/W2080600740", "PaperTitle": "A fast and accurate per-cell dynamic IR-drop estimation method for at-speed scan test pattern validation", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Nara Institute of Science and Technology": 4.0}, "Authors": ["Yuta Yamato", "Tomokazu Yoneda", "Kazumi Hatayama", "Michiko Inoue"]}]}, {"DBLP title": "Functional test of small-delay faults using SAT and Craig interpolation.", "DBLP authors": ["Matthias Sauer", "Stefan Kupferschmid", "Alexander Czutro", "Ilia Polian", "Sudhakar M. Reddy", "Bernd Becker"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401550", "OA papers": [{"PaperId": "https://openalex.org/W2041734145", "PaperTitle": "Functional test of small-delay faults using SAT and Craig interpolation", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Freiburg": 4.0, "University of Passau": 1.0, "University of Iowa": 1.0}, "Authors": ["Matthias Sauer", "Stefan Kupferschmid", "Alexander Czutro", "Ilia Polian", "Sudhakar M. Reddy", "Bernd Becker"]}]}, {"DBLP title": "An ATE architecture for implementing very high efficiency concurrent testing.", "DBLP authors": ["Takahiro Nakajima", "Takeshi Yaguchi", "Hajime Sugimura"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401551", "OA papers": [{"PaperId": "https://openalex.org/W1964172557", "PaperTitle": "An ATE architecture for implementing very high efficiency concurrent testing", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Advantest (Japan)": 3.0}, "Authors": ["Takahiro Nakajima", "Takeshi Yaguchi", "Hajime Sugimura"]}]}, {"DBLP title": "Low-cost wideband periodic signal reconstruction using incoherent undersampling and back-end cost optimization.", "DBLP authors": ["Nicholas Tzou", "Debesh Bhatta", "Sen-Wen Hsiao", "Hyun Woo Choi", "Abhijit Chatterjee"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401552", "OA papers": [{"PaperId": "https://openalex.org/W2062341196", "PaperTitle": "Low-cost wideband periodic signal reconstruction using incoherent undersampling and back-end cost optimization", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Georgia Institute of Technology": 5.0}, "Authors": ["Nicholas Tzou", "Debesh Bhatta", "Sen-Wen Hsiao", "Jong Ho Moon", "Abhijit Chatterjee"]}]}, {"DBLP title": "Power integrity control of ATE for emulating power supply fluctuations on customer environment.", "DBLP authors": ["Masahiro Ishida", "Toru Nakura", "Toshiyuki Kikkawa", "Takashi Kusaka", "Satoshi Komatsu", "Kunihiro Asada"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401553", "OA papers": [{"PaperId": "https://openalex.org/W2002510178", "PaperTitle": "Power integrity control of ATE for emulating power supply fluctuations on customer environment", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Advantest (Singapore)": 2.0, "The University of Tokyo": 4.0}, "Authors": ["Masahiro Ishida", "Toru Nakura", "Toshiyuki Kikkawa", "Takashi Kusaka", "Satoshi Komatsu", "Kunihiro Asada"]}]}, {"DBLP title": "Event-driven framework for configurable runtime system observability for SOC designs.", "DBLP authors": ["Jong Chul Lee", "Faycel Kouteib", "Roman Lysecky"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401554", "OA papers": [{"PaperId": "https://openalex.org/W2048189799", "PaperTitle": "Event-driven framework for configurable runtime system observability for SOC designs", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Arizona": 3.0}, "Authors": ["Jong-Ho Lee", "Faycel Kouteib", "Roman Lysecky"]}]}, {"DBLP title": "Modeling, verification and pattern generation for reconfigurable scan networks.", "DBLP authors": ["Rafal Baranowski", "Michael A. Kochte", "Hans-Joachim Wunderlich"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401555", "OA papers": [{"PaperId": "https://openalex.org/W1965393465", "PaperTitle": "Modeling, verification and pattern generation for reconfigurable scan networks", "Year": 2012, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"University of Stuttgart": 3.0}, "Authors": ["Rafa\u0142 Baranowski", "Michael A. Kochte", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "Design validation of RTL circuits using evolutionary swarm intelligence.", "DBLP authors": ["Min Li", "Kelson Gent", "Michael S. Hsiao"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401556", "OA papers": [{"PaperId": "https://openalex.org/W2102691476", "PaperTitle": "Design validation of RTL circuits using evolutionary swarm intelligence", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Virginia Tech": 3.0}, "Authors": ["Shelley D. Minteer", "Kelson Gent", "Michael Hsiao"]}]}, {"DBLP title": "Improving test compression by retaining non-pivot free variables in sequential linear decompressors.", "DBLP authors": ["Sreenivaas S. Muthyala", "Nur A. Touba"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401557", "OA papers": [{"PaperId": "https://openalex.org/W2146667976", "PaperTitle": "Improving test compression by retaining non-pivot free variables in sequential linear decompressors", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Sreenivaas S. Muthyala", "Nur A. Touba"]}]}, {"DBLP title": "Hybrid selector for high-X scan compression.", "DBLP authors": ["Peter Wohl", "John A. Waicukauski", "Frederic Neuveux", "Jonathon E. Colburn"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401558", "OA papers": [{"PaperId": "https://openalex.org/W2047503024", "PaperTitle": "Hybrid selector for high-X scan compression", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Synopsys (Switzerland)": 3.0, "Nvidia (United States)": 1.0}, "Authors": ["Peter Wohl", "John A. Waicukauski", "Frederic J. Neuveux", "Jonathon E. Colburn"]}]}, {"DBLP title": "Low power programmable PRPG with enhanced fault coverage gradient.", "DBLP authors": ["Jedrzej Solecki", "Jerzy Tyszer", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401559", "OA papers": [{"PaperId": "https://openalex.org/W2133162007", "PaperTitle": "Low power programmable PRPG with enhanced fault coverage gradient", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Pozna\u0144 University of Technology": 2.0, "Mentor Graphics Corporation, Wilsonville, OR 97070 USA.": 3.0}, "Authors": ["Jedrzej Solecki", "Jerzy Tyszer", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski"]}]}, {"DBLP title": "Making predictive analog/RF alternate test strategy independent of training set size.", "DBLP authors": ["Haithem Ayari", "Florence Aza\u00efs", "Serge Bernard", "Mariane Comte", "Vincent Kerzerho", "Olivier Potin", "Michel Renovell"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401560", "OA papers": [{"PaperId": "https://openalex.org/W1981323949", "PaperTitle": "Making predictive analog/RF alternate test strategy independent of training set size", "Year": 2012, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 7.0}, "Authors": ["Haithem Ayari", "Florence Aza\u00efs", "Serge Bernard", "Mariane Comte", "Vincent Kerz\u00e9rho", "Olivier Potin", "Michel Renovell"]}]}, {"DBLP title": "Algorithm for dramatically improved efficiency in ADC linearity test.", "DBLP authors": ["Zhongjun Yu", "Degang Chen"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401561", "OA papers": [{"PaperId": "https://openalex.org/W2006786321", "PaperTitle": "Algorithm for dramatically improved efficiency in ADC linearity test", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Iowa State University": 2.0}, "Authors": ["Zhongjun Yu", "Degang Chen"]}]}, {"DBLP title": "Calibration of a flexible high precision Power-On Reset during production test.", "DBLP authors": ["Gerald Hilber", "Dominik Gruber", "Michael Sams", "Timm Ostermann"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401562", "OA papers": [{"PaperId": "https://openalex.org/W1970937362", "PaperTitle": "Calibration of a flexible high precision Power-On Reset during production test", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Johannes Kepler University of Linz": 4.0}, "Authors": ["G. Hilber", "Dominik Gruber", "Michael Sams", "Timm Ostermann"]}]}, {"DBLP title": "Root cause identification of an hard-to-find on-chip power supply coupling fail.", "DBLP authors": ["Franco Stellari", "Thomas Cowell", "Peilin Song", "Michael Sorna", "Zeynep Toprak Deniz", "John F. Bulzacchelli", "Nandita A. Mitra"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401563", "OA papers": [{"PaperId": "https://openalex.org/W2082317094", "PaperTitle": "Root cause identification of an hard-to-find on-chip power supply coupling fail", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"IBM (United States)": 7.0}, "Authors": ["Franco Stellari", "Thomas W. Cowell", "Peilin Song", "Michael A. Sorna", "Zeynep Toprak Deniz", "John F. Bulzacchelli", "Nandita A. Mitra"]}]}, {"DBLP title": "Improved volume diagnosis throughput using dynamic design partitioning.", "DBLP authors": ["Xiaoxin Fan", "Huaxing Tang", "Yu Huang", "Wu-Tung Cheng", "Sudhakar M. Reddy", "Brady Benware"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401564", "OA papers": [{"PaperId": "https://openalex.org/W2131814033", "PaperTitle": "Improved volume diagnosis throughput using dynamic design partitioning", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Iowa": 2.0, "Mentor Technologies": 4.0}, "Authors": ["Xiaoxin Fan", "Huaxing Tang", "Yu Huang", "Wu-Tung Cheng", "Sudhakar M. Reddy", "Brady Benware"]}]}, {"DBLP title": "On modeling faults in FinFET logic circuits.", "DBLP authors": ["Yuxi Liu", "Qiang Xu"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401565", "OA papers": [{"PaperId": "https://openalex.org/W2041508134", "PaperTitle": "On modeling faults in FinFET logic circuits", "Year": 2012, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"Chinese University of Hong Kong": 2.0}, "Authors": ["Yu-xi Liu", "Qiang Xu"]}]}, {"DBLP title": "A unified method for parametric fault characterization of post-bond TSVs.", "DBLP authors": ["Yu-Hsiang Lin", "Shi-Yu Huang", "Kun-Han Tsai", "Wu-Tung Cheng", "Stephen K. Sunter"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401566", "OA papers": [{"PaperId": "https://openalex.org/W2023976101", "PaperTitle": "A unified method for parametric fault characterization of post-bond TSVs", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Tsing Hua University": 2.0, "Siemens (Hungary)": 1.5, "Mentor": 1.5}, "Authors": ["Yu-Sheng Lin", "Shi-Yu Huang", "Kun-Han Tsai", "Wu-Tung Cheng", "Stephen Sunter"]}]}, {"DBLP title": "Impact of Radial defect clustering on 3D stacked IC yield from wafer to wafer stacking.", "DBLP authors": ["Eshan Singh"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401567", "OA papers": [{"PaperId": "https://openalex.org/W2056332427", "PaperTitle": "Impact of Radial defect clustering on 3D stacked IC yield from wafer to wafer stacking", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"INTEL Corporation#TAB#": 1.0}, "Authors": ["Eshan Singh"]}]}, {"DBLP title": "Scan test of die logic in 3D ICs using TSV probing.", "DBLP authors": ["Brandon Noia", "Shreepad Panth", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401568", "OA papers": [{"PaperId": "https://openalex.org/W2169331336", "PaperTitle": "Scan test of die logic in 3D ICs using TSV probing", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Duke University": 2.0, "Georgia Institute of Technology": 2.0}, "Authors": ["Brandon Noia", "Shreepad Panth", "Krishnendu Chakrabarty", "Sung Kyu Lim"]}]}, {"DBLP title": "DfT architecture and ATPG for Interconnect tests of JEDEC Wide-I/O memory-on-logic die stacks.", "DBLP authors": ["Sergej Deutsch", "Brion L. Keller", "Vivek Chickermane", "Subhasish Mukherjee", "Navdeep Sood", "Sandeep Kumar Goel", "Ji-Jan Chen", "Ashok Mehta", "Frank Lee", "Erik Jan Marinissen"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401569", "OA papers": [{"PaperId": "https://openalex.org/W2056969337", "PaperTitle": "DfT architecture and ATPG for Interconnect tests of JEDEC Wide-I/O memory-on-logic die stacks", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Cadence Design Systems (Germany)": 1.0, "Taiwan Semiconductor Manufacturing Company (United States)": 3.0, "Imec": 1.0, "Cadence Design Systems (United States)": 1.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 2.0, "Cadence Design Systems (India)": 2.0}, "Authors": ["Sergej Deutsch", "Brion Keller", "Vivek Chickermane", "Subhasish Mukherjee", "Navdeep Sood", "Sandeep Kumar Goel", "Ji-Jan Chen", "Ashok K. Mehta", "Frank X. Lee", "Erik Jan Marinissen"]}]}, {"DBLP title": "Capacitive sensing testability in complex memory devices.", "DBLP authors": ["Kenneth P. Parker"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401570", "OA papers": [{"PaperId": "https://openalex.org/W1978918547", "PaperTitle": "Capacitive sensing testability in complex memory devices", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Agilent Technologies (United States)": 1.0}, "Authors": ["Kenneth P. Parker"]}]}, {"DBLP title": "FPGA-based synthetic instrumentation for board test.", "DBLP authors": ["Igor Aleksejev", "Artur Jutman", "Sergei Devadze", "Sergei Odintsov", "Thomas Wenzel"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401571", "OA papers": [{"PaperId": "https://openalex.org/W1971688816", "PaperTitle": "FPGA-based synthetic instrumentation for board test", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Testonica Lab O\u00dc, Tallinn, Estonia": 2.0, "Tallinn University of Technology": 2.0, "Goepel Electronic GmbH, Jena, Germany": 1.0}, "Authors": ["Igor Aleksejev", "Artur Jutman", "Sergei Devadze", "Sergei D. Odintsov", "Thomas J. Wenzel"]}]}, {"DBLP title": "Board assisted-BIST: Long and short term solutions for testpoint erosion - Reaching into the DFx toolbox.", "DBLP authors": ["Zoe Conroy", "James J. Grealish", "Harrison Miles", "Anthony J. Suto", "Alfred L. Crouch", "Skip Meyers"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401572", "OA papers": [{"PaperId": "https://openalex.org/W2066157331", "PaperTitle": "Board assisted-BIST: Long and short term solutions for testpoint erosion &#x2014; Reaching into the DFx toolbox", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Cisco Systems (United States)": 1.0, "Intel (United States)": 1.0, "Corelis, Inc., 13100 Alondra, Blvd, Cerritos, CA 90703, USA": 1.0, "Teradyne (United States)": 1.0, "ManTech International (United States)": 1.0, "Hewlett-Packard (United States)": 1.0}, "Authors": ["Zoe Conroy", "James J. Grealish", "Harrison Miles", "Anthony J. Suto", "Alfred L. Crouch", "Skip Meyers"]}]}, {"DBLP title": "Packet-based JTAG for remote testing.", "DBLP authors": ["Michele Portolan"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401573", "OA papers": [{"PaperId": "https://openalex.org/W2045500376", "PaperTitle": "Packet-based JTAG for remote testing", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Bell Labs France, Nozay, France": 1.0}, "Authors": ["Michele Portolan"]}]}, {"DBLP title": "A memory yield improvement scheme combining built-in self-repair and error correction codes.", "DBLP authors": ["Tze-Hsin Wu", "Po-Yuan Chen", "Mincent Lee", "Bin-Yen Lin", "Cheng-Wen Wu", "Chen-Hung Tien", "Hung-Chih Lin", "Hao Chen", "Ching-Nen Peng", "Min-Jer Wang"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401576", "OA papers": [{"PaperId": "https://openalex.org/W2086936129", "PaperTitle": "A memory yield improvement scheme combining built-in self-repair and error correction codes", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"National Tsing Hua University": 5.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 5.0}, "Authors": ["Tze-Hsin Wu", "Po-Yuan Chen", "Mincent Lee", "Bin-Yen Lin", "Cheng-Wen Wu", "Chen-Hung Tien", "Hung-Chih Lin", "Hao Chen", "Ching-Nen Peng", "Min-Jer Wang"]}]}, {"DBLP title": "Testing strategies for a 9T sub-threshold SRAM.", "DBLP authors": ["Hao-Yu Yang", "Chen-Wei Lin", "Hung-Hsin Chen", "Mango Chia-Tso Chao", "Ming-Hsien Tu", "Shyh-Jye Jou", "Ching-Te Chuang"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401577", "OA papers": [{"PaperId": "https://openalex.org/W2125837356", "PaperTitle": "Testing strategies for a 9T sub-threshold SRAM", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 7.0}, "Authors": ["Haoyu Yang", "Chenwei Lin", "Hung-Hsin Chen", "Mango C.-T. Chao", "Ming-Hsien Tu", "Shyh-Jye Jou", "Ching-Te Chuang"]}]}, {"DBLP title": "Low-power SRAMs power mode control logic: Failure analysis and test solutions.", "DBLP authors": ["Leonardo Bonet Zordan", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Aida Todri", "Arnaud Virazel", "Nabil Badereddine"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401578", "OA papers": [{"PaperId": "https://openalex.org/W2015952347", "PaperTitle": "Low-power SRAMs power mode control logic: Failure analysis and test solutions", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.0, "University of Montpellier": 3.0, "[Intel Mobile Communications, Sophia-Antipolis, France]": 1.0}, "Authors": ["L. B. Zordan", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "A. Todri", "Arnaud Virazel", "N. Badereddine"]}]}, {"DBLP title": "A built-in self-test scheme for 3D RAMs.", "DBLP authors": ["Yun-Chao You", "Che-Wei Chou", "Jin-Fu Li", "Chih-Yen Lo", "Ding-Ming Kwai", "Yung-Fa Chou", "Cheng-Wen Wu"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401579", "OA papers": [{"PaperId": "https://openalex.org/W2038668401", "PaperTitle": "A built-in self-test scheme for 3D RAMs", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Central University": 7.0}, "Authors": ["Yun-Chao Yu", "Che-Wei Chou", "Jin-Fu Li", "Chih-Yen Lo", "Ding-Ming Kwai", "Yung-Fa Chou", "Cheng-Wen Wu"]}]}, {"DBLP title": "On-chip diagnosis for early-life and wear-out failures.", "DBLP authors": ["Matthew Beckler", "R. D. (Shawn) Blanton"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401580", "OA papers": [{"PaperId": "https://openalex.org/W2025554908", "PaperTitle": "On-chip diagnosis for early-life and wear-out failures", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Matthew Beckler", "R.D. Blanton"]}]}, {"DBLP title": "DART: Dependable VLSI test architecture and its implementation.", "DBLP authors": ["Yasuo Sato", "Seiji Kajihara", "Tomokazu Yoneda", "Kazumi Hatayama", "Michiko Inoue", "Yukiya Miura", "Satosni Untake", "Takumi Hasegawa", "Motoyuki Sato", "Kotaro Shimamura"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401581", "OA papers": [{"PaperId": "https://openalex.org/W1973666101", "PaperTitle": "DART: Dependable VLSI test architecture and its implementation", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Kyushu Institute of Technology": 2.0, "Hitachi (Japan)": 3.0, "Nara Institute of Science and Technology": 3.0, "Tokyo Metropolitan University": 1.0, "Japan Science and Technology Agency": 1.0}, "Authors": ["Yasuo Sato", "Seiji Kajihara", "Tomokazu Yoneda", "Kazumi Hatayama", "Michiko Inoue", "Yukiya Miura", "Satosni Untake", "Takumi Hasegawa", "Motoyuki Sato", "Kotaro Shimamura"]}]}, {"DBLP title": "A design flow to maximize yield/area of physical devices via redundancy.", "DBLP authors": ["Mohammad Mirza-Aghatabar", "Melvin A. Breuer", "Sandeep K. Gupta"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401582", "OA papers": [{"PaperId": "https://openalex.org/W2067246568", "PaperTitle": "A design flow to maximize yield/area of physical devices via redundancy", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["M. Mirza-Aghatabar", "Melvin A. Breuer", "Sandeep K. S. Gupta"]}]}, {"DBLP title": "BS 1149.1 extensions for an online interconnect fault detection and recovery.", "DBLP authors": ["Somayeh Sadeghi Kohan", "Majid Namaki-Shoushtari", "Fatemeh Javaheri", "Zainalabedin Navabi"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401583", "OA papers": [{"PaperId": "https://openalex.org/W2066367448", "PaperTitle": "BS 1149.1 extensions for an online interconnect fault detection and recovery", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Tehran": 4.0}, "Authors": ["Somayeh Sadeghi-Kohan", "Majid Namaki-Shoushtari", "F. Javaheri", "Zainalabedin Navabi"]}]}, {"DBLP title": "FALCON: Rapid statistical fault coverage estimation for complex designs.", "DBLP authors": ["Shahrzad Mirkhani", "Jacob A. Abraham", "Toai Vo", "Hong Shin Jun", "Bill Eklow"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401584", "OA papers": [{"PaperId": "https://openalex.org/W2098786960", "PaperTitle": "FALCON: Rapid statistical fault coverage estimation for complex designs", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"The University of Texas at Austin": 2.0, "Cisco Systems (United States)": 3.0}, "Authors": ["Shahrzad Mirkhani", "Jacob A. Abraham", "Toai Vo", "Hongshin Jun", "Bill Eklow"]}]}, {"DBLP title": "Methodology for fault grading high speed I/O interfaces used in complex Graphics Processing Unit.", "DBLP authors": ["Animesh Khare", "P. Kishore", "S. Reddy", "K. Rajan", "A. Sanghani"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401585", "OA papers": [{"PaperId": "https://openalex.org/W1973012693", "PaperTitle": "Methodology for fault grading high speed I/O interfaces used in complex Graphics Processing Unit", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"NVIDIA Graphics, Bangalore, India": 4.0, "Nvidia (United States)": 1.0}, "Authors": ["Avinash Khare", "Pangaluru Kishore", "Sudhakar M. Reddy", "Krishna Rajan", "A. Sanghani"]}]}, {"DBLP title": "Functional test content optimization for peak-power validation - An experimental study.", "DBLP authors": ["Vinayak Kamath", "Wen Chen", "Nik Sumikawa", "Li-C. Wang"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401586", "OA papers": [{"PaperId": "https://openalex.org/W2085219974", "PaperTitle": "Functional test content optimization for peak-power validation &#x2014; An experimental study", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Santa Barbara": 4.0}, "Authors": ["Vinayak Kamath", "Wen Chen", "Nik Sumikawa", "Li-C. Wang"]}]}, {"DBLP title": "Experiences with non-intrusive sensors for RF built-in test.", "DBLP authors": ["Louay Abdallah", "Haralampos-G. D. Stratigopoulos", "Salvador Mir", "Christophe Kelma"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401587", "OA papers": [{"PaperId": "https://openalex.org/W1988733033", "PaperTitle": "Experiences with non-intrusive sensors for RF built-in test", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {}, "Authors": ["Louay Abdallah", "Haralampos-G. Stratigopoulos", "Salvador Mir", "Christophe Kelma"]}]}, {"DBLP title": "A frequency measurement BIST implementation targeting gigahertz application.", "DBLP authors": ["Matthieu Dubois", "Emeric de Foucauld", "Christopher Mounet", "Serigne Dia", "Cedric Mayor"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401588", "OA papers": [{"PaperId": "https://openalex.org/W2020317015", "PaperTitle": "A frequency measurement BIST implementation targeting gigahertz application", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"CEA LETI": 3.0, "Presto Engineering, Grenoble, France": 2.0}, "Authors": ["Matthieu Dubois", "Emeric de Foucauld", "Christopher Mounet", "S.M.F. Dia", "Cedric Mayor"]}]}, {"DBLP title": "DC temperature measurements for power gain monitoring in RF power amplifiers.", "DBLP authors": ["Josep Altet", "Diego Mateo", "Didac G\u00f3mez", "Xavier Perpi\u00f1\u00e0", "Miquel Vellveh\u00ed", "Xavier Jord\u00e0"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401589", "OA papers": [{"PaperId": "https://openalex.org/W2160905929", "PaperTitle": "DC temperature measurements for power gain monitoring in RF power amplifiers", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0, "Centro Nacional de Microelectr\u00f3nica": 3.0}, "Authors": ["Josep Altet", "Diego Mateo", "Didac Gomez", "Xavier Perpi\u00f1\u00e0", "Miquel Vellvehi", "Xavier Jord\u00e0"]}]}, {"DBLP title": "Automated system level functional test program generation on ATE from EDA using Functional Test Abstraction.", "DBLP authors": ["Motoo Ueda", "Shinichi Ishikawa", "Masaru Goishi", "Satoru Kitagawa", "Hiroshi Araki", "Shuichi Inage"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401590", "OA papers": [{"PaperId": "https://openalex.org/W2050367720", "PaperTitle": "Automated system level functional test program generation on ATE from EDA using Functional Test Abstraction", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Advantest (Japan)": 6.0}, "Authors": ["Motoo Ueda", "Shin-ichi Ishikawa", "M. Goishi", "Kitagawa S", "Hiroshi Araki", "Inage Shuichi"]}]}, {"DBLP title": "Low cost high-speed test data acquisition: Accurate period estimation driven signal reconstruction using incoherent subsampling.", "DBLP authors": ["Thomas Moon", "Hyun Woo Choi", "Abhijit Chatterjee"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401591", "OA papers": [{"PaperId": "https://openalex.org/W1964784719", "PaperTitle": "Low cost high-speed test data acquisition: Accurate period estimation driven signal reconstruction using incoherent subsampling", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Thomas W. Moon", "Jong Ho Moon", "Abhijit Chatterjee"]}]}, {"DBLP title": "RNA: Advanced phase tracking method for digital waveform reconstruction.", "DBLP authors": ["Takashi Ito", "Hideo Okawara", "Jinlei Liu"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401592", "OA papers": [{"PaperId": "https://openalex.org/W2000097008", "PaperTitle": "RNA: Advanced phase tracking method for digital waveform reconstruction", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Rohde & Schwarz Japan, Tokyo, Japan": 1.0, "Advantest (Japan)": 1.0, "Advantest America Inc. Cupertino, CA, USA": 1.0}, "Authors": ["Takashi Ito", "Hideo Okawara", "Jinlei Liu"]}]}, {"DBLP title": "Radic: A standard-cell-based sensor for on-chip aging and flip-flop metastability measurements.", "DBLP authors": ["Xiaoxiao Wang", "Dat Tran", "Saji George", "LeRoy Winemberg", "Nisar Ahmed", "Steve Palosh", "Allan Dobin", "Mohammad Tehranipoor"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401593", "OA papers": [{"PaperId": "https://openalex.org/W2166022257", "PaperTitle": "Radic: A standard-cell-based sensor for on-chip aging and flip-flop metastability measurements", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Freescale semiconductor": 7.0, "University of Connecticut": 1.0}, "Authors": ["Xiaoxiao Wang", "Dat Tran", "Saji George", "LeRoy Winemberg", "Nisar Ahmed", "Steve Palosh", "Allan Dobin", "Mohammad Tehranipoor"]}]}, {"DBLP title": "Vulnerability-based Interleaving for Multi-Bit Upset (MBU) protection in modern microprocessors.", "DBLP authors": ["Michail Maniatakos", "Maria K. Michael", "Yiorgos Makris"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401594", "OA papers": [{"PaperId": "https://openalex.org/W2028031642", "PaperTitle": "Vulnerability-based Interleaving for Multi-Bit Upset (MBU) protection in modern microprocessors", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Yale University": 1.0, "University of Cyprus": 1.0, "EE Department, University of Texas at Dallas": 1.0}, "Authors": ["Michail Maniatakos", "Maria K. Michael", "Yiorgos Makris"]}]}, {"DBLP title": "An experiment of burn-in time reduction based on parametric test analysis.", "DBLP authors": ["Nik Sumikawa", "Li-C. Wang", "Magdy S. Abadir"], "year": 2012, "doi": "https://doi.org/10.1109/TEST.2012.6401595", "OA papers": [{"PaperId": "https://openalex.org/W2081065829", "PaperTitle": "An experiment of burn-in time reduction based on parametric test analysis", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of California, Santa Barbara": 2.0, "ON Semiconductor (United States)": 1.0}, "Authors": ["Nik Sumikawa", "Li-C. Wang", "Magdy S. Abadir"]}]}]