Loading plugins phase: Elapsed time ==> 0s.259ms
Initializing data phase: Elapsed time ==> 2s.262ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Zach\Dropbox\2014-2015\Winter\CE4950\Networking Project\Networking Project\Networking Project.cydsn\Networking Project.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Zach\Dropbox\2014-2015\Winter\CE4950\Networking Project\Networking Project\Networking Project.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.427ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.091ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Networking Project.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Zach\Dropbox\2014-2015\Winter\CE4950\Networking Project\Networking Project\Networking Project.cydsn\Networking Project.cyprj -dcpsoc3 Networking Project.v -verilog
======================================================================

======================================================================
Compiling:  Networking Project.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Zach\Dropbox\2014-2015\Winter\CE4950\Networking Project\Networking Project\Networking Project.cydsn\Networking Project.cyprj -dcpsoc3 Networking Project.v -verilog
======================================================================

======================================================================
Compiling:  Networking Project.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Zach\Dropbox\2014-2015\Winter\CE4950\Networking Project\Networking Project\Networking Project.cydsn\Networking Project.cyprj -dcpsoc3 -verilog Networking Project.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Dec 17 16:13:29 2014


======================================================================
Compiling:  Networking Project.v
Program  :   vpp
Options  :    -yv2 -q10 Networking Project.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Dec 17 16:13:29 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Networking Project.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Networking Project.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Zach\Dropbox\2014-2015\Winter\CE4950\Networking Project\Networking Project\Networking Project.cydsn\Networking Project.cyprj -dcpsoc3 -verilog Networking Project.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Dec 17 16:13:30 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Zach\Dropbox\2014-2015\Winter\CE4950\Networking Project\Networking Project\Networking Project.cydsn\codegentemp\Networking Project.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Zach\Dropbox\2014-2015\Winter\CE4950\Networking Project\Networking Project\Networking Project.cydsn\codegentemp\Networking Project.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Networking Project.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Zach\Dropbox\2014-2015\Winter\CE4950\Networking Project\Networking Project\Networking Project.cydsn\Networking Project.cyprj -dcpsoc3 -verilog Networking Project.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Dec 17 16:13:31 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Zach\Dropbox\2014-2015\Winter\CE4950\Networking Project\Networking Project\Networking Project.cydsn\codegentemp\Networking Project.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Zach\Dropbox\2014-2015\Winter\CE4950\Networking Project\Networking Project\Networking Project.cydsn\codegentemp\Networking Project.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Timer_BusyToCollision:Net_260\
	Net_688
	\Timer_BusyToCollision:Net_53\
	\Timer_BusyToCollision:TimerUDB:ctrl_ten\
	\Timer_BusyToCollision:TimerUDB:ctrl_cmode_0\
	\Timer_BusyToCollision:TimerUDB:ctrl_tmode_1\
	\Timer_BusyToCollision:TimerUDB:ctrl_tmode_0\
	\Timer_BusyToCollision:TimerUDB:ctrl_ic_1\
	\Timer_BusyToCollision:TimerUDB:ctrl_ic_0\
	Net_687
	\Timer_BusyToCollision:TimerUDB:zeros_3\
	\Timer_BusyToCollision:TimerUDB:zeros_2\
	\Timer_BusyToCollision:Net_102\
	\Timer_BusyToCollision:Net_266\
	\Timer_BusyToIdle:Net_260\
	Net_693
	\Timer_BusyToIdle:Net_53\
	\Timer_BusyToIdle:TimerUDB:ctrl_ten\
	\Timer_BusyToIdle:TimerUDB:ctrl_cmode_0\
	\Timer_BusyToIdle:TimerUDB:ctrl_tmode_1\
	\Timer_BusyToIdle:TimerUDB:ctrl_tmode_0\
	\Timer_BusyToIdle:TimerUDB:ctrl_ic_1\
	\Timer_BusyToIdle:TimerUDB:ctrl_ic_0\
	Net_692
	\Timer_BusyToIdle:TimerUDB:zeros_3\
	\Timer_BusyToIdle:TimerUDB:zeros_2\
	\Timer_BusyToIdle:Net_102\
	\Timer_BusyToIdle:Net_266\


Deleted 28 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Pin_LEDBusy_net_0
Aliasing tmpOE__Pin_LEDCollision_net_0 to tmpOE__Pin_LEDBusy_net_0
Aliasing tmpOE__Pin_LEDIdle_net_0 to tmpOE__Pin_LEDBusy_net_0
Aliasing tmpOE__Recieve_Input_net_0 to tmpOE__Pin_LEDBusy_net_0
Aliasing \Timer_BusyToCollision:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_BusyToCollision:TimerUDB:trigger_enable\ to tmpOE__Pin_LEDBusy_net_0
Aliasing \Timer_BusyToCollision:TimerUDB:status_6\ to zero
Aliasing \Timer_BusyToCollision:TimerUDB:status_5\ to zero
Aliasing \Timer_BusyToCollision:TimerUDB:status_4\ to zero
Aliasing \Timer_BusyToCollision:TimerUDB:status_0\ to \Timer_BusyToCollision:TimerUDB:tc_i\
Aliasing \Timer_BusyToIdle:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_BusyToIdle:TimerUDB:trigger_enable\ to tmpOE__Pin_LEDBusy_net_0
Aliasing \Timer_BusyToIdle:TimerUDB:status_6\ to zero
Aliasing \Timer_BusyToIdle:TimerUDB:status_5\ to zero
Aliasing \Timer_BusyToIdle:TimerUDB:status_4\ to zero
Aliasing \Timer_BusyToIdle:TimerUDB:status_0\ to \Timer_BusyToIdle:TimerUDB:tc_i\
Aliasing \Rising_EdgeDetect:last\\D\ to \Timer_BusyToCollision:TimerUDB:cs_addr_2\
Aliasing \Falling_EdgeDetect:last\\D\ to \Timer_BusyToCollision:TimerUDB:cs_addr_2\
Aliasing \Timer_BusyToCollision:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_BusyToCollision:TimerUDB:capture_out_reg_i\\D\ to \Timer_BusyToCollision:TimerUDB:capt_fifo_load_int\
Aliasing \Timer_BusyToIdle:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_BusyToIdle:TimerUDB:capture_out_reg_i\\D\ to \Timer_BusyToIdle:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire one[17] = tmpOE__Pin_LEDBusy_net_0[12]
Removing Lhs of wire tmpOE__Pin_LEDCollision_net_0[20] = tmpOE__Pin_LEDBusy_net_0[12]
Removing Lhs of wire tmpOE__Pin_LEDIdle_net_0[26] = tmpOE__Pin_LEDBusy_net_0[12]
Removing Lhs of wire tmpOE__Recieve_Input_net_0[32] = tmpOE__Pin_LEDBusy_net_0[12]
Removing Rhs of wire Net_123[39] = \Timer_BusyToCollision:Net_55\[40]
Removing Lhs of wire \Timer_BusyToCollision:TimerUDB:ctrl_enable\[56] = \Timer_BusyToCollision:TimerUDB:control_7\[48]
Removing Lhs of wire \Timer_BusyToCollision:TimerUDB:ctrl_cmode_1\[58] = zero[13]
Removing Rhs of wire \Timer_BusyToCollision:TimerUDB:timer_enable\[67] = \Timer_BusyToCollision:TimerUDB:runmode_enable\[79]
Removing Rhs of wire \Timer_BusyToCollision:TimerUDB:run_mode\[68] = \Timer_BusyToCollision:TimerUDB:hwEnable_reg\[69]
Removing Lhs of wire \Timer_BusyToCollision:TimerUDB:trigger_enable\[71] = tmpOE__Pin_LEDBusy_net_0[12]
Removing Lhs of wire \Timer_BusyToCollision:TimerUDB:tc_i\[73] = \Timer_BusyToCollision:TimerUDB:status_tc\[70]
Removing Lhs of wire \Timer_BusyToCollision:TimerUDB:hwEnable\[75] = \Timer_BusyToCollision:TimerUDB:control_7\[48]
Removing Lhs of wire \Timer_BusyToCollision:TimerUDB:capt_fifo_load_int\[78] = \Timer_BusyToCollision:TimerUDB:capt_fifo_load\[66]
Removing Lhs of wire \Timer_BusyToCollision:TimerUDB:status_6\[82] = zero[13]
Removing Lhs of wire \Timer_BusyToCollision:TimerUDB:status_5\[83] = zero[13]
Removing Lhs of wire \Timer_BusyToCollision:TimerUDB:status_4\[84] = zero[13]
Removing Lhs of wire \Timer_BusyToCollision:TimerUDB:status_0\[85] = \Timer_BusyToCollision:TimerUDB:status_tc\[70]
Removing Lhs of wire \Timer_BusyToCollision:TimerUDB:status_1\[86] = \Timer_BusyToCollision:TimerUDB:capt_fifo_load\[66]
Removing Rhs of wire \Timer_BusyToCollision:TimerUDB:status_2\[87] = \Timer_BusyToCollision:TimerUDB:fifo_full\[88]
Removing Rhs of wire \Timer_BusyToCollision:TimerUDB:status_3\[89] = \Timer_BusyToCollision:TimerUDB:fifo_nempty\[90]
Removing Lhs of wire \Timer_BusyToCollision:TimerUDB:cs_addr_2\[92] = Net_648[2]
Removing Lhs of wire \Timer_BusyToCollision:TimerUDB:cs_addr_1\[93] = \Timer_BusyToCollision:TimerUDB:trig_reg\[81]
Removing Lhs of wire \Timer_BusyToCollision:TimerUDB:cs_addr_0\[94] = \Timer_BusyToCollision:TimerUDB:per_zero\[72]
Removing Rhs of wire Net_129[178] = \Timer_BusyToIdle:Net_55\[179]
Removing Lhs of wire \Timer_BusyToIdle:TimerUDB:ctrl_enable\[196] = \Timer_BusyToIdle:TimerUDB:control_7\[188]
Removing Lhs of wire \Timer_BusyToIdle:TimerUDB:ctrl_cmode_1\[198] = zero[13]
Removing Rhs of wire \Timer_BusyToIdle:TimerUDB:timer_enable\[207] = \Timer_BusyToIdle:TimerUDB:runmode_enable\[219]
Removing Rhs of wire \Timer_BusyToIdle:TimerUDB:run_mode\[208] = \Timer_BusyToIdle:TimerUDB:hwEnable_reg\[209]
Removing Lhs of wire \Timer_BusyToIdle:TimerUDB:trigger_enable\[211] = tmpOE__Pin_LEDBusy_net_0[12]
Removing Lhs of wire \Timer_BusyToIdle:TimerUDB:tc_i\[213] = \Timer_BusyToIdle:TimerUDB:status_tc\[210]
Removing Lhs of wire \Timer_BusyToIdle:TimerUDB:hwEnable\[215] = \Timer_BusyToIdle:TimerUDB:control_7\[188]
Removing Lhs of wire \Timer_BusyToIdle:TimerUDB:capt_fifo_load_int\[218] = \Timer_BusyToIdle:TimerUDB:capt_fifo_load\[206]
Removing Lhs of wire \Timer_BusyToIdle:TimerUDB:status_6\[223] = zero[13]
Removing Lhs of wire \Timer_BusyToIdle:TimerUDB:status_5\[224] = zero[13]
Removing Lhs of wire \Timer_BusyToIdle:TimerUDB:status_4\[225] = zero[13]
Removing Lhs of wire \Timer_BusyToIdle:TimerUDB:status_0\[226] = \Timer_BusyToIdle:TimerUDB:status_tc\[210]
Removing Lhs of wire \Timer_BusyToIdle:TimerUDB:status_1\[227] = \Timer_BusyToIdle:TimerUDB:capt_fifo_load\[206]
Removing Rhs of wire \Timer_BusyToIdle:TimerUDB:status_2\[228] = \Timer_BusyToIdle:TimerUDB:fifo_full\[229]
Removing Rhs of wire \Timer_BusyToIdle:TimerUDB:status_3\[230] = \Timer_BusyToIdle:TimerUDB:fifo_nempty\[231]
Removing Lhs of wire \Timer_BusyToIdle:TimerUDB:cs_addr_2\[233] = Net_573[220]
Removing Lhs of wire \Timer_BusyToIdle:TimerUDB:cs_addr_1\[234] = \Timer_BusyToIdle:TimerUDB:trig_reg\[222]
Removing Lhs of wire \Timer_BusyToIdle:TimerUDB:cs_addr_0\[235] = \Timer_BusyToIdle:TimerUDB:per_zero\[212]
Removing Lhs of wire \Rising_EdgeDetect:last\\D\[321] = Net_648[2]
Removing Lhs of wire \Falling_EdgeDetect:last\\D\[322] = Net_648[2]
Removing Lhs of wire \Timer_BusyToCollision:TimerUDB:capture_last\\D\[323] = zero[13]
Removing Lhs of wire \Timer_BusyToCollision:TimerUDB:hwEnable_reg\\D\[324] = \Timer_BusyToCollision:TimerUDB:control_7\[48]
Removing Lhs of wire \Timer_BusyToCollision:TimerUDB:tc_reg_i\\D\[325] = \Timer_BusyToCollision:TimerUDB:status_tc\[70]
Removing Lhs of wire \Timer_BusyToCollision:TimerUDB:capture_out_reg_i\\D\[326] = \Timer_BusyToCollision:TimerUDB:capt_fifo_load\[66]
Removing Lhs of wire \Timer_BusyToIdle:TimerUDB:capture_last\\D\[329] = zero[13]
Removing Lhs of wire \Timer_BusyToIdle:TimerUDB:hwEnable_reg\\D\[330] = \Timer_BusyToIdle:TimerUDB:control_7\[188]
Removing Lhs of wire \Timer_BusyToIdle:TimerUDB:tc_reg_i\\D\[331] = \Timer_BusyToIdle:TimerUDB:status_tc\[210]
Removing Lhs of wire \Timer_BusyToIdle:TimerUDB:capture_out_reg_i\\D\[332] = \Timer_BusyToIdle:TimerUDB:capt_fifo_load\[206]

------------------------------------------------------
Aliased 0 equations, 52 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Pin_LEDBusy_net_0' (cost = 0):
tmpOE__Pin_LEDBusy_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_BusyToCollision:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_BusyToCollision:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_BusyToCollision:TimerUDB:status_tc\' (cost = 3):
\Timer_BusyToCollision:TimerUDB:status_tc\ <= ((\Timer_BusyToCollision:TimerUDB:run_mode\ and \Timer_BusyToCollision:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Timer_BusyToIdle:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_BusyToIdle:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_BusyToIdle:TimerUDB:status_tc\' (cost = 3):
\Timer_BusyToIdle:TimerUDB:status_tc\ <= ((\Timer_BusyToIdle:TimerUDB:run_mode\ and \Timer_BusyToIdle:TimerUDB:per_zero\));

Note:  Expanding virtual equation for 'Net_573' (cost = 0):
Net_573 <= (not Net_648);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 7 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_BusyToCollision:TimerUDB:capt_fifo_load\ to zero
Aliasing \Timer_BusyToIdle:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \Timer_BusyToCollision:TimerUDB:capt_fifo_load\[66] = zero[13]
Removing Lhs of wire \Timer_BusyToCollision:TimerUDB:trig_reg\[81] = \Timer_BusyToCollision:TimerUDB:timer_enable\[67]
Removing Lhs of wire \Timer_BusyToIdle:TimerUDB:capt_fifo_load\[206] = zero[13]
Removing Lhs of wire \Timer_BusyToIdle:TimerUDB:trig_reg\[222] = \Timer_BusyToIdle:TimerUDB:timer_enable\[207]

------------------------------------------------------
Aliased 0 equations, 4 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Zach\Dropbox\2014-2015\Winter\CE4950\Networking Project\Networking Project\Networking Project.cydsn\Networking Project.cyprj" -dcpsoc3 "Networking Project.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.897ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3023, Family: PSoC3, Started at: Wednesday, 17 December 2014 16:13:31
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Zach\Dropbox\2014-2015\Winter\CE4950\Networking Project\Networking Project\Networking Project.cydsn\Networking Project.cyprj -d CY8C5868AXI-LP035 Networking Project.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Timer_BusyToCollision:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_BusyToCollision:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Timer_BusyToIdle:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_BusyToIdle:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock Clock_collision_2 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_collision_3 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\Timer_BusyToCollision:TimerUDB:capture_last\:macrocell'
    Removed unused cell/equation '\Timer_BusyToCollision:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\Timer_BusyToCollision:TimerUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\Timer_BusyToIdle:TimerUDB:capture_last\:macrocell'
    Removed unused cell/equation '\Timer_BusyToIdle:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\Timer_BusyToIdle:TimerUDB:tc_reg_i\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer_BusyToCollision:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_BusyToCollision:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_BusyToIdle:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_BusyToIdle:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\Timer_BusyToCollision:TimerUDB:runmode_enable\\D\:macrocell'
    Removed unused cell/equation '\Timer_BusyToCollision:TimerUDB:trig_disable\\D\:macrocell'
    Removed unused cell/equation '\Timer_BusyToIdle:TimerUDB:runmode_enable\\D\:macrocell'
    Removed unused cell/equation '\Timer_BusyToIdle:TimerUDB:trig_disable\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Rising_EdgeDetect:last\, Duplicate of \Falling_EdgeDetect:last\ 
    MacroCell: Name=\Rising_EdgeDetect:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_648
        );
        Output = \Rising_EdgeDetect:last\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_LEDBusy(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LEDBusy(0)__PA ,
            pad => Pin_LEDBusy(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LEDCollision(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LEDCollision(0)__PA ,
            pad => Pin_LEDCollision(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LEDIdle(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LEDIdle(0)__PA ,
            pad => Pin_LEDIdle(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Recieve_Input(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 5
        PORT MAP (
            pa_out => Recieve_Input(0)__PA ,
            fb => Net_648 ,
            pad => Recieve_Input(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_648 * !\Falling_EdgeDetect:last\
        );
        Output = Net_1 (fanout=1)

    MacroCell: Name=Net_3, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_648 * \Falling_EdgeDetect:last\
        );
        Output = Net_3 (fanout=1)

    MacroCell: Name=Net_573, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_648
        );
        Output = Net_573 (fanout=2)

    MacroCell: Name=\Falling_EdgeDetect:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_648
        );
        Output = \Falling_EdgeDetect:last\ (fanout=2)

    MacroCell: Name=\Timer_BusyToCollision:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_BusyToCollision:TimerUDB:control_7\
        );
        Output = \Timer_BusyToCollision:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\Timer_BusyToCollision:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_BusyToCollision:TimerUDB:run_mode\ * 
              \Timer_BusyToCollision:TimerUDB:per_zero\
        );
        Output = \Timer_BusyToCollision:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_BusyToCollision:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_648 * \Timer_BusyToCollision:TimerUDB:control_7\ * 
              !\Timer_BusyToCollision:TimerUDB:timer_enable\ * 
              !\Timer_BusyToCollision:TimerUDB:trig_disable\
            + !Net_648 * \Timer_BusyToCollision:TimerUDB:control_7\ * 
              !\Timer_BusyToCollision:TimerUDB:run_mode\ * 
              !\Timer_BusyToCollision:TimerUDB:trig_disable\
            + !Net_648 * \Timer_BusyToCollision:TimerUDB:control_7\ * 
              !\Timer_BusyToCollision:TimerUDB:per_zero\ * 
              !\Timer_BusyToCollision:TimerUDB:trig_disable\
        );
        Output = \Timer_BusyToCollision:TimerUDB:timer_enable\ (fanout=4)

    MacroCell: Name=\Timer_BusyToCollision:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_648 * \Timer_BusyToCollision:TimerUDB:timer_enable\ * 
              \Timer_BusyToCollision:TimerUDB:run_mode\ * 
              \Timer_BusyToCollision:TimerUDB:per_zero\
            + !Net_648 * \Timer_BusyToCollision:TimerUDB:trig_disable\
        );
        Output = \Timer_BusyToCollision:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Timer_BusyToIdle:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_BusyToIdle:TimerUDB:control_7\
        );
        Output = \Timer_BusyToIdle:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\Timer_BusyToIdle:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_BusyToIdle:TimerUDB:run_mode\ * 
              \Timer_BusyToIdle:TimerUDB:per_zero\
        );
        Output = \Timer_BusyToIdle:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_BusyToIdle:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_648 * \Timer_BusyToIdle:TimerUDB:control_7\ * 
              !\Timer_BusyToIdle:TimerUDB:timer_enable\ * 
              !\Timer_BusyToIdle:TimerUDB:trig_disable\
            + Net_648 * \Timer_BusyToIdle:TimerUDB:control_7\ * 
              !\Timer_BusyToIdle:TimerUDB:run_mode\ * 
              !\Timer_BusyToIdle:TimerUDB:trig_disable\
            + Net_648 * \Timer_BusyToIdle:TimerUDB:control_7\ * 
              !\Timer_BusyToIdle:TimerUDB:per_zero\ * 
              !\Timer_BusyToIdle:TimerUDB:trig_disable\
        );
        Output = \Timer_BusyToIdle:TimerUDB:timer_enable\ (fanout=4)

    MacroCell: Name=\Timer_BusyToIdle:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_648 * \Timer_BusyToIdle:TimerUDB:timer_enable\ * 
              \Timer_BusyToIdle:TimerUDB:run_mode\ * 
              \Timer_BusyToIdle:TimerUDB:per_zero\
            + Net_648 * \Timer_BusyToIdle:TimerUDB:trig_disable\
        );
        Output = \Timer_BusyToIdle:TimerUDB:trig_disable\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_648 ,
            cs_addr_1 => \Timer_BusyToCollision:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_BusyToCollision:TimerUDB:per_zero\ ,
            chain_out => \Timer_BusyToCollision:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_648 ,
            cs_addr_1 => \Timer_BusyToCollision:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_BusyToCollision:TimerUDB:per_zero\ ,
            z0_comb => \Timer_BusyToCollision:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_BusyToCollision:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_BusyToCollision:TimerUDB:status_2\ ,
            chain_in => \Timer_BusyToCollision:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_573 ,
            cs_addr_1 => \Timer_BusyToIdle:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_BusyToIdle:TimerUDB:per_zero\ ,
            chain_out => \Timer_BusyToIdle:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_573 ,
            cs_addr_1 => \Timer_BusyToIdle:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_BusyToIdle:TimerUDB:per_zero\ ,
            z0_comb => \Timer_BusyToIdle:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_BusyToIdle:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_BusyToIdle:TimerUDB:status_2\ ,
            chain_in => \Timer_BusyToIdle:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer_BusyToCollision:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_648 ,
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_BusyToCollision:TimerUDB:status_3\ ,
            status_2 => \Timer_BusyToCollision:TimerUDB:status_2\ ,
            status_0 => \Timer_BusyToCollision:TimerUDB:status_tc\ ,
            interrupt => Net_123 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_BusyToIdle:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_648 ,
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_BusyToIdle:TimerUDB:status_3\ ,
            status_2 => \Timer_BusyToIdle:TimerUDB:status_2\ ,
            status_0 => \Timer_BusyToIdle:TimerUDB:status_tc\ ,
            interrupt => Net_129 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_BusyToCollision:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer_BusyToCollision:TimerUDB:control_7\ ,
            control_6 => \Timer_BusyToCollision:TimerUDB:control_6\ ,
            control_5 => \Timer_BusyToCollision:TimerUDB:control_5\ ,
            control_4 => \Timer_BusyToCollision:TimerUDB:control_4\ ,
            control_3 => \Timer_BusyToCollision:TimerUDB:control_3\ ,
            control_2 => \Timer_BusyToCollision:TimerUDB:control_2\ ,
            control_1 => \Timer_BusyToCollision:TimerUDB:control_1\ ,
            control_0 => \Timer_BusyToCollision:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_BusyToIdle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer_BusyToIdle:TimerUDB:control_7\ ,
            control_6 => \Timer_BusyToIdle:TimerUDB:control_6\ ,
            control_5 => \Timer_BusyToIdle:TimerUDB:control_5\ ,
            control_4 => \Timer_BusyToIdle:TimerUDB:control_4\ ,
            control_3 => \Timer_BusyToIdle:TimerUDB:control_3\ ,
            control_2 => \Timer_BusyToIdle:TimerUDB:control_2\ ,
            control_1 => \Timer_BusyToIdle:TimerUDB:control_1\ ,
            control_0 => \Timer_BusyToIdle:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_BusyToCollision
        PORT MAP (
            interrupt => Net_123 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_BusyToIdle
        PORT MAP (
            interrupt => Net_129 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_FallingEdge
        PORT MAP (
            interrupt => Net_3 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_RisingEdge
        PORT MAP (
            interrupt => Net_1 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    0 :    8 :    8 :   0.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :    7 :   65 :   72 :   9.72%
UDB Macrocells                :   12 :  180 :  192 :   6.25%
UDB Unique Pterms             :   18 :  366 :  384 :   4.69%
UDB Total Pterms              :   18 :      :      : 
UDB Datapath Cells            :    4 :   20 :   24 :  16.67%
UDB Status Cells              :    2 :   22 :   24 :   8.33%
            StatusI Registers :    2 
UDB Control Cells             :    2 :   22 :   24 :   8.33%
            Control Registers :    2 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    4 :   28 :   32 :  12.50%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.334ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.491ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(6)][IoId=(2)] : Pin_LEDBusy(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Pin_LEDCollision(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : Pin_LEDIdle(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Recieve_Input(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.050ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.476ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :   44 :   48 :   8.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.00
                   Pterms :            4.50
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 72, final cost is 72 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       3.50 :       3.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_573, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_648
        );
        Output = Net_573 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_BusyToIdle:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_648 * \Timer_BusyToIdle:TimerUDB:control_7\ * 
              !\Timer_BusyToIdle:TimerUDB:timer_enable\ * 
              !\Timer_BusyToIdle:TimerUDB:trig_disable\
            + Net_648 * \Timer_BusyToIdle:TimerUDB:control_7\ * 
              !\Timer_BusyToIdle:TimerUDB:run_mode\ * 
              !\Timer_BusyToIdle:TimerUDB:trig_disable\
            + Net_648 * \Timer_BusyToIdle:TimerUDB:control_7\ * 
              !\Timer_BusyToIdle:TimerUDB:per_zero\ * 
              !\Timer_BusyToIdle:TimerUDB:trig_disable\
        );
        Output = \Timer_BusyToIdle:TimerUDB:timer_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_BusyToIdle:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_648 * \Timer_BusyToIdle:TimerUDB:timer_enable\ * 
              \Timer_BusyToIdle:TimerUDB:run_mode\ * 
              \Timer_BusyToIdle:TimerUDB:per_zero\
            + Net_648 * \Timer_BusyToIdle:TimerUDB:trig_disable\
        );
        Output = \Timer_BusyToIdle:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_BusyToIdle:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_BusyToIdle:TimerUDB:control_7\
        );
        Output = \Timer_BusyToIdle:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Timer_BusyToIdle:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_BusyToIdle:TimerUDB:run_mode\ * 
              \Timer_BusyToIdle:TimerUDB:per_zero\
        );
        Output = \Timer_BusyToIdle:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_573 ,
        cs_addr_1 => \Timer_BusyToIdle:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_BusyToIdle:TimerUDB:per_zero\ ,
        z0_comb => \Timer_BusyToIdle:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_BusyToIdle:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_BusyToIdle:TimerUDB:status_2\ ,
        chain_in => \Timer_BusyToIdle:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_BusyToIdle:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_648 ,
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_BusyToIdle:TimerUDB:status_3\ ,
        status_2 => \Timer_BusyToIdle:TimerUDB:status_2\ ,
        status_0 => \Timer_BusyToIdle:TimerUDB:status_tc\ ,
        interrupt => Net_129 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_BusyToIdle:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer_BusyToIdle:TimerUDB:control_7\ ,
        control_6 => \Timer_BusyToIdle:TimerUDB:control_6\ ,
        control_5 => \Timer_BusyToIdle:TimerUDB:control_5\ ,
        control_4 => \Timer_BusyToIdle:TimerUDB:control_4\ ,
        control_3 => \Timer_BusyToIdle:TimerUDB:control_3\ ,
        control_2 => \Timer_BusyToIdle:TimerUDB:control_2\ ,
        control_1 => \Timer_BusyToIdle:TimerUDB:control_1\ ,
        control_0 => \Timer_BusyToIdle:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=2, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_3, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_648 * \Falling_EdgeDetect:last\
        );
        Output = Net_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Falling_EdgeDetect:last\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_648
        );
        Output = \Falling_EdgeDetect:last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_648 * !\Falling_EdgeDetect:last\
        );
        Output = Net_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_648 ,
        cs_addr_1 => \Timer_BusyToCollision:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_BusyToCollision:TimerUDB:per_zero\ ,
        chain_out => \Timer_BusyToCollision:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
datapathcell: Name =\Timer_BusyToIdle:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_573 ,
        cs_addr_1 => \Timer_BusyToIdle:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_BusyToIdle:TimerUDB:per_zero\ ,
        chain_out => \Timer_BusyToIdle:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_BusyToIdle:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Timer_BusyToCollision:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_648 * \Timer_BusyToCollision:TimerUDB:control_7\ * 
              !\Timer_BusyToCollision:TimerUDB:timer_enable\ * 
              !\Timer_BusyToCollision:TimerUDB:trig_disable\
            + !Net_648 * \Timer_BusyToCollision:TimerUDB:control_7\ * 
              !\Timer_BusyToCollision:TimerUDB:run_mode\ * 
              !\Timer_BusyToCollision:TimerUDB:trig_disable\
            + !Net_648 * \Timer_BusyToCollision:TimerUDB:control_7\ * 
              !\Timer_BusyToCollision:TimerUDB:per_zero\ * 
              !\Timer_BusyToCollision:TimerUDB:trig_disable\
        );
        Output = \Timer_BusyToCollision:TimerUDB:timer_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_BusyToCollision:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_648 * \Timer_BusyToCollision:TimerUDB:timer_enable\ * 
              \Timer_BusyToCollision:TimerUDB:run_mode\ * 
              \Timer_BusyToCollision:TimerUDB:per_zero\
            + !Net_648 * \Timer_BusyToCollision:TimerUDB:trig_disable\
        );
        Output = \Timer_BusyToCollision:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_BusyToCollision:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_BusyToCollision:TimerUDB:control_7\
        );
        Output = \Timer_BusyToCollision:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_BusyToCollision:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_BusyToCollision:TimerUDB:run_mode\ * 
              \Timer_BusyToCollision:TimerUDB:per_zero\
        );
        Output = \Timer_BusyToCollision:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_BusyToCollision:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_648 ,
        cs_addr_1 => \Timer_BusyToCollision:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_BusyToCollision:TimerUDB:per_zero\ ,
        z0_comb => \Timer_BusyToCollision:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_BusyToCollision:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_BusyToCollision:TimerUDB:status_2\ ,
        chain_in => \Timer_BusyToCollision:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_BusyToCollision:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_BusyToCollision:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_648 ,
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_BusyToCollision:TimerUDB:status_3\ ,
        status_2 => \Timer_BusyToCollision:TimerUDB:status_2\ ,
        status_0 => \Timer_BusyToCollision:TimerUDB:status_tc\ ,
        interrupt => Net_123 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_BusyToCollision:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer_BusyToCollision:TimerUDB:control_7\ ,
        control_6 => \Timer_BusyToCollision:TimerUDB:control_6\ ,
        control_5 => \Timer_BusyToCollision:TimerUDB:control_5\ ,
        control_4 => \Timer_BusyToCollision:TimerUDB:control_4\ ,
        control_3 => \Timer_BusyToCollision:TimerUDB:control_3\ ,
        control_2 => \Timer_BusyToCollision:TimerUDB:control_2\ ,
        control_1 => \Timer_BusyToCollision:TimerUDB:control_1\ ,
        control_0 => \Timer_BusyToCollision:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =isr_BusyToCollision
        PORT MAP (
            interrupt => Net_123 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =isr_BusyToIdle
        PORT MAP (
            interrupt => Net_129 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =isr_FallingEdge
        PORT MAP (
            interrupt => Net_3 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =isr_RisingEdge
        PORT MAP (
            interrupt => Net_1 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 4 is empty
Port 5 is empty
Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Recieve_Input(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 5
    PORT MAP (
        pa_out => Recieve_Input(0)__PA ,
        fb => Net_648 ,
        pad => Recieve_Input(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_LEDBusy(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LEDBusy(0)__PA ,
        pad => Pin_LEDBusy(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_LEDIdle(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LEDIdle(0)__PA ,
        pad => Pin_LEDIdle(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_LEDCollision(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LEDCollision(0)__PA ,
        pad => Pin_LEDCollision(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(OpAmp,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+------------
   6 |   0 |     * |      NONE |      RES_PULL_UP |    Recieve_Input(0) | FB(Net_648)
     |   2 |     * |      NONE |         CMOS_OUT |      Pin_LEDBusy(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |      Pin_LEDIdle(0) | 
     |   6 |     * |      NONE |         CMOS_OUT | Pin_LEDCollision(0) | 
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.001ms
Digital Placement phase: Elapsed time ==> 1s.203ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.791ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.411ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.087ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Networking Project_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.312ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.256ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.125ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.205ms
API generation phase: Elapsed time ==> 0s.933ms
Dependency generation phase: Elapsed time ==> 0s.016ms
Cleanup phase: Elapsed time ==> 0s.001ms
