// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module module3_fine_sync_combine_and_peak (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        re_out_dout,
        re_out_empty_n,
        re_out_read,
        re_out_num_data_valid,
        re_out_fifo_cap,
        im_out_dout,
        im_out_empty_n,
        im_out_read,
        im_out_num_data_valid,
        im_out_fifo_cap,
        sum_out_dout,
        sum_out_empty_n,
        sum_out_read,
        sum_out_num_data_valid,
        sum_out_fifo_cap,
        length_r_dout,
        length_r_empty_n,
        length_r_read,
        length_r_num_data_valid,
        length_r_fifo_cap,
        fineOffset_out_din,
        fineOffset_out_full_n,
        fineOffset_out_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [39:0] re_out_dout;
input   re_out_empty_n;
output   re_out_read;
input  [2:0] re_out_num_data_valid;
input  [2:0] re_out_fifo_cap;
input  [39:0] im_out_dout;
input   im_out_empty_n;
output   im_out_read;
input  [2:0] im_out_num_data_valid;
input  [2:0] im_out_fifo_cap;
input  [39:0] sum_out_dout;
input   sum_out_empty_n;
output   sum_out_read;
input  [2:0] sum_out_num_data_valid;
input  [2:0] sum_out_fifo_cap;
input  [31:0] length_r_dout;
input   length_r_empty_n;
output   length_r_read;
input  [2:0] length_r_num_data_valid;
input  [2:0] length_r_fifo_cap;
output  [15:0] fineOffset_out_din;
input   fineOffset_out_full_n;
output   fineOffset_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg length_r_read;
reg fineOffset_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    length_r_blk_n;
reg    fineOffset_out_blk_n;
wire    ap_CS_fsm_state4;
reg   [31:0] length_1_reg_141;
reg    ap_block_state1;
wire    grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_start;
wire    grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_done;
wire    grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_idle;
wire    grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_ready;
wire    grp_combine_and_peak_Pipeline_COMBINE_fu_65_re_out_read;
wire    grp_combine_and_peak_Pipeline_COMBINE_fu_65_im_out_read;
wire    grp_combine_and_peak_Pipeline_COMBINE_fu_65_sum_out_read;
wire   [31:0] grp_combine_and_peak_Pipeline_COMBINE_fu_65_max_pos_out;
wire    grp_combine_and_peak_Pipeline_COMBINE_fu_65_max_pos_out_ap_vld;
reg    grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire   [31:0] fineOffset_fu_108_p2;
wire   [0:0] tmp_fu_114_p3;
wire   [15:0] trunc_ln80_fu_122_p1;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_start_reg = 1'b0;
end

module3_fine_sync_combine_and_peak_Pipeline_COMBINE grp_combine_and_peak_Pipeline_COMBINE_fu_65(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_start),
    .ap_done(grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_done),
    .ap_idle(grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_idle),
    .ap_ready(grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_ready),
    .re_out_dout(re_out_dout),
    .re_out_empty_n(re_out_empty_n),
    .re_out_read(grp_combine_and_peak_Pipeline_COMBINE_fu_65_re_out_read),
    .re_out_num_data_valid(3'd0),
    .re_out_fifo_cap(3'd0),
    .im_out_dout(im_out_dout),
    .im_out_empty_n(im_out_empty_n),
    .im_out_read(grp_combine_and_peak_Pipeline_COMBINE_fu_65_im_out_read),
    .im_out_num_data_valid(3'd0),
    .im_out_fifo_cap(3'd0),
    .sum_out_dout(sum_out_dout),
    .sum_out_empty_n(sum_out_empty_n),
    .sum_out_read(grp_combine_and_peak_Pipeline_COMBINE_fu_65_sum_out_read),
    .sum_out_num_data_valid(3'd0),
    .sum_out_fifo_cap(3'd0),
    .length_1(length_1_reg_141),
    .max_pos_out(grp_combine_and_peak_Pipeline_COMBINE_fu_65_max_pos_out),
    .max_pos_out_ap_vld(grp_combine_and_peak_Pipeline_COMBINE_fu_65_max_pos_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((fineOffset_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_start_reg <= 1'b1;
        end else if ((grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_ready == 1'b1)) begin
            grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        length_1_reg_141 <= length_r_dout;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((fineOffset_out_full_n == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((fineOffset_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((fineOffset_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        fineOffset_out_blk_n = fineOffset_out_full_n;
    end else begin
        fineOffset_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((fineOffset_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        fineOffset_out_write = 1'b1;
    end else begin
        fineOffset_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        length_r_blk_n = length_r_empty_n;
    end else begin
        length_r_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        length_r_read = 1'b1;
    end else begin
        length_r_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((fineOffset_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (length_r_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign fineOffset_fu_108_p2 = ($signed(grp_combine_and_peak_Pipeline_COMBINE_fu_65_max_pos_out) + $signed(32'd4294967136));

assign fineOffset_out_din = ((tmp_fu_114_p3[0:0] == 1'b1) ? 16'd0 : trunc_ln80_fu_122_p1);

assign grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_start = grp_combine_and_peak_Pipeline_COMBINE_fu_65_ap_start_reg;

assign im_out_read = grp_combine_and_peak_Pipeline_COMBINE_fu_65_im_out_read;

assign re_out_read = grp_combine_and_peak_Pipeline_COMBINE_fu_65_re_out_read;

assign sum_out_read = grp_combine_and_peak_Pipeline_COMBINE_fu_65_sum_out_read;

assign tmp_fu_114_p3 = fineOffset_fu_108_p2[32'd31];

assign trunc_ln80_fu_122_p1 = fineOffset_fu_108_p2[15:0];

endmodule //module3_fine_sync_combine_and_peak
