0.7
2020.1
May 27 2020
20:09:33
D:/Verilog_Projects/100_Days_of_Rtl/Day_5/Day_5.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Verilog_Projects/100_Days_of_Rtl/Day_5/Day_5.srcs/sim_1/new/BCD_Adder_TB.v,1696266684,verilog,,,,BCD_Adder_TB,,,,,,,,
D:/Verilog_Projects/100_Days_of_Rtl/Day_5/Day_5.srcs/sources_1/new/BCD_Adder.v,1696263382,verilog,,D:/Verilog_Projects/100_Days_of_Rtl/Day_5/Day_5.srcs/sources_1/new/bcd_fadd.v,,BCD_Adder,,,,,,,,
D:/Verilog_Projects/100_Days_of_Rtl/Day_5/Day_5.srcs/sources_1/new/bcd_fadd.v,1696264501,verilog,,D:/Verilog_Projects/100_Days_of_Rtl/Day_5/Day_5.srcs/sim_1/new/BCD_Adder_TB.v,,bcd_fadd,,,,,,,,
