<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf -ucf top_module.ucf

</twCmdLine><twDesign>top_module.ncd</twDesign><twDesignPath>top_module.ncd</twDesignPath><twPCF>top_module.pcf</twPCF><twPcfPath>top_module.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>7971</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1431</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point m_cap/Mram_ram6 (RAMB16_X1Y4.RSTB), 7 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.691</twSlack><twSrc BELType="FF">m_uart/pay_i_10</twSrc><twDest BELType="RAM">m_cap/Mram_ram6</twDest><twTotPathDel>7.246</twTotPathDel><twClkSkew dest = "0.658" src = "0.686">0.028</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>m_uart/pay_i_10</twSrc><twDest BELType='RAM'>m_cap/Mram_ram6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X12Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>m_uart/pay_i&lt;14&gt;</twComp><twBEL>m_uart/pay_i_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>m_uart/pay_i&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>m_cap/inst_LPM_FF_1</twComp><twBEL>m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv19</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y4.RSTB</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.968</twDelInfo><twComp>m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y4.CLKB</twSite><twDelType>Trcck_RST</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>m_cap/Mram_ram6</twComp><twBEL>m_cap/Mram_ram6</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.479</twRouteDel><twTotDel>7.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG_BUFG</twDestClk><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>12.935</twSlack><twSrc BELType="FF">m_uart/pay_i_9</twSrc><twDest BELType="RAM">m_cap/Mram_ram6</twDest><twTotPathDel>7.002</twTotPathDel><twClkSkew dest = "0.658" src = "0.686">0.028</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>m_uart/pay_i_9</twSrc><twDest BELType='RAM'>m_cap/Mram_ram6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X12Y52.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>m_uart/pay_i&lt;14&gt;</twComp><twBEL>m_uart/pay_i_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.A2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.226</twDelInfo><twComp>m_uart/pay_i&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>m_cap/inst_LPM_FF_1</twComp><twBEL>m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv19</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y4.RSTB</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.968</twDelInfo><twComp>m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y4.CLKB</twSite><twDelType>Trcck_RST</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>m_cap/Mram_ram6</twComp><twBEL>m_cap/Mram_ram6</twBEL></twPathDel><twLogDel>0.808</twLogDel><twRouteDel>6.194</twRouteDel><twTotDel>7.002</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG_BUFG</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.045</twSlack><twSrc BELType="FF">m_uart/pay_i_12</twSrc><twDest BELType="RAM">m_cap/Mram_ram6</twDest><twTotPathDel>6.892</twTotPathDel><twClkSkew dest = "0.658" src = "0.686">0.028</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>m_uart/pay_i_12</twSrc><twDest BELType='RAM'>m_cap/Mram_ram6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X12Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>m_uart/pay_i&lt;14&gt;</twComp><twBEL>m_uart/pay_i_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.157</twDelInfo><twComp>m_uart/pay_i&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>m_cap/inst_LPM_FF_1</twComp><twBEL>m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv19</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y4.RSTB</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.968</twDelInfo><twComp>m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y4.CLKB</twSite><twDelType>Trcck_RST</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>m_cap/Mram_ram6</twComp><twBEL>m_cap/Mram_ram6</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.125</twRouteDel><twTotDel>6.892</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG_BUFG</twDestClk><twPctLog>11.1</twPctLog><twPctRoute>88.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point m_cap/Mram_ram8 (RAMB16_X1Y6.RSTB), 7 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.075</twSlack><twSrc BELType="FF">m_uart/pay_i_10</twSrc><twDest BELType="RAM">m_cap/Mram_ram8</twDest><twTotPathDel>6.870</twTotPathDel><twClkSkew dest = "0.666" src = "0.686">0.020</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>m_uart/pay_i_10</twSrc><twDest BELType='RAM'>m_cap/Mram_ram8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X12Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>m_uart/pay_i&lt;14&gt;</twComp><twBEL>m_uart/pay_i_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>m_uart/pay_i&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>m_cap/inst_LPM_FF_1</twComp><twBEL>m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv19</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.RSTB</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.592</twDelInfo><twComp>m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y6.CLKB</twSite><twDelType>Trcck_RST</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>m_cap/Mram_ram8</twComp><twBEL>m_cap/Mram_ram8</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.103</twRouteDel><twTotDel>6.870</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG_BUFG</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.319</twSlack><twSrc BELType="FF">m_uart/pay_i_9</twSrc><twDest BELType="RAM">m_cap/Mram_ram8</twDest><twTotPathDel>6.626</twTotPathDel><twClkSkew dest = "0.666" src = "0.686">0.020</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>m_uart/pay_i_9</twSrc><twDest BELType='RAM'>m_cap/Mram_ram8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X12Y52.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>m_uart/pay_i&lt;14&gt;</twComp><twBEL>m_uart/pay_i_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.A2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.226</twDelInfo><twComp>m_uart/pay_i&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>m_cap/inst_LPM_FF_1</twComp><twBEL>m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv19</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.RSTB</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.592</twDelInfo><twComp>m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y6.CLKB</twSite><twDelType>Trcck_RST</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>m_cap/Mram_ram8</twComp><twBEL>m_cap/Mram_ram8</twBEL></twPathDel><twLogDel>0.808</twLogDel><twRouteDel>5.818</twRouteDel><twTotDel>6.626</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG_BUFG</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.429</twSlack><twSrc BELType="FF">m_uart/pay_i_12</twSrc><twDest BELType="RAM">m_cap/Mram_ram8</twDest><twTotPathDel>6.516</twTotPathDel><twClkSkew dest = "0.666" src = "0.686">0.020</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>m_uart/pay_i_12</twSrc><twDest BELType='RAM'>m_cap/Mram_ram8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X12Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>m_uart/pay_i&lt;14&gt;</twComp><twBEL>m_uart/pay_i_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.157</twDelInfo><twComp>m_uart/pay_i&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>m_cap/inst_LPM_FF_1</twComp><twBEL>m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv19</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.RSTB</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.592</twDelInfo><twComp>m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y6.CLKB</twSite><twDelType>Trcck_RST</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>m_cap/Mram_ram8</twComp><twBEL>m_cap/Mram_ram8</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.749</twRouteDel><twTotDel>6.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG_BUFG</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point m_cap/Mram_ram5 (RAMB16_X1Y8.RSTB), 7 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.400</twSlack><twSrc BELType="FF">m_uart/pay_i_10</twSrc><twDest BELType="RAM">m_cap/Mram_ram5</twDest><twTotPathDel>6.485</twTotPathDel><twClkSkew dest = "0.606" src = "0.686">0.080</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>m_uart/pay_i_10</twSrc><twDest BELType='RAM'>m_cap/Mram_ram5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X12Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>m_uart/pay_i&lt;14&gt;</twComp><twBEL>m_uart/pay_i_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.511</twDelInfo><twComp>m_uart/pay_i&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>m_cap/inst_LPM_FF_1</twComp><twBEL>m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv19</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.RSTB</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.207</twDelInfo><twComp>m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y8.CLKB</twSite><twDelType>Trcck_RST</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>m_cap/Mram_ram5</twComp><twBEL>m_cap/Mram_ram5</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.718</twRouteDel><twTotDel>6.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG_BUFG</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.644</twSlack><twSrc BELType="FF">m_uart/pay_i_9</twSrc><twDest BELType="RAM">m_cap/Mram_ram5</twDest><twTotPathDel>6.241</twTotPathDel><twClkSkew dest = "0.606" src = "0.686">0.080</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>m_uart/pay_i_9</twSrc><twDest BELType='RAM'>m_cap/Mram_ram5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X12Y52.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>m_uart/pay_i&lt;14&gt;</twComp><twBEL>m_uart/pay_i_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.A2</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.226</twDelInfo><twComp>m_uart/pay_i&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>m_cap/inst_LPM_FF_1</twComp><twBEL>m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv19</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.RSTB</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.207</twDelInfo><twComp>m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y8.CLKB</twSite><twDelType>Trcck_RST</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>m_cap/Mram_ram5</twComp><twBEL>m_cap/Mram_ram5</twBEL></twPathDel><twLogDel>0.808</twLogDel><twRouteDel>5.433</twRouteDel><twTotDel>6.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG_BUFG</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.754</twSlack><twSrc BELType="FF">m_uart/pay_i_12</twSrc><twDest BELType="RAM">m_cap/Mram_ram5</twDest><twTotPathDel>6.131</twTotPathDel><twClkSkew dest = "0.606" src = "0.686">0.080</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>m_uart/pay_i_12</twSrc><twDest BELType='RAM'>m_cap/Mram_ram5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X12Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>m_uart/pay_i&lt;14&gt;</twComp><twBEL>m_uart/pay_i_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y41.A3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">2.157</twDelInfo><twComp>m_uart/pay_i&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>m_cap/inst_LPM_FF_1</twComp><twBEL>m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv19</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y8.RSTB</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.207</twDelInfo><twComp>m_cap/rd_addr[15]_PWR_29_o_LessThan_33_o_inv</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y8.CLKB</twSite><twDelType>Trcck_RST</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>m_cap/Mram_ram5</twComp><twBEL>m_cap/Mram_ram5</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.364</twRouteDel><twTotDel>6.131</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG_BUFG</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point m_uart/fr_sync_1 (SLICE_X15Y46.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">m_uart/fr_sync_0</twSrc><twDest BELType="FF">m_uart/fr_sync_1</twDest><twTotPathDel>0.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>m_uart/fr_sync_0</twSrc><twDest BELType='FF'>m_uart/fr_sync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X15Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>m_uart/fr_sync&lt;1&gt;</twComp><twBEL>m_uart/fr_sync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y46.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>m_uart/fr_sync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y46.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>m_uart/fr_sync&lt;1&gt;</twComp><twBEL>m_uart/fr_sync_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG_BUFG</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point m_uart/consume_toggle_uart (SLICE_X15Y44.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.436</twSlack><twSrc BELType="FF">m_uart/consume_toggle_uart</twSrc><twDest BELType="FF">m_uart/consume_toggle_uart</twDest><twTotPathDel>0.436</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>m_uart/consume_toggle_uart</twSrc><twDest BELType='FF'>m_uart/consume_toggle_uart</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X15Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>m_uart/consume_toggle_uart</twComp><twBEL>m_uart/consume_toggle_uart</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y44.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>m_uart/consume_toggle_uart</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y44.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>m_uart/consume_toggle_uart</twComp><twBEL>m_uart/consume_toggle_uart_rstpot</twBEL><twBEL>m_uart/consume_toggle_uart</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG_BUFG</twDestClk><twPctLog>94.7</twPctLog><twPctRoute>5.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point m_uart/st_FSM_FFd3 (SLICE_X13Y50.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.451</twSlack><twSrc BELType="FF">m_uart/st_FSM_FFd3</twSrc><twDest BELType="FF">m_uart/st_FSM_FFd3</twDest><twTotPathDel>0.451</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>m_uart/st_FSM_FFd3</twSrc><twDest BELType='FF'>m_uart/st_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG_BUFG</twSrcClk><twPathDel><twSite>SLICE_X13Y50.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>m_uart/st_FSM_FFd3</twComp><twBEL>m_uart/st_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y50.D6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twFalling">0.038</twDelInfo><twComp>m_uart/st_FSM_FFd3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>m_uart/st_FSM_FFd3</twComp><twBEL>m_uart/st_FSM_FFd3-In1</twBEL><twBEL>m_uart/st_FSM_FFd3</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.038</twRouteDel><twTotDel>0.451</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IBUFG_BUFG</twDestClk><twPctLog>91.6</twPctLog><twPctRoute>8.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Tdcmper_CLKFX" slack="3.997" period="6.667" constraintValue="6.667" deviceLimit="2.670" freqLimit="374.532" physResource="m6/dcm_sp_inst/CLKFX" logResource="m6/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="m6/clkfx"/><twPinLimit anchorID="32" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="m2/m1/dcm_sp_inst/CLKIN" logResource="m2/m1/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y3.CLKIN" clockNet="clk_IBUFG"/><twPinLimit anchorID="33" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="m2/m1/dcm_sp_inst/CLKIN" logResource="m2/m1/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y3.CLKIN" clockNet="clk_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_m6_clkfx = PERIOD TIMEGRP &quot;m6_clkfx&quot; TS_sys_clk_pin * 3 HIGH 50%;</twConstName><twItemCnt>52458</twItemCnt><twErrCntSetup>13</twErrCntSetup><twErrCntEndPt>13</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2657</twEndPtCnt><twPathErrCnt>7101</twPathErrCnt><twMinPer>8.042</twMinPer></twConstHead><twPathRptBanner iPaths="4813" iCriticalPaths="1829" sType="EndPoint">Paths for end point m1/m3/m6/m0/Mram_ram (RAMB8_X0Y11.DIADI6), 4813 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.376</twSlack><twSrc BELType="RAM">m1/m3/m3/Mram_ram</twSrc><twDest BELType="RAM">m1/m3/m6/m0/Mram_ram</twDest><twTotPathDel>7.822</twTotPathDel><twClkSkew dest = "0.145" src = "0.163">0.018</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.202</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>m1/m3/m3/Mram_ram</twSrc><twDest BELType='RAM'>m1/m3/m6/m0/Mram_ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB8_X0Y9.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sdram</twSrcClk><twPathDel><twSite>RAMB8_X0Y9.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>m1/m3/m3/Mram_ram</twComp><twBEL>m1/m3/m3/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y19.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>m1/m3/dout_4&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y19.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;3&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y19.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;3&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_lut&lt;0&gt;2</twBEL><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_cy&lt;0&gt;_2</twBEL><twBEL>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;2&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N270</twComp><twBEL>m1/m3/Mmux_n017861</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>m1/m3/n0178&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>m1/m3/dout_4[7]_GND_32_o_add_54_OUT&lt;7&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_lut&lt;5&gt;</twBEL><twBEL>m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y22.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>m1/m3/dout_4[7]_GND_32_o_add_54_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>m1/m3/data_write&lt;6&gt;</twComp><twBEL>m1/m3/Mmux_data_write71</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y11.DIADI6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>m1/m3/data_write&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y11.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>m1/m3/m6/m0/Mram_ram</twComp><twBEL>m1/m3/m6/m0/Mram_ram</twBEL></twPathDel><twLogDel>4.175</twLogDel><twRouteDel>3.647</twRouteDel><twTotDel>7.822</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_sdram</twDestClk><twPctLog>53.4</twPctLog><twPctRoute>46.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.320</twSlack><twSrc BELType="RAM">m1/m3/m4/Mram_ram</twSrc><twDest BELType="RAM">m1/m3/m6/m0/Mram_ram</twDest><twTotPathDel>7.773</twTotPathDel><twClkSkew dest = "0.145" src = "0.156">0.011</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.202</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>m1/m3/m4/Mram_ram</twSrc><twDest BELType='RAM'>m1/m3/m6/m0/Mram_ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB8_X0Y10.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sdram</twSrcClk><twPathDel><twSite>RAMB8_X0Y10.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>m1/m3/m4/Mram_ram</twComp><twBEL>m1/m3/m4/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>m1/m3/dout_5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>m1/m3/addr_b_q&lt;6&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y19.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;3&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_lut&lt;0&gt;1</twBEL><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_cy&lt;0&gt;_2</twBEL><twBEL>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;2&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N270</twComp><twBEL>m1/m3/Mmux_n017861</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>m1/m3/n0178&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y18.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>m1/m3/dout_4[7]_GND_32_o_add_54_OUT&lt;7&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_lut&lt;5&gt;</twBEL><twBEL>m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y22.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>m1/m3/dout_4[7]_GND_32_o_add_54_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>m1/m3/data_write&lt;6&gt;</twComp><twBEL>m1/m3/Mmux_data_write71</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y11.DIADI6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>m1/m3/data_write&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y11.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>m1/m3/m6/m0/Mram_ram</twComp><twBEL>m1/m3/m6/m0/Mram_ram</twBEL></twPathDel><twLogDel>4.305</twLogDel><twRouteDel>3.468</twRouteDel><twTotDel>7.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_sdram</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.286</twSlack><twSrc BELType="RAM">m1/m3/m3/Mram_ram</twSrc><twDest BELType="RAM">m1/m3/m6/m0/Mram_ram</twDest><twTotPathDel>7.732</twTotPathDel><twClkSkew dest = "0.145" src = "0.163">0.018</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.202</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>m1/m3/m3/Mram_ram</twSrc><twDest BELType='RAM'>m1/m3/m6/m0/Mram_ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB8_X0Y9.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sdram</twSrcClk><twPathDel><twSite>RAMB8_X0Y9.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>m1/m3/m3/Mram_ram</twComp><twBEL>m1/m3/m3/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y19.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>m1/m3/dout_4&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y19.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;3&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y19.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;3&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_lut&lt;0&gt;2</twBEL><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_cy&lt;0&gt;_2</twBEL><twBEL>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;2&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N270</twComp><twBEL>m1/m3/Mmux_n017861</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y18.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>m1/m3/n0178&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y18.CMUX</twSite><twDelType>Taxc</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>m1/m3/dout_4[7]_GND_32_o_add_54_OUT&lt;7&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y22.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>m1/m3/dout_4[7]_GND_32_o_add_54_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>m1/m3/data_write&lt;6&gt;</twComp><twBEL>m1/m3/Mmux_data_write71</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y11.DIADI6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>m1/m3/data_write&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y11.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>m1/m3/m6/m0/Mram_ram</twComp><twBEL>m1/m3/m6/m0/Mram_ram</twBEL></twPathDel><twLogDel>3.978</twLogDel><twRouteDel>3.754</twRouteDel><twTotDel>7.732</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_sdram</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3461" iCriticalPaths="1313" sType="EndPoint">Paths for end point m1/m3/m6/m0/Mram_ram (RAMB8_X0Y11.DIADI5), 3461 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.363</twSlack><twSrc BELType="RAM">m1/m3/m3/Mram_ram</twSrc><twDest BELType="RAM">m1/m3/m6/m0/Mram_ram</twDest><twTotPathDel>7.809</twTotPathDel><twClkSkew dest = "0.145" src = "0.163">0.018</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.202</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>m1/m3/m3/Mram_ram</twSrc><twDest BELType='RAM'>m1/m3/m6/m0/Mram_ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB8_X0Y9.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sdram</twSrcClk><twPathDel><twSite>RAMB8_X0Y9.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>m1/m3/m3/Mram_ram</twComp><twBEL>m1/m3/m3/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y19.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>m1/m3/dout_4&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y19.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;3&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y19.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;3&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_lut&lt;0&gt;2</twBEL><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_cy&lt;0&gt;_2</twBEL><twBEL>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;2&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N270</twComp><twBEL>m1/m3/Mmux_n017861</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>m1/m3/n0178&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y18.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>m1/m3/dout_4[7]_GND_32_o_add_54_OUT&lt;7&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_lut&lt;5&gt;</twBEL><twBEL>m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>m1/m3/dout_4[7]_GND_32_o_add_54_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N270</twComp><twBEL>m1/m3/Mmux_data_write61</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y11.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>m1/m3/data_write&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y11.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>m1/m3/m6/m0/Mram_ram</twComp><twBEL>m1/m3/m6/m0/Mram_ram</twBEL></twPathDel><twLogDel>4.083</twLogDel><twRouteDel>3.726</twRouteDel><twTotDel>7.809</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_sdram</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.307</twSlack><twSrc BELType="RAM">m1/m3/m4/Mram_ram</twSrc><twDest BELType="RAM">m1/m3/m6/m0/Mram_ram</twDest><twTotPathDel>7.760</twTotPathDel><twClkSkew dest = "0.145" src = "0.156">0.011</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.202</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>m1/m3/m4/Mram_ram</twSrc><twDest BELType='RAM'>m1/m3/m6/m0/Mram_ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB8_X0Y10.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sdram</twSrcClk><twPathDel><twSite>RAMB8_X0Y10.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>m1/m3/m4/Mram_ram</twComp><twBEL>m1/m3/m4/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>m1/m3/dout_5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>m1/m3/addr_b_q&lt;6&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y19.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;3&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_lut&lt;0&gt;1</twBEL><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_cy&lt;0&gt;_2</twBEL><twBEL>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;2&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N270</twComp><twBEL>m1/m3/Mmux_n017861</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>m1/m3/n0178&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y18.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>m1/m3/dout_4[7]_GND_32_o_add_54_OUT&lt;7&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_lut&lt;5&gt;</twBEL><twBEL>m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>m1/m3/dout_4[7]_GND_32_o_add_54_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N270</twComp><twBEL>m1/m3/Mmux_data_write61</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y11.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>m1/m3/data_write&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y11.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>m1/m3/m6/m0/Mram_ram</twComp><twBEL>m1/m3/m6/m0/Mram_ram</twBEL></twPathDel><twLogDel>4.213</twLogDel><twRouteDel>3.547</twRouteDel><twTotDel>7.760</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_sdram</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.268</twSlack><twSrc BELType="RAM">m1/m3/m5/Mram_ram</twSrc><twDest BELType="RAM">m1/m3/m6/m0/Mram_ram</twDest><twTotPathDel>7.713</twTotPathDel><twClkSkew dest = "0.145" src = "0.164">0.019</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.202</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>m1/m3/m5/Mram_ram</twSrc><twDest BELType='RAM'>m1/m3/m6/m0/Mram_ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB8_X0Y8.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sdram</twSrcClk><twPathDel><twSite>RAMB8_X0Y8.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>m1/m3/m5/Mram_ram</twComp><twBEL>m1/m3/m5/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y19.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>m1/m3/dout_6&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y19.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;3&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y19.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;3&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_lut&lt;0&gt;2</twBEL><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_cy&lt;0&gt;_2</twBEL><twBEL>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;2&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N270</twComp><twBEL>m1/m3/Mmux_n017861</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>m1/m3/n0178&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y18.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>m1/m3/dout_4[7]_GND_32_o_add_54_OUT&lt;7&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_lut&lt;5&gt;</twBEL><twBEL>m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y20.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>m1/m3/dout_4[7]_GND_32_o_add_54_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N270</twComp><twBEL>m1/m3/Mmux_data_write61</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y11.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>m1/m3/data_write&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y11.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>m1/m3/m6/m0/Mram_ram</twComp><twBEL>m1/m3/m6/m0/Mram_ram</twBEL></twPathDel><twLogDel>4.083</twLogDel><twRouteDel>3.630</twRouteDel><twTotDel>7.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_sdram</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6219" iCriticalPaths="2468" sType="EndPoint">Paths for end point m1/m3/m6/m0/Mram_ram (RAMB8_X0Y11.DIADI7), 6219 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.317</twSlack><twSrc BELType="RAM">m1/m3/m3/Mram_ram</twSrc><twDest BELType="RAM">m1/m3/m6/m0/Mram_ram</twDest><twTotPathDel>7.763</twTotPathDel><twClkSkew dest = "0.145" src = "0.163">0.018</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.202</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>m1/m3/m3/Mram_ram</twSrc><twDest BELType='RAM'>m1/m3/m6/m0/Mram_ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB8_X0Y9.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sdram</twSrcClk><twPathDel><twSite>RAMB8_X0Y9.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>m1/m3/m3/Mram_ram</twComp><twBEL>m1/m3/m3/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y19.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>m1/m3/dout_4&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y19.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;3&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y19.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;3&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_lut&lt;0&gt;2</twBEL><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_cy&lt;0&gt;_2</twBEL><twBEL>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;2&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N270</twComp><twBEL>m1/m3/Mmux_n017861</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>m1/m3/n0178&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y18.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>m1/m3/dout_4[7]_GND_32_o_add_54_OUT&lt;7&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_lut&lt;5&gt;</twBEL><twBEL>m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y21.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>m1/m3/dout_4[7]_GND_32_o_add_54_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>m1/m3/data_write&lt;2&gt;</twComp><twBEL>m1/m3/Mmux_data_write81</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y11.DIADI7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>m1/m3/data_write&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y11.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>m1/m3/m6/m0/Mram_ram</twComp><twBEL>m1/m3/m6/m0/Mram_ram</twBEL></twPathDel><twLogDel>4.252</twLogDel><twRouteDel>3.511</twRouteDel><twTotDel>7.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_sdram</twDestClk><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.261</twSlack><twSrc BELType="RAM">m1/m3/m4/Mram_ram</twSrc><twDest BELType="RAM">m1/m3/m6/m0/Mram_ram</twDest><twTotPathDel>7.714</twTotPathDel><twClkSkew dest = "0.145" src = "0.156">0.011</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.202</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>m1/m3/m4/Mram_ram</twSrc><twDest BELType='RAM'>m1/m3/m6/m0/Mram_ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB8_X0Y10.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sdram</twSrcClk><twPathDel><twSite>RAMB8_X0Y10.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>m1/m3/m4/Mram_ram</twComp><twBEL>m1/m3/m4/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>m1/m3/dout_5&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y18.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>m1/m3/addr_b_q&lt;6&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y19.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y19.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;3&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_lut&lt;0&gt;1</twBEL><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_cy&lt;0&gt;_2</twBEL><twBEL>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;2&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N270</twComp><twBEL>m1/m3/Mmux_n017861</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>m1/m3/n0178&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y18.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>m1/m3/dout_4[7]_GND_32_o_add_54_OUT&lt;7&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_lut&lt;5&gt;</twBEL><twBEL>m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y21.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>m1/m3/dout_4[7]_GND_32_o_add_54_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>m1/m3/data_write&lt;2&gt;</twComp><twBEL>m1/m3/Mmux_data_write81</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y11.DIADI7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>m1/m3/data_write&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y11.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>m1/m3/m6/m0/Mram_ram</twComp><twBEL>m1/m3/m6/m0/Mram_ram</twBEL></twPathDel><twLogDel>4.382</twLogDel><twRouteDel>3.332</twRouteDel><twTotDel>7.714</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_sdram</twDestClk><twPctLog>56.8</twPctLog><twPctRoute>43.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.222</twSlack><twSrc BELType="RAM">m1/m3/m5/Mram_ram</twSrc><twDest BELType="RAM">m1/m3/m6/m0/Mram_ram</twDest><twTotPathDel>7.667</twTotPathDel><twClkSkew dest = "0.145" src = "0.164">0.019</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.333" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.202</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>m1/m3/m5/Mram_ram</twSrc><twDest BELType='RAM'>m1/m3/m6/m0/Mram_ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB8_X0Y8.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sdram</twSrcClk><twPathDel><twSite>RAMB8_X0Y8.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>m1/m3/m5/Mram_ram</twComp><twBEL>m1/m3/m5/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y19.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>m1/m3/dout_6&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y19.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;3&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y19.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y19.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;3&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_lut&lt;0&gt;2</twBEL><twBEL>m1/m3/Madd_dout_4[7]_dout_6[7]_add_49_OUT_cy&lt;0&gt;_2</twBEL><twBEL>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;2&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y20.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>m1/m3/dout_4[7]_dout_6[7]_add_49_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N270</twComp><twBEL>m1/m3/Mmux_n017861</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y18.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>m1/m3/n0178&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y18.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>m1/m3/dout_4[7]_GND_32_o_add_54_OUT&lt;7&gt;</twComp><twBEL>m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_lut&lt;5&gt;</twBEL><twBEL>m1/m3/Madd_dout_4[7]_GND_32_o_add_54_OUT_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y21.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>m1/m3/dout_4[7]_GND_32_o_add_54_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>m1/m3/data_write&lt;2&gt;</twComp><twBEL>m1/m3/Mmux_data_write81</twBEL></twPathDel><twPathDel><twSite>RAMB8_X0Y11.DIADI7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>m1/m3/data_write&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X0Y11.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>m1/m3/m6/m0/Mram_ram</twComp><twBEL>m1/m3/m6/m0/Mram_ram</twBEL></twPathDel><twLogDel>4.252</twLogDel><twRouteDel>3.415</twRouteDel><twTotDel>7.667</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_sdram</twDestClk><twPctLog>55.5</twPctLog><twPctRoute>44.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_m6_clkfx = PERIOD TIMEGRP &quot;m6_clkfx&quot; TS_sys_clk_pin * 3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point m1/m3/m6/w_grey_sync_9 (SLICE_X6Y11.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.375</twSlack><twSrc BELType="FF">m1/m3/m6/w_grey_sync_temp_9</twSrc><twDest BELType="FF">m1/m3/m6/w_grey_sync_9</twDest><twTotPathDel>0.377</twTotPathDel><twClkSkew dest = "0.040" src = "0.038">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>m1/m3/m6/w_grey_sync_temp_9</twSrc><twDest BELType='FF'>m1/m3/m6/w_grey_sync_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sdram</twSrcClk><twPathDel><twSite>SLICE_X7Y11.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>m1/m3/m6/w_grey_sync_temp&lt;9&gt;</twComp><twBEL>m1/m3/m6/w_grey_sync_temp_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y11.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>m1/m3/m6/w_grey_sync_temp&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y11.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>m1/m3/m6/w_grey_sync&lt;9&gt;</twComp><twBEL>m1/m3/m6/w_grey_sync_9</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_sdram</twDestClk><twPctLog>65.3</twPctLog><twPctRoute>34.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point m0/m2/w_grey_sync_8 (SLICE_X11Y18.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.395</twSlack><twSrc BELType="FF">m0/m2/w_grey_sync_temp_8</twSrc><twDest BELType="FF">m0/m2/w_grey_sync_8</twDest><twTotPathDel>0.397</twTotPathDel><twClkSkew dest = "0.043" src = "0.041">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>m0/m2/w_grey_sync_temp_8</twSrc><twDest BELType='FF'>m0/m2/w_grey_sync_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sdram</twSrcClk><twPathDel><twSite>SLICE_X10Y18.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>m0/m2/w_grey_sync_temp&lt;8&gt;</twComp><twBEL>m0/m2/w_grey_sync_temp_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y18.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.138</twDelInfo><twComp>m0/m2/w_grey_sync_temp&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>m0/m2/w_grey_sync&lt;9&gt;</twComp><twBEL>m0/m2/w_grey_sync_8</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.138</twRouteDel><twTotDel>0.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_sdram</twDestClk><twPctLog>65.2</twPctLog><twPctRoute>34.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point m0/m2/w_grey_sync_3 (SLICE_X10Y17.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.426</twSlack><twSrc BELType="FF">m0/m2/w_grey_sync_temp_3</twSrc><twDest BELType="FF">m0/m2/w_grey_sync_3</twDest><twTotPathDel>0.428</twTotPathDel><twClkSkew dest = "0.044" src = "0.042">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>m0/m2/w_grey_sync_temp_3</twSrc><twDest BELType='FF'>m0/m2/w_grey_sync_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_sdram</twSrcClk><twPathDel><twSite>SLICE_X11Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>m0/m2/w_grey_sync_temp&lt;7&gt;</twComp><twBEL>m0/m2/w_grey_sync_temp_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y17.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.182</twDelInfo><twComp>m0/m2/w_grey_sync_temp&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y17.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>m0/m2/w_grey_sync&lt;3&gt;</twComp><twBEL>m0/m2/w_grey_sync_3</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.182</twRouteDel><twTotDel>0.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_sdram</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_m6_clkfx = PERIOD TIMEGRP &quot;m6_clkfx&quot; TS_sys_clk_pin * 3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.542" period="6.666" constraintValue="6.666" deviceLimit="3.124" freqLimit="320.102" physResource="m1/m3/m0/Mram_ram/CLKAWRCLK" logResource="m1/m3/m0/Mram_ram/CLKAWRCLK" locationPin="RAMB8_X0Y6.CLKAWRCLK" clockNet="clk_sdram"/><twPinLimit anchorID="61" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="3.542" period="6.666" constraintValue="6.666" deviceLimit="3.124" freqLimit="320.102" physResource="m1/m3/m0/Mram_ram/CLKBRDCLK" logResource="m1/m3/m0/Mram_ram/CLKBRDCLK" locationPin="RAMB8_X0Y6.CLKBRDCLK" clockNet="clk_sdram"/><twPinLimit anchorID="62" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="3.542" period="6.666" constraintValue="6.666" deviceLimit="3.124" freqLimit="320.102" physResource="m1/m3/m1/Mram_ram/CLKAWRCLK" logResource="m1/m3/m1/Mram_ram/CLKAWRCLK" locationPin="RAMB8_X0Y7.CLKAWRCLK" clockNet="clk_sdram"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_m2_m1_clkdv = PERIOD TIMEGRP &quot;m2_m1_clkdv&quot; TS_sys_clk_pin / 2 HIGH 50%;</twConstName><twItemCnt>11260</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>940</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>26.608</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point m1/m2/Mshreg_w_grey_sync_4 (SLICE_X16Y35.DI), 2 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.232</twSlack><twSrc BELType="FF">m1/m2/w_ptr_q_4</twSrc><twDest BELType="FF">m1/m2/Mshreg_w_grey_sync_4</twDest><twTotPathDel>5.535</twTotPathDel><twClkSkew dest = "3.260" src = "1.476">-1.784</twClkSkew><twDelConst>6.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.448" fPhaseErr="0.424" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.684</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>m1/m2/w_ptr_q_4</twSrc><twDest BELType='FF'>m1/m2/Mshreg_w_grey_sync_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">clk_sdram</twSrcClk><twPathDel><twSite>SLICE_X14Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>m1/m2/w_ptr_q&lt;7&gt;</twComp><twBEL>m1/m2/w_ptr_q_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.C1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">4.254</twDelInfo><twComp>m1/m2/w_ptr_q&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>m1/m2/w_grey_sync_temp&lt;6&gt;</twComp><twBEL>m1/m2/Mxor_w_grey_4_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.DI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>m1/m2/w_grey&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>m1/m2/w_grey_sync&lt;4&gt;</twComp><twBEL>m1/m2/Mshreg_w_grey_sync_4</twBEL></twPathDel><twLogDel>0.749</twLogDel><twRouteDel>4.786</twRouteDel><twTotDel>5.535</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.650</twSlack><twSrc BELType="FF">m1/m2/w_ptr_q_5</twSrc><twDest BELType="FF">m1/m2/Mshreg_w_grey_sync_4</twDest><twTotPathDel>5.117</twTotPathDel><twClkSkew dest = "3.260" src = "1.476">-1.784</twClkSkew><twDelConst>6.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.448" fPhaseErr="0.424" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.684</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>m1/m2/w_ptr_q_5</twSrc><twDest BELType='FF'>m1/m2/Mshreg_w_grey_sync_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">clk_sdram</twSrcClk><twPathDel><twSite>SLICE_X14Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>m1/m2/w_ptr_q&lt;7&gt;</twComp><twBEL>m1/m2/w_ptr_q_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.836</twDelInfo><twComp>m1/m2/w_ptr_q&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>m1/m2/w_grey_sync_temp&lt;6&gt;</twComp><twBEL>m1/m2/Mxor_w_grey_4_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y35.DI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>m1/m2/w_grey&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y35.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>m1/m2/w_grey_sync&lt;4&gt;</twComp><twBEL>m1/m2/Mshreg_w_grey_sync_4</twBEL></twPathDel><twLogDel>0.749</twLogDel><twRouteDel>4.368</twRouteDel><twTotDel>5.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point m1/m2/w_grey_sync_temp_1 (SLICE_X19Y33.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.593</twSlack><twSrc BELType="FF">m1/m2/w_ptr_q_2</twSrc><twDest BELType="FF">m1/m2/w_grey_sync_temp_1</twDest><twTotPathDel>5.177</twTotPathDel><twClkSkew dest = "3.263" src = "1.476">-1.787</twClkSkew><twDelConst>6.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.448" fPhaseErr="0.424" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.684</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>m1/m2/w_ptr_q_2</twSrc><twDest BELType='FF'>m1/m2/w_grey_sync_temp_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">clk_sdram</twSrcClk><twPathDel><twSite>SLICE_X14Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>m1/m2/w_ptr_q&lt;3&gt;</twComp><twBEL>m1/m2/w_ptr_q_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.447</twDelInfo><twComp>m1/m2/w_ptr_q&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y33.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>m1/m2/w_grey_sync_temp&lt;6&gt;</twComp><twBEL>m1/m2/Mxor_w_grey_1_xo&lt;0&gt;1</twBEL><twBEL>m1/m2/w_grey_sync_temp_1</twBEL></twPathDel><twLogDel>0.730</twLogDel><twRouteDel>4.447</twRouteDel><twTotDel>5.177</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point m1/m2/w_grey_sync_temp_9 (SLICE_X18Y34.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.660</twSlack><twSrc BELType="FF">m1/m2/w_ptr_q_10</twSrc><twDest BELType="FF">m1/m2/w_grey_sync_temp_9</twDest><twTotPathDel>5.110</twTotPathDel><twClkSkew dest = "3.262" src = "1.475">-1.787</twClkSkew><twDelConst>6.667</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.448" fPhaseErr="0.424" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.684</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>m1/m2/w_ptr_q_10</twSrc><twDest BELType='FF'>m1/m2/w_grey_sync_temp_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="33.333">clk_sdram</twSrcClk><twPathDel><twSite>SLICE_X14Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>m1/m2/w_ptr_q&lt;10&gt;</twComp><twBEL>m1/m2/w_ptr_q_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y34.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.489</twDelInfo><twComp>m1/m2/w_ptr_q&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>m1/m2/w_grey_sync_temp&lt;8&gt;</twComp><twBEL>m1/m2/Mxor_w_grey_9_xo&lt;0&gt;1</twBEL><twBEL>m1/m2/w_grey_sync_temp_9</twBEL></twPathDel><twLogDel>0.621</twLogDel><twRouteDel>4.489</twRouteDel><twTotDel>5.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_m2_m1_clkdv = PERIOD TIMEGRP &quot;m2_m1_clkdv&quot; TS_sys_clk_pin / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point m1/m2/w_grey_sync_temp_0 (SLICE_X19Y33.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.076</twSlack><twSrc BELType="FF">m1/m2/w_ptr_q_0</twSrc><twDest BELType="FF">m1/m2/w_grey_sync_temp_0</twDest><twTotPathDel>2.564</twTotPathDel><twClkSkew dest = "2.396" src = "0.592">-1.804</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.448" fPhaseErr="0.424" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.684</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>m1/m2/w_ptr_q_0</twSrc><twDest BELType='FF'>m1/m2/w_grey_sync_temp_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_sdram</twSrcClk><twPathDel><twSite>SLICE_X14Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>m1/m2/w_ptr_q&lt;3&gt;</twComp><twBEL>m1/m2/w_ptr_q_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling">2.149</twDelInfo><twComp>m1/m2/w_ptr_q&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y33.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>m1/m2/w_grey_sync_temp&lt;6&gt;</twComp><twBEL>m1/m2/w_grey&lt;0&gt;1</twBEL><twBEL>m1/m2/w_grey_sync_temp_0</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>2.149</twRouteDel><twTotDel>2.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point m1/m2/w_grey_sync_temp_7 (SLICE_X18Y31.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.119</twSlack><twSrc BELType="FF">m1/m2/w_ptr_q_8</twSrc><twDest BELType="FF">m1/m2/w_grey_sync_temp_7</twDest><twTotPathDel>2.608</twTotPathDel><twClkSkew dest = "2.396" src = "0.591">-1.805</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.448" fPhaseErr="0.424" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.684</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>m1/m2/w_ptr_q_8</twSrc><twDest BELType='FF'>m1/m2/w_grey_sync_temp_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_sdram</twSrcClk><twPathDel><twSite>SLICE_X14Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>m1/m2/w_ptr_q&lt;10&gt;</twComp><twBEL>m1/m2/w_ptr_q_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y31.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">2.287</twDelInfo><twComp>m1/m2/w_ptr_q&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y31.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>m1/m2/w_grey_nxt&lt;6&gt;</twComp><twBEL>m1/m2/Mxor_w_grey_7_xo&lt;0&gt;1</twBEL><twBEL>m1/m2/w_grey_sync_temp_7</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>2.287</twRouteDel><twTotDel>2.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point m1/m2/w_grey_sync_temp_7 (SLICE_X18Y31.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.142</twSlack><twSrc BELType="FF">m1/m2/w_ptr_q_7</twSrc><twDest BELType="FF">m1/m2/w_grey_sync_temp_7</twDest><twTotPathDel>2.630</twTotPathDel><twClkSkew dest = "2.396" src = "0.592">-1.804</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.448" fPhaseErr="0.424" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.684</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>m1/m2/w_ptr_q_7</twSrc><twDest BELType='FF'>m1/m2/w_grey_sync_temp_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_sdram</twSrcClk><twPathDel><twSite>SLICE_X14Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>m1/m2/w_ptr_q&lt;7&gt;</twComp><twBEL>m1/m2/w_ptr_q_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twFalling">2.309</twDelInfo><twComp>m1/m2/w_ptr_q&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y31.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>m1/m2/w_grey_nxt&lt;6&gt;</twComp><twBEL>m1/m2/Mxor_w_grey_7_xo&lt;0&gt;1</twBEL><twBEL>m1/m2/w_grey_sync_temp_7</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>2.309</twRouteDel><twTotDel>2.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_vga</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="78"><twPinLimitBanner>Component Switching Limit Checks: TS_m2_m1_clkdv = PERIOD TIMEGRP &quot;m2_m1_clkdv&quot; TS_sys_clk_pin / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="m_cap/Mram_ram1/CLKA" logResource="m_cap/Mram_ram1/CLKA" locationPin="RAMB16_X1Y30.CLKA" clockNet="clk_vga"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="m_cap/Mram_ram2/CLKA" logResource="m_cap/Mram_ram2/CLKA" locationPin="RAMB16_X0Y26.CLKA" clockNet="clk_vga"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="m_cap/Mram_ram3/CLKA" logResource="m_cap/Mram_ram3/CLKA" locationPin="RAMB16_X0Y18.CLKA" clockNet="clk_vga"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="82"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="24.126" errors="0" errorRollup="13" items="7971" itemsRollup="63718"/><twConstRollup name="TS_m6_clkfx" fullName="TS_m6_clkfx = PERIOD TIMEGRP &quot;m6_clkfx&quot; TS_sys_clk_pin * 3 HIGH 50%;" type="child" depth="1" requirement="6.667" prefType="period" actual="8.042" actualRollup="N/A" errors="13" errorRollup="0" items="52458" itemsRollup="0"/><twConstRollup name="TS_m2_m1_clkdv" fullName="TS_m2_m1_clkdv = PERIOD TIMEGRP &quot;m2_m1_clkdv&quot; TS_sys_clk_pin / 2 HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="26.608" actualRollup="N/A" errors="0" errorRollup="0" items="11260" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="83">1</twUnmetConstCnt><twDataSheet anchorID="84" twNameLen="15"><twClk2SUList anchorID="85" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>12.397</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="86"><twErrCnt>13</twErrCnt><twScore>7886</twScore><twSetupScore>7886</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>71689</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>7747</twConnCnt></twConstCov><twStats anchorID="87"><twMinPer>26.608</twMinPer><twFootnote number="1" /><twMaxFreq>37.583</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Dec 13 04:47:58 2025 </twTimestamp></twFoot><twClientInfo anchorID="88"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4594 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
