<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver can v3_0: xaxicdma_hw.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xaxicdma_hw.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<code>#include &quot;xparameters.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#ac9fc3d4c400e8f31af400be84cf4052d">XAxiCdma_In32</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a1fa6d35d9f3f8d672057c04c7d5083b2">XAxiCdma_Out32</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a2f2bfb34c5bfec00baa06b782e7e68a6">XAxiCdma_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XAxiCdma_In32((BaseAddress) + (RegOffset))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a4d7304606411f8ed955c6d930e387c18">XAxiCdma_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;XAxiCdma_Out32((BaseAddress) + (RegOffset), (Data))</td></tr>
<tr><td colspan="2"><div class="groupHeader">Buffer Descriptor Alignment</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpb4c7cc85c852f4587895f0dbc3ee5820"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#aae822f32753ddd2fec7be5d3c9e9a4ff">XAXICDMA_BD_MINIMUM_ALIGNMENT</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>
<tr><td colspan="2"><div class="groupHeader">Maximum transfer length</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp9719975d4db7edfda8877c2b11b1ec78"></a> This is determined by hardware </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#ac84f0c20f910716d8f3e48ff23294440">XAXICDMA_MAX_TRANSFER_LEN</a>&nbsp;&nbsp;&nbsp;0x7FFFFF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register offset definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp5821cde2aecaeb26d2a172d38b0a6a4d"></a> Register accesses are 32-bit. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a1f23c9a4fe3565eb423286405a1de5ca">XAXICDMA_CR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#aa5e9b49d3805237bc9ed772948fbf4ae">XAXICDMA_SR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#af62f028c2ed24dea6e0ebf8388cdf670">XAXICDMA_CDESC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a5a00af58a865daf4ee6995ade0c9cdd1">XAXICDMA_TDESC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a53c4bf8e65e8770c6fe129160ad07e29">XAXICDMA_SRCADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a3064fdc2bc683fa002bedf51498d810c">XAXICDMA_DSTADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#af2b93c5bebf2fdcf9516bcfefc7ae356">XAXICDMA_BTT_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000028</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of XAXICDMA_CR_OFFSET register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp92180a20ca1006583341a572315ced21"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a0f6d1104468e9f155a3b9477a84531a6">XAXICDMA_CR_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#ae0e7fa6cee94c02784164c315268c6a6">XAXICDMA_CR_SGMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#ac31916a2867c9e47834091131d449f88">XAXICDMA_CR_KHOLE_RD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a5ddbb13c86e6c75d5dd928447e3ec8bb">XAXICDMA_CR_KHOLE_WR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of XAXICDMA_SR_OFFSET register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp23967eaf10beef0cec5eed13ef867792"></a> This register reports status of a DMA channel, including idle state, errors, and interrupts </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a73bb174cc046fe8f5d51da6f2d11cfaa">XAXICDMA_SR_IDLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#ada1a00e54aeb12049cd23a005eb47c52">XAXICDMA_SR_SGINCLD_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a9c4d04c2dc3d2601d5e63067a7e5e751">XAXICDMA_SR_ERR_INTERNAL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a95a6cfba374a96cfc1f899bda9cdc9bc">XAXICDMA_SR_ERR_SLAVE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a9bdb5e1000af0d05ba0b9481e71b5d2d">XAXICDMA_SR_ERR_DECODE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a67ecbbc57656c5e82c86541961cef427">XAXICDMA_SR_ERR_SG_INT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#ad47677d061063e96f50b5d28af989879">XAXICDMA_SR_ERR_SG_SLV_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#aab7404d4487c554b8d6c8c984732c46e">XAXICDMA_SR_ERR_SG_DEC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#abec2417b4096d65fa8f07a84eef38cea">XAXICDMA_SR_ERR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000770</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmask for interrupts</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp02a1bad3c75458826a49ba879f761eee"></a> These masks are shared by XAXICDMA_CR_OFFSET register and XAXICDMA_SR_OFFSET register </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a7f2c9f2df6f106e9576ec6d0d0448e0b">XAXICDMA_XR_IRQ_IOC_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a615ffaf234787866d781bf67b214dda3">XAXICDMA_XR_IRQ_DELAY_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#aa4987449eeea265c2cbe875a7eed3ee8">XAXICDMA_XR_IRQ_ERROR_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#ad2b921e876e581f84be0e7c152d13221">XAXICDMA_XR_IRQ_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00007000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a14246912a21d68d0dde910704b6d0ac6">XAXICDMA_XR_IRQ_SIMPLE_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00005000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmask and shift for delay counter and coalescing counter</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp0d9f3fe34807d366abb02e2cfede1110"></a> These masks are shared by XAXICDMA_CR_OFFSET register and XAXICDMA_SR_OFFSET register </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a20aec8c77e90ca555dc44341c40af592">XAXICDMA_XR_DELAY_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a156955220ded772774e8146b2ff6e7d6">XAXICDMA_XR_COALESCE_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#add5fcf58a67d3125264a9930e1ee0da0">XAXICDMA_DELAY_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#ac6d3dbc7858fabcf9a243ef0cd2f5daa">XAXICDMA_COALESCE_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a5c26fb92eb7913f78454aeaae8f91115">XAXICDMA_DELAY_MAX</a>&nbsp;&nbsp;&nbsp;0xFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a0bb5457c991743bf45e9db3201df17ed">XAXICDMA_COALESCE_MAX</a>&nbsp;&nbsp;&nbsp;0xFF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Buffer Descriptor offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp4284acb9eab1123bbaf97dcfe7ce5a75"></a> The first 8 words are used by hardware. Cache operations are required for words used by hardware to enforce data consistency. All words after the 8th word are for software use only. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#aac93627274e0a7ff4e45613eddd60d64">XAXICDMA_BD_NDESC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#af29c4c37b3f8d6fee34a0f6e014a80d3">XAXICDMA_BD_BUFSRC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#acd2dd9425a21034814a89119ff957528">XAXICDMA_BD_BUFDST_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a7153a14322b05f4845ac7796f6ab92fa">XAXICDMA_BD_CTRL_LEN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a9bc60587fa8dd61bb342dff49b7c8fc8">XAXICDMA_BD_STS_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a2dac41e5e3020258ed9ff6f2c5299e85">XAXICDMA_BD_PHYS_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#aadb078c2f018d8422e66ebaaf4149712">XAXICDMA_BD_ISLITE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a8e9efcc5a93543b6a6c75ab211ed8318">XAXICDMA_BD_HASDRE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#ac5ef7101904b47a4ec640bedec49e0fc">XAXICDMA_BD_WORDLEN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x2C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a6d00373734319bbfc1f81b2df043e0c4">XAXICDMA_BD_MAX_LEN_OFFSET</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a7a4abf2f49cd4e47db090ef83c1d4224">XAXICDMA_BD_START_CLEAR</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#ab4e667853d75008ef5a74aca06762980">XAXICDMA_BD_TO_CLEAR</a>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a710808485441a384edf28b803363f3dd">XAXICDMA_BD_NUM_WORDS</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a17eecb43d41d19d66cca58097dec4891">XAXICDMA_BD_HW_NUM_BYTES</a>&nbsp;&nbsp;&nbsp;32</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of XAXICDMA_BD_CTRL_OFFSET register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp1606ee1c77e0175232bc9de68d596209"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a08590ca37cda0c7e7648f8b58bb70d94">XAXICDMA_BD_CTRL_LENGTH_MASK</a>&nbsp;&nbsp;&nbsp;0x007FFFFF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of XAXICDMA_BD_STS_OFFSET register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpe35b9de353ed722f9b85361b3708ee49"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#ac206252f0aeb8a2f8c28aaf7c0f8361e">XAXICDMA_BD_STS_COMPLETE_MASK</a>&nbsp;&nbsp;&nbsp;0x80000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a5beb3dd9b31ecb304f698bab67ca81b3">XAXICDMA_BD_STS_DEC_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a23cf4a9370aec62b2000113b6709e92a">XAXICDMA_BD_STS_SLV_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#a36516a3195bb957d00ef16b9f2ddf671">XAXICDMA_BD_STS_INT_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#ab72e831b0648742189a2623b040166b7">XAXICDMA_BD_STS_ALL_ERR_MASK</a>&nbsp;&nbsp;&nbsp;0x70000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxicdma__hw_8h.html#aff5819b9b557b391de8b69c7c730b492">XAXICDMA_BD_STS_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0xF0000000</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Hardware definition file. It defines the register interface and Buffer Descriptor (BD) definitions.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who  Date     Changes
 ----- ---- -------- -------------------------------------------------------
 1.00a jz   04/08/10 First release
 2.02a srt  01/18/13 Added support for Key Hole feature (CR: 687217).
 </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="acd2dd9425a21034814a89119ff957528"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_BUFDST_OFFSET" ref="acd2dd9425a21034814a89119ff957528" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_BUFDST_OFFSET&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Buffer destination address </p>

</div>
</div>
<a class="anchor" id="af29c4c37b3f8d6fee34a0f6e014a80d3"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_BUFSRC_OFFSET" ref="af29c4c37b3f8d6fee34a0f6e014a80d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_BUFSRC_OFFSET&nbsp;&nbsp;&nbsp;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Buffer source address </p>

</div>
</div>
<a class="anchor" id="a7153a14322b05f4845ac7796f6ab92fa"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_CTRL_LEN_OFFSET" ref="a7153a14322b05f4845ac7796f6ab92fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_CTRL_LEN_OFFSET&nbsp;&nbsp;&nbsp;0x18</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Control/buffer length </p>

</div>
</div>
<a class="anchor" id="a08590ca37cda0c7e7648f8b58bb70d94"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_CTRL_LENGTH_MASK" ref="a08590ca37cda0c7e7648f8b58bb70d94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_CTRL_LENGTH_MASK&nbsp;&nbsp;&nbsp;0x007FFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Requested len </p>

</div>
</div>
<a class="anchor" id="a8e9efcc5a93543b6a6c75ab211ed8318"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_HASDRE_OFFSET" ref="a8e9efcc5a93543b6a6c75ab211ed8318" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_HASDRE_OFFSET&nbsp;&nbsp;&nbsp;0x28</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Support unaligned transfers? </p>

</div>
</div>
<a class="anchor" id="a17eecb43d41d19d66cca58097dec4891"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_HW_NUM_BYTES" ref="a17eecb43d41d19d66cca58097dec4891" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_HW_NUM_BYTES&nbsp;&nbsp;&nbsp;32</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of bytes hw used </p>

</div>
</div>
<a class="anchor" id="aadb078c2f018d8422e66ebaaf4149712"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_ISLITE_OFFSET" ref="aadb078c2f018d8422e66ebaaf4149712" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_ISLITE_OFFSET&nbsp;&nbsp;&nbsp;0x24</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Lite mode hardware build? </p>

</div>
</div>
<a class="anchor" id="a6d00373734319bbfc1f81b2df043e0c4"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_MAX_LEN_OFFSET" ref="a6d00373734319bbfc1f81b2df043e0c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_MAX_LEN_OFFSET&nbsp;&nbsp;&nbsp;0x30</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Word length in bytes </p>

</div>
</div>
<a class="anchor" id="aae822f32753ddd2fec7be5d3c9e9a4ff"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_MINIMUM_ALIGNMENT" ref="aae822f32753ddd2fec7be5d3c9e9a4ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_MINIMUM_ALIGNMENT&nbsp;&nbsp;&nbsp;0x40</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Minimum byte alignment requirement for descriptors to satisfy both hardware/software needs </p>

</div>
</div>
<a class="anchor" id="aac93627274e0a7ff4e45613eddd60d64"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_NDESC_OFFSET" ref="aac93627274e0a7ff4e45613eddd60d64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_NDESC_OFFSET&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Next descriptor pointer </p>

</div>
</div>
<a class="anchor" id="a710808485441a384edf28b803363f3dd"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_NUM_WORDS" ref="a710808485441a384edf28b803363f3dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_NUM_WORDS&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Total number of words for one BD </p>

</div>
</div>
<a class="anchor" id="a2dac41e5e3020258ed9ff6f2c5299e85"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_PHYS_ADDR_OFFSET" ref="a2dac41e5e3020258ed9ff6f2c5299e85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_PHYS_ADDR_OFFSET&nbsp;&nbsp;&nbsp;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Physical address of the BD </p>

</div>
</div>
<a class="anchor" id="a7a4abf2f49cd4e47db090ef83c1d4224"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_START_CLEAR" ref="a7a4abf2f49cd4e47db090ef83c1d4224" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_START_CLEAR&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset to start clear </p>

</div>
</div>
<a class="anchor" id="ab72e831b0648742189a2623b040166b7"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_STS_ALL_ERR_MASK" ref="ab72e831b0648742189a2623b040166b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_STS_ALL_ERR_MASK&nbsp;&nbsp;&nbsp;0x70000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>All errors </p>

</div>
</div>
<a class="anchor" id="aff5819b9b557b391de8b69c7c730b492"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_STS_ALL_MASK" ref="aff5819b9b557b391de8b69c7c730b492" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_STS_ALL_MASK&nbsp;&nbsp;&nbsp;0xF0000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>All status bits </p>

</div>
</div>
<a class="anchor" id="ac206252f0aeb8a2f8c28aaf7c0f8361e"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_STS_COMPLETE_MASK" ref="ac206252f0aeb8a2f8c28aaf7c0f8361e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_STS_COMPLETE_MASK&nbsp;&nbsp;&nbsp;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Completed </p>

</div>
</div>
<a class="anchor" id="a5beb3dd9b31ecb304f698bab67ca81b3"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_STS_DEC_ERR_MASK" ref="a5beb3dd9b31ecb304f698bab67ca81b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_STS_DEC_ERR_MASK&nbsp;&nbsp;&nbsp;0x40000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Decode error </p>

</div>
</div>
<a class="anchor" id="a36516a3195bb957d00ef16b9f2ddf671"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_STS_INT_ERR_MASK" ref="a36516a3195bb957d00ef16b9f2ddf671" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_STS_INT_ERR_MASK&nbsp;&nbsp;&nbsp;0x10000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Internal err </p>

</div>
</div>
<a class="anchor" id="a9bc60587fa8dd61bb342dff49b7c8fc8"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_STS_OFFSET" ref="a9bc60587fa8dd61bb342dff49b7c8fc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_STS_OFFSET&nbsp;&nbsp;&nbsp;0x1C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Status </p>

</div>
</div>
<a class="anchor" id="a23cf4a9370aec62b2000113b6709e92a"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_STS_SLV_ERR_MASK" ref="a23cf4a9370aec62b2000113b6709e92a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_STS_SLV_ERR_MASK&nbsp;&nbsp;&nbsp;0x20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Slave error </p>

</div>
</div>
<a class="anchor" id="ab4e667853d75008ef5a74aca06762980"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_TO_CLEAR" ref="ab4e667853d75008ef5a74aca06762980" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_TO_CLEAR&nbsp;&nbsp;&nbsp;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BD specific bytes to be cleared </p>

</div>
</div>
<a class="anchor" id="ac5ef7101904b47a4ec640bedec49e0fc"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BD_WORDLEN_OFFSET" ref="ac5ef7101904b47a4ec640bedec49e0fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BD_WORDLEN_OFFSET&nbsp;&nbsp;&nbsp;0x2C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Word length in bytes </p>

</div>
</div>
<a class="anchor" id="af2b93c5bebf2fdcf9516bcfefc7ae356"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_BTT_OFFSET" ref="af2b93c5bebf2fdcf9516bcfefc7ae356" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_BTT_OFFSET&nbsp;&nbsp;&nbsp;0x00000028</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bytes to transfer </p>

</div>
</div>
<a class="anchor" id="af62f028c2ed24dea6e0ebf8388cdf670"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_CDESC_OFFSET" ref="af62f028c2ed24dea6e0ebf8388cdf670" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_CDESC_OFFSET&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Current descriptor pointer </p>

</div>
</div>
<a class="anchor" id="a0bb5457c991743bf45e9db3201df17ed"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_COALESCE_MAX" ref="a0bb5457c991743bf45e9db3201df17ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_COALESCE_MAX&nbsp;&nbsp;&nbsp;0xFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maximum coalescing counter value </p>

</div>
</div>
<a class="anchor" id="ac6d3dbc7858fabcf9a243ef0cd2f5daa"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_COALESCE_SHIFT" ref="ac6d3dbc7858fabcf9a243ef0cd2f5daa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_COALESCE_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac31916a2867c9e47834091131d449f88"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_CR_KHOLE_RD_MASK" ref="ac31916a2867c9e47834091131d449f88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_CR_KHOLE_RD_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Keyhole Read </p>

</div>
</div>
<a class="anchor" id="a5ddbb13c86e6c75d5dd928447e3ec8bb"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_CR_KHOLE_WR_MASK" ref="a5ddbb13c86e6c75d5dd928447e3ec8bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_CR_KHOLE_WR_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Keyhole Write </p>

</div>
</div>
<a class="anchor" id="a1f23c9a4fe3565eb423286405a1de5ca"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_CR_OFFSET" ref="a1f23c9a4fe3565eb423286405a1de5ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_CR_OFFSET&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Control register </p>

</div>
</div>
<a class="anchor" id="a0f6d1104468e9f155a3b9477a84531a6"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_CR_RESET_MASK" ref="a0f6d1104468e9f155a3b9477a84531a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_CR_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reset DMA engine </p>

</div>
</div>
<a class="anchor" id="ae0e7fa6cee94c02784164c315268c6a6"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_CR_SGMODE_MASK" ref="ae0e7fa6cee94c02784164c315268c6a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_CR_SGMODE_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Scatter gather mode </p>

</div>
</div>
<a class="anchor" id="a5c26fb92eb7913f78454aeaae8f91115"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_DELAY_MAX" ref="a5c26fb92eb7913f78454aeaae8f91115" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_DELAY_MAX&nbsp;&nbsp;&nbsp;0xFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maximum delay counter value </p>

</div>
</div>
<a class="anchor" id="add5fcf58a67d3125264a9930e1ee0da0"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_DELAY_SHIFT" ref="add5fcf58a67d3125264a9930e1ee0da0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_DELAY_SHIFT&nbsp;&nbsp;&nbsp;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3064fdc2bc683fa002bedf51498d810c"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_DSTADDR_OFFSET" ref="a3064fdc2bc683fa002bedf51498d810c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_DSTADDR_OFFSET&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Destination address register </p>

</div>
</div>
<a class="anchor" id="ac9fc3d4c400e8f31af400be84cf4052d"></a><!-- doxytag: member="xaxicdma_hw.h::XAxiCdma_In32" ref="ac9fc3d4c400e8f31af400be84cf4052d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAxiCdma_In32&nbsp;&nbsp;&nbsp;Xil_In32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac84f0c20f910716d8f3e48ff23294440"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_MAX_TRANSFER_LEN" ref="ac84f0c20f910716d8f3e48ff23294440" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_MAX_TRANSFER_LEN&nbsp;&nbsp;&nbsp;0x7FFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Max length hw supports </p>

</div>
</div>
<a class="anchor" id="a1fa6d35d9f3f8d672057c04c7d5083b2"></a><!-- doxytag: member="xaxicdma_hw.h::XAxiCdma_Out32" ref="a1fa6d35d9f3f8d672057c04c7d5083b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAxiCdma_Out32&nbsp;&nbsp;&nbsp;Xil_Out32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f2bfb34c5bfec00baa06b782e7e68a6"></a><!-- doxytag: member="xaxicdma_hw.h::XAxiCdma_ReadReg" ref="a2f2bfb34c5bfec00baa06b782e7e68a6" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAxiCdma_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XAxiCdma_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read a given register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base virtual address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be read</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The 32-bit value of the register</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xaxicdma__hw_8h.html#a2f2bfb34c5bfec00baa06b782e7e68a6">XAxiCdma_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="abec2417b4096d65fa8f07a84eef38cea"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_SR_ERR_ALL_MASK" ref="abec2417b4096d65fa8f07a84eef38cea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_SR_ERR_ALL_MASK&nbsp;&nbsp;&nbsp;0x00000770</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>All errors </p>

</div>
</div>
<a class="anchor" id="a9bdb5e1000af0d05ba0b9481e71b5d2d"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_SR_ERR_DECODE_MASK" ref="a9bdb5e1000af0d05ba0b9481e71b5d2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_SR_ERR_DECODE_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Datamover decode err </p>

</div>
</div>
<a class="anchor" id="a9c4d04c2dc3d2601d5e63067a7e5e751"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_SR_ERR_INTERNAL_MASK" ref="a9c4d04c2dc3d2601d5e63067a7e5e751" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_SR_ERR_INTERNAL_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Datamover internal err </p>

</div>
</div>
<a class="anchor" id="aab7404d4487c554b8d6c8c984732c46e"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_SR_ERR_SG_DEC_MASK" ref="aab7404d4487c554b8d6c8c984732c46e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_SR_ERR_SG_DEC_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SG decode err </p>

</div>
</div>
<a class="anchor" id="a67ecbbc57656c5e82c86541961cef427"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_SR_ERR_SG_INT_MASK" ref="a67ecbbc57656c5e82c86541961cef427" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_SR_ERR_SG_INT_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SG internal err </p>

</div>
</div>
<a class="anchor" id="ad47677d061063e96f50b5d28af989879"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_SR_ERR_SG_SLV_MASK" ref="ad47677d061063e96f50b5d28af989879" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_SR_ERR_SG_SLV_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SG slave err </p>

</div>
</div>
<a class="anchor" id="a95a6cfba374a96cfc1f899bda9cdc9bc"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_SR_ERR_SLAVE_MASK" ref="a95a6cfba374a96cfc1f899bda9cdc9bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_SR_ERR_SLAVE_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Datamover slave err </p>

</div>
</div>
<a class="anchor" id="a73bb174cc046fe8f5d51da6f2d11cfaa"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_SR_IDLE_MASK" ref="a73bb174cc046fe8f5d51da6f2d11cfaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_SR_IDLE_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA channel idle </p>

</div>
</div>
<a class="anchor" id="aa5e9b49d3805237bc9ed772948fbf4ae"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_SR_OFFSET" ref="aa5e9b49d3805237bc9ed772948fbf4ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_SR_OFFSET&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Status register </p>

</div>
</div>
<a class="anchor" id="ada1a00e54aeb12049cd23a005eb47c52"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_SR_SGINCLD_MASK" ref="ada1a00e54aeb12049cd23a005eb47c52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_SR_SGINCLD_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Hybrid build </p>

</div>
</div>
<a class="anchor" id="a53c4bf8e65e8770c6fe129160ad07e29"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_SRCADDR_OFFSET" ref="a53c4bf8e65e8770c6fe129160ad07e29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_SRCADDR_OFFSET&nbsp;&nbsp;&nbsp;0x00000018</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Source address register </p>

</div>
</div>
<a class="anchor" id="a5a00af58a865daf4ee6995ade0c9cdd1"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_TDESC_OFFSET" ref="a5a00af58a865daf4ee6995ade0c9cdd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_TDESC_OFFSET&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tail descriptor pointer </p>

</div>
</div>
<a class="anchor" id="a4d7304606411f8ed955c6d930e387c18"></a><!-- doxytag: member="xaxicdma_hw.h::XAxiCdma_WriteReg" ref="a4d7304606411f8ed955c6d930e387c18" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAxiCdma_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XAxiCdma_Out32((BaseAddress) + (RegOffset), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write to a given register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base virtual address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be written </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xaxicdma__hw_8h.html#a4d7304606411f8ed955c6d930e387c18">XAxiCdma_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a156955220ded772774e8146b2ff6e7d6"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_XR_COALESCE_MASK" ref="a156955220ded772774e8146b2ff6e7d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_XR_COALESCE_MASK&nbsp;&nbsp;&nbsp;0x00FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Coalesce counter </p>

</div>
</div>
<a class="anchor" id="a20aec8c77e90ca555dc44341c40af592"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_XR_DELAY_MASK" ref="a20aec8c77e90ca555dc44341c40af592" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_XR_DELAY_MASK&nbsp;&nbsp;&nbsp;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Delay timeout counter </p>

</div>
</div>
<a class="anchor" id="ad2b921e876e581f84be0e7c152d13221"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_XR_IRQ_ALL_MASK" ref="ad2b921e876e581f84be0e7c152d13221" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_XR_IRQ_ALL_MASK&nbsp;&nbsp;&nbsp;0x00007000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>All interrupts </p>

</div>
</div>
<a class="anchor" id="a615ffaf234787866d781bf67b214dda3"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_XR_IRQ_DELAY_MASK" ref="a615ffaf234787866d781bf67b214dda3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_XR_IRQ_DELAY_MASK&nbsp;&nbsp;&nbsp;0x00002000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Delay interrupt </p>

</div>
</div>
<a class="anchor" id="aa4987449eeea265c2cbe875a7eed3ee8"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_XR_IRQ_ERROR_MASK" ref="aa4987449eeea265c2cbe875a7eed3ee8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_XR_IRQ_ERROR_MASK&nbsp;&nbsp;&nbsp;0x00004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error interrupt </p>

</div>
</div>
<a class="anchor" id="a7f2c9f2df6f106e9576ec6d0d0448e0b"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_XR_IRQ_IOC_MASK" ref="a7f2c9f2df6f106e9576ec6d0d0448e0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_XR_IRQ_IOC_MASK&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Completion interrupt </p>

</div>
</div>
<a class="anchor" id="a14246912a21d68d0dde910704b6d0ac6"></a><!-- doxytag: member="xaxicdma_hw.h::XAXICDMA_XR_IRQ_SIMPLE_ALL_MASK" ref="a14246912a21d68d0dde910704b6d0ac6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXICDMA_XR_IRQ_SIMPLE_ALL_MASK&nbsp;&nbsp;&nbsp;0x00005000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>All interrupts for simple only mode </p>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>

