Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 10:03:14 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_55_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 Delay1No29_instance/Y_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum11_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.939ns (28.063%)  route 2.407ns (71.937%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 7.052 - 4.000 ) 
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.634ns (routing 1.748ns, distribution 0.886ns)
  Clock Net Delay (Destination): 2.313ns (routing 1.589ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=16937, routed)       2.634     3.665    Delay1No29_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X173Y200       FDCE                                         r  Delay1No29_instance/Y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y200       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.744 r  Delay1No29_instance/Y_reg[26]/Q
                         net (fo=9, routed)           0.555     4.299    Delay1No28_instance/Y_reg[33]_0[26]
    SLICE_X156Y184       LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     4.447 r  Delay1No28_instance/geqOp_carry__0_i_11__1/O
                         net (fo=1, routed)           0.022     4.469    Sum11_3_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X156Y184       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.628 r  Sum11_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.654    Sum11_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X156Y185       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.706 r  Sum11_3_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.361     5.067    Delay1No29_instance/CO[0]
    SLICE_X154Y185       LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.143     5.210 r  Delay1No29_instance/shiftedFracY_d1[12]_i_4__1/O
                         net (fo=3, routed)           0.307     5.517    Delay1No28_instance/Y_reg[23]_0[0]
    SLICE_X155Y185       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.641 r  Delay1No28_instance/shiftedFracY_d1[49]_i_8__1/O
                         net (fo=1, routed)           0.045     5.686    Delay1No28_instance/shiftedFracY_d1[49]_i_8__1_n_0
    SLICE_X155Y185       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     5.783 r  Delay1No28_instance/shiftedFracY_d1[49]_i_3__1/O
                         net (fo=3, routed)           0.253     6.036    Delay1No28_instance/Sum11_3_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X154Y185       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     6.075 r  Delay1No28_instance/shiftedFracY_d1[33]_i_3__1/O
                         net (fo=48, routed)          0.444     6.519    Delay1No29_instance/shiftVal__5[1]
    SLICE_X156Y179       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     6.617 r  Delay1No29_instance/shiftedFracY_d1[8]_i_1__1/O
                         net (fo=2, routed)           0.394     7.011    Sum11_3_impl_instance/FPAddSubOp_instance/level4__0[8]
    SLICE_X155Y177       FDRE                                         r  Sum11_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=16937, routed)       2.313     7.052    Sum11_3_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X155Y177       FDRE                                         r  Sum11_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]/C
                         clock pessimism              0.451     7.503    
                         clock uncertainty           -0.035     7.468    
    SLICE_X155Y177       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     7.493    Sum11_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  0.482    




