Loading plugins phase: Elapsed time ==> 0s.181ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_New.cydsn\CMG_New.cyprj -d CY8C5888LTI-LP097 -s C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_New.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.483ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.100ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CMG_New.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_New.cydsn\CMG_New.cyprj -dcpsoc3 CMG_New.v -verilog
======================================================================

======================================================================
Compiling:  CMG_New.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_New.cydsn\CMG_New.cyprj -dcpsoc3 CMG_New.v -verilog
======================================================================

======================================================================
Compiling:  CMG_New.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_New.cydsn\CMG_New.cyprj -dcpsoc3 -verilog CMG_New.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Apr 26 11:54:06 2019


======================================================================
Compiling:  CMG_New.v
Program  :   vpp
Options  :    -yv2 -q10 CMG_New.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Apr 26 11:54:06 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CMG_New.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  CMG_New.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_New.cydsn\CMG_New.cyprj -dcpsoc3 -verilog CMG_New.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Apr 26 11:54:07 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_New.cydsn\codegentemp\CMG_New.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_New.cydsn\codegentemp\CMG_New.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  CMG_New.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_New.cydsn\CMG_New.cyprj -dcpsoc3 -verilog CMG_New.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Apr 26 11:54:09 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_New.cydsn\codegentemp\CMG_New.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_New.cydsn\codegentemp\CMG_New.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Handle_Encoder:Net_1129\
	\Handle_Encoder:Cnt16:Net_82\
	\Handle_Encoder:Cnt16:Net_95\
	\Handle_Encoder:Cnt16:Net_91\
	\Handle_Encoder:Cnt16:Net_102\
	\Handle_Encoder:Cnt16:CounterUDB:ctrl_cmod_2\
	\Handle_Encoder:Cnt16:CounterUDB:ctrl_cmod_1\
	\Handle_Encoder:Cnt16:CounterUDB:ctrl_cmod_0\
	\Gimbal_Encoder:Net_1129\
	\Gimbal_Encoder:Cnt16:Net_82\
	\Gimbal_Encoder:Cnt16:Net_95\
	\Gimbal_Encoder:Cnt16:Net_91\
	\Gimbal_Encoder:Cnt16:Net_102\
	\Gimbal_Encoder:Cnt16:CounterUDB:ctrl_cmod_2\
	\Gimbal_Encoder:Cnt16:CounterUDB:ctrl_cmod_1\
	\Gimbal_Encoder:Cnt16:CounterUDB:ctrl_cmod_0\
	Net_1065
	\UART:BUART:reset_sr\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_1048
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\PWM_CMG:PWMUDB:km_run\
	\PWM_CMG:PWMUDB:ctrl_cmpmode2_2\
	\PWM_CMG:PWMUDB:ctrl_cmpmode2_1\
	\PWM_CMG:PWMUDB:ctrl_cmpmode2_0\
	\PWM_CMG:PWMUDB:ctrl_cmpmode1_2\
	\PWM_CMG:PWMUDB:ctrl_cmpmode1_1\
	\PWM_CMG:PWMUDB:ctrl_cmpmode1_0\
	\PWM_CMG:PWMUDB:capt_rising\
	\PWM_CMG:PWMUDB:capt_falling\
	\PWM_CMG:PWMUDB:trig_rise\
	\PWM_CMG:PWMUDB:trig_fall\
	\PWM_CMG:PWMUDB:sc_kill\
	\PWM_CMG:PWMUDB:min_kill\
	\PWM_CMG:PWMUDB:km_tc\
	\PWM_CMG:PWMUDB:db_tc\
	\PWM_CMG:PWMUDB:dith_sel\
	\PWM_CMG:Net_101\
	\PWM_CMG:Net_96\
	\PWM_CMG:PWMUDB:MODULE_6:b_31\
	\PWM_CMG:PWMUDB:MODULE_6:b_30\
	\PWM_CMG:PWMUDB:MODULE_6:b_29\
	\PWM_CMG:PWMUDB:MODULE_6:b_28\
	\PWM_CMG:PWMUDB:MODULE_6:b_27\
	\PWM_CMG:PWMUDB:MODULE_6:b_26\
	\PWM_CMG:PWMUDB:MODULE_6:b_25\
	\PWM_CMG:PWMUDB:MODULE_6:b_24\
	\PWM_CMG:PWMUDB:MODULE_6:b_23\
	\PWM_CMG:PWMUDB:MODULE_6:b_22\
	\PWM_CMG:PWMUDB:MODULE_6:b_21\
	\PWM_CMG:PWMUDB:MODULE_6:b_20\
	\PWM_CMG:PWMUDB:MODULE_6:b_19\
	\PWM_CMG:PWMUDB:MODULE_6:b_18\
	\PWM_CMG:PWMUDB:MODULE_6:b_17\
	\PWM_CMG:PWMUDB:MODULE_6:b_16\
	\PWM_CMG:PWMUDB:MODULE_6:b_15\
	\PWM_CMG:PWMUDB:MODULE_6:b_14\
	\PWM_CMG:PWMUDB:MODULE_6:b_13\
	\PWM_CMG:PWMUDB:MODULE_6:b_12\
	\PWM_CMG:PWMUDB:MODULE_6:b_11\
	\PWM_CMG:PWMUDB:MODULE_6:b_10\
	\PWM_CMG:PWMUDB:MODULE_6:b_9\
	\PWM_CMG:PWMUDB:MODULE_6:b_8\
	\PWM_CMG:PWMUDB:MODULE_6:b_7\
	\PWM_CMG:PWMUDB:MODULE_6:b_6\
	\PWM_CMG:PWMUDB:MODULE_6:b_5\
	\PWM_CMG:PWMUDB:MODULE_6:b_4\
	\PWM_CMG:PWMUDB:MODULE_6:b_3\
	\PWM_CMG:PWMUDB:MODULE_6:b_2\
	\PWM_CMG:PWMUDB:MODULE_6:b_1\
	\PWM_CMG:PWMUDB:MODULE_6:b_0\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1443
	Net_1437
	Net_1436
	\PWM_CMG:Net_113\
	\PWM_CMG:Net_107\
	\PWM_CMG:Net_114\
	\EncTimer:Net_260\
	Net_1023
	Net_1028
	\EncTimer:Net_53\
	\EncTimer:TimerUDB:ctrl_ten\
	\EncTimer:TimerUDB:ctrl_cmode_0\
	\EncTimer:TimerUDB:ctrl_tmode_1\
	\EncTimer:TimerUDB:ctrl_tmode_0\
	\EncTimer:TimerUDB:ctrl_ic_1\
	\EncTimer:TimerUDB:ctrl_ic_0\
	Net_1027
	\EncTimer:TimerUDB:zeros_3\
	\EncTimer:TimerUDB:zeros_2\
	\EncTimer:Net_102\
	\EncTimer:Net_266\
	Net_1019
	Net_1082
	\PWM_Steer:PWMUDB:km_run\
	\PWM_Steer:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Steer:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Steer:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Steer:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Steer:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Steer:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Steer:PWMUDB:capt_rising\
	\PWM_Steer:PWMUDB:capt_falling\
	\PWM_Steer:PWMUDB:trig_rise\
	\PWM_Steer:PWMUDB:trig_fall\
	\PWM_Steer:PWMUDB:sc_kill\
	\PWM_Steer:PWMUDB:min_kill\
	\PWM_Steer:PWMUDB:km_tc\
	\PWM_Steer:PWMUDB:db_tc\
	\PWM_Steer:PWMUDB:dith_sel\
	\PWM_Steer:PWMUDB:compare2\
	\PWM_Steer:Net_101\
	Net_1449
	Net_1450
	\PWM_Steer:PWMUDB:MODULE_7:b_31\
	\PWM_Steer:PWMUDB:MODULE_7:b_30\
	\PWM_Steer:PWMUDB:MODULE_7:b_29\
	\PWM_Steer:PWMUDB:MODULE_7:b_28\
	\PWM_Steer:PWMUDB:MODULE_7:b_27\
	\PWM_Steer:PWMUDB:MODULE_7:b_26\
	\PWM_Steer:PWMUDB:MODULE_7:b_25\
	\PWM_Steer:PWMUDB:MODULE_7:b_24\
	\PWM_Steer:PWMUDB:MODULE_7:b_23\
	\PWM_Steer:PWMUDB:MODULE_7:b_22\
	\PWM_Steer:PWMUDB:MODULE_7:b_21\
	\PWM_Steer:PWMUDB:MODULE_7:b_20\
	\PWM_Steer:PWMUDB:MODULE_7:b_19\
	\PWM_Steer:PWMUDB:MODULE_7:b_18\
	\PWM_Steer:PWMUDB:MODULE_7:b_17\
	\PWM_Steer:PWMUDB:MODULE_7:b_16\
	\PWM_Steer:PWMUDB:MODULE_7:b_15\
	\PWM_Steer:PWMUDB:MODULE_7:b_14\
	\PWM_Steer:PWMUDB:MODULE_7:b_13\
	\PWM_Steer:PWMUDB:MODULE_7:b_12\
	\PWM_Steer:PWMUDB:MODULE_7:b_11\
	\PWM_Steer:PWMUDB:MODULE_7:b_10\
	\PWM_Steer:PWMUDB:MODULE_7:b_9\
	\PWM_Steer:PWMUDB:MODULE_7:b_8\
	\PWM_Steer:PWMUDB:MODULE_7:b_7\
	\PWM_Steer:PWMUDB:MODULE_7:b_6\
	\PWM_Steer:PWMUDB:MODULE_7:b_5\
	\PWM_Steer:PWMUDB:MODULE_7:b_4\
	\PWM_Steer:PWMUDB:MODULE_7:b_3\
	\PWM_Steer:PWMUDB:MODULE_7:b_2\
	\PWM_Steer:PWMUDB:MODULE_7:b_1\
	\PWM_Steer:PWMUDB:MODULE_7:b_0\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1451
	Net_1448
	\PWM_Steer:Net_113\
	\PWM_Steer:Net_107\
	\PWM_Steer:Net_114\
	\I2C:udb_clk\
	Net_1428
	\I2C:Net_973\
	Net_1429
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_1434
	\I2C:Net_975\
	Net_1432
	Net_1433

    Synthesized names
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 336 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing zero to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Handle_Encoder:Cnt16:CounterUDB:capt_rising\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Handle_Encoder:Cnt16:CounterUDB:underflow\ to \Handle_Encoder:Cnt16:CounterUDB:status_1\
Aliasing \Handle_Encoder:Cnt16:CounterUDB:tc_i\ to \Handle_Encoder:Cnt16:CounterUDB:reload_tc\
Aliasing \Handle_Encoder:bQuadDec:status_4\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Handle_Encoder:bQuadDec:status_5\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Handle_Encoder:bQuadDec:status_6\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Handle_Encoder:Net_1229\ to one
Aliasing tmpOE__Gimbal_Encoder_B_net_0 to one
Aliasing tmpOE__Gimbal_Encoder_A_net_0 to one
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:capt_rising\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:underflow\ to \Gimbal_Encoder:Cnt16:CounterUDB:status_1\
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:tc_i\ to \Gimbal_Encoder:Cnt16:CounterUDB:reload_tc\
Aliasing \Gimbal_Encoder:bQuadDec:status_4\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Gimbal_Encoder:bQuadDec:status_5\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Gimbal_Encoder:bQuadDec:status_6\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Gimbal_Encoder:Net_1229\ to one
Aliasing tmpOE__LED1_net_0 to one
Aliasing tmpOE__SW1_net_0 to one
Aliasing \Gimbal_Timer:Net_260\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing Net_128 to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Gimbal_Timer:Net_102\ to one
Aliasing \VDAC8_1:Net_83\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \VDAC8_1:Net_81\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \VDAC8_1:Net_82\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing Net_1051 to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing tmpOE__Tx_RPi_net_0 to one
Aliasing tmpOE__Rx_RPi_net_0 to one
Aliasing tmpOE__gimbal_motor_net_0 to one
Aliasing \UART:BUART:tx_hd_send_break\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:HalfDuplexSend\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalParityType_1\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalParityType_0\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalAddrMode_2\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalAddrMode_1\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalAddrMode_0\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_ctrl_mark\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_status_6\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_status_5\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_status_4\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:rx_status_1\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__gimbal_direction_net_0 to one
Aliasing Net_166 to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing tmpOE__flywheel_motor_net_0 to one
Aliasing \PWM_CMG:PWMUDB:hwCapture\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:trig_out\ to one
Aliasing \PWM_CMG:PWMUDB:runmode_enable\\S\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:ltch_kill_reg\\R\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:ltch_kill_reg\\S\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:min_kill_reg\\R\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:min_kill_reg\\S\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:final_kill\ to one
Aliasing \PWM_CMG:PWMUDB:dith_count_1\\R\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:dith_count_1\\S\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:dith_count_0\\R\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:dith_count_0\\S\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:status_6\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:status_4\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:cmp1_status_reg\\R\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:cmp1_status_reg\\S\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:cmp2_status_reg\\R\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:cmp2_status_reg\\S\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:final_kill_reg\\R\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:final_kill_reg\\S\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:cs_addr_0\ to \PWM_CMG:PWMUDB:runmode_enable\\R\
Aliasing \PWM_CMG:PWMUDB:pwm_temp\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_23\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_22\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_21\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_20\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_19\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_18\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_17\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_16\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_15\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_14\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_13\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_12\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_11\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_10\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_9\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_8\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_7\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_6\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_5\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_4\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_3\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_2\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing tmpOE__BNO_Interupt_net_0 to one
Aliasing \EncTimer:TimerUDB:ctrl_cmode_1\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \EncTimer:TimerUDB:trigger_enable\ to one
Aliasing \EncTimer:TimerUDB:status_6\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \EncTimer:TimerUDB:status_5\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \EncTimer:TimerUDB:status_4\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \EncTimer:TimerUDB:status_0\ to \EncTimer:TimerUDB:tc_i\
Aliasing Net_1022 to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing Net_195 to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Sample_Timer:Net_260\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Sample_Timer:Net_102\ to one
Aliasing tmpOE__LED_net_0 to one
Aliasing tmpOE__Handle_Encoder_A_net_0 to one
Aliasing tmpOE__SDA_1_net_0 to one
Aliasing tmpOE__Handle_Encoder_B_net_0 to one
Aliasing \Steering_Timer:Net_260\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing Net_291 to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Steering_Timer:Net_102\ to one
Aliasing tmpOE__Steering_PWM_net_0 to one
Aliasing tmpOE__Steering_Dir_net_0 to one
Aliasing \PWM_Steer:PWMUDB:hwCapture\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:trig_out\ to one
Aliasing Net_1084 to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:runmode_enable\\S\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:ltch_kill_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:ltch_kill_reg\\S\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:min_kill_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:min_kill_reg\\S\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:final_kill\ to one
Aliasing \PWM_Steer:PWMUDB:dith_count_1\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:dith_count_1\\S\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:dith_count_0\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:dith_count_0\\S\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:status_6\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:status_4\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:cmp2\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:cmp1_status_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:cmp1_status_reg\\S\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:cmp2_status_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:cmp2_status_reg\\S\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:final_kill_reg\\R\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:final_kill_reg\\S\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:cs_addr_0\ to \PWM_Steer:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Steer:PWMUDB:pwm1_i\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:pwm2_i\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_23\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_22\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_21\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_20\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_19\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_18\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_17\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_16\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_15\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_14\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_13\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_12\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_11\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_10\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_9\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_8\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_7\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_6\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_5\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_4\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_3\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_2\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__SCL_1_net_0 to one
Aliasing \I2C:Net_969\ to one
Aliasing \I2C:Net_968\ to one
Aliasing \Handle_Encoder:Cnt16:CounterUDB:prevCapture\\D\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Handle_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \Handle_Encoder:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:prevCapture\\D\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \UART:BUART:rx_break_status\\D\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_CMG:PWMUDB:prevCapture\\D\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:trig_last\\D\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_CMG:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_CMG:PWMUDB:tc_i_reg\\D\ to \PWM_CMG:PWMUDB:status_2\
Aliasing \EdgeDetect_1:last\\D\ to \EdgeDetect_2:last\\D\
Aliasing \EncTimer:TimerUDB:capture_last\\D\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \EncTimer:TimerUDB:hwEnable_reg\\D\ to \EncTimer:TimerUDB:run_mode\
Aliasing \EncTimer:TimerUDB:capture_out_reg_i\\D\ to \EncTimer:TimerUDB:capt_fifo_load_int\
Aliasing \PWM_Steer:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Steer:PWMUDB:prevCapture\\D\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:trig_last\\D\ to \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Steer:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Steer:PWMUDB:prevCompare1\\D\ to \PWM_Steer:PWMUDB:pwm_temp\
Aliasing \PWM_Steer:PWMUDB:tc_i_reg\\D\ to \PWM_Steer:PWMUDB:status_2\
Removing Rhs of wire \Handle_Encoder:Net_1275\[2] = \Handle_Encoder:Cnt16:Net_49\[3]
Removing Rhs of wire \Handle_Encoder:Net_1275\[2] = \Handle_Encoder:Cnt16:CounterUDB:tc_reg_i\[62]
Removing Lhs of wire \Handle_Encoder:Cnt16:Net_89\[5] = \Handle_Encoder:Net_1251\[6]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\[18] = \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\[17]
Removing Rhs of wire zero[22] = \Handle_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\[17]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:ctrl_enable\[31] = \Handle_Encoder:Cnt16:CounterUDB:control_7\[23]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:capt_rising\[33] = zero[22]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:capt_falling\[34] = \Handle_Encoder:Cnt16:CounterUDB:prevCapture\[32]
Removing Rhs of wire \Handle_Encoder:Net_1260\[38] = \Handle_Encoder:bQuadDec:state_2\[176]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:final_enable\[40] = \Handle_Encoder:Cnt16:CounterUDB:control_7\[23]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:counter_enable\[41] = \Handle_Encoder:Cnt16:CounterUDB:control_7\[23]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_0\[42] = \Handle_Encoder:Cnt16:CounterUDB:cmp_out_status\[43]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_1\[44] = \Handle_Encoder:Cnt16:CounterUDB:per_zero\[45]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_2\[46] = \Handle_Encoder:Cnt16:CounterUDB:overflow_status\[47]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_3\[48] = \Handle_Encoder:Cnt16:CounterUDB:underflow_status\[49]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_4\[50] = \Handle_Encoder:Cnt16:CounterUDB:hwCapture\[36]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_5\[51] = \Handle_Encoder:Cnt16:CounterUDB:fifo_full\[52]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:status_6\[53] = \Handle_Encoder:Cnt16:CounterUDB:fifo_nempty\[54]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:overflow\[56] = \Handle_Encoder:Cnt16:CounterUDB:per_FF\[57]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:underflow\[58] = \Handle_Encoder:Cnt16:CounterUDB:status_1\[44]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:tc_i\[61] = \Handle_Encoder:Cnt16:CounterUDB:reload_tc\[39]
Removing Rhs of wire \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\[63] = \Handle_Encoder:Cnt16:CounterUDB:cmp_equal\[64]
Removing Rhs of wire \Handle_Encoder:Net_1264\[67] = \Handle_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\[66]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:dp_dir\[71] = \Handle_Encoder:Net_1251\[6]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:cs_addr_2\[72] = \Handle_Encoder:Net_1251\[6]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:cs_addr_1\[73] = \Handle_Encoder:Cnt16:CounterUDB:count_enable\[70]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:cs_addr_0\[74] = \Handle_Encoder:Cnt16:CounterUDB:reload\[37]
Removing Lhs of wire \Handle_Encoder:Net_1290\[151] = \Handle_Encoder:Net_1275\[2]
Removing Lhs of wire \Handle_Encoder:bQuadDec:index_filt\[174] = \Handle_Encoder:Net_1232\[175]
Removing Lhs of wire \Handle_Encoder:Net_1232\[175] = one[12]
Removing Rhs of wire \Handle_Encoder:bQuadDec:error\[177] = \Handle_Encoder:bQuadDec:state_3\[178]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_0\[181] = \Handle_Encoder:Net_530\[182]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_1\[183] = \Handle_Encoder:Net_611\[184]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_2\[185] = \Handle_Encoder:Net_1260\[38]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_3\[186] = \Handle_Encoder:bQuadDec:error\[177]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_4\[187] = zero[22]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_5\[188] = zero[22]
Removing Lhs of wire \Handle_Encoder:bQuadDec:status_6\[189] = zero[22]
Removing Lhs of wire \Handle_Encoder:Net_1229\[194] = one[12]
Removing Lhs of wire \Handle_Encoder:Net_1272\[195] = \Handle_Encoder:Net_1264\[67]
Removing Lhs of wire tmpOE__Gimbal_Encoder_B_net_0[199] = one[12]
Removing Lhs of wire tmpOE__Gimbal_Encoder_A_net_0[205] = one[12]
Removing Rhs of wire \Gimbal_Encoder:Net_1275\[212] = \Gimbal_Encoder:Cnt16:Net_49\[213]
Removing Rhs of wire \Gimbal_Encoder:Net_1275\[212] = \Gimbal_Encoder:Cnt16:CounterUDB:tc_reg_i\[269]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:Net_89\[215] = \Gimbal_Encoder:Net_1251\[216]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:ctrl_capmode_1\[225] = zero[22]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:ctrl_capmode_0\[226] = zero[22]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:ctrl_enable\[238] = \Gimbal_Encoder:Cnt16:CounterUDB:control_7\[230]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:capt_rising\[240] = zero[22]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:capt_falling\[241] = \Gimbal_Encoder:Cnt16:CounterUDB:prevCapture\[239]
Removing Rhs of wire \Gimbal_Encoder:Net_1260\[245] = \Gimbal_Encoder:bQuadDec:state_2\[381]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:final_enable\[247] = \Gimbal_Encoder:Cnt16:CounterUDB:control_7\[230]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:counter_enable\[248] = \Gimbal_Encoder:Cnt16:CounterUDB:control_7\[230]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:status_0\[249] = \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_status\[250]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:status_1\[251] = \Gimbal_Encoder:Cnt16:CounterUDB:per_zero\[252]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:status_2\[253] = \Gimbal_Encoder:Cnt16:CounterUDB:overflow_status\[254]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:status_3\[255] = \Gimbal_Encoder:Cnt16:CounterUDB:underflow_status\[256]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:status_4\[257] = \Gimbal_Encoder:Cnt16:CounterUDB:hwCapture\[243]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:status_5\[258] = \Gimbal_Encoder:Cnt16:CounterUDB:fifo_full\[259]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:status_6\[260] = \Gimbal_Encoder:Cnt16:CounterUDB:fifo_nempty\[261]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:overflow\[263] = \Gimbal_Encoder:Cnt16:CounterUDB:per_FF\[264]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:underflow\[265] = \Gimbal_Encoder:Cnt16:CounterUDB:status_1\[251]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:tc_i\[268] = \Gimbal_Encoder:Cnt16:CounterUDB:reload_tc\[246]
Removing Rhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\[270] = \Gimbal_Encoder:Cnt16:CounterUDB:cmp_equal\[271]
Removing Rhs of wire \Gimbal_Encoder:Net_1264\[274] = \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\[273]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:dp_dir\[278] = \Gimbal_Encoder:Net_1251\[216]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:cs_addr_2\[279] = \Gimbal_Encoder:Net_1251\[216]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:cs_addr_1\[280] = \Gimbal_Encoder:Cnt16:CounterUDB:count_enable\[277]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:cs_addr_0\[281] = \Gimbal_Encoder:Cnt16:CounterUDB:reload\[244]
Removing Lhs of wire \Gimbal_Encoder:Net_1290\[358] = \Gimbal_Encoder:Net_1275\[212]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:index_filt\[379] = \Gimbal_Encoder:Net_1232\[380]
Removing Lhs of wire \Gimbal_Encoder:Net_1232\[380] = one[12]
Removing Rhs of wire \Gimbal_Encoder:bQuadDec:error\[382] = \Gimbal_Encoder:bQuadDec:state_3\[383]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:status_0\[386] = \Gimbal_Encoder:Net_530\[387]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:status_1\[388] = \Gimbal_Encoder:Net_611\[389]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:status_2\[390] = \Gimbal_Encoder:Net_1260\[245]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:status_3\[391] = \Gimbal_Encoder:bQuadDec:error\[382]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:status_4\[392] = zero[22]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:status_5\[393] = zero[22]
Removing Lhs of wire \Gimbal_Encoder:bQuadDec:status_6\[394] = zero[22]
Removing Lhs of wire \Gimbal_Encoder:Net_1229\[399] = one[12]
Removing Lhs of wire \Gimbal_Encoder:Net_1272\[400] = \Gimbal_Encoder:Net_1264\[274]
Removing Lhs of wire tmpOE__LED1_net_0[403] = one[12]
Removing Lhs of wire tmpOE__SW1_net_0[409] = one[12]
Removing Rhs of wire Net_1060[417] = \Gimbal_Timer:Net_57\[424]
Removing Lhs of wire \Gimbal_Timer:Net_260\[419] = zero[22]
Removing Lhs of wire \Gimbal_Timer:Net_266\[420] = one[12]
Removing Lhs of wire Net_128[421] = zero[22]
Removing Lhs of wire \Gimbal_Timer:Net_102\[426] = one[12]
Removing Lhs of wire \VDAC8_1:Net_83\[429] = zero[22]
Removing Lhs of wire \VDAC8_1:Net_81\[430] = zero[22]
Removing Lhs of wire \VDAC8_1:Net_82\[431] = zero[22]
Removing Rhs of wire Net_189[436] = \UART:BUART:rx_interrupt_out\[477]
Removing Lhs of wire Net_1051[437] = zero[22]
Removing Lhs of wire tmpOE__Tx_RPi_net_0[439] = one[12]
Removing Lhs of wire tmpOE__Rx_RPi_net_0[445] = one[12]
Removing Lhs of wire tmpOE__gimbal_motor_net_0[451] = one[12]
Removing Rhs of wire Net_89[452] = \PWM_CMG:PWMUDB:pwm2_i_reg\[926]
Removing Rhs of wire Net_1052[458] = \UART:BUART:tx_interrupt_out\[476]
Removing Lhs of wire \UART:Net_61\[461] = \UART:Net_9\[460]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[465] = zero[22]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[466] = zero[22]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[467] = zero[22]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[468] = zero[22]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[469] = zero[22]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[470] = zero[22]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[471] = zero[22]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[472] = zero[22]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[481] = \UART:BUART:tx_bitclk_dp\[517]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[527] = \UART:BUART:tx_counter_dp\[518]
Removing Lhs of wire \UART:BUART:tx_status_6\[528] = zero[22]
Removing Lhs of wire \UART:BUART:tx_status_5\[529] = zero[22]
Removing Lhs of wire \UART:BUART:tx_status_4\[530] = zero[22]
Removing Lhs of wire \UART:BUART:tx_status_1\[532] = \UART:BUART:tx_fifo_empty\[495]
Removing Lhs of wire \UART:BUART:tx_status_3\[534] = \UART:BUART:tx_fifo_notfull\[494]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[594] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[601] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[612]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[603] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[613]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[604] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[629]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[605] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[643]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[606] = \UART:BUART:sRX:s23Poll:MODIN1_1\[607]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[607] = \UART:BUART:pollcount_1\[600]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[608] = \UART:BUART:sRX:s23Poll:MODIN1_0\[609]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[609] = \UART:BUART:pollcount_0\[602]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[615] = one[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[616] = one[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[617] = \UART:BUART:pollcount_1\[600]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[618] = \UART:BUART:pollcount_1\[600]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[619] = \UART:BUART:pollcount_0\[602]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[620] = \UART:BUART:pollcount_0\[602]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[621] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[622] = one[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[623] = \UART:BUART:pollcount_1\[600]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[624] = \UART:BUART:pollcount_0\[602]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[625] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[626] = one[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[631] = \UART:BUART:pollcount_1\[600]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[632] = \UART:BUART:pollcount_1\[600]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[633] = \UART:BUART:pollcount_0\[602]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[634] = \UART:BUART:pollcount_0\[602]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[635] = one[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[636] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[637] = \UART:BUART:pollcount_1\[600]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[638] = \UART:BUART:pollcount_0\[602]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[639] = one[12]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[640] = zero[22]
Removing Lhs of wire \UART:BUART:rx_status_1\[647] = zero[22]
Removing Rhs of wire \UART:BUART:rx_status_2\[648] = \UART:BUART:rx_parity_error_status\[649]
Removing Rhs of wire \UART:BUART:rx_status_3\[650] = \UART:BUART:rx_stop_bit_error\[651]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[661] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[710]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[665] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[732]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[666] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[667] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[668] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[669] = \UART:BUART:sRX:MODIN4_6\[670]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[670] = \UART:BUART:rx_count_6\[589]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[671] = \UART:BUART:sRX:MODIN4_5\[672]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[672] = \UART:BUART:rx_count_5\[590]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[673] = \UART:BUART:sRX:MODIN4_4\[674]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[674] = \UART:BUART:rx_count_4\[591]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[675] = \UART:BUART:sRX:MODIN4_3\[676]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[676] = \UART:BUART:rx_count_3\[592]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[677] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[678] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[679] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[680] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[681] = one[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[682] = one[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[683] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[684] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[685] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[686] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[687] = \UART:BUART:rx_count_6\[589]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[688] = \UART:BUART:rx_count_5\[590]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[689] = \UART:BUART:rx_count_4\[591]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[690] = \UART:BUART:rx_count_3\[592]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[691] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[692] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[693] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[694] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[695] = one[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[696] = one[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[697] = zero[22]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[712] = \UART:BUART:rx_postpoll\[548]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[713] = \UART:BUART:rx_parity_bit\[664]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[714] = \UART:BUART:rx_postpoll\[548]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[715] = \UART:BUART:rx_parity_bit\[664]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[716] = \UART:BUART:rx_postpoll\[548]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[717] = \UART:BUART:rx_parity_bit\[664]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[719] = one[12]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[720] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[718]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[721] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[718]
Removing Lhs of wire tmpOE__gimbal_direction_net_0[743] = one[12]
Removing Lhs of wire Net_166[748] = zero[22]
Removing Lhs of wire tmpOE__flywheel_motor_net_0[750] = one[12]
Removing Rhs of wire Net_1036[751] = \PWM_CMG:PWMUDB:pwm1_i_reg\[924]
Removing Lhs of wire \PWM_CMG:PWMUDB:ctrl_enable\[771] = \PWM_CMG:PWMUDB:control_7\[763]
Removing Lhs of wire \PWM_CMG:PWMUDB:hwCapture\[781] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:hwEnable\[782] = \PWM_CMG:PWMUDB:control_7\[763]
Removing Lhs of wire \PWM_CMG:PWMUDB:trig_out\[786] = one[12]
Removing Lhs of wire \PWM_CMG:PWMUDB:runmode_enable\\R\[788] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:runmode_enable\\S\[789] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:final_enable\[790] = \PWM_CMG:PWMUDB:runmode_enable\[787]
Removing Lhs of wire \PWM_CMG:PWMUDB:ltch_kill_reg\\R\[794] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:ltch_kill_reg\\S\[795] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:min_kill_reg\\R\[796] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:min_kill_reg\\S\[797] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:final_kill\[800] = one[12]
Removing Lhs of wire \PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_1\[804] = \PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_1\[1090]
Removing Lhs of wire \PWM_CMG:PWMUDB:add_vi_vv_MODGEN_6_0\[806] = \PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_0\[1091]
Removing Lhs of wire \PWM_CMG:PWMUDB:dith_count_1\\R\[807] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:dith_count_1\\S\[808] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:dith_count_0\\R\[809] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:dith_count_0\\S\[810] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:status_6\[813] = zero[22]
Removing Rhs of wire \PWM_CMG:PWMUDB:status_5\[814] = \PWM_CMG:PWMUDB:final_kill_reg\[829]
Removing Lhs of wire \PWM_CMG:PWMUDB:status_4\[815] = zero[22]
Removing Rhs of wire \PWM_CMG:PWMUDB:status_3\[816] = \PWM_CMG:PWMUDB:fifo_full\[836]
Removing Rhs of wire \PWM_CMG:PWMUDB:status_1\[818] = \PWM_CMG:PWMUDB:cmp2_status_reg\[828]
Removing Rhs of wire \PWM_CMG:PWMUDB:status_0\[819] = \PWM_CMG:PWMUDB:cmp1_status_reg\[827]
Removing Lhs of wire \PWM_CMG:PWMUDB:cmp1_status_reg\\R\[830] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:cmp1_status_reg\\S\[831] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:cmp2_status_reg\\R\[832] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:cmp2_status_reg\\S\[833] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:final_kill_reg\\R\[834] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:final_kill_reg\\S\[835] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:cs_addr_2\[837] = \PWM_CMG:PWMUDB:tc_i\[792]
Removing Lhs of wire \PWM_CMG:PWMUDB:cs_addr_1\[838] = \PWM_CMG:PWMUDB:runmode_enable\[787]
Removing Lhs of wire \PWM_CMG:PWMUDB:cs_addr_0\[839] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:compare1\[920] = \PWM_CMG:PWMUDB:cmp1_less\[891]
Removing Lhs of wire \PWM_CMG:PWMUDB:compare2\[921] = \PWM_CMG:PWMUDB:cmp2_less\[894]
Removing Lhs of wire \PWM_CMG:PWMUDB:pwm_temp\[931] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_23\[972] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_22\[973] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_21\[974] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_20\[975] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_19\[976] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_18\[977] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_17\[978] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_16\[979] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_15\[980] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_14\[981] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_13\[982] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_12\[983] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_11\[984] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_10\[985] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_9\[986] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_8\[987] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_7\[988] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_6\[989] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_5\[990] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_4\[991] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_3\[992] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_2\[993] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_1\[994] = \PWM_CMG:PWMUDB:MODIN5_1\[995]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODIN5_1\[995] = \PWM_CMG:PWMUDB:dith_count_1\[803]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:a_0\[996] = \PWM_CMG:PWMUDB:MODIN5_0\[997]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODIN5_0\[997] = \PWM_CMG:PWMUDB:dith_count_0\[805]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1129] = one[12]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1130] = one[12]
Removing Lhs of wire tmpOE__Pin_1_net_0[1144] = one[12]
Removing Lhs of wire tmpOE__BNO_Interupt_net_0[1149] = one[12]
Removing Lhs of wire \EncTimer:TimerUDB:ctrl_enable\[1175] = \EncTimer:TimerUDB:control_7\[1167]
Removing Lhs of wire \EncTimer:TimerUDB:ctrl_cmode_1\[1177] = zero[22]
Removing Rhs of wire \EncTimer:TimerUDB:timer_enable\[1186] = \EncTimer:TimerUDB:runmode_enable\[1198]
Removing Rhs of wire \EncTimer:TimerUDB:run_mode\[1187] = \EncTimer:TimerUDB:hwEnable\[1188]
Removing Lhs of wire \EncTimer:TimerUDB:run_mode\[1187] = \EncTimer:TimerUDB:control_7\[1167]
Removing Lhs of wire \EncTimer:TimerUDB:trigger_enable\[1190] = one[12]
Removing Lhs of wire \EncTimer:TimerUDB:tc_i\[1192] = \EncTimer:TimerUDB:status_tc\[1189]
Removing Lhs of wire \EncTimer:TimerUDB:capt_fifo_load_int\[1197] = \EncTimer:TimerUDB:capt_fifo_load\[1185]
Removing Lhs of wire \EncTimer:TimerUDB:status_6\[1200] = zero[22]
Removing Lhs of wire \EncTimer:TimerUDB:status_5\[1201] = zero[22]
Removing Lhs of wire \EncTimer:TimerUDB:status_4\[1202] = zero[22]
Removing Lhs of wire \EncTimer:TimerUDB:status_0\[1203] = \EncTimer:TimerUDB:status_tc\[1189]
Removing Lhs of wire \EncTimer:TimerUDB:status_1\[1204] = \EncTimer:TimerUDB:capt_fifo_load\[1185]
Removing Rhs of wire \EncTimer:TimerUDB:status_2\[1205] = \EncTimer:TimerUDB:fifo_full\[1206]
Removing Rhs of wire \EncTimer:TimerUDB:status_3\[1207] = \EncTimer:TimerUDB:fifo_nempty\[1208]
Removing Lhs of wire Net_1022[1210] = zero[22]
Removing Lhs of wire \EncTimer:TimerUDB:cs_addr_2\[1211] = zero[22]
Removing Lhs of wire \EncTimer:TimerUDB:cs_addr_1\[1212] = \EncTimer:TimerUDB:trig_reg\[1199]
Removing Lhs of wire \EncTimer:TimerUDB:cs_addr_0\[1213] = \EncTimer:TimerUDB:per_zero\[1191]
Removing Rhs of wire Net_1014[1298] = \Sample_Timer:Net_57\[1307]
Removing Lhs of wire Net_195[1299] = zero[22]
Removing Lhs of wire \Sample_Timer:Net_260\[1303] = zero[22]
Removing Lhs of wire \Sample_Timer:Net_266\[1304] = one[12]
Removing Lhs of wire \Sample_Timer:Net_102\[1309] = one[12]
Removing Lhs of wire tmpOE__LED_net_0[1311] = one[12]
Removing Lhs of wire tmpOE__Handle_Encoder_A_net_0[1317] = one[12]
Removing Lhs of wire tmpOE__SDA_1_net_0[1322] = one[12]
Removing Lhs of wire tmpOE__Handle_Encoder_B_net_0[1328] = one[12]
Removing Lhs of wire \Steering_Timer:Net_260\[1334] = zero[22]
Removing Lhs of wire \Steering_Timer:Net_266\[1335] = one[12]
Removing Lhs of wire Net_291[1336] = zero[22]
Removing Rhs of wire Net_1077[1340] = \Steering_Timer:Net_57\[1339]
Removing Lhs of wire \Steering_Timer:Net_102\[1342] = one[12]
Removing Lhs of wire tmpOE__Steering_PWM_net_0[1346] = one[12]
Removing Rhs of wire Net_311[1347] = \PWM_Steer:Net_96\[1531]
Removing Rhs of wire Net_311[1347] = \PWM_Steer:PWMUDB:pwm_i_reg\[1523]
Removing Lhs of wire tmpOE__Steering_Dir_net_0[1353] = one[12]
Removing Lhs of wire \PWM_Steer:PWMUDB:ctrl_enable\[1372] = \PWM_Steer:PWMUDB:control_7\[1364]
Removing Lhs of wire \PWM_Steer:PWMUDB:hwCapture\[1382] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:hwEnable\[1383] = \PWM_Steer:PWMUDB:control_7\[1364]
Removing Lhs of wire \PWM_Steer:PWMUDB:trig_out\[1387] = one[12]
Removing Lhs of wire \PWM_Steer:PWMUDB:runmode_enable\\R\[1389] = zero[22]
Removing Lhs of wire Net_1084[1390] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:runmode_enable\\S\[1391] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_enable\[1392] = \PWM_Steer:PWMUDB:runmode_enable\[1388]
Removing Lhs of wire \PWM_Steer:PWMUDB:ltch_kill_reg\\R\[1396] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:ltch_kill_reg\\S\[1397] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:min_kill_reg\\R\[1398] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:min_kill_reg\\S\[1399] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_kill\[1402] = one[12]
Removing Lhs of wire \PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_1\[1406] = \PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_1\[1693]
Removing Lhs of wire \PWM_Steer:PWMUDB:add_vi_vv_MODGEN_7_0\[1408] = \PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_0\[1694]
Removing Lhs of wire \PWM_Steer:PWMUDB:dith_count_1\\R\[1409] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:dith_count_1\\S\[1410] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:dith_count_0\\R\[1411] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:dith_count_0\\S\[1412] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:status_6\[1415] = zero[22]
Removing Rhs of wire \PWM_Steer:PWMUDB:status_5\[1416] = \PWM_Steer:PWMUDB:final_kill_reg\[1430]
Removing Lhs of wire \PWM_Steer:PWMUDB:status_4\[1417] = zero[22]
Removing Rhs of wire \PWM_Steer:PWMUDB:status_3\[1418] = \PWM_Steer:PWMUDB:fifo_full\[1437]
Removing Rhs of wire \PWM_Steer:PWMUDB:status_1\[1420] = \PWM_Steer:PWMUDB:cmp2_status_reg\[1429]
Removing Rhs of wire \PWM_Steer:PWMUDB:status_0\[1421] = \PWM_Steer:PWMUDB:cmp1_status_reg\[1428]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2_status\[1426] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2\[1427] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp1_status_reg\\R\[1431] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp1_status_reg\\S\[1432] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2_status_reg\\R\[1433] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2_status_reg\\S\[1434] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_kill_reg\\R\[1435] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_kill_reg\\S\[1436] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:cs_addr_2\[1438] = \PWM_Steer:PWMUDB:tc_i\[1394]
Removing Lhs of wire \PWM_Steer:PWMUDB:cs_addr_1\[1439] = \PWM_Steer:PWMUDB:runmode_enable\[1388]
Removing Lhs of wire \PWM_Steer:PWMUDB:cs_addr_0\[1440] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:compare1\[1521] = \PWM_Steer:PWMUDB:cmp1_less\[1492]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm1_i\[1526] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm2_i\[1528] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm_temp\[1534] = \PWM_Steer:PWMUDB:cmp1\[1424]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_23\[1575] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_22\[1576] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_21\[1577] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_20\[1578] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_19\[1579] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_18\[1580] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_17\[1581] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_16\[1582] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_15\[1583] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_14\[1584] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_13\[1585] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_12\[1586] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_11\[1587] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_10\[1588] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_9\[1589] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_8\[1590] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_7\[1591] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_6\[1592] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_5\[1593] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_4\[1594] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_3\[1595] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_2\[1596] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_1\[1597] = \PWM_Steer:PWMUDB:MODIN6_1\[1598]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODIN6_1\[1598] = \PWM_Steer:PWMUDB:dith_count_1\[1405]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:a_0\[1599] = \PWM_Steer:PWMUDB:MODIN6_0\[1600]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODIN6_0\[1600] = \PWM_Steer:PWMUDB:dith_count_0\[1407]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1732] = one[12]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1733] = one[12]
Removing Lhs of wire tmpOE__SCL_1_net_0[1741] = one[12]
Removing Rhs of wire \I2C:sda_x_wire\[1746] = \I2C:Net_643_1\[1747]
Removing Rhs of wire \I2C:Net_697\[1749] = \I2C:Net_643_2\[1755]
Removing Rhs of wire \I2C:Net_1109_0\[1752] = \I2C:scl_yfb\[1765]
Removing Rhs of wire \I2C:Net_1109_1\[1753] = \I2C:sda_yfb\[1766]
Removing Lhs of wire \I2C:scl_x_wire\[1756] = \I2C:Net_643_0\[1754]
Removing Lhs of wire \I2C:Net_969\[1757] = one[12]
Removing Lhs of wire \I2C:Net_968\[1758] = one[12]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[1768] = one[12]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[1770] = one[12]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:prevCapture\\D\[1777] = zero[22]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\\D\[1778] = \Handle_Encoder:Cnt16:CounterUDB:overflow\[56]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\\D\[1779] = \Handle_Encoder:Cnt16:CounterUDB:status_1\[44]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:tc_reg_i\\D\[1780] = \Handle_Encoder:Cnt16:CounterUDB:reload_tc\[39]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:prevCompare\\D\[1781] = \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\[63]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1782] = \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\[63]
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\\D\[1783] = \Handle_Encoder:Net_1203\[69]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:prevCapture\\D\[1792] = zero[22]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\\D\[1793] = \Gimbal_Encoder:Cnt16:CounterUDB:overflow\[263]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\\D\[1794] = \Gimbal_Encoder:Cnt16:CounterUDB:status_1\[251]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:tc_reg_i\\D\[1795] = \Gimbal_Encoder:Cnt16:CounterUDB:reload_tc\[246]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\\D\[1796] = \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\[270]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1797] = \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\[270]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\\D\[1798] = \Gimbal_Encoder:Net_1203\[276]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1806] = zero[22]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1821] = \UART:BUART:rx_bitclk_pre\[583]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1830] = \UART:BUART:rx_parity_error_pre\[659]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1831] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:min_kill_reg\\D\[1835] = one[12]
Removing Lhs of wire \PWM_CMG:PWMUDB:prevCapture\\D\[1836] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:trig_last\\D\[1837] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:ltch_kill_reg\\D\[1840] = one[12]
Removing Lhs of wire \PWM_CMG:PWMUDB:prevCompare1\\D\[1843] = \PWM_CMG:PWMUDB:cmp1\[822]
Removing Lhs of wire \PWM_CMG:PWMUDB:prevCompare2\\D\[1844] = \PWM_CMG:PWMUDB:cmp2\[825]
Removing Lhs of wire \PWM_CMG:PWMUDB:cmp1_status_reg\\D\[1845] = \PWM_CMG:PWMUDB:cmp1_status\[823]
Removing Lhs of wire \PWM_CMG:PWMUDB:cmp2_status_reg\\D\[1846] = \PWM_CMG:PWMUDB:cmp2_status\[826]
Removing Lhs of wire \PWM_CMG:PWMUDB:pwm_i_reg\\D\[1848] = \PWM_CMG:PWMUDB:pwm_i\[923]
Removing Lhs of wire \PWM_CMG:PWMUDB:pwm1_i_reg\\D\[1849] = \PWM_CMG:PWMUDB:pwm1_i\[925]
Removing Lhs of wire \PWM_CMG:PWMUDB:pwm2_i_reg\\D\[1850] = \PWM_CMG:PWMUDB:pwm2_i\[927]
Removing Lhs of wire \PWM_CMG:PWMUDB:tc_i_reg\\D\[1851] = \PWM_CMG:PWMUDB:status_2\[817]
Removing Lhs of wire \EdgeDetect_2:last\\D\[1852] = Net_474[1139]
Removing Lhs of wire \EdgeDetect_1:last\\D\[1853] = Net_474[1139]
Removing Lhs of wire \EncTimer:TimerUDB:capture_last\\D\[1854] = zero[22]
Removing Lhs of wire \EncTimer:TimerUDB:tc_reg_i\\D\[1855] = \EncTimer:TimerUDB:status_tc\[1189]
Removing Lhs of wire \EncTimer:TimerUDB:hwEnable_reg\\D\[1856] = \EncTimer:TimerUDB:control_7\[1167]
Removing Lhs of wire \EncTimer:TimerUDB:capture_out_reg_i\\D\[1857] = \EncTimer:TimerUDB:capt_fifo_load\[1185]
Removing Lhs of wire \PWM_Steer:PWMUDB:min_kill_reg\\D\[1858] = one[12]
Removing Lhs of wire \PWM_Steer:PWMUDB:prevCapture\\D\[1859] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:trig_last\\D\[1860] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:ltch_kill_reg\\D\[1863] = one[12]
Removing Lhs of wire \PWM_Steer:PWMUDB:prevCompare1\\D\[1866] = \PWM_Steer:PWMUDB:cmp1\[1424]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp1_status_reg\\D\[1867] = \PWM_Steer:PWMUDB:cmp1_status\[1425]
Removing Lhs of wire \PWM_Steer:PWMUDB:cmp2_status_reg\\D\[1868] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm_i_reg\\D\[1870] = \PWM_Steer:PWMUDB:pwm_i\[1524]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm1_i_reg\\D\[1871] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:pwm2_i_reg\\D\[1872] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:tc_i_reg\\D\[1873] = \PWM_Steer:PWMUDB:status_2\[1419]

------------------------------------------------------
Aliased 0 equations, 424 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Handle_Encoder:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\Handle_Encoder:Cnt16:CounterUDB:capt_either_edge\ <= (\Handle_Encoder:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Handle_Encoder:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\Handle_Encoder:Cnt16:CounterUDB:reload_tc\ <= (\Handle_Encoder:Cnt16:CounterUDB:status_1\
	OR \Handle_Encoder:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\Handle_Encoder:bQuadDec:A_j\' (cost = 1):
\Handle_Encoder:bQuadDec:A_j\ <= ((\Handle_Encoder:bQuadDec:quad_A_delayed_0\ and \Handle_Encoder:bQuadDec:quad_A_delayed_1\ and \Handle_Encoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Handle_Encoder:bQuadDec:A_k\' (cost = 3):
\Handle_Encoder:bQuadDec:A_k\ <= ((not \Handle_Encoder:bQuadDec:quad_A_delayed_0\ and not \Handle_Encoder:bQuadDec:quad_A_delayed_1\ and not \Handle_Encoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Handle_Encoder:bQuadDec:B_j\' (cost = 1):
\Handle_Encoder:bQuadDec:B_j\ <= ((\Handle_Encoder:bQuadDec:quad_B_delayed_0\ and \Handle_Encoder:bQuadDec:quad_B_delayed_1\ and \Handle_Encoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Handle_Encoder:bQuadDec:B_k\' (cost = 3):
\Handle_Encoder:bQuadDec:B_k\ <= ((not \Handle_Encoder:bQuadDec:quad_B_delayed_0\ and not \Handle_Encoder:bQuadDec:quad_B_delayed_1\ and not \Handle_Encoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Handle_Encoder:Net_1151\' (cost = 0):
\Handle_Encoder:Net_1151\ <= (not \Handle_Encoder:Net_1251\);

Note:  Expanding virtual equation for '\Handle_Encoder:Net_1287\' (cost = 0):
\Handle_Encoder:Net_1287\ <= (not \Handle_Encoder:Net_1264\);

Note:  Expanding virtual equation for '\Gimbal_Encoder:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\Gimbal_Encoder:Cnt16:CounterUDB:capt_either_edge\ <= (\Gimbal_Encoder:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Gimbal_Encoder:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\Gimbal_Encoder:Cnt16:CounterUDB:reload_tc\ <= (\Gimbal_Encoder:Cnt16:CounterUDB:status_1\
	OR \Gimbal_Encoder:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\Gimbal_Encoder:bQuadDec:A_j\' (cost = 1):
\Gimbal_Encoder:bQuadDec:A_j\ <= ((\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ and \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ and \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Gimbal_Encoder:bQuadDec:A_k\' (cost = 3):
\Gimbal_Encoder:bQuadDec:A_k\ <= ((not \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ and not \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ and not \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Gimbal_Encoder:bQuadDec:B_j\' (cost = 1):
\Gimbal_Encoder:bQuadDec:B_j\ <= ((\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ and \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ and \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Gimbal_Encoder:bQuadDec:B_k\' (cost = 3):
\Gimbal_Encoder:bQuadDec:B_k\ <= ((not \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ and not \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ and not \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Gimbal_Encoder:Net_1151\' (cost = 0):
\Gimbal_Encoder:Net_1151\ <= (not \Gimbal_Encoder:Net_1251\);

Note:  Expanding virtual equation for '\Gimbal_Encoder:Net_1287\' (cost = 0):
\Gimbal_Encoder:Net_1287\ <= (not \Gimbal_Encoder:Net_1264\);

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:cmp1\' (cost = 0):
\PWM_CMG:PWMUDB:cmp1\ <= (\PWM_CMG:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:cmp2\' (cost = 0):
\PWM_CMG:PWMUDB:cmp2\ <= (\PWM_CMG:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_CMG:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_CMG:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_CMG:PWMUDB:dith_count_1\ and \PWM_CMG:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\EncTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\EncTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\EncTimer:TimerUDB:timer_enable\' (cost = 0):
\EncTimer:TimerUDB:timer_enable\ <= (\EncTimer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:cmp1\' (cost = 0):
\PWM_Steer:PWMUDB:cmp1\ <= (\PWM_Steer:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Steer:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_Steer:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Steer:PWMUDB:dith_count_1\ and \PWM_Steer:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Handle_Encoder:Net_1248\' (cost = 2):
\Handle_Encoder:Net_1248\ <= ((not \Handle_Encoder:Net_1264\ and \Handle_Encoder:Net_1275\));

Note:  Expanding virtual equation for '\Gimbal_Encoder:Net_1248\' (cost = 2):
\Gimbal_Encoder:Net_1248\ <= ((not \Gimbal_Encoder:Net_1264\ and \Gimbal_Encoder:Net_1275\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_CMG:PWMUDB:dith_count_0\ and \PWM_CMG:PWMUDB:dith_count_1\)
	OR (not \PWM_CMG:PWMUDB:dith_count_1\ and \PWM_CMG:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_Steer:PWMUDB:dith_count_0\ and \PWM_Steer:PWMUDB:dith_count_1\)
	OR (not \PWM_Steer:PWMUDB:dith_count_1\ and \PWM_Steer:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_188 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_188 and not \UART:BUART:pollcount_1\ and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_188 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_188 and not \UART:BUART:pollcount_1\ and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_188 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 102 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Handle_Encoder:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \Gimbal_Encoder:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \PWM_CMG:PWMUDB:final_capture\ to zero
Aliasing \PWM_CMG:PWMUDB:pwm_i\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \EncTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \PWM_Steer:PWMUDB:final_capture\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_CMG:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Steer:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \Handle_Encoder:Cnt16:CounterUDB:hwCapture\[36] = zero[22]
Removing Lhs of wire \Gimbal_Encoder:Cnt16:CounterUDB:hwCapture\[243] = zero[22]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[547] = \UART:BUART:rx_bitclk\[595]
Removing Lhs of wire \UART:BUART:rx_status_0\[645] = zero[22]
Removing Lhs of wire \UART:BUART:rx_status_6\[654] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:final_capture\[841] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:pwm_i\[923] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[1100] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[1110] = zero[22]
Removing Lhs of wire \PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[1120] = zero[22]
Removing Lhs of wire \EncTimer:TimerUDB:capt_fifo_load\[1185] = zero[22]
Removing Lhs of wire \EncTimer:TimerUDB:trig_reg\[1199] = \EncTimer:TimerUDB:control_7\[1167]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_capture\[1442] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1703] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1713] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1723] = zero[22]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1813] = \UART:BUART:tx_ctrl_mark_last\[538]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1825] = zero[22]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1826] = zero[22]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1828] = zero[22]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1829] = \UART:BUART:rx_markspace_pre\[658]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1834] = \UART:BUART:rx_parity_bit\[664]
Removing Lhs of wire \PWM_CMG:PWMUDB:runmode_enable\\D\[1838] = \PWM_CMG:PWMUDB:control_7\[763]
Removing Lhs of wire \PWM_CMG:PWMUDB:final_kill_reg\\D\[1847] = zero[22]
Removing Lhs of wire \PWM_Steer:PWMUDB:runmode_enable\\D\[1861] = \PWM_Steer:PWMUDB:control_7\[1364]
Removing Lhs of wire \PWM_Steer:PWMUDB:final_kill_reg\\D\[1869] = zero[22]

------------------------------------------------------
Aliased 0 equations, 26 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_188 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not Net_188 and not \UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_New.cydsn\CMG_New.cyprj" -dcpsoc3 CMG_New.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.096ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 26 April 2019 11:54:09
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jebush2\Desktop\PSoC 3-19-2019\Smart Bike PSoC\CMG_New.cydsn\CMG_New.cyprj -d CY8C5888LTI-LP097 CMG_New.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_CMG:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Steer:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Handle_Encoder:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Gimbal_Encoder:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_CMG:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_CMG:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_CMG:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_CMG:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \EncTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \EncTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Steer:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_7'. Fanout=1, Signal=Net_325
    Digital Clock 1: Automatic-assigning  clock 'timer_clock'. Fanout=4, Signal=Net_464
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_1099
    Digital Clock 4: Automatic-assigning  clock 'Clock_4'. Fanout=6, Signal=Net_1069
    Digital Clock 5: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_135
    Digital Clock 6: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_202
    Digital Clock 7: Automatic-assigning  clock 'Clock_6'. Fanout=1, Signal=Net_293
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Handle_Encoder:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Handle_Encoder:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Handle_Encoder:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Gimbal_Encoder:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Gimbal_Encoder:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Gimbal_Encoder:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_CMG:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \EncTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \EncTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Steer:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_7, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 5 pin(s) will be assigned a location by the fitter: BNO_Interupt(0), flywheel_motor(0), SCL_1(0), SDA_1(0), SW1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \EdgeDetect_1:last\, Duplicate of \EdgeDetect_2:last\ 
    MacroCell: Name=\EdgeDetect_1:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_464) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_474
        );
        Output = \EdgeDetect_1:last\ (fanout=1)

    Removing \Gimbal_Encoder:Net_1264\, Duplicate of \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\Gimbal_Encoder:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Gimbal_Encoder:Net_1264\ (fanout=2)

    Removing \Handle_Encoder:Net_1264\, Duplicate of \Handle_Encoder:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\Handle_Encoder:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Handle_Encoder:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Gimbal_Encoder_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Gimbal_Encoder_B(0)__PA ,
            fb => Net_1067 ,
            pad => Gimbal_Encoder_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Gimbal_Encoder_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Gimbal_Encoder_A(0)__PA ,
            fb => Net_1066 ,
            pad => Gimbal_Encoder_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            pad => SW1(0)_PAD );

    Pin : Name = Tx_RPi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: REGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VOHREF
            Required Capabilities: DIGITAL, ROUTABLE, SIO
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_RPi(0)__PA ,
            pin_input => Net_183 ,
            pad => Tx_RPi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_RPi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_RPi(0)__PA ,
            fb => Net_188 ,
            pad => Rx_RPi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = gimbal_motor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => gimbal_motor(0)__PA ,
            pin_input => Net_89 ,
            pad => gimbal_motor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = gimbal_direction(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => gimbal_direction(0)__PA ,
            pad => gimbal_direction(0)_PAD );
        Properties:
        {
        }

    Pin : Name = flywheel_motor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => flywheel_motor(0)__PA ,
            pin_input => Net_1036 ,
            pad => flywheel_motor(0)_PAD );

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            fb => Net_474 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BNO_Interupt(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BNO_Interupt(0)__PA ,
            fb => Net_1031 ,
            pad => BNO_Interupt(0)_PAD );

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Handle_Encoder_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Handle_Encoder_A(0)__PA ,
            fb => Net_1072 ,
            pad => Handle_Encoder_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            pin_input => \I2C:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );

    Pin : Name = Handle_Encoder_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Handle_Encoder_B(0)__PA ,
            fb => Net_1073 ,
            pad => Handle_Encoder_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Steering_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Steering_PWM(0)__PA ,
            pin_input => Net_311 ,
            pad => Steering_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Steering_Dir(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Steering_Dir(0)__PA ,
            pad => Steering_Dir(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            pin_input => \I2C:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Gimbal_Encoder:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * \Gimbal_Encoder:Net_1203\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:Net_1203_split\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:control_7\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Handle_Encoder:Net_1203\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1275\ * \Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Net_530\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1275\ * !\Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Net_611\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:control_7\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Gimbal_Encoder:Net_1203\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Net_1275\ * \Gimbal_Encoder:Net_1251\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Gimbal_Encoder:Net_530\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Net_1275\ * !\Gimbal_Encoder:Net_1251\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Gimbal_Encoder:Net_611\ (fanout=1)

    MacroCell: Name=Net_183, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_183 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_188 * \UART:BUART:pollcount_0\
            + \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_CMG:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:runmode_enable\ * \PWM_CMG:PWMUDB:tc_i\
        );
        Output = \PWM_CMG:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_1030, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EdgeDetect_2:last\ * !Net_474
        );
        Output = Net_1030 (fanout=1)

    MacroCell: Name=Net_1029, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EdgeDetect_2:last\ * Net_474
        );
        Output = Net_1029 (fanout=1)

    MacroCell: Name=\EncTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EncTimer:TimerUDB:control_7\ * \EncTimer:TimerUDB:per_zero\
        );
        Output = \EncTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PWM_Steer:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:runmode_enable\ * \PWM_Steer:PWMUDB:tc_i\
        );
        Output = \PWM_Steer:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1072
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1073
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1066
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1067
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + \Handle_Encoder:Net_1251_split\
        );
        Output = \Handle_Encoder:Net_1251\ (fanout=6)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:status_1\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Net_1275\ (fanout=2)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\Handle_Encoder:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1251_split\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1203\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Handle_Encoder:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1203_split\
        );
        Output = \Handle_Encoder:Net_1203\ (fanout=3)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_A_delayed_0\ * 
              !\Handle_Encoder:bQuadDec:quad_A_delayed_1\ * 
              !\Handle_Encoder:bQuadDec:quad_A_delayed_2\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\
            + \Handle_Encoder:bQuadDec:quad_A_delayed_0\ * 
              \Handle_Encoder:bQuadDec:quad_A_delayed_1\ * 
              \Handle_Encoder:bQuadDec:quad_A_delayed_2\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_B_delayed_0\ * 
              !\Handle_Encoder:bQuadDec:quad_B_delayed_1\ * 
              !\Handle_Encoder:bQuadDec:quad_B_delayed_2\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\
            + \Handle_Encoder:bQuadDec:quad_B_delayed_0\ * 
              \Handle_Encoder:bQuadDec:quad_B_delayed_1\ * 
              \Handle_Encoder:bQuadDec:quad_B_delayed_2\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\Handle_Encoder:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Handle_Encoder:Net_1260\ * !\Handle_Encoder:bQuadDec:error\
            + !\Handle_Encoder:Net_1260\ * !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1260\ (fanout=10)

    MacroCell: Name=\Handle_Encoder:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\Handle_Encoder:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\Handle_Encoder:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\Gimbal_Encoder:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\
            + \Gimbal_Encoder:Net_1251_split\
        );
        Output = \Gimbal_Encoder:Net_1251\ (fanout=6)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:status_1\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Gimbal_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Gimbal_Encoder:Net_1275\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\Handle_Encoder:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Handle_Encoder:Net_1260\ * \Handle_Encoder:Net_1203\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1203_split\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Net_1203\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Gimbal_Encoder:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1203_split\
        );
        Output = \Gimbal_Encoder:Net_1203\ (fanout=3)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\
            + \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\
            + \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\Gimbal_Encoder:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Gimbal_Encoder:Net_1260\ * !\Gimbal_Encoder:bQuadDec:error\
            + !\Gimbal_Encoder:Net_1260\ * !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:Net_1260\ (fanout=10)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\Gimbal_Encoder:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_188 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_188 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_188 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\
            + Net_188 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_188 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\
            + Net_188 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_188 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_188
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_CMG:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1099) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:control_7\
        );
        Output = \PWM_CMG:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\PWM_CMG:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1099) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:cmp1_less\
        );
        Output = \PWM_CMG:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_CMG:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1099) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:cmp2_less\
        );
        Output = \PWM_CMG:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_CMG:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1099) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_CMG:PWMUDB:prevCompare1\ * \PWM_CMG:PWMUDB:cmp1_less\
        );
        Output = \PWM_CMG:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_CMG:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1099) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_CMG:PWMUDB:prevCompare2\ * \PWM_CMG:PWMUDB:cmp2_less\
        );
        Output = \PWM_CMG:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_1036, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1099) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:runmode_enable\ * \PWM_CMG:PWMUDB:cmp1_less\
        );
        Output = Net_1036 (fanout=1)

    MacroCell: Name=Net_89, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1099) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:runmode_enable\ * \PWM_CMG:PWMUDB:cmp2_less\
        );
        Output = Net_89 (fanout=1)

    MacroCell: Name=\EdgeDetect_2:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_464) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_474
        );
        Output = \EdgeDetect_2:last\ (fanout=2)

    MacroCell: Name=\Gimbal_Encoder:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\
            + \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:Net_1251_split\ (fanout=1)

    MacroCell: Name=\PWM_Steer:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:control_7\
        );
        Output = \PWM_Steer:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Steer:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steer:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Steer:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Steer:PWMUDB:prevCompare1\ * \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steer:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_311, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:runmode_enable\ * 
              \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = Net_311 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1069 ,
            cs_addr_2 => \Handle_Encoder:Net_1251\ ,
            cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\ ,
            chain_out => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1069 ,
            cs_addr_2 => \Handle_Encoder:Net_1251\ ,
            cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\ ,
            z0_comb => \Handle_Encoder:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \Handle_Encoder:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_5\ ,
            chain_in => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1069 ,
            cs_addr_2 => \Gimbal_Encoder:Net_1251\ ,
            cs_addr_1 => \Gimbal_Encoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Gimbal_Encoder:Cnt16:CounterUDB:reload\ ,
            chain_out => \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1069 ,
            cs_addr_2 => \Gimbal_Encoder:Net_1251\ ,
            cs_addr_1 => \Gimbal_Encoder:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \Gimbal_Encoder:Cnt16:CounterUDB:reload\ ,
            z0_comb => \Gimbal_Encoder:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \Gimbal_Encoder:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Gimbal_Encoder:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Gimbal_Encoder:Cnt16:CounterUDB:status_5\ ,
            chain_in => \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_CMG:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1099 ,
            cs_addr_2 => \PWM_CMG:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_CMG:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_CMG:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_CMG:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1099 ,
            cs_addr_2 => \PWM_CMG:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_CMG:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_CMG:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_CMG:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_CMG:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_CMG:PWMUDB:status_3\ ,
            chain_in => \PWM_CMG:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\EncTimer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_464 ,
            cs_addr_1 => \EncTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \EncTimer:TimerUDB:per_zero\ ,
            chain_out => \EncTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \EncTimer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\EncTimer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_464 ,
            cs_addr_1 => \EncTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \EncTimer:TimerUDB:per_zero\ ,
            z0_comb => \EncTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \EncTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \EncTimer:TimerUDB:status_2\ ,
            chain_in => \EncTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \EncTimer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\PWM_Steer:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_325 ,
            cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Steer:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Steer:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_325 ,
            cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Steer:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Steer:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Steer:PWMUDB:status_3\ ,
            chain_in => \PWM_Steer:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \Handle_Encoder:Net_1260\ ,
            clock => Net_1069 ,
            status_6 => \Handle_Encoder:Cnt16:CounterUDB:status_6\ ,
            status_5 => \Handle_Encoder:Cnt16:CounterUDB:status_5\ ,
            status_3 => \Handle_Encoder:Cnt16:CounterUDB:status_3\ ,
            status_2 => \Handle_Encoder:Cnt16:CounterUDB:status_2\ ,
            status_1 => \Handle_Encoder:Cnt16:CounterUDB:status_1\ ,
            status_0 => \Handle_Encoder:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Handle_Encoder:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_1069 ,
            status_3 => \Handle_Encoder:bQuadDec:error\ ,
            status_2 => \Handle_Encoder:Net_1260\ ,
            status_1 => \Handle_Encoder:Net_611\ ,
            status_0 => \Handle_Encoder:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \Gimbal_Encoder:Net_1260\ ,
            clock => Net_1069 ,
            status_6 => \Gimbal_Encoder:Cnt16:CounterUDB:status_6\ ,
            status_5 => \Gimbal_Encoder:Cnt16:CounterUDB:status_5\ ,
            status_3 => \Gimbal_Encoder:Cnt16:CounterUDB:status_3\ ,
            status_2 => \Gimbal_Encoder:Cnt16:CounterUDB:status_2\ ,
            status_1 => \Gimbal_Encoder:Cnt16:CounterUDB:status_1\ ,
            status_0 => \Gimbal_Encoder:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Gimbal_Encoder:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_1069 ,
            status_3 => \Gimbal_Encoder:bQuadDec:error\ ,
            status_2 => \Gimbal_Encoder:Net_1260\ ,
            status_1 => \Gimbal_Encoder:Net_611\ ,
            status_0 => \Gimbal_Encoder:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ ,
            interrupt => Net_1052 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_189 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_CMG:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1099 ,
            status_3 => \PWM_CMG:PWMUDB:status_3\ ,
            status_2 => \PWM_CMG:PWMUDB:status_2\ ,
            status_1 => \PWM_CMG:PWMUDB:status_1\ ,
            status_0 => \PWM_CMG:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\EncTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_464 ,
            status_3 => \EncTimer:TimerUDB:status_3\ ,
            status_2 => \EncTimer:TimerUDB:status_2\ ,
            status_0 => \EncTimer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Steer:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_325 ,
            status_3 => \PWM_Steer:PWMUDB:status_3\ ,
            status_2 => \PWM_Steer:PWMUDB:status_2\ ,
            status_0 => \PWM_Steer:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1069 ,
            control_7 => \Handle_Encoder:Cnt16:CounterUDB:control_7\ ,
            control_6 => \Handle_Encoder:Cnt16:CounterUDB:control_6\ ,
            control_5 => \Handle_Encoder:Cnt16:CounterUDB:control_5\ ,
            control_4 => \Handle_Encoder:Cnt16:CounterUDB:control_4\ ,
            control_3 => \Handle_Encoder:Cnt16:CounterUDB:control_3\ ,
            control_2 => \Handle_Encoder:Cnt16:CounterUDB:control_2\ ,
            control_1 => \Handle_Encoder:Cnt16:CounterUDB:control_1\ ,
            control_0 => \Handle_Encoder:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1069 ,
            control_7 => \Gimbal_Encoder:Cnt16:CounterUDB:control_7\ ,
            control_6 => \Gimbal_Encoder:Cnt16:CounterUDB:control_6\ ,
            control_5 => \Gimbal_Encoder:Cnt16:CounterUDB:control_5\ ,
            control_4 => \Gimbal_Encoder:Cnt16:CounterUDB:control_4\ ,
            control_3 => \Gimbal_Encoder:Cnt16:CounterUDB:control_3\ ,
            control_2 => \Gimbal_Encoder:Cnt16:CounterUDB:control_2\ ,
            control_1 => \Gimbal_Encoder:Cnt16:CounterUDB:control_1\ ,
            control_0 => \Gimbal_Encoder:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_CMG:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1099 ,
            control_7 => \PWM_CMG:PWMUDB:control_7\ ,
            control_6 => \PWM_CMG:PWMUDB:control_6\ ,
            control_5 => \PWM_CMG:PWMUDB:control_5\ ,
            control_4 => \PWM_CMG:PWMUDB:control_4\ ,
            control_3 => \PWM_CMG:PWMUDB:control_3\ ,
            control_2 => \PWM_CMG:PWMUDB:control_2\ ,
            control_1 => \PWM_CMG:PWMUDB:control_1\ ,
            control_0 => \PWM_CMG:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_464 ,
            control_7 => \EncTimer:TimerUDB:control_7\ ,
            control_6 => \EncTimer:TimerUDB:control_6\ ,
            control_5 => \EncTimer:TimerUDB:control_5\ ,
            control_4 => \EncTimer:TimerUDB:control_4\ ,
            control_3 => \EncTimer:TimerUDB:control_3\ ,
            control_2 => \EncTimer:TimerUDB:control_2\ ,
            control_1 => \EncTimer:TimerUDB:control_1\ ,
            control_0 => \EncTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Steer:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_325 ,
            control_7 => \PWM_Steer:PWMUDB:control_7\ ,
            control_6 => \PWM_Steer:PWMUDB:control_6\ ,
            control_5 => \PWM_Steer:PWMUDB:control_5\ ,
            control_4 => \PWM_Steer:PWMUDB:control_4\ ,
            control_3 => \PWM_Steer:PWMUDB:control_3\ ,
            control_2 => \PWM_Steer:PWMUDB:control_2\ ,
            control_1 => \PWM_Steer:PWMUDB:control_1\ ,
            control_0 => \PWM_Steer:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Timer_Interrupt
        PORT MAP (
            interrupt => Net_135_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Gimbal_Control_Loop_Interrupt
        PORT MAP (
            interrupt => Net_1060 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Rpi_Tx_Interrupt
        PORT MAP (
            interrupt => Net_189 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1052 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_1031 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Enc_Int_Low
        PORT MAP (
            interrupt => Net_1030 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Enc_Int_High
        PORT MAP (
            interrupt => Net_1029 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Sample_Interrupt
        PORT MAP (
            interrupt => Net_1014 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Steering_Control_Loop_Interrupt
        PORT MAP (
            interrupt => Net_1077 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   10 :   22 :   32 : 31.25 %
IO                            :   21 :   27 :   48 : 43.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :   98 :   94 :  192 : 51.04 %
  Unique P-terms              :  167 :  217 :  384 : 43.49 %
  Total P-terms               :  188 :      :      :        
  Datapath Cells              :   13 :   11 :   24 : 54.17 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    StatusI Registers         :    9 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.350ms
Tech Mapping phase: Elapsed time ==> 0s.447ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : Gimbal_Encoder_A(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Gimbal_Encoder_B(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Handle_Encoder_A(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Handle_Encoder_B(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : LED(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Pin_1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Rx_RPi(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Steering_Dir(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Steering_PWM(0) (fixed)
[IOP=(12)][IoId=(2)] : Tx_RPi(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Tx_RPi_SIOREF_0 (fixed)
IO_2@[IOP=(0)][IoId=(2)] : gimbal_direction(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : gimbal_motor(0) (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_1:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 24% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 91% done. (App=cydsfit)
Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : Gimbal_Encoder_A(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Gimbal_Encoder_B(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Handle_Encoder_A(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Handle_Encoder_B(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : LED(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Pin_1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : Rx_RPi(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Steering_Dir(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Steering_PWM(0) (fixed)
[IOP=(12)][IoId=(2)] : Tx_RPi(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Tx_RPi_SIOREF_0 (fixed)
IO_2@[IOP=(0)][IoId=(2)] : gimbal_direction(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : gimbal_motor(0) (fixed)
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_1:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.475ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_224 {
    vidac_2_vout
    agl5_x_vidac_2_vout
    agl5
    agl5_x_sio_p12_23
    sio_p12_23
  }
  Net: \VDAC8_1:Net_77\ {
  }
}
Map of item to net {
  vidac_2_vout                                     -> Net_224
  agl5_x_vidac_2_vout                              -> Net_224
  agl5                                             -> Net_224
  agl5_x_sio_p12_23                                -> Net_224
  sio_p12_23                                       -> Net_224
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.263ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   39 :    9 :   48 :  81.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.08
                   Pterms :            4.79
               Macrocells :            2.51
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.212ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :      10.85 :       4.90
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Steer:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steer:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\EncTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EncTimer:TimerUDB:control_7\ * \EncTimer:TimerUDB:per_zero\
        );
        Output = \EncTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Steer:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Steer:PWMUDB:prevCompare1\ * \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = \PWM_Steer:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1067
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\EncTimer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_464 ,
        cs_addr_1 => \EncTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \EncTimer:TimerUDB:per_zero\ ,
        chain_out => \EncTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \EncTimer:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\EncTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_464 ,
        status_3 => \EncTimer:TimerUDB:status_3\ ,
        status_2 => \EncTimer:TimerUDB:status_2\ ,
        status_0 => \EncTimer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_464 ,
        control_7 => \EncTimer:TimerUDB:control_7\ ,
        control_6 => \EncTimer:TimerUDB:control_6\ ,
        control_5 => \EncTimer:TimerUDB:control_5\ ,
        control_4 => \EncTimer:TimerUDB:control_4\ ,
        control_3 => \EncTimer:TimerUDB:control_3\ ,
        control_2 => \EncTimer:TimerUDB:control_2\ ,
        control_1 => \EncTimer:TimerUDB:control_1\ ,
        control_0 => \EncTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Steer:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:runmode_enable\ * \PWM_Steer:PWMUDB:tc_i\
        );
        Output = \PWM_Steer:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_311, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:runmode_enable\ * 
              \PWM_Steer:PWMUDB:cmp1_less\
        );
        Output = Net_311 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\PWM_Steer:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_325 ,
        status_3 => \PWM_Steer:PWMUDB:status_3\ ,
        status_2 => \PWM_Steer:PWMUDB:status_2\ ,
        status_0 => \PWM_Steer:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:status_1\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_B_delayed_1\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_B_delayed_0\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_B_delayed_0\ * 
              !\Handle_Encoder:bQuadDec:quad_B_delayed_1\ * 
              !\Handle_Encoder:bQuadDec:quad_B_delayed_2\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\
            + \Handle_Encoder:bQuadDec:quad_B_delayed_0\ * 
              \Handle_Encoder:bQuadDec:quad_B_delayed_1\ * 
              \Handle_Encoder:bQuadDec:quad_B_delayed_2\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1066
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1069 ,
        cs_addr_2 => \Gimbal_Encoder:Net_1251\ ,
        cs_addr_1 => \Gimbal_Encoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Gimbal_Encoder:Cnt16:CounterUDB:reload\ ,
        z0_comb => \Gimbal_Encoder:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \Gimbal_Encoder:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \Gimbal_Encoder:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Gimbal_Encoder:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Gimbal_Encoder:Cnt16:CounterUDB:status_5\ ,
        chain_in => \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \Gimbal_Encoder:Net_1260\ ,
        clock => Net_1069 ,
        status_6 => \Gimbal_Encoder:Cnt16:CounterUDB:status_6\ ,
        status_5 => \Gimbal_Encoder:Cnt16:CounterUDB:status_5\ ,
        status_3 => \Gimbal_Encoder:Cnt16:CounterUDB:status_3\ ,
        status_2 => \Gimbal_Encoder:Cnt16:CounterUDB:status_2\ ,
        status_1 => \Gimbal_Encoder:Cnt16:CounterUDB:status_1\ ,
        status_0 => \Gimbal_Encoder:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:Net_1251\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\
            + \Gimbal_Encoder:Net_1251_split\
        );
        Output = \Gimbal_Encoder:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\
            + \Gimbal_Encoder:Net_1251\ * !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1251\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Steer:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_325 ,
        cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Steer:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Steer:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Steer:PWMUDB:status_3\ ,
        chain_in => \PWM_Steer:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_188 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\
            + Net_188 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\
            + \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\EncTimer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_464 ,
        cs_addr_1 => \EncTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \EncTimer:TimerUDB:per_zero\ ,
        z0_comb => \EncTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \EncTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \EncTimer:TimerUDB:status_2\ ,
        chain_in => \EncTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \EncTimer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_189 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Cnt16:CounterUDB:control_7\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Gimbal_Encoder:Net_1203\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Gimbal_Encoder:Net_611\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Net_1275\ * !\Gimbal_Encoder:Net_1251\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Gimbal_Encoder:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:Net_1203\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:Net_1203_split\
        );
        Output = \Gimbal_Encoder:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:Net_530\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Net_1275\ * \Gimbal_Encoder:Net_1251\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Gimbal_Encoder:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:Net_1203\
        );
        Output = \Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:Net_1275\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Gimbal_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Gimbal_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Gimbal_Encoder:Net_1275\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\Gimbal_Encoder:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_1069 ,
        status_3 => \Gimbal_Encoder:bQuadDec:error\ ,
        status_2 => \Gimbal_Encoder:Net_1260\ ,
        status_1 => \Gimbal_Encoder:Net_611\ ,
        status_0 => \Gimbal_Encoder:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:Net_1260\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Gimbal_Encoder:Net_1260\ * !\Gimbal_Encoder:bQuadDec:error\
            + !\Gimbal_Encoder:Net_1260\ * !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Steer:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_325) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Steer:PWMUDB:control_7\
        );
        Output = \PWM_Steer:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1069 ,
        cs_addr_2 => \Gimbal_Encoder:Net_1251\ ,
        cs_addr_1 => \Gimbal_Encoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Gimbal_Encoder:Cnt16:CounterUDB:reload\ ,
        chain_out => \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\PWM_Steer:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_325 ,
        control_7 => \PWM_Steer:PWMUDB:control_7\ ,
        control_6 => \PWM_Steer:PWMUDB:control_6\ ,
        control_5 => \PWM_Steer:PWMUDB:control_5\ ,
        control_4 => \PWM_Steer:PWMUDB:control_4\ ,
        control_3 => \PWM_Steer:PWMUDB:control_3\ ,
        control_2 => \PWM_Steer:PWMUDB:control_2\ ,
        control_1 => \PWM_Steer:PWMUDB:control_1\ ,
        control_0 => \PWM_Steer:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\
            + \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Steer:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_325 ,
        cs_addr_2 => \PWM_Steer:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Steer:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Steer:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ ,
        interrupt => Net_1052 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_188 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_188 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=11, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_188 * \UART:BUART:pollcount_0\
            + \UART:BUART:pollcount_1\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_188 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\
            + Net_188 * !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_188
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * \Gimbal_Encoder:Net_1203\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_CMG:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1099 ,
        control_7 => \PWM_CMG:PWMUDB:control_7\ ,
        control_6 => \PWM_CMG:PWMUDB:control_6\ ,
        control_5 => \PWM_CMG:PWMUDB:control_5\ ,
        control_4 => \PWM_CMG:PWMUDB:control_4\ ,
        control_3 => \PWM_CMG:PWMUDB:control_3\ ,
        control_2 => \PWM_CMG:PWMUDB:control_2\ ,
        control_1 => \PWM_CMG:PWMUDB:control_1\ ,
        control_0 => \PWM_CMG:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Net_1203\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1203_split\
        );
        Output = \Handle_Encoder:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1073
        );
        Output = \Handle_Encoder:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              !\Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_CMG:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1099) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:control_7\
        );
        Output = \PWM_CMG:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:control_7\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ * 
              \Handle_Encoder:Net_1203\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1069 ,
        control_7 => \Handle_Encoder:Cnt16:CounterUDB:control_7\ ,
        control_6 => \Handle_Encoder:Cnt16:CounterUDB:control_6\ ,
        control_5 => \Handle_Encoder:Cnt16:CounterUDB:control_5\ ,
        control_4 => \Handle_Encoder:Cnt16:CounterUDB:control_4\ ,
        control_3 => \Handle_Encoder:Cnt16:CounterUDB:control_3\ ,
        control_2 => \Handle_Encoder:Cnt16:CounterUDB:control_2\ ,
        control_1 => \Handle_Encoder:Cnt16:CounterUDB:control_1\ ,
        control_0 => \Handle_Encoder:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1029, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EdgeDetect_2:last\ * Net_474
        );
        Output = Net_1029 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1203\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Gimbal_Encoder:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_1\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              \Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:Net_1260\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              \Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
            + !\Gimbal_Encoder:bQuadDec:quad_A_filt\ * 
              \Gimbal_Encoder:bQuadDec:quad_B_filt\ * 
              !\Gimbal_Encoder:bQuadDec:error\ * 
              !\Gimbal_Encoder:bQuadDec:state_1\ * 
              !\Gimbal_Encoder:bQuadDec:state_0\
        );
        Output = \Gimbal_Encoder:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1030, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EdgeDetect_2:last\ * !Net_474
        );
        Output = Net_1030 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:status_1\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=6, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Net_1260\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Handle_Encoder:Net_1260\ * !\Handle_Encoder:bQuadDec:error\
            + !\Handle_Encoder:Net_1260\ * !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\Handle_Encoder:Net_1260\ * \Handle_Encoder:Net_1203\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1069 ,
        cs_addr_2 => \Handle_Encoder:Net_1251\ ,
        cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\ ,
        chain_out => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=10, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_188 * !\UART:BUART:tx_ctrl_mark_last\ * 
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Net_611\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1275\ * !\Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Net_530\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Net_1275\ * \Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }
}

controlcell: Name =\Gimbal_Encoder:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1069 ,
        control_7 => \Gimbal_Encoder:Cnt16:CounterUDB:control_7\ ,
        control_6 => \Gimbal_Encoder:Cnt16:CounterUDB:control_6\ ,
        control_5 => \Gimbal_Encoder:Cnt16:CounterUDB:control_5\ ,
        control_4 => \Gimbal_Encoder:Cnt16:CounterUDB:control_4\ ,
        control_3 => \Gimbal_Encoder:Cnt16:CounterUDB:control_3\ ,
        control_2 => \Gimbal_Encoder:Cnt16:CounterUDB:control_2\ ,
        control_1 => \Gimbal_Encoder:Cnt16:CounterUDB:control_1\ ,
        control_0 => \Gimbal_Encoder:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              \Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_1\ * 
              !\Handle_Encoder:bQuadDec:state_0\
        );
        Output = \Handle_Encoder:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_CMG:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1099 ,
        cs_addr_2 => \PWM_CMG:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_CMG:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_CMG:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_CMG:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_CMG:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_CMG:PWMUDB:status_3\ ,
        chain_in => \PWM_CMG:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Handle_Encoder:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_1069 ,
        status_3 => \Handle_Encoder:bQuadDec:error\ ,
        status_2 => \Handle_Encoder:Net_1260\ ,
        status_1 => \Handle_Encoder:Net_611\ ,
        status_0 => \Handle_Encoder:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Net_1251\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              !\Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_0\
            + \Handle_Encoder:Net_1251\ * !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:bQuadDec:quad_B_filt\ * 
              !\Handle_Encoder:bQuadDec:error\ * 
              \Handle_Encoder:bQuadDec:state_1\
            + \Handle_Encoder:Net_1251_split\
        );
        Output = \Handle_Encoder:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Handle_Encoder:bQuadDec:quad_A_delayed_0\ * 
              !\Handle_Encoder:bQuadDec:quad_A_delayed_1\ * 
              !\Handle_Encoder:bQuadDec:quad_A_delayed_2\ * 
              \Handle_Encoder:bQuadDec:quad_A_filt\
            + \Handle_Encoder:bQuadDec:quad_A_delayed_0\ * 
              \Handle_Encoder:bQuadDec:quad_A_delayed_1\ * 
              \Handle_Encoder:bQuadDec:quad_A_delayed_2\ * 
              !\Handle_Encoder:bQuadDec:quad_A_filt\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_A_delayed_1\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:bQuadDec:quad_A_delayed_0\
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_183, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_183 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_CMG:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:runmode_enable\ * \PWM_CMG:PWMUDB:tc_i\
        );
        Output = \PWM_CMG:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Net_1275\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1072
        );
        Output = \Handle_Encoder:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_CMG:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1099 ,
        cs_addr_2 => \PWM_CMG:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_CMG:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_CMG:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_CMG:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1099) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_CMG:PWMUDB:prevCompare1\ * \PWM_CMG:PWMUDB:cmp1_less\
        );
        Output = \PWM_CMG:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1036, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1099) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:runmode_enable\ * \PWM_CMG:PWMUDB:cmp1_less\
        );
        Output = Net_1036 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_CMG:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1099) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:cmp2_less\
        );
        Output = \PWM_CMG:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_CMG:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1099) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:cmp1_less\
        );
        Output = \PWM_CMG:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_CMG:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1099) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_CMG:PWMUDB:prevCompare2\ * \PWM_CMG:PWMUDB:cmp2_less\
        );
        Output = \PWM_CMG:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Handle_Encoder:Net_1260\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_89, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1099) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_CMG:PWMUDB:runmode_enable\ * \PWM_CMG:PWMUDB:cmp2_less\
        );
        Output = Net_89 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_CMG:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1099 ,
        status_3 => \PWM_CMG:PWMUDB:status_3\ ,
        status_2 => \PWM_CMG:PWMUDB:status_2\ ,
        status_1 => \PWM_CMG:PWMUDB:status_1\ ,
        status_0 => \PWM_CMG:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:status_1\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1069) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:overflow\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:prevCompare\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\EdgeDetect_2:last\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_464) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_474
        );
        Output = \EdgeDetect_2:last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Handle_Encoder:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Handle_Encoder:Cnt16:CounterUDB:overflow\ * 
              !\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \Handle_Encoder:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1069 ,
        cs_addr_2 => \Handle_Encoder:Net_1251\ ,
        cs_addr_1 => \Handle_Encoder:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \Handle_Encoder:Cnt16:CounterUDB:reload\ ,
        z0_comb => \Handle_Encoder:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \Handle_Encoder:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \Handle_Encoder:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Handle_Encoder:Cnt16:CounterUDB:status_5\ ,
        chain_in => \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \Handle_Encoder:Net_1260\ ,
        clock => Net_1069 ,
        status_6 => \Handle_Encoder:Cnt16:CounterUDB:status_6\ ,
        status_5 => \Handle_Encoder:Cnt16:CounterUDB:status_5\ ,
        status_3 => \Handle_Encoder:Cnt16:CounterUDB:status_3\ ,
        status_2 => \Handle_Encoder:Cnt16:CounterUDB:status_2\ ,
        status_1 => \Handle_Encoder:Cnt16:CounterUDB:status_1\ ,
        status_0 => \Handle_Encoder:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Enc_Int_High
        PORT MAP (
            interrupt => Net_1029 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Enc_Int_Low
        PORT MAP (
            interrupt => Net_1030 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =Rpi_Tx_Interrupt
        PORT MAP (
            interrupt => Net_189 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =Timer_Interrupt
        PORT MAP (
            interrupt => Net_135_local );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1052 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_1031 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =Gimbal_Control_Loop_Interrupt
        PORT MAP (
            interrupt => Net_1060 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =Sample_Interrupt
        PORT MAP (
            interrupt => Net_1014 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(19)] 
    interrupt: Name =Steering_Control_Loop_Interrupt
        PORT MAP (
            interrupt => Net_1077 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = gimbal_motor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => gimbal_motor(0)__PA ,
        pin_input => Net_89 ,
        pad => gimbal_motor(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = gimbal_direction(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => gimbal_direction(0)__PA ,
        pad => gimbal_direction(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = BNO_Interupt(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BNO_Interupt(0)__PA ,
        fb => Net_1031 ,
        pad => BNO_Interupt(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Handle_Encoder_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Handle_Encoder_B(0)__PA ,
        fb => Net_1073 ,
        pad => Handle_Encoder_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Handle_Encoder_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Handle_Encoder_A(0)__PA ,
        fb => Net_1072 ,
        pad => Handle_Encoder_A(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        pin_input => \I2C:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        pin_input => \I2C:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Gimbal_Encoder_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Gimbal_Encoder_A(0)__PA ,
        fb => Net_1066 ,
        pad => Gimbal_Encoder_A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Gimbal_Encoder_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Gimbal_Encoder_B(0)__PA ,
        fb => Net_1067 ,
        pad => Gimbal_Encoder_B(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Steering_Dir(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Steering_Dir(0)__PA ,
        pad => Steering_Dir(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Steering_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Steering_PWM(0)__PA ,
        pin_input => Net_311 ,
        pad => Steering_PWM(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=3]: 
Pin : Name = Rx_RPi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_RPi(0)__PA ,
        fb => Net_188 ,
        pad => Rx_RPi(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        fb => Net_474 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Tx_RPi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: REGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VOHREF
        Required Capabilities: DIGITAL, ROUTABLE, SIO
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_RPi(0)__PA ,
        pin_input => Net_183 ,
        pad => Tx_RPi(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=3]: 
Pin : Name = flywheel_motor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => flywheel_motor(0)__PA ,
        pin_input => Net_1036 ,
        pad => flywheel_motor(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_325 ,
            dclk_0 => Net_325_local ,
            dclk_glb_1 => Net_464 ,
            dclk_1 => Net_464_local ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ ,
            dclk_glb_3 => Net_1099 ,
            dclk_3 => Net_1099_local ,
            dclk_glb_4 => Net_1069 ,
            dclk_4 => Net_1069_local ,
            dclk_glb_5 => Net_135 ,
            dclk_5 => Net_135_local ,
            dclk_glb_6 => Net_202 ,
            dclk_6 => Net_202_local ,
            dclk_glb_7 => Net_293 ,
            dclk_7 => Net_293_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Gimbal_Timer:TimerHW\
        PORT MAP (
            clock => Net_135 ,
            enable => __ONE__ ,
            tc => \Gimbal_Timer:Net_51\ ,
            cmp => \Gimbal_Timer:Net_261\ ,
            irq => Net_1060 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Sample_Timer:TimerHW\
        PORT MAP (
            clock => Net_202 ,
            enable => __ONE__ ,
            tc => \Sample_Timer:Net_51\ ,
            cmp => \Sample_Timer:Net_261\ ,
            irq => Net_1014 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\Steering_Timer:TimerHW\
        PORT MAP (
            clock => Net_293 ,
            enable => __ONE__ ,
            tc => \Steering_Timer:Net_51\ ,
            cmp => \Steering_Timer:Net_261\ ,
            irq => Net_1077 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_224 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |              LED(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |     gimbal_motor(0) | In(Net_89)
     |   2 |     * |      NONE |         CMOS_OUT | gimbal_direction(0) | 
     |   3 |       |      NONE |     HI_Z_DIGITAL |     BNO_Interupt(0) | FB(Net_1031)
     |   4 |       |      NONE |      RES_PULL_UP |              SW1(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL | Handle_Encoder_B(0) | FB(Net_1073)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | Handle_Encoder_A(0) | FB(Net_1072)
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------
   1 |   2 |       |      NONE |    OPEN_DRAIN_LO |            SCL_1(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   4 |       |      NONE |    OPEN_DRAIN_LO |            SDA_1(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
     |   6 |     * |      NONE |      RES_PULL_UP | Gimbal_Encoder_A(0) | FB(Net_1066)
     |   7 |     * |      NONE |      RES_PULL_UP | Gimbal_Encoder_B(0) | FB(Net_1067)
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |             LED1(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |     Steering_Dir(0) | 
     |   4 |     * |      NONE |    RES_PULL_DOWN |     Steering_PWM(0) | In(Net_311)
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------
   3 |   3 |     * |      NONE |     HI_Z_DIGITAL |           Rx_RPi(0) | FB(Net_188)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |            Pin_1(0) | FB(Net_474)
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------
  12 |   2 |     * |      NONE |         CMOS_OUT |           Tx_RPi(0) | In(Net_183)
-----+-----+-------+-----------+------------------+---------------------+-------------------------------------------
  15 |   3 |       |      NONE |         CMOS_OUT |   flywheel_motor(0) | In(Net_1036)
--------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.191ms
Digital Placement phase: Elapsed time ==> 4s.432ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "CMG_New_r.vh2" --pcf-path "CMG_New.pco" --des-name "CMG_New" --dsf-path "CMG_New.dsf" --sdc-path "CMG_New.sdc" --lib-path "CMG_New_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.235ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.052ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in CMG_New_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.863ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.288ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 11s.152ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 11s.152ms
API generation phase: Elapsed time ==> 2s.539ms
Dependency generation phase: Elapsed time ==> 0s.025ms
Cleanup phase: Elapsed time ==> 0s.000ms
