
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 245782                       # Simulator instruction rate (inst/s)
host_mem_usage                              201488684                       # Number of bytes of host memory used
host_op_rate                                   284767                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15843.84                       # Real time elapsed on the host
host_tick_rate                               65218087                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3894124162                       # Number of instructions simulated
sim_ops                                    4511809273                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304690276                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   105                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6609685                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13219212                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     90.957174                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       145066275                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    159488546                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1638360                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    276034050                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     11802637                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     11965200                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       162563                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       366666091                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        32596253                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          120                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         623903043                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        611596489                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1583686                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          353667509                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     131723129                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     15539177                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     83709115                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   1894124161                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2193800357                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2467063399                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.889236                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.092368                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1884237842     76.38%     76.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    183413261      7.43%     83.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    103731107      4.20%     88.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     38848512      1.57%     89.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     60824874      2.47%     92.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     19644762      0.80%     92.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     21408376      0.87%     93.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     23231536      0.94%     94.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    131723129      5.34%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2467063399                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     31136484                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        1840882410                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             411591346                       # Number of loads committed
system.switch_cpus.commit.membars            17265463                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1265578168     57.69%     57.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     65556896      2.99%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     28714655      1.31%     61.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     18992360      0.87%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      7816569      0.36%     63.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     25898460      1.18%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     31167750      1.42%     65.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      4361688      0.20%     66.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     27041748      1.23%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1726496      0.08%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       107906      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    411591346     18.76%     86.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    305246315     13.91%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2193800357                       # Class of committed instruction
system.switch_cpus.commit.refs              716837661                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         256835329                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          1894124161                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2193800357                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.308229                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.308229                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1982550784                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred         54695                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    144546805                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2293378565                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        133401237                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         295092519                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1618933                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          5380                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      65284159                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           366666091                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         250241957                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2224836706                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        412042                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2003319733                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         3347214                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.147972                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    251437260                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    189465165                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.808459                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2477947635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.933195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.289703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2038335840     82.26%     82.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         49273311      1.99%     84.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         35488994      1.43%     85.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         59695013      2.41%     88.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         44138656      1.78%     89.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         24238163      0.98%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         39074269      1.58%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         20745792      0.84%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        166957597      6.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2477947635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1262                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1869482                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        359825201                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.916110                       # Inst execution rate
system.switch_cpus.iew.exec_refs            763247450                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          308322075                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       246874476                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     424933097                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     15594743                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5162                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    310770622                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2277478486                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     454925375                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2479095                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2270074332                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1168670                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      17450218                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1618933                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      19749476                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         1171                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     62748150                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        56310                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     31291433                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     13341730                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      5524274                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        56310                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       883512                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       985970                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2237308869                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2237636264                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594215                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1329442187                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.903020                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2238072533                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2469007740                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1455376521                       # number of integer regfile writes
system.switch_cpus.ipc                       0.764392                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.764392                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1286574993     56.61%     56.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     65588868      2.89%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     30455005      1.34%     60.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     18993119      0.84%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      8230315      0.36%     62.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     26735200      1.18%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     31167757      1.37%     64.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      5220535      0.23%     64.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     33442942      1.47%     66.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1726496      0.08%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       107909      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    454958852     20.02%     86.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    309351372     13.61%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2272553427                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            49965018                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.021986                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4276796      8.56%      8.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        3424007      6.85%     15.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     15.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     15.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     15.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            64      0.00%     15.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      3192277      6.39%     21.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2012198      4.03%     25.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             2      0.00%     25.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       853584      1.71%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     27.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       18217797     36.46%     64.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      17988293     36.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2005621288                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   6453315960                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1960653459                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2003562571                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2261883740                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2272553427                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     15594746                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     83678012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         8707                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        55569                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    167974302                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2477947635                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.917111                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.759075                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1714448517     69.19%     69.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    239177520      9.65%     78.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    152028231      6.14%     84.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    108163826      4.37%     89.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     98823647      3.99%     93.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     60470469      2.44%     95.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     50584828      2.04%     97.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     30332710      1.22%     99.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     23917887      0.97%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2477947635                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.917111                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      316897093                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    619712254                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    276982805                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    357649979                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     25389255                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     20233237                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    424933097                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    310770622                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      3197951464                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      179107773                       # number of misc regfile writes
system.switch_cpus.numCycles               2477948897                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       283813410                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2382319256                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       53755492                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        164789526                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      250504459                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        179159                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4253654904                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2283410685                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2495705497                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         327844651                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      300414614                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1618933                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     641701165                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        113386140                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2455528506                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1058179947                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     21249060                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         358423577                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     15594796                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    395912393                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           4612848377                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4565906155                       # The number of ROB writes
system.switch_cpus.timesIdled                      14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        327952274                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       206727785                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          171                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          171                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6838016                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6834506                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     13676034                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6834677                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6589523                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2157236                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4452279                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20172                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20172                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6589525                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      9905189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      9923718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19828907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19828907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    559595264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    562571904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1122167168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1122167168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6609697                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6609697    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6609697                       # Request fanout histogram
system.membus.reqLayer0.occupancy         18143149960                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         18333428282                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        62534282895                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6797455                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4542589                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           52                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11289099                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40561                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40561                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            52                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6797405                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     20513894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20514050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        13312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1180584576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1180597888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8993724                       # Total snoops (count)
system.tol2bus.snoopTraffic                 276126208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15831742                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.431729                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.495339                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8996894     56.83%     56.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6834677     43.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    171      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15831742                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9681761718                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14257155356                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            108420                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    422624384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         422627200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    136968064                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      136968064                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3301753                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3301775                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1070063                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1070063                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    409002677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            409005402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     132553414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           132553414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     132553414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    409002677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           541558815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2139853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   6523894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000198653766                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       122032                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       122032                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           11046527                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2019534                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3301776                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1070063                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  6603552                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2140126                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 79614                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                  273                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           282115                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           153102                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           171246                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           143845                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           204091                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           162808                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          1606517                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           301148                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           322606                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           572405                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          726119                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          462334                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          441846                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          284490                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          332338                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          356928                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           101316                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            86368                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            89785                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            82924                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            80634                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           106440                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            82940                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           121851                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           178145                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           397681                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          169181                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          148142                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          155885                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           95160                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          116378                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          127000                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.08                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.30                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                145311657767                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               32619690000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           267635495267                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    22273.61                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               41023.61                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 4132157                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1159241                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                63.34                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               54.17                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              6603552                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2140126                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3155740                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3152926                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 107677                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 107591                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 87794                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 90491                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                120839                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                121670                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                122227                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                122179                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                122244                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                122318                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                122302                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                122496                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                122792                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                122870                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                122819                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                123678                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                123383                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                122120                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                122050                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                122045                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  3484                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    33                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      3372358                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   164.418852                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   142.729213                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   135.991647                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       174814      5.18%      5.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      2742174     81.31%     86.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       251339      7.45%     93.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        77337      2.29%     96.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        36978      1.10%     97.34% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        22612      0.67%     98.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        15790      0.47%     98.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        12119      0.36%     98.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        39195      1.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      3372358                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       122032                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     53.460764                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    50.812446                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    16.784113                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-7              3      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            89      0.07%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23         1608      1.32%      1.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         7229      5.92%      7.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39        15697     12.86%     20.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47        22002     18.03%     38.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        23226     19.03%     57.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        19910     16.32%     73.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71        14269     11.69%     85.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         8718      7.14%     92.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         5000      4.10%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         2420      1.98%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         1141      0.94%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          444      0.36%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119          167      0.14%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           64      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135           29      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       122032                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       122032                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.534991                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.506781                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.985711                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           31607     25.90%     25.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            2433      1.99%     27.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           82430     67.55%     95.44% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            2418      1.98%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            3008      2.46%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              81      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              51      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       122032                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             417532032                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                5095296                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              136949120                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              422627328                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           136968064                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      404.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      132.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   409.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   132.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.19                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.16                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.04                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033304627499                       # Total gap between requests
system.mem_ctrls0.avgGap                    236354.68                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    417529216                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    136949120                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2725.236831401428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 404071732.112699747086                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 132535080.203129947186                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      6603508                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2140126                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1595630                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 267633899637                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24137007598504                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     36264.32                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40529.05                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  11278311.46                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   61.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         14660283540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          7792098930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        24983331240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        7243125840                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    436023106830                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     29611521600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      601881113100                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       582.481739                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  73253075830                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 925547534446                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          9418431120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          5005999680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        21597571800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        3926786760                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    440145860400                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     26139834240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      587802129120                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       568.856538                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  64148352510                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 934652257766                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    423409920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         423413760                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    139158144                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      139158144                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3307890                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3307920                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1087173                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1087173                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    409762894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            409766610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     134672905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           134672905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     134672905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    409762894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           544439515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2174155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   6544792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000155115630                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       123912                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       123912                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           11100033                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2051991                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3307921                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1087173                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  6615842                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2174346                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 70990                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                  191                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           240990                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           146435                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           180578                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           171273                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           176388                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           158027                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          1620137                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           277764                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           285249                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           591725                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          736836                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          539184                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          421555                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          284526                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          326042                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          388143                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            90044                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            81655                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           111772                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           108807                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           139070                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           107448                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           102055                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            82632                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           142806                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           387246                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          184786                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          148876                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          120252                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          110962                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           95336                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          160381                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.07                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.29                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                144602473286                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               32724260000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           267318448286                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22094.08                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40844.08                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4171761                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1169361                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                63.74                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               53.78                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              6615842                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2174346                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3178948                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3176273                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  94819                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  94737                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     37                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     35                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 89678                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 92422                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                122683                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                123523                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                124133                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                124057                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                124134                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                124232                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                124227                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                124414                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                124799                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                124840                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                124705                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                125617                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                125286                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                123990                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                123926                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                123920                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  3506                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    44                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      3377847                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   165.197886                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   143.244691                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   136.064765                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       178055      5.27%      5.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      2726550     80.72%     85.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       263367      7.80%     93.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        81255      2.41%     96.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        38726      1.15%     97.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        23349      0.69%     98.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        16127      0.48%     98.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        12115      0.36%     98.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        38303      1.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      3377847                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       123912                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     52.818145                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    50.222787                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    16.490849                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15           112      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23         1717      1.39%      1.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         7660      6.18%      7.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39        16435     13.26%     20.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        23015     18.57%     39.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        23822     19.22%     58.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        19867     16.03%     74.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71        14240     11.49%     86.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         8624      6.96%     93.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         4612      3.72%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         2242      1.81%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          974      0.79%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          362      0.29%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119          143      0.12%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           58      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135           18      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       123912                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       123912                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.545742                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.517591                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.985038                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           31574     25.48%     25.48% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            2488      2.01%     27.49% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           84055     67.83%     95.32% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            2457      1.98%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            3185      2.57%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              95      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              54      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       123912                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             418870528                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                4543360                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              139144192                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              423413888                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           139158144                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      405.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      134.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   409.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   134.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.22                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.17                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.05                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033304630418                       # Total gap between requests
system.mem_ctrls1.avgGap                    235104.10                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    418866688                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    139144192                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3716.232042820129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 405366095.733213961124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 134659402.313207358122                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      6615782                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2174346                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2383336                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 267316064950                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24137248511246                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     39722.27                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40405.82                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  11100923.46                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   61.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         14646489060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          7784770785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        25513076400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        7050366900                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    436481477460                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     29225335200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      602269160925                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       582.857280                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  72273651367                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 926526958909                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          9471409920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          5034158580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        21217152600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        4298581260                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    439225173600                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     26915150400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      587729271480                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       568.786029                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  66159959444                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 932640650832                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       228320                       # number of demand (read+write) hits
system.l2.demand_hits::total                   228320                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       228320                       # number of overall hits
system.l2.overall_hits::total                  228320                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           52                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      6609646                       # number of demand (read+write) misses
system.l2.demand_misses::total                6609698                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           52                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      6609646                       # number of overall misses
system.l2.overall_misses::total               6609698                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4704177                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 608099210079                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     608103914256                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4704177                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 608099210079                       # number of overall miss cycles
system.l2.overall_miss_latency::total    608103914256                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      6837966                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6838018                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      6837966                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6838018                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.966610                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.966610                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.966610                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.966610                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90464.942308                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 92001.781953                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92001.769862                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90464.942308                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 92001.781953                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92001.769862                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2157236                       # number of writebacks
system.l2.writebacks::total                   2157236                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      6609645                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6609697                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      6609645                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6609697                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4259960                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 551610098612                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 551614358572                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4259960                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 551610098612                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 551614358572                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.966610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.966610                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.966610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.966610                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 81922.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 83455.329085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83455.317025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 81922.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 83455.329085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83455.317025                       # average overall mshr miss latency
system.l2.replacements                        8993724                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2385353                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2385353                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2385353                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2385353                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           52                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               52                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           52                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           52                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4450468                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4450468                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        20389                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20389                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        20172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20172                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1982275386                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1982275386                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        40561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.497325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.497325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98268.658834                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98268.658834                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        20172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1809849696                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1809849696                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.497325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.497325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89720.885187                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89720.885187                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4704177                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4704177                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90464.942308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90464.942308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           52                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           52                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4259960                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4259960                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 81922.307692                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81922.307692                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       207931                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            207931                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      6589474                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6589474                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 606116934693                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 606116934693                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6797405                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6797405                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.969410                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.969410                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91982.597502                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91982.597502                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      6589473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6589473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 549800248916                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 549800248916                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.969410                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.969410                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 83436.148675                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83436.148675                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                     9225522                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8993852                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.025759                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.786543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    92.212251                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.279582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.720408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 227807532                       # Number of tag accesses
system.l2.tags.data_accesses                227807532                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695309724                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304690276                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204393                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    250241885                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2250446278                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204393                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    250241885                       # number of overall hits
system.cpu.icache.overall_hits::total      2250446278                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          865                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           71                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            936                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          865                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           71                       # number of overall misses
system.cpu.icache.overall_misses::total           936                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6131985                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6131985                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6131985                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6131985                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    250241956                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2250447214                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    250241956                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2250447214                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 86365.985915                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6551.266026                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 86365.985915                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6551.266026                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          179                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          293                       # number of writebacks
system.cpu.icache.writebacks::total               293                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           19                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           52                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           52                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4770480                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4770480                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4770480                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4770480                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        91740                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        91740                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        91740                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        91740                       # average overall mshr miss latency
system.cpu.icache.replacements                    293                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204393                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    250241885                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2250446278                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          865                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           71                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           936                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6131985                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6131985                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    250241956                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2250447214                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 86365.985915                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6551.266026                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           52                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4770480                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4770480                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        91740                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        91740                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.943785                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2250447195                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               917                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2454140.888768                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   597.820213                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    26.123572                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958045                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.041865                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       87767442263                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      87767442263                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    718235994                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    614514199                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1332750193                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    718235994                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    614514199                       # number of overall hits
system.cpu.dcache.overall_hits::total      1332750193                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7282369                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     24262831                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       31545200                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7282369                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     24262831                       # number of overall misses
system.cpu.dcache.overall_misses::total      31545200                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2231802904610                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2231802904610                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2231802904610                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2231802904610                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725518363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    638777030                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1364295393                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725518363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    638777030                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1364295393                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.037983                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023122                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.037983                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023122                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 91984.439269                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70749.366135                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 91984.439269                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70749.366135                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       213200                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5173                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1181                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              39                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   180.524979                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   132.641026                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5215039                       # number of writebacks
system.cpu.dcache.writebacks::total           5215039                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     17424942                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     17424942                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     17424942                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     17424942                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6837889                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6837889                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6837889                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6837889                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 618905003637                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 618905003637                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 618905003637                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 618905003637                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010705                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005012                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010705                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005012                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 90511.121727                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90511.121727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 90511.121727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90511.121727                       # average overall mshr miss latency
system.cpu.dcache.replacements               14120176                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    411987411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    324941489                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       736928900                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6833275                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     24128298                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      30961573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2220153145254                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2220153145254                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    418820686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    349069787                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    767890473                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016316                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.069122                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040320                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 92014.494568                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71706.729670                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     17330969                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     17330969                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6797329                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6797329                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 616692357018                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 616692357018                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.019473                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008852                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 90725.689020                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90725.689020                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306248583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    289572710                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      595821293                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       449094                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       134533                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       583627                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11649759356                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11649759356                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    289707243                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    596404920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001464                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000464                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 86594.065070                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19960.967118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        93973                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        93973                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        40560                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40560                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2212646619                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2212646619                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000140                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 54552.431435                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54552.431435                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027675                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     15539067                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     31566742                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          166                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          265                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     13244337                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     13244337                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     15539233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     31567007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 79785.162651                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 49978.630189                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data           89                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           89                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           77                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           77                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      4786743                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4786743                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 62165.493506                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62165.493506                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027774                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     15539072                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     31566846                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027774                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     15539072                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     31566846                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1410004213                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14120432                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.855600                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   142.497948                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   113.501371                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.556633                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.443365                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       45691856304                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      45691856304                       # Number of data accesses

---------- End Simulation Statistics   ----------
