

================================================================
== Vitis HLS Report for 'exp_28_10_s'
================================================================
* Date:           Mon Dec 20 18:45:09 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.754 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  48.000 ns|  48.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %x" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:287]   --->   Operation 14 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %x_read, i32 18, i32 22"   --->   Operation 15 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln640 = trunc i28 %x_read"   --->   Operation 16 'trunc' 'trunc_ln640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %trunc_ln640, i5 0"   --->   Operation 17 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %x_read, i32 27" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:287]   --->   Operation 18 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %x_read, i32 22"   --->   Operation 19 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%overf = xor i1 %tmp, i1 %tmp_3"   --->   Operation 20 'xor' 'overf' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %x_read, i32 23"   --->   Operation 21 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%xor_ln222_2 = xor i1 %tmp, i1 %tmp_4"   --->   Operation 22 'xor' 'xor_ln222_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %x_read, i32 24"   --->   Operation 23 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%xor_ln222_3 = xor i1 %tmp, i1 %tmp_5"   --->   Operation 24 'xor' 'xor_ln222_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %x_read, i32 25"   --->   Operation 25 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%xor_ln222_4 = xor i1 %tmp, i1 %tmp_6"   --->   Operation 26 'xor' 'xor_ln222_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %x_read, i32 26"   --->   Operation 27 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%xor_ln222 = xor i1 %tmp, i1 %tmp_7"   --->   Operation 28 'xor' 'xor_ln222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.63ns)   --->   "%icmp_ln1551 = icmp_eq  i5 %p_Result_2, i5 15"   --->   Operation 29 'icmp' 'icmp_ln1551' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.75ns)   --->   "%icmp_ln1549 = icmp_ugt  i23 %p_Result_3, i23 7905299"   --->   Operation 30 'icmp' 'icmp_ln1549' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%and_ln300 = and i1 %icmp_ln1551, i1 %icmp_ln1549" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 31 'and' 'and_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i7 @_ssdm_op_PartSelect.i7.i28.i32.i32, i28 %x_read, i32 15, i32 21"   --->   Operation 32 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i28.i32.i32, i28 %x_read, i32 7, i32 14"   --->   Operation 33 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i5 @_ssdm_op_PartSelect.i5.i28.i32.i32, i28 %x_read, i32 2, i32 6"   --->   Operation 34 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln640_1 = trunc i28 %x_read"   --->   Operation 35 'trunc' 'trunc_ln640_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln640_1, i1 0"   --->   Operation 36 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i3 %tmp_18"   --->   Operation 37 'zext' 'zext_ln573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%f_x_msb_4_h_table_V_addr = getelementptr i6 %f_x_msb_4_h_table_V, i64 0, i64 %zext_ln573" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:333]   --->   Operation 38 'getelementptr' 'f_x_msb_4_h_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (0.66ns)   --->   "%f_x_msb_4_h_V = load i3 %f_x_msb_4_h_table_V_addr" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:333]   --->   Operation 39 'load' 'f_x_msb_4_h_V' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%f_x_msb_4_l_table_V_addr = getelementptr i7 %f_x_msb_4_l_table_V, i64 0, i64 %zext_ln573" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:334]   --->   Operation 40 'getelementptr' 'f_x_msb_4_l_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (0.66ns)   --->   "%f_x_msb_4_l_V = load i3 %f_x_msb_4_l_table_V_addr" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:334]   --->   Operation 41 'load' 'f_x_msb_4_l_V' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln573_1 = zext i5 %tmp_17"   --->   Operation 42 'zext' 'zext_ln573_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%f_x_msb_3_table_V_addr = getelementptr i32 %f_x_msb_3_table_V, i64 0, i64 %zext_ln573_1" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 43 'getelementptr' 'f_x_msb_3_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.69ns)   --->   "%f_x_msb_3_V = load i5 %f_x_msb_3_table_V_addr" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 44 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_1)   --->   "%or_ln300 = or i1 %overf, i1 %xor_ln222_3" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 45 'or' 'or_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln300_1 = or i1 %or_ln300, i1 %xor_ln222_2" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 46 'or' 'or_ln300_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln300_3)   --->   "%or_ln300_2 = or i1 %xor_ln222, i1 %and_ln300" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 47 'or' 'or_ln300_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln300_3 = or i1 %or_ln300_2, i1 %xor_ln222_4" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 48 'or' 'or_ln300_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 49 [1/2] (0.66ns)   --->   "%f_x_msb_4_h_V = load i3 %f_x_msb_4_h_table_V_addr" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:333]   --->   Operation 49 'load' 'f_x_msb_4_h_V' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 8> <ROM>
ST_2 : Operation 50 [1/2] (0.66ns)   --->   "%f_x_msb_4_l_V = load i3 %f_x_msb_4_l_table_V_addr" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:334]   --->   Operation 50 'load' 'f_x_msb_4_l_V' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_2 : Operation 51 [1/2] (0.69ns)   --->   "%f_x_msb_3_V = load i5 %f_x_msb_3_table_V_addr" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 51 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_5 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i2.i15.i6.i12.i7, i2 %trunc_ln640_1, i15 0, i6 %f_x_msb_4_h_V, i12 0, i7 %f_x_msb_4_l_V"   --->   Operation 52 'bitconcatenate' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i44 @_ssdm_op_BitConcatenate.i44.i5.i7.i32, i5 %tmp_17, i7 0, i32 %f_x_msb_3_V"   --->   Operation 53 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1169 = zext i44 %p_Result_6"   --->   Operation 54 'zext' 'zext_ln1169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i42 %p_Result_5"   --->   Operation 55 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.27ns)   --->   "%r_V_5 = mul i86 %zext_ln1169, i86 %zext_ln1171"   --->   Operation 56 'mul' 'r_V_5' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.27>
ST_4 : Operation 57 [1/2] (2.27ns)   --->   "%r_V_5 = mul i86 %zext_ln1169, i86 %zext_ln1171"   --->   Operation 57 'mul' 'r_V_5' <Predicate = true> <Delay = 2.27> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i86.i32.i32, i86 %r_V_5, i32 55, i32 85"   --->   Operation 58 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln573_2 = zext i8 %tmp_16"   --->   Operation 59 'zext' 'zext_ln573_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_V_addr = getelementptr i46 %f_x_msb_2_table_V, i64 0, i64 %zext_ln573_2" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 60 'getelementptr' 'f_x_msb_2_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (1.20ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 61 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 46> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 1.92>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1245 = zext i31 %trunc_ln"   --->   Operation 62 'zext' 'zext_ln1245' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i5.i7.i32.i3, i5 %tmp_17, i7 0, i32 %f_x_msb_3_V, i3 0"   --->   Operation 63 'bitconcatenate' 'rhs_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1245_1 = zext i47 %rhs_1"   --->   Operation 64 'zext' 'zext_ln1245_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i42 %p_Result_5"   --->   Operation 65 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.96ns)   --->   "%add_ln712 = add i43 %zext_ln712, i43 %zext_ln1245"   --->   Operation 66 'add' 'add_ln712' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i43 %add_ln712"   --->   Operation 67 'zext' 'zext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.95ns)   --->   "%exp_x_msb_3_4_lsb_m_1_V = add i48 %zext_ln712_1, i48 %zext_ln1245_1"   --->   Operation 68 'add' 'exp_x_msb_3_4_lsb_m_1_V' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/2] (1.20ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 69 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 46> <Depth = 256> <ROM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_7 = partselect i5 @_ssdm_op_PartSelect.i5.i46.i32.i32, i46 %f_x_msb_2_V, i32 41, i32 45"   --->   Operation 70 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln712_2 = zext i5 %p_Result_7"   --->   Operation 71 'zext' 'zext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln712_4 = zext i8 %tmp_16"   --->   Operation 72 'zext' 'zext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.70ns)   --->   "%ret_V_3 = add i9 %zext_ln712_4, i9 %zext_ln712_2"   --->   Operation 73 'add' 'ret_V_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln640_2 = trunc i46 %f_x_msb_2_V"   --->   Operation 74 'trunc' 'trunc_ln640_2' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.75>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i9.i41, i9 %ret_V_3, i41 %trunc_ln640_2"   --->   Operation 75 'bitconcatenate' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1169_1 = zext i50 %p_Result_8"   --->   Operation 76 'zext' 'zext_ln1169_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i48 %exp_x_msb_3_4_lsb_m_1_V"   --->   Operation 77 'zext' 'zext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [3/3] (2.75ns)   --->   "%r_V_6 = mul i98 %zext_ln1169_1, i98 %zext_ln1171_1"   --->   Operation 78 'mul' 'r_V_6' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.75>
ST_7 : Operation 79 [2/3] (2.75ns)   --->   "%r_V_6 = mul i98 %zext_ln1169_1, i98 %zext_ln1171_1"   --->   Operation 79 'mul' 'r_V_6' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.75>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp, i7 %p_Result_s"   --->   Operation 80 'bitconcatenate' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/3] (2.75ns)   --->   "%r_V_6 = mul i98 %zext_ln1169_1, i98 %zext_ln1171_1"   --->   Operation 81 'mul' 'r_V_6' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln1245_1 = partselect i46 @_ssdm_op_PartSelect.i46.i98.i32.i32, i98 %r_V_6, i32 52, i32 97"   --->   Operation 82 'partselect' 'trunc_ln1245_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln573_3 = zext i8 %p_Result_4"   --->   Operation 83 'zext' 'zext_ln573_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_addr = getelementptr i50 %exp_x_msb_1_table_V, i64 0, i64 %zext_ln573_3" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 84 'getelementptr' 'exp_x_msb_1_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [2/2] (1.20ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 85 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 9 <SV = 8> <Delay = 1.20>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1245_2 = zext i46 %trunc_ln1245_1"   --->   Operation 86 'zext' 'zext_ln1245_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%rhs_3 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i9.i41.i6, i9 %ret_V_3, i41 %trunc_ln640_2, i6 0"   --->   Operation 87 'bitconcatenate' 'rhs_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_4 = add i56 %rhs_3, i56 %zext_ln1245_2"   --->   Operation 88 'add' 'ret_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1245_3 = zext i48 %exp_x_msb_3_4_lsb_m_1_V"   --->   Operation 89 'zext' 'zext_ln1245_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%ret_V = add i56 %ret_V_4, i56 %zext_ln1245_3"   --->   Operation 90 'add' 'ret_V' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%exp_x_msb_2_3_4_lsb_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i56.i32.i32, i56 %ret_V, i32 6, i32 55"   --->   Operation 91 'partselect' 'exp_x_msb_2_3_4_lsb_m_1_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/2] (1.20ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 92 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 10 <SV = 9> <Delay = 2.75>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1169_2 = zext i50 %exp_x_msb_1_V"   --->   Operation 93 'zext' 'zext_ln1169_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1171_2 = zext i50 %exp_x_msb_2_3_4_lsb_m_1_V"   --->   Operation 94 'zext' 'zext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [3/3] (2.75ns)   --->   "%r_V = mul i100 %zext_ln1171_2, i100 %zext_ln1169_2"   --->   Operation 95 'mul' 'r_V' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.75>
ST_11 : Operation 96 [2/3] (2.75ns)   --->   "%r_V = mul i100 %zext_ln1171_2, i100 %zext_ln1169_2"   --->   Operation 96 'mul' 'r_V' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.75>
ST_12 : Operation 97 [1/3] (2.75ns)   --->   "%r_V = mul i100 %zext_ln1171_2, i100 %zext_ln1169_2"   --->   Operation 97 'mul' 'r_V' <Predicate = true> <Delay = 2.75> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln712_2 = partselect i48 @_ssdm_op_PartSelect.i48.i100.i32.i32, i100 %r_V, i32 52, i32 99"   --->   Operation 98 'partselect' 'trunc_ln712_2' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.15>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_20" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:39]   --->   Operation 99 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln288 = xor i1 %tmp, i1 1" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:288]   --->   Operation 100 'xor' 'xor_ln288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%select_ln640 = select i1 %xor_ln288, i46 70368744177663, i46 0"   --->   Operation 101 'select' 'select_ln640' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln712_3 = zext i48 %trunc_ln712_2"   --->   Operation 102 'zext' 'zext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.95ns)   --->   "%y_l_V = add i50 %exp_x_msb_1_V, i50 %zext_ln712_3"   --->   Operation 103 'add' 'y_l_V' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%y_V = partselect i46 @_ssdm_op_PartSelect.i46.i50.i32.i32, i50 %y_l_V, i32 4, i32 49"   --->   Operation 104 'partselect' 'y_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%or_ln300_4 = or i1 %or_ln300_3, i1 %or_ln300_1" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 105 'or' 'or_ln300_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.27ns) (out node of the LUT)   --->   "%y_V_2 = select i1 %or_ln300_4, i46 %select_ln640, i46 %y_V" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300]   --->   Operation 106 'select' 'y_V_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i2 @_ssdm_op_PartSelect.i2.i46.i32.i32, i46 %y_V_2, i32 44, i32 45" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 107 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.34ns)   --->   "%overf_1 = icmp_ne  i2 %tmp_11, i2 0" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 108 'icmp' 'overf_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%p_Result_s_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %y_V_2, i32 43"   --->   Operation 109 'bitselect' 'p_Result_s_93' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i46.i32, i46 %y_V_2, i32 42"   --->   Operation 110 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%or_ln533 = or i1 %overf_1, i1 %p_Result_1" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 111 'or' 'or_ln533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%or_ln533_1 = or i1 %or_ln533, i1 %p_Result_s_93" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 112 'or' 'or_ln533_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i3 @_ssdm_op_PartSelect.i3.i46.i32.i32, i46 %y_V_2, i32 39, i32 41" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 113 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.49ns)   --->   "%icmp_ln533 = icmp_ne  i3 %tmp_14, i3 0" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 114 'icmp' 'icmp_ln533' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%or_ln533_2 = or i1 %icmp_ln533, i1 %or_ln533_1" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 115 'or' 'or_ln533_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i7 @_ssdm_op_PartSelect.i7.i46.i32.i32, i46 %y_V_2, i32 32, i32 38" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 116 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.59ns)   --->   "%icmp_ln533_1 = icmp_ne  i7 %tmp_15, i7 0" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 117 'icmp' 'icmp_ln533_1' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%overf_2 = or i1 %icmp_ln533_1, i1 %or_ln533_2" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 118 'or' 'overf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%tmp_s = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %y_V_2, i32 5, i32 32"   --->   Operation 119 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln536 = select i1 %overf_2, i28 134217727, i28 %tmp_s" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:536]   --->   Operation 120 'select' 'select_ln536' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln953 = ret i28 %select_ln536" [C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:953]   --->   Operation 121 'ret' 'ret_ln953' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.878ns
The critical path consists of the following:
	wire read operation ('x_read', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:287) on port 'x' (C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:287) [8]  (0 ns)
	'icmp' operation ('icmp_ln1549') [24]  (0.756 ns)
	'and' operation ('and_ln300', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300) [25]  (0 ns)
	'or' operation ('or_ln300_2', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300) [86]  (0 ns)
	'or' operation ('or_ln300_3', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300) [87]  (0.122 ns)

 <State 2>: 0.699ns
The critical path consists of the following:
	'load' operation ('f_x_msb_3.V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:369) on array 'f_x_msb_3_table_V' [42]  (0.699 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'mul' operation ('r.V') [46]  (2.27 ns)

 <State 4>: 2.27ns
The critical path consists of the following:
	'mul' operation ('r.V') [46]  (2.27 ns)

 <State 5>: 1.92ns
The critical path consists of the following:
	'add' operation ('add_ln712') [52]  (0.962 ns)
	'add' operation ('exp_x_msb_3_4_lsb_m_1.V') [54]  (0.959 ns)

 <State 6>: 2.75ns
The critical path consists of the following:
	'mul' operation ('r.V') [66]  (2.75 ns)

 <State 7>: 2.75ns
The critical path consists of the following:
	'mul' operation ('r.V') [66]  (2.75 ns)

 <State 8>: 2.75ns
The critical path consists of the following:
	'mul' operation ('r.V') [66]  (2.75 ns)

 <State 9>: 1.2ns
The critical path consists of the following:
	'load' operation ('exp_x_msb_1.V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:523) on array 'exp_x_msb_1_table_V' [76]  (1.2 ns)

 <State 10>: 2.75ns
The critical path consists of the following:
	'mul' operation ('r.V') [79]  (2.75 ns)

 <State 11>: 2.75ns
The critical path consists of the following:
	'mul' operation ('r.V') [79]  (2.75 ns)

 <State 12>: 2.75ns
The critical path consists of the following:
	'mul' operation ('r.V') [79]  (2.75 ns)

 <State 13>: 2.16ns
The critical path consists of the following:
	'add' operation ('y_l.V') [82]  (0.957 ns)
	'select' operation ('y.V', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:300) [89]  (0.278 ns)
	'icmp' operation ('icmp_ln533_1', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533) [100]  (0.6 ns)
	'or' operation ('overf', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:533) [101]  (0 ns)
	'select' operation ('select_ln536', C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_exp_apfixed.h:536) [103]  (0.324 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
