# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../vis_bounding_box.srcs/sources_1/ip/bounding_box_0/src/bounding_box.v" \
"../../../../vis_bounding_box.srcs/sources_1/ip/bounding_box_0/sim/bounding_box_0.v" \
"../../../../vis_bounding_box.srcs/sim_1/imports/tb_hdmi_HD/hdmi_in_HD.v" \
"../../../../vis_bounding_box.srcs/sim_1/imports/tb_hdmi_HD/hdmi_out_HD.v" \
"../../../../vis_bounding_box.srcs/sources_1/new/vis_bounding_box.v" \
"../../../../vis_bounding_box.srcs/sim_1/imports/tb_hdmi_HD/tb_hdmi_HD.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
