{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623944484508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623944484520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 17 16:41:24 2021 " "Processing started: Thu Jun 17 16:41:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623944484520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623944484520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TimerDemo -c TimerDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off TimerDemo -c TimerDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623944484520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623944485190 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623944485190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer_FSM-Behavioral " "Found design unit 1: Timer_FSM-Behavioral" {  } { { "Timer_FSM.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/Timer_FSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623944495631 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer_FSM " "Found entity 1: Timer_FSM" {  } { { "Timer_FSM.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/Timer_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623944495631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623944495631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/timerdemo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/timerdemo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TimerDemo " "Found entity 1: TimerDemo" {  } { { "output_files/TimerDemo.bdf" "" { Schematic "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/output_files/TimerDemo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623944495631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623944495631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TimerDemo " "Elaborating entity \"TimerDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623944495662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer_FSM Timer_FSM:inst " "Elaborating entity \"Timer_FSM\" for hierarchy \"Timer_FSM:inst\"" {  } { { "output_files/TimerDemo.bdf" "inst" { Schematic "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/output_files/TimerDemo.bdf" { { 248 448 648 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623944495677 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "time_exp Timer_FSM.vhd(11) " "VHDL Signal Declaration warning at Timer_FSM.vhd(11): used implicit default value for signal \"time_exp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Timer_FSM.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/Timer_FSM.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623944495677 "|TimerDemo|Timer_FSM:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "time_cycle Timer_FSM.vhd(17) " "VHDL Signal Declaration warning at Timer_FSM.vhd(17): used explicit default value for signal \"time_cycle\" because signal was never assigned a value" {  } { { "Timer_FSM.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/Timer_FSM.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623944495677 "|TimerDemo|Timer_FSM:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_cntZero Timer_FSM.vhd(18) " "Verilog HDL or VHDL warning at Timer_FSM.vhd(18): object \"s_cntZero\" assigned a value but never read" {  } { { "Timer_FSM.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/Timer_FSM.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623944495677 "|TimerDemo|Timer_FSM:inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "output_files/TimerDemo.bdf" "" { Schematic "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/output_files/TimerDemo.bdf" { { 272 648 824 288 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623944496023 "|TimerDemo|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623944496023 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623944496201 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623944496201 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "output_files/TimerDemo.bdf" "" { Schematic "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/output_files/TimerDemo.bdf" { { 336 280 448 352 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623944496261 "|TimerDemo|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "output_files/TimerDemo.bdf" "" { Schematic "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/output_files/TimerDemo.bdf" { { 336 280 448 352 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623944496261 "|TimerDemo|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "output_files/TimerDemo.bdf" "" { Schematic "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/output_files/TimerDemo.bdf" { { 336 280 448 352 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623944496261 "|TimerDemo|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "output_files/TimerDemo.bdf" "" { Schematic "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/output_files/TimerDemo.bdf" { { 336 280 448 352 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623944496261 "|TimerDemo|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "output_files/TimerDemo.bdf" "" { Schematic "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/output_files/TimerDemo.bdf" { { 336 280 448 352 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623944496261 "|TimerDemo|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "output_files/TimerDemo.bdf" "" { Schematic "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/output_files/TimerDemo.bdf" { { 336 280 448 352 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623944496261 "|TimerDemo|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "output_files/TimerDemo.bdf" "" { Schematic "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/output_files/TimerDemo.bdf" { { 336 280 448 352 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623944496261 "|TimerDemo|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "output_files/TimerDemo.bdf" "" { Schematic "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer_Block/output_files/TimerDemo.bdf" { { 288 280 448 304 "CLOCK_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623944496261 "|TimerDemo|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623944496261 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623944496261 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623944496261 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623944496261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623944496291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 17 16:41:36 2021 " "Processing ended: Thu Jun 17 16:41:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623944496291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623944496291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623944496291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623944496291 ""}
