<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2026.01.22.18:04:41"
 outputDirectory="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE115F29C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AXIL_MASTER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_AXIL_MASTER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="axil_master" kind="axi4" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="trustzoneAware" value="true" />
   <property name="maximumOutstandingReads" value="1" />
   <property name="maximumOutstandingWrites" value="1" />
   <property name="maximumOutstandingTransactions" value="1" />
   <property name="readIssuingCapability" value="16" />
   <property name="writeIssuingCapability" value="16" />
   <property name="combinedIssuingCapability" value="16" />
   <port name="axil_master_awid" direction="output" role="awid" width="8" />
   <port name="axil_master_awaddr" direction="output" role="awaddr" width="32" />
   <port name="axil_master_awlen" direction="output" role="awlen" width="8" />
   <port name="axil_master_awsize" direction="output" role="awsize" width="3" />
   <port
       name="axil_master_awburst"
       direction="output"
       role="awburst"
       width="2" />
   <port name="axil_master_awlock" direction="output" role="awlock" width="1" />
   <port
       name="axil_master_awcache"
       direction="output"
       role="awcache"
       width="4" />
   <port name="axil_master_awprot" direction="output" role="awprot" width="3" />
   <port name="axil_master_awqos" direction="output" role="awqos" width="4" />
   <port
       name="axil_master_awregion"
       direction="output"
       role="awregion"
       width="4" />
   <port
       name="axil_master_awvalid"
       direction="output"
       role="awvalid"
       width="1" />
   <port name="axil_master_awready" direction="input" role="awready" width="1" />
   <port name="axil_master_wdata" direction="output" role="wdata" width="32" />
   <port name="axil_master_wstrb" direction="output" role="wstrb" width="4" />
   <port name="axil_master_wlast" direction="output" role="wlast" width="1" />
   <port name="axil_master_wvalid" direction="output" role="wvalid" width="1" />
   <port name="axil_master_wready" direction="input" role="wready" width="1" />
   <port name="axil_master_bid" direction="input" role="bid" width="8" />
   <port name="axil_master_bresp" direction="input" role="bresp" width="2" />
   <port name="axil_master_bvalid" direction="input" role="bvalid" width="1" />
   <port name="axil_master_bready" direction="output" role="bready" width="1" />
   <port name="axil_master_arid" direction="output" role="arid" width="8" />
   <port name="axil_master_araddr" direction="output" role="araddr" width="32" />
   <port name="axil_master_arlen" direction="output" role="arlen" width="8" />
   <port name="axil_master_arsize" direction="output" role="arsize" width="3" />
   <port
       name="axil_master_arburst"
       direction="output"
       role="arburst"
       width="2" />
   <port name="axil_master_arlock" direction="output" role="arlock" width="1" />
   <port
       name="axil_master_arcache"
       direction="output"
       role="arcache"
       width="4" />
   <port name="axil_master_arprot" direction="output" role="arprot" width="3" />
   <port name="axil_master_arqos" direction="output" role="arqos" width="4" />
   <port
       name="axil_master_arregion"
       direction="output"
       role="arregion"
       width="4" />
   <port
       name="axil_master_arvalid"
       direction="output"
       role="arvalid"
       width="1" />
   <port name="axil_master_arready" direction="input" role="arready" width="1" />
   <port name="axil_master_rid" direction="input" role="rid" width="8" />
   <port name="axil_master_rdata" direction="input" role="rdata" width="32" />
   <port name="axil_master_rresp" direction="input" role="rresp" width="2" />
   <port name="axil_master_rlast" direction="input" role="rlast" width="1" />
   <port name="axil_master_rvalid" direction="input" role="rvalid" width="1" />
   <port name="axil_master_rready" direction="output" role="rready" width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="jtag_axi_sys:1.0:AUTO_AXIL_MASTER_ADDRESS_MAP=,AUTO_AXIL_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1769076276,AUTO_UNIQUE_ID=(altera_axi_bridge:18.0:ADDR_WIDTH=32,AXI_VERSION=AXI4,BURST_LENGTH_WIDTH=8,COMBINED_ACCEPTANCE_CAPABILITY=16,COMBINED_ISSUING_CAPABILITY=16,DATA_WIDTH=32,LOCK_WIDTH=1,M0_ID_WIDTH=8,READ_ACCEPTANCE_CAPABILITY=16,READ_ADDR_USER_WIDTH=1,READ_DATA_REORDERING_DEPTH=1,READ_DATA_USER_WIDTH=1,READ_ISSUING_CAPABILITY=16,S0_ID_WIDTH=8,USE_M0_ARBURST=1,USE_M0_ARCACHE=1,USE_M0_ARID=1,USE_M0_ARLEN=1,USE_M0_ARLOCK=1,USE_M0_ARQOS=1,USE_M0_ARREGION=1,USE_M0_ARSIZE=1,USE_M0_ARUSER=0,USE_M0_AWBURST=1,USE_M0_AWCACHE=1,USE_M0_AWID=1,USE_M0_AWLEN=1,USE_M0_AWLOCK=1,USE_M0_AWQOS=1,USE_M0_AWREGION=1,USE_M0_AWSIZE=1,USE_M0_AWUSER=0,USE_M0_BID=1,USE_M0_BRESP=1,USE_M0_BUSER=0,USE_M0_RID=1,USE_M0_RLAST=1,USE_M0_RRESP=1,USE_M0_RUSER=0,USE_M0_WSTRB=1,USE_M0_WUSER=0,USE_PIPELINE=1,USE_S0_ARCACHE=1,USE_S0_ARLOCK=1,USE_S0_ARPROT=1,USE_S0_ARQOS=1,USE_S0_ARREGION=1,USE_S0_ARUSER=0,USE_S0_AWCACHE=1,USE_S0_AWLOCK=1,USE_S0_AWPROT=1,USE_S0_AWQOS=1,USE_S0_AWREGION=1,USE_S0_AWUSER=0,USE_S0_BRESP=1,USE_S0_BUSER=0,USE_S0_RRESP=1,USE_S0_RUSER=0,USE_S0_WLAST=1,USE_S0_WUSER=0,WRITE_ACCEPTANCE_CAPABILITY=16,WRITE_ADDR_USER_WIDTH=1,WRITE_DATA_USER_WIDTH=1,WRITE_ISSUING_CAPABILITY=16,WRITE_RESP_USER_WIDTH=1)(clock_source:18.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_jtag_avalon_master:18.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:18.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:18.0:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:18.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:18.0:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:18.0:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:18.0:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:18.0:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:18.0:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:18.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:))(avalon:18.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:18.0:)(clock:18.0:)(reset:18.0:)(reset:18.0:)"
   instancePathKey="jtag_axi_sys"
   kind="jtag_axi_sys"
   version="1.0"
   name="jtag_axi_sys">
  <parameter name="AUTO_AXIL_MASTER_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1769076276" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_AXIL_MASTER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/jtag_axi_sys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_axi_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_master_0.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_axi_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_axi_slave_ni.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_axi_bridge/altera_axi_bridge_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni.sv" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 0 starting:jtag_axi_sys "jtag_axi_sys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master master_0.master and slave axi_bridge_0.s0 because the master is of type avalon and the slave is of type axi4.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces master_0.master and master_0_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces axi_bridge_0_s0_translator.m0 and axi_bridge_0.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>8</b> modules, <b>28</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>11</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>12</b> modules, <b>41</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>17</b> modules, <b>51</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>17</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>20</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>9</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>4</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug" culprit="jtag_axi_sys"><![CDATA["<b>jtag_axi_sys</b>" reuses <b>altera_axi_bridge</b> "<b>submodules/altera_axi_bridge</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys"><![CDATA["<b>jtag_axi_sys</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/jtag_axi_sys_master_0</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys"><![CDATA["<b>jtag_axi_sys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/jtag_axi_sys_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys"><![CDATA["<b>jtag_axi_sys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 3 starting:altera_axi_bridge "submodules/altera_axi_bridge"</message>
   <message level="Info" culprit="axi_bridge_0"><![CDATA["<b>jtag_axi_sys</b>" instantiated <b>altera_axi_bridge</b> "<b>axi_bridge_0</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 2 starting:altera_jtag_avalon_master "submodules/jtag_axi_sys_master_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>timing_adapter</b> "<b>submodules/jtag_axi_sys_master_0_timing_adt</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/jtag_axi_sys_master_0_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/jtag_axi_sys_master_0_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="master_0"><![CDATA["<b>jtag_axi_sys</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>master_0</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 22 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 21 starting:timing_adapter "submodules/jtag_axi_sys_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 20 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 19 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 18 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 17 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 16 starting:channel_adapter "submodules/jtag_axi_sys_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 15 starting:channel_adapter "submodules/jtag_axi_sys_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 23 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>jtag_axi_sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 10 starting:altera_mm_interconnect "submodules/jtag_axi_sys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_axi_translator</b> "<b>submodules/altera_merlin_axi_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_axi_slave_ni</b> "<b>submodules/altera_merlin_axi_slave_ni</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/jtag_axi_sys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/jtag_axi_sys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/jtag_axi_sys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/jtag_axi_sys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/jtag_axi_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/jtag_axi_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/jtag_axi_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/jtag_axi_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/jtag_axi_sys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>jtag_axi_sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 13 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="master_0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>master_0_master_translator</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 12 starting:altera_merlin_axi_translator "submodules/altera_merlin_axi_translator"</message>
   <message level="Info" culprit="axi_bridge_0_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_translator</b> "<b>axi_bridge_0_s0_translator</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 11 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="master_0_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>master_0_master_agent</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 10 starting:altera_merlin_axi_slave_ni "submodules/altera_merlin_axi_slave_ni"</message>
   <message level="Info" culprit="axi_bridge_0_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_slave_ni</b> "<b>axi_bridge_0_s0_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 9 starting:altera_merlin_router "submodules/jtag_axi_sys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 8 starting:altera_merlin_router "submodules/jtag_axi_sys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 6 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="master_0_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>master_0_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 5 starting:altera_merlin_demultiplexer "submodules/jtag_axi_sys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 4 starting:altera_merlin_multiplexer "submodules/jtag_axi_sys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 2 starting:altera_merlin_demultiplexer "submodules/jtag_axi_sys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 0 starting:altera_merlin_multiplexer "submodules/jtag_axi_sys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 23 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>jtag_axi_sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_axi_bridge:18.0:ADDR_WIDTH=32,AXI_VERSION=AXI4,BURST_LENGTH_WIDTH=8,COMBINED_ACCEPTANCE_CAPABILITY=16,COMBINED_ISSUING_CAPABILITY=16,DATA_WIDTH=32,LOCK_WIDTH=1,M0_ID_WIDTH=8,READ_ACCEPTANCE_CAPABILITY=16,READ_ADDR_USER_WIDTH=1,READ_DATA_REORDERING_DEPTH=1,READ_DATA_USER_WIDTH=1,READ_ISSUING_CAPABILITY=16,S0_ID_WIDTH=8,USE_M0_ARBURST=1,USE_M0_ARCACHE=1,USE_M0_ARID=1,USE_M0_ARLEN=1,USE_M0_ARLOCK=1,USE_M0_ARQOS=1,USE_M0_ARREGION=1,USE_M0_ARSIZE=1,USE_M0_ARUSER=0,USE_M0_AWBURST=1,USE_M0_AWCACHE=1,USE_M0_AWID=1,USE_M0_AWLEN=1,USE_M0_AWLOCK=1,USE_M0_AWQOS=1,USE_M0_AWREGION=1,USE_M0_AWSIZE=1,USE_M0_AWUSER=0,USE_M0_BID=1,USE_M0_BRESP=1,USE_M0_BUSER=0,USE_M0_RID=1,USE_M0_RLAST=1,USE_M0_RRESP=1,USE_M0_RUSER=0,USE_M0_WSTRB=1,USE_M0_WUSER=0,USE_PIPELINE=1,USE_S0_ARCACHE=1,USE_S0_ARLOCK=1,USE_S0_ARPROT=1,USE_S0_ARQOS=1,USE_S0_ARREGION=1,USE_S0_ARUSER=0,USE_S0_AWCACHE=1,USE_S0_AWLOCK=1,USE_S0_AWPROT=1,USE_S0_AWQOS=1,USE_S0_AWREGION=1,USE_S0_AWUSER=0,USE_S0_BRESP=1,USE_S0_BUSER=0,USE_S0_RRESP=1,USE_S0_RUSER=0,USE_S0_WLAST=1,USE_S0_WUSER=0,WRITE_ACCEPTANCE_CAPABILITY=16,WRITE_ADDR_USER_WIDTH=1,WRITE_DATA_USER_WIDTH=1,WRITE_ISSUING_CAPABILITY=16,WRITE_RESP_USER_WIDTH=1"
   instancePathKey="jtag_axi_sys:.:axi_bridge_0"
   kind="altera_axi_bridge"
   version="18.0"
   name="altera_axi_bridge">
  <parameter name="BURST_LENGTH_WIDTH" value="8" />
  <parameter name="LOCK_WIDTH" value="1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_axi_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_axi_bridge/altera_axi_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="jtag_axi_sys" as="axi_bridge_0" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 3 starting:altera_axi_bridge "submodules/altera_axi_bridge"</message>
   <message level="Info" culprit="axi_bridge_0"><![CDATA["<b>jtag_axi_sys</b>" instantiated <b>altera_axi_bridge</b> "<b>axi_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_avalon_master:18.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:18.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:18.0:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:18.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:18.0:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:18.0:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:18.0:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:18.0:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:18.0:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:18.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)"
   instancePathKey="jtag_axi_sys:.:master_0"
   kind="altera_jtag_avalon_master"
   version="18.0"
   name="jtag_axi_sys_master_0">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_master_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="jtag_axi_sys" as="master_0" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 2 starting:altera_jtag_avalon_master "submodules/jtag_axi_sys_master_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>timing_adapter</b> "<b>submodules/jtag_axi_sys_master_0_timing_adt</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/jtag_axi_sys_master_0_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/jtag_axi_sys_master_0_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="master_0"><![CDATA["<b>jtag_axi_sys</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>master_0</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 22 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 21 starting:timing_adapter "submodules/jtag_axi_sys_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 20 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 19 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 18 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 17 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 16 starting:channel_adapter "submodules/jtag_axi_sys_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 15 starting:channel_adapter "submodules/jtag_axi_sys_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 23 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>jtag_axi_sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {master_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {master_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {master_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {master_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {master_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_READ} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {master_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {master_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {master_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {master_0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {master_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {master_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {master_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {master_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {master_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {master_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {master_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {master_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {master_0_master_translator} {SYNC_RESET} {0};add_instance {axi_bridge_0_s0_translator} {altera_merlin_axi_translator};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_AWID} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_BID} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_ARID} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_RID} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {M0_ID_WIDTH} {8};set_instance_parameter_value {axi_bridge_0_s0_translator} {DATA_WIDTH} {32};set_instance_parameter_value {axi_bridge_0_s0_translator} {S0_ID_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {M0_ADDR_WIDTH} {32};set_instance_parameter_value {axi_bridge_0_s0_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {S0_ADDR_WIDTH} {32};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_AWUSER} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_ARUSER} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_WUSER} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_RUSER} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_BUSER} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_AWUSER} {0};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_ARUSER} {0};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_WUSER} {0};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_RUSER} {0};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_BUSER} {0};set_instance_parameter_value {axi_bridge_0_s0_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {axi_bridge_0_s0_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {axi_bridge_0_s0_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_s0_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_s0_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_s0_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_s0_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_s0_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_s0_translator} {READ_DATA_REORDERING_DEPTH} {1};add_instance {master_0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_H} {103};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_L} {100};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_H} {98};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_L} {98};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_H} {97};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_L} {97};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_H} {96};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_L} {95};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_H} {113};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_L} {110};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_H} {94};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_L} {92};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {master_0_master_agent} {PKT_BEGIN_BURST} {99};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_H} {91};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_L} {85};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_H} {84};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_H} {104};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_L} {104};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_L} {105};set_instance_parameter_value {master_0_master_agent} {ST_DATA_W} {119};set_instance_parameter_value {master_0_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {master_0_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {master_0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;axi_bridge_0_s0_translator.s0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {master_0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {master_0_master_agent} {ID} {0};set_instance_parameter_value {master_0_master_agent} {BURSTWRAP_VALUE} {127};set_instance_parameter_value {master_0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {master_0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {master_0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_agent} {USE_WRITERESPONSE} {0};add_instance {axi_bridge_0_s0_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_QOS_H} {103};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_QOS_L} {100};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BEGIN_BURST} {99};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_CACHE_H} {113};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_CACHE_L} {110};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_DATA_SIDEBAND_H} {98};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_DATA_SIDEBAND_L} {98};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_ADDR_SIDEBAND_H} {97};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_ADDR_SIDEBAND_L} {97};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BURST_TYPE_H} {96};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BURST_TYPE_L} {95};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BURST_SIZE_H} {94};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BURST_SIZE_L} {92};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BURSTWRAP_H} {91};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BURSTWRAP_L} {85};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BYTE_CNT_H} {84};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_SRC_ID_H} {104};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_SRC_ID_L} {104};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_DEST_ID_L} {105};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {axi_bridge_0_s0_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_agent} {ST_DATA_W} {119};set_instance_parameter_value {axi_bridge_0_s0_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {axi_bridge_0_s0_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {axi_bridge_0_s0_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {axi_bridge_0_s0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {axi_bridge_0_s0_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {axi_bridge_0_s0_agent} {PASS_ID_TO_SLAVE} {1};set_instance_parameter_value {axi_bridge_0_s0_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {axi_bridge_0_s0_agent} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_s0_agent} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_s0_agent} {ID} {0};set_instance_parameter_value {axi_bridge_0_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {axi_bridge_0_s0_agent} {USE_ADDR_USER} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x100000000 0x100000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router} {PKT_DEST_ID_L} {105};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {119};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {105};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {119};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {105};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {119};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {master_0_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {master_0_master_limiter} {PKT_DEST_ID_H} {105};set_instance_parameter_value {master_0_master_limiter} {PKT_DEST_ID_L} {105};set_instance_parameter_value {master_0_master_limiter} {PKT_SRC_ID_H} {104};set_instance_parameter_value {master_0_master_limiter} {PKT_SRC_ID_L} {104};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTE_CNT_H} {84};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {master_0_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {master_0_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {master_0_master_limiter} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {master_0_master_limiter} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {master_0_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {master_0_master_limiter} {MAX_OUTSTANDING_RESPONSES} {16};set_instance_parameter_value {master_0_master_limiter} {PIPELINED} {0};set_instance_parameter_value {master_0_master_limiter} {ST_DATA_W} {119};set_instance_parameter_value {master_0_master_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {master_0_master_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {master_0_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {master_0_master_limiter} {PREVENT_HAZARDS} {1};set_instance_parameter_value {master_0_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {master_0_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {master_0_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {master_0_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {119};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {119};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {master_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {axi_bridge_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {axi_bridge_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {axi_bridge_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {axi_bridge_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {axi_bridge_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {master_0_master_translator.avalon_universal_master_0} {master_0_master_agent.av} {avalon};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {defaultConnection} {false};add_connection {axi_bridge_0_s0_agent.altera_axi_master} {axi_bridge_0_s0_translator.s0} {avalon};set_connection_parameter_value {axi_bridge_0_s0_agent.altera_axi_master/axi_bridge_0_s0_translator.s0} {arbitrationPriority} {1};set_connection_parameter_value {axi_bridge_0_s0_agent.altera_axi_master/axi_bridge_0_s0_translator.s0} {baseAddress} {0x0000};set_connection_parameter_value {axi_bridge_0_s0_agent.altera_axi_master/axi_bridge_0_s0_translator.s0} {defaultConnection} {false};add_connection {cmd_mux.src} {axi_bridge_0_s0_agent.write_cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/axi_bridge_0_s0_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {axi_bridge_0_s0_agent.read_cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/axi_bridge_0_s0_agent.read_cp} {qsys_mm.command};add_connection {master_0_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {master_0_master_agent.cp/router.sink} {qsys_mm.command};add_connection {axi_bridge_0_s0_agent.write_rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {axi_bridge_0_s0_agent.write_rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {axi_bridge_0_s0_agent.read_rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {axi_bridge_0_s0_agent.read_rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {master_0_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/master_0_master_limiter.cmd_sink} {qsys_mm.command};add_connection {master_0_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {master_0_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {master_0_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/master_0_master_limiter.rsp_sink} {qsys_mm.response};add_connection {master_0_master_limiter.rsp_src} {master_0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {master_0_master_limiter.rsp_src/master_0_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {master_0_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {master_0_master_translator.reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {axi_bridge_0_s0_translator.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {master_0_master_agent.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {axi_bridge_0_s0_agent.reset_sink} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {master_0_master_limiter.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {axi_bridge_0_s0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {axi_bridge_0_s0_agent.clock_sink} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_clk_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {axi_bridge_0_clk_reset_reset_bridge.clk} {clock};add_interface {axi_bridge_0_s0} {axi4} {master};set_interface_property {axi_bridge_0_s0} {EXPORT_OF} {axi_bridge_0_s0_translator.m0};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {axi_bridge_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {axi_bridge_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {axi_bridge_0_clk_reset_reset_bridge.in_reset};add_interface {master_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {master_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {master_0_clk_reset_reset_bridge.in_reset};add_interface {master_0_master} {avalon} {slave};set_interface_property {master_0_master} {EXPORT_OF} {master_0_master_translator.avalon_anti_master_0};set_module_assignment {interconnect_id.axi_bridge_0.s0} {0};set_module_assignment {interconnect_id.master_0.master} {0};(altera_merlin_master_translator:18.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_axi_translator:18.0:COMBINED_ACCEPTANCE_CAPABILITY=16,COMBINED_ISSUING_CAPABILITY=16,DATA_WIDTH=32,M0_ADDR_WIDTH=32,M0_AXI_VERSION=AXI4,M0_BURST_LENGTH_WIDTH=8,M0_ID_WIDTH=8,M0_LOCK_WIDTH=1,M0_READ_ADDR_USER_WIDTH=1,M0_READ_DATA_USER_WIDTH=1,M0_WRITE_ADDR_USER_WIDTH=1,M0_WRITE_DATA_USER_WIDTH=1,M0_WRITE_RESPONSE_DATA_USER_WIDTH=1,READ_ACCEPTANCE_CAPABILITY=16,READ_DATA_REORDERING_DEPTH=1,READ_ISSUING_CAPABILITY=16,S0_ADDR_WIDTH=32,S0_AXI_VERSION=AXI4,S0_BURST_LENGTH_WIDTH=8,S0_ID_WIDTH=1,S0_LOCK_WIDTH=1,S0_READ_ADDR_USER_WIDTH=1,S0_READ_DATA_USER_WIDTH=1,S0_WRITE_ADDR_USER_WIDTH=1,S0_WRITE_DATA_USER_WIDTH=1,S0_WRITE_RESPONSE_DATA_USER_WIDTH=1,USE_M0_ARCACHE=1,USE_M0_ARLOCK=1,USE_M0_ARPROT=1,USE_M0_ARQOS=1,USE_M0_ARREGION=1,USE_M0_ARUSER=0,USE_M0_AWCACHE=1,USE_M0_AWLOCK=1,USE_M0_AWPROT=1,USE_M0_AWQOS=1,USE_M0_AWREGION=1,USE_M0_AWUSER=0,USE_M0_BRESP=1,USE_M0_BUSER=0,USE_M0_RRESP=1,USE_M0_RUSER=0,USE_M0_WLAST=1,USE_M0_WUSER=0,USE_S0_ARBURST=1,USE_S0_ARCACHE=1,USE_S0_ARID=1,USE_S0_ARLEN=1,USE_S0_ARLOCK=1,USE_S0_ARQOS=1,USE_S0_ARREGION=1,USE_S0_ARSIZE=1,USE_S0_ARUSER=1,USE_S0_AWBURST=1,USE_S0_AWCACHE=1,USE_S0_AWID=1,USE_S0_AWLEN=1,USE_S0_AWLOCK=1,USE_S0_AWQOS=1,USE_S0_AWREGION=1,USE_S0_AWSIZE=1,USE_S0_AWUSER=1,USE_S0_BID=1,USE_S0_BRESP=1,USE_S0_BUSER=1,USE_S0_RID=1,USE_S0_RLAST=1,USE_S0_RRESP=1,USE_S0_RUSER=1,USE_S0_WSTRB=1,USE_S0_WUSER=1,WRITE_ACCEPTANCE_CAPABILITY=16,WRITE_ISSUING_CAPABILITY=16)(altera_merlin_master_agent:18.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;axi_bridge_0_s0_translator.s0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=127,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=97,PKT_ADDR_SIDEBAND_L=97,PKT_BEGIN_BURST=99,PKT_BURSTWRAP_H=91,PKT_BURSTWRAP_L=85,PKT_BURST_SIZE_H=94,PKT_BURST_SIZE_L=92,PKT_BURST_TYPE_H=96,PKT_BURST_TYPE_L=95,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=84,PKT_BYTE_CNT_L=74,PKT_CACHE_H=113,PKT_CACHE_L=110,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=98,PKT_DATA_SIDEBAND_L=98,PKT_DEST_ID_H=105,PKT_DEST_ID_L=105,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_QOS_H=103,PKT_QOS_L=100,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=104,PKT_SRC_ID_L=104,PKT_THREAD_ID_H=106,PKT_THREAD_ID_L=106,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=119,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_axi_slave_ni:18.0:ADDR_USER_WIDTH=1,ADDR_WIDTH=32,AXI_SLAVE_ID_W=1,AXI_VERSION=AXI4,DATA_USER_WIDTH=1,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PASS_ID_TO_SLAVE=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=97,PKT_ADDR_SIDEBAND_L=97,PKT_BEGIN_BURST=99,PKT_BURSTWRAP_H=91,PKT_BURSTWRAP_L=85,PKT_BURST_SIZE_H=94,PKT_BURST_SIZE_L=92,PKT_BURST_TYPE_H=96,PKT_BURST_TYPE_L=95,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=84,PKT_BYTE_CNT_L=74,PKT_CACHE_H=113,PKT_CACHE_L=110,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=98,PKT_DATA_SIDEBAND_L=98,PKT_DEST_ID_H=105,PKT_DEST_ID_L=105,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_QOS_H=103,PKT_QOS_L=100,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=104,PKT_SRC_ID_L=104,PKT_THREAD_ID_H=106,PKT_THREAD_ID_L=106,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,RDATA_WIDTH=32,READ_ACCEPTANCE_CAPABILITY=16,ST_CHANNEL_W=2,ST_DATA_W=119,USE_ADDR_USER=1,WDATA_WIDTH=32,WRITE_ACCEPTANCE_CAPABILITY=16)(altera_merlin_router:18.0:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=-1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=1,DEFAULT_WR_CHANNEL=0,DESTINATION_ID=0,0,END_ADDRESS=0x100000000,0x100000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=105,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x100000000:write:1:0:0:1,0:10:0x0:0x100000000:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=119,TYPE_OF_TRANSACTION=write,read)(altera_merlin_router:18.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=105,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=105,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:18.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=16,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=84,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=105,PKT_DEST_ID_L=105,PKT_SRC_ID_H=104,PKT_SRC_ID_L=104,PKT_THREAD_ID_H=106,PKT_THREAD_ID_L=106,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=1,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=119,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=2)(altera_merlin_demultiplexer:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=119,VALID_WIDTH=2)(altera_merlin_multiplexer:18.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_multiplexer:18.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_reset_bridge:18.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(avalon_streaming:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(reset:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)(clock:18.0:)"
   instancePathKey="jtag_axi_sys:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.0"
   name="jtag_axi_sys_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {master_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {master_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {master_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {master_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {master_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_READ} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {master_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {master_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {master_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {master_0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {master_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {master_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {master_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {master_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {master_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {master_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {master_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {master_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {master_0_master_translator} {SYNC_RESET} {0};add_instance {axi_bridge_0_s0_translator} {altera_merlin_axi_translator};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_AWID} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_BID} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_ARID} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_RID} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {M0_ID_WIDTH} {8};set_instance_parameter_value {axi_bridge_0_s0_translator} {DATA_WIDTH} {32};set_instance_parameter_value {axi_bridge_0_s0_translator} {S0_ID_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {M0_ADDR_WIDTH} {32};set_instance_parameter_value {axi_bridge_0_s0_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {S0_ADDR_WIDTH} {32};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_AWUSER} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_ARUSER} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_WUSER} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_RUSER} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_S0_BUSER} {1};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_AWUSER} {0};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_ARUSER} {0};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_WUSER} {0};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_RUSER} {0};set_instance_parameter_value {axi_bridge_0_s0_translator} {USE_M0_BUSER} {0};set_instance_parameter_value {axi_bridge_0_s0_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {axi_bridge_0_s0_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {axi_bridge_0_s0_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_s0_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_s0_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_s0_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_s0_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_s0_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_s0_translator} {READ_DATA_REORDERING_DEPTH} {1};add_instance {master_0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_H} {103};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_L} {100};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_H} {98};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_L} {98};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_H} {97};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_L} {97};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_H} {96};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_L} {95};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_H} {113};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_L} {110};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_H} {94};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_L} {92};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {master_0_master_agent} {PKT_BEGIN_BURST} {99};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_H} {91};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_L} {85};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_H} {84};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_H} {104};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_L} {104};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_L} {105};set_instance_parameter_value {master_0_master_agent} {ST_DATA_W} {119};set_instance_parameter_value {master_0_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {master_0_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {master_0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;axi_bridge_0_s0_translator.s0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {master_0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {master_0_master_agent} {ID} {0};set_instance_parameter_value {master_0_master_agent} {BURSTWRAP_VALUE} {127};set_instance_parameter_value {master_0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {master_0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {master_0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_agent} {USE_WRITERESPONSE} {0};add_instance {axi_bridge_0_s0_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_QOS_H} {103};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_QOS_L} {100};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BEGIN_BURST} {99};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_CACHE_H} {113};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_CACHE_L} {110};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_DATA_SIDEBAND_H} {98};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_DATA_SIDEBAND_L} {98};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_ADDR_SIDEBAND_H} {97};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_ADDR_SIDEBAND_L} {97};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BURST_TYPE_H} {96};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BURST_TYPE_L} {95};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BURST_SIZE_H} {94};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BURST_SIZE_L} {92};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BURSTWRAP_H} {91};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BURSTWRAP_L} {85};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BYTE_CNT_H} {84};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_SRC_ID_H} {104};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_SRC_ID_L} {104};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_DEST_ID_L} {105};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {axi_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {axi_bridge_0_s0_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {axi_bridge_0_s0_agent} {ST_DATA_W} {119};set_instance_parameter_value {axi_bridge_0_s0_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {axi_bridge_0_s0_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {axi_bridge_0_s0_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {axi_bridge_0_s0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {axi_bridge_0_s0_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {axi_bridge_0_s0_agent} {PASS_ID_TO_SLAVE} {1};set_instance_parameter_value {axi_bridge_0_s0_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {axi_bridge_0_s0_agent} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_s0_agent} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {axi_bridge_0_s0_agent} {ID} {0};set_instance_parameter_value {axi_bridge_0_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {axi_bridge_0_s0_agent} {USE_ADDR_USER} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x100000000 0x100000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router} {PKT_DEST_ID_L} {105};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {119};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {105};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {119};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {105};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {119};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {master_0_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {master_0_master_limiter} {PKT_DEST_ID_H} {105};set_instance_parameter_value {master_0_master_limiter} {PKT_DEST_ID_L} {105};set_instance_parameter_value {master_0_master_limiter} {PKT_SRC_ID_H} {104};set_instance_parameter_value {master_0_master_limiter} {PKT_SRC_ID_L} {104};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTE_CNT_H} {84};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {master_0_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {master_0_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {master_0_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {master_0_master_limiter} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {master_0_master_limiter} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {master_0_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {master_0_master_limiter} {MAX_OUTSTANDING_RESPONSES} {16};set_instance_parameter_value {master_0_master_limiter} {PIPELINED} {0};set_instance_parameter_value {master_0_master_limiter} {ST_DATA_W} {119};set_instance_parameter_value {master_0_master_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {master_0_master_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {master_0_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {master_0_master_limiter} {PREVENT_HAZARDS} {1};set_instance_parameter_value {master_0_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {master_0_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {master_0_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {master_0_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {119};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {119};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {master_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {axi_bridge_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {axi_bridge_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {axi_bridge_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {axi_bridge_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {axi_bridge_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {master_0_master_translator.avalon_universal_master_0} {master_0_master_agent.av} {avalon};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {defaultConnection} {false};add_connection {axi_bridge_0_s0_agent.altera_axi_master} {axi_bridge_0_s0_translator.s0} {avalon};set_connection_parameter_value {axi_bridge_0_s0_agent.altera_axi_master/axi_bridge_0_s0_translator.s0} {arbitrationPriority} {1};set_connection_parameter_value {axi_bridge_0_s0_agent.altera_axi_master/axi_bridge_0_s0_translator.s0} {baseAddress} {0x0000};set_connection_parameter_value {axi_bridge_0_s0_agent.altera_axi_master/axi_bridge_0_s0_translator.s0} {defaultConnection} {false};add_connection {cmd_mux.src} {axi_bridge_0_s0_agent.write_cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/axi_bridge_0_s0_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {axi_bridge_0_s0_agent.read_cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/axi_bridge_0_s0_agent.read_cp} {qsys_mm.command};add_connection {master_0_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {master_0_master_agent.cp/router.sink} {qsys_mm.command};add_connection {axi_bridge_0_s0_agent.write_rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {axi_bridge_0_s0_agent.write_rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {axi_bridge_0_s0_agent.read_rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {axi_bridge_0_s0_agent.read_rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router.src} {master_0_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/master_0_master_limiter.cmd_sink} {qsys_mm.command};add_connection {master_0_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {master_0_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {master_0_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/master_0_master_limiter.rsp_sink} {qsys_mm.response};add_connection {master_0_master_limiter.rsp_src} {master_0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {master_0_master_limiter.rsp_src/master_0_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {master_0_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {master_0_master_translator.reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {axi_bridge_0_s0_translator.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {master_0_master_agent.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {axi_bridge_0_s0_agent.reset_sink} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {master_0_master_limiter.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {axi_bridge_0_clk_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {axi_bridge_0_s0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {axi_bridge_0_s0_agent.clock_sink} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_clk_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {axi_bridge_0_clk_reset_reset_bridge.clk} {clock};add_interface {axi_bridge_0_s0} {axi4} {master};set_interface_property {axi_bridge_0_s0} {EXPORT_OF} {axi_bridge_0_s0_translator.m0};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {axi_bridge_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {axi_bridge_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {axi_bridge_0_clk_reset_reset_bridge.in_reset};add_interface {master_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {master_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {master_0_clk_reset_reset_bridge.in_reset};add_interface {master_0_master} {avalon} {slave};set_interface_property {master_0_master} {EXPORT_OF} {master_0_master_translator.avalon_anti_master_0};set_module_assignment {interconnect_id.axi_bridge_0.s0} {0};set_module_assignment {interconnect_id.master_0.master} {0};" />
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_axi_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_axi_slave_ni.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni.sv" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="jtag_axi_sys" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 10 starting:altera_mm_interconnect "submodules/jtag_axi_sys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_axi_translator</b> "<b>submodules/altera_merlin_axi_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_axi_slave_ni</b> "<b>submodules/altera_merlin_axi_slave_ni</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/jtag_axi_sys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/jtag_axi_sys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/jtag_axi_sys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/jtag_axi_sys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/jtag_axi_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/jtag_axi_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/jtag_axi_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/jtag_axi_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/jtag_axi_sys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>jtag_axi_sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 13 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="master_0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>master_0_master_translator</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 12 starting:altera_merlin_axi_translator "submodules/altera_merlin_axi_translator"</message>
   <message level="Info" culprit="axi_bridge_0_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_translator</b> "<b>axi_bridge_0_s0_translator</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 11 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="master_0_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>master_0_master_agent</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 10 starting:altera_merlin_axi_slave_ni "submodules/altera_merlin_axi_slave_ni"</message>
   <message level="Info" culprit="axi_bridge_0_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_slave_ni</b> "<b>axi_bridge_0_s0_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 9 starting:altera_merlin_router "submodules/jtag_axi_sys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 8 starting:altera_merlin_router "submodules/jtag_axi_sys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 6 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="master_0_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>master_0_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 5 starting:altera_merlin_demultiplexer "submodules/jtag_axi_sys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 4 starting:altera_merlin_multiplexer "submodules/jtag_axi_sys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 2 starting:altera_merlin_demultiplexer "submodules/jtag_axi_sys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 0 starting:altera_merlin_multiplexer "submodules/jtag_axi_sys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.0:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="jtag_axi_sys:.:rst_controller"
   kind="altera_reset_controller"
   version="18.0"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="jtag_axi_sys" as="rst_controller" />
  <instantiator instantiator="jtag_axi_sys_master_0" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 23 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>jtag_axi_sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:18.0:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="jtag_axi_sys:.:master_0:.:jtag_phy_embedded_in_jtag_master"
   kind="altera_jtag_dc_streaming"
   version="18.0"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="jtag_axi_sys_master_0"
     as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 22 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:18.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="jtag_axi_sys:.:master_0:.:timing_adt"
   kind="timing_adapter"
   version="18.0"
   name="jtag_axi_sys_master_0_timing_adt">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="jtag_axi_sys_master_0" as="timing_adt" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 21 starting:timing_adapter "submodules/jtag_axi_sys_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:18.0:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="jtag_axi_sys:.:master_0:.:fifo"
   kind="altera_avalon_sc_fifo"
   version="18.0"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="jtag_axi_sys_master_0" as="fifo" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 20 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:18.0:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="jtag_axi_sys:.:master_0:.:b2p"
   kind="altera_avalon_st_bytes_to_packets"
   version="18.0"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="jtag_axi_sys_master_0" as="b2p" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 19 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:18.0:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="jtag_axi_sys:.:master_0:.:p2b"
   kind="altera_avalon_st_packets_to_bytes"
   version="18.0"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="jtag_axi_sys_master_0" as="p2b" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 18 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:18.0:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="jtag_axi_sys:.:master_0:.:transacto"
   kind="altera_avalon_packets_to_master"
   version="18.0"
   name="altera_avalon_packets_to_master">
  <parameter name="EXPORT_MASTER_SIGNALS" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_WIDTHU" value="1" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="jtag_axi_sys_master_0" as="transacto" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 17 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:18.0:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="jtag_axi_sys:.:master_0:.:b2p_adapter"
   kind="channel_adapter"
   version="18.0"
   name="jtag_axi_sys_master_0_b2p_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="jtag_axi_sys_master_0" as="b2p_adapter" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 16 starting:channel_adapter "submodules/jtag_axi_sys_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:18.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="jtag_axi_sys:.:master_0:.:p2b_adapter"
   kind="channel_adapter"
   version="18.0"
   name="jtag_axi_sys_master_0_p2b_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="jtag_axi_sys_master_0" as="p2b_adapter" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 15 starting:channel_adapter "submodules/jtag_axi_sys_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:18.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="jtag_axi_sys:.:mm_interconnect_0:.:master_0_master_translator"
   kind="altera_merlin_master_translator"
   version="18.0"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="jtag_axi_sys_mm_interconnect_0"
     as="master_0_master_translator" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 13 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="master_0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>master_0_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_axi_translator:18.0:COMBINED_ACCEPTANCE_CAPABILITY=16,COMBINED_ISSUING_CAPABILITY=16,DATA_WIDTH=32,M0_ADDR_WIDTH=32,M0_AXI_VERSION=AXI4,M0_BURST_LENGTH_WIDTH=8,M0_ID_WIDTH=8,M0_LOCK_WIDTH=1,M0_READ_ADDR_USER_WIDTH=1,M0_READ_DATA_USER_WIDTH=1,M0_WRITE_ADDR_USER_WIDTH=1,M0_WRITE_DATA_USER_WIDTH=1,M0_WRITE_RESPONSE_DATA_USER_WIDTH=1,READ_ACCEPTANCE_CAPABILITY=16,READ_DATA_REORDERING_DEPTH=1,READ_ISSUING_CAPABILITY=16,S0_ADDR_WIDTH=32,S0_AXI_VERSION=AXI4,S0_BURST_LENGTH_WIDTH=8,S0_ID_WIDTH=1,S0_LOCK_WIDTH=1,S0_READ_ADDR_USER_WIDTH=1,S0_READ_DATA_USER_WIDTH=1,S0_WRITE_ADDR_USER_WIDTH=1,S0_WRITE_DATA_USER_WIDTH=1,S0_WRITE_RESPONSE_DATA_USER_WIDTH=1,USE_M0_ARCACHE=1,USE_M0_ARLOCK=1,USE_M0_ARPROT=1,USE_M0_ARQOS=1,USE_M0_ARREGION=1,USE_M0_ARUSER=0,USE_M0_AWCACHE=1,USE_M0_AWLOCK=1,USE_M0_AWPROT=1,USE_M0_AWQOS=1,USE_M0_AWREGION=1,USE_M0_AWUSER=0,USE_M0_BRESP=1,USE_M0_BUSER=0,USE_M0_RRESP=1,USE_M0_RUSER=0,USE_M0_WLAST=1,USE_M0_WUSER=0,USE_S0_ARBURST=1,USE_S0_ARCACHE=1,USE_S0_ARID=1,USE_S0_ARLEN=1,USE_S0_ARLOCK=1,USE_S0_ARQOS=1,USE_S0_ARREGION=1,USE_S0_ARSIZE=1,USE_S0_ARUSER=1,USE_S0_AWBURST=1,USE_S0_AWCACHE=1,USE_S0_AWID=1,USE_S0_AWLEN=1,USE_S0_AWLOCK=1,USE_S0_AWQOS=1,USE_S0_AWREGION=1,USE_S0_AWSIZE=1,USE_S0_AWUSER=1,USE_S0_BID=1,USE_S0_BRESP=1,USE_S0_BUSER=1,USE_S0_RID=1,USE_S0_RLAST=1,USE_S0_RRESP=1,USE_S0_RUSER=1,USE_S0_WSTRB=1,USE_S0_WUSER=1,WRITE_ACCEPTANCE_CAPABILITY=16,WRITE_ISSUING_CAPABILITY=16"
   instancePathKey="jtag_axi_sys:.:mm_interconnect_0:.:axi_bridge_0_s0_translator"
   kind="altera_merlin_axi_translator"
   version="18.0"
   name="altera_merlin_axi_translator">
  <parameter name="M0_LOCK_WIDTH" value="1" />
  <parameter name="M0_BURST_LENGTH_WIDTH" value="8" />
  <parameter name="S0_BURST_LENGTH_WIDTH" value="8" />
  <parameter name="S0_LOCK_WIDTH" value="1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_axi_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="jtag_axi_sys_mm_interconnect_0"
     as="axi_bridge_0_s0_translator" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 12 starting:altera_merlin_axi_translator "submodules/altera_merlin_axi_translator"</message>
   <message level="Info" culprit="axi_bridge_0_s0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_translator</b> "<b>axi_bridge_0_s0_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:18.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;axi_bridge_0_s0_translator.s0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000100000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=127,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=97,PKT_ADDR_SIDEBAND_L=97,PKT_BEGIN_BURST=99,PKT_BURSTWRAP_H=91,PKT_BURSTWRAP_L=85,PKT_BURST_SIZE_H=94,PKT_BURST_SIZE_L=92,PKT_BURST_TYPE_H=96,PKT_BURST_TYPE_L=95,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=84,PKT_BYTE_CNT_L=74,PKT_CACHE_H=113,PKT_CACHE_L=110,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=98,PKT_DATA_SIDEBAND_L=98,PKT_DEST_ID_H=105,PKT_DEST_ID_L=105,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_QOS_H=103,PKT_QOS_L=100,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=104,PKT_SRC_ID_L=104,PKT_THREAD_ID_H=106,PKT_THREAD_ID_L=106,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=119,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="jtag_axi_sys:.:mm_interconnect_0:.:master_0_master_agent"
   kind="altera_merlin_master_agent"
   version="18.0"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="jtag_axi_sys_mm_interconnect_0"
     as="master_0_master_agent" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 11 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="master_0_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>master_0_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_axi_slave_ni:18.0:ADDR_USER_WIDTH=1,ADDR_WIDTH=32,AXI_SLAVE_ID_W=1,AXI_VERSION=AXI4,DATA_USER_WIDTH=1,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PASS_ID_TO_SLAVE=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=97,PKT_ADDR_SIDEBAND_L=97,PKT_BEGIN_BURST=99,PKT_BURSTWRAP_H=91,PKT_BURSTWRAP_L=85,PKT_BURST_SIZE_H=94,PKT_BURST_SIZE_L=92,PKT_BURST_TYPE_H=96,PKT_BURST_TYPE_L=95,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=84,PKT_BYTE_CNT_L=74,PKT_CACHE_H=113,PKT_CACHE_L=110,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=98,PKT_DATA_SIDEBAND_L=98,PKT_DEST_ID_H=105,PKT_DEST_ID_L=105,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_QOS_H=103,PKT_QOS_L=100,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=104,PKT_SRC_ID_L=104,PKT_THREAD_ID_H=106,PKT_THREAD_ID_L=106,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,RDATA_WIDTH=32,READ_ACCEPTANCE_CAPABILITY=16,ST_CHANNEL_W=2,ST_DATA_W=119,USE_ADDR_USER=1,WDATA_WIDTH=32,WRITE_ACCEPTANCE_CAPABILITY=16"
   instancePathKey="jtag_axi_sys:.:mm_interconnect_0:.:axi_bridge_0_s0_agent"
   kind="altera_merlin_axi_slave_ni"
   version="18.0"
   name="altera_merlin_axi_slave_ni">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_ADDR_USER" value="1" />
  <parameter name="PKT_ORI_BURST_SIZE_L" value="116" />
  <parameter name="ID" value="0" />
  <parameter name="PKT_ORI_BURST_SIZE_H" value="118" />
  <parameter name="DATA_USER_WIDTH" value="1" />
  <parameter name="ADDR_USER_WIDTH" value="1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_axi_slave_ni.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni_hw.tcl" />
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_axi_slave_ni/altera_merlin_axi_slave_ni.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="jtag_axi_sys_mm_interconnect_0"
     as="axi_bridge_0_s0_agent" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 10 starting:altera_merlin_axi_slave_ni "submodules/altera_merlin_axi_slave_ni"</message>
   <message level="Info" culprit="axi_bridge_0_s0_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_slave_ni</b> "<b>axi_bridge_0_s0_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.0:CHANNEL_ID=01,10,DECODER_TYPE=0,DEFAULT_CHANNEL=-1,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=1,DEFAULT_WR_CHANNEL=0,DESTINATION_ID=0,0,END_ADDRESS=0x100000000,0x100000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=105,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x100000000:write:1:0:0:1,0:10:0x0:0x100000000:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=119,TYPE_OF_TRANSACTION=write,read"
   instancePathKey="jtag_axi_sys:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="18.0"
   name="jtag_axi_sys_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x100000000:write:1:0:0:1,0:10:0x0:0x100000000:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="105" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="105" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="109" />
  <parameter name="END_ADDRESS" value="0x100000000,0x100000000" />
  <parameter name="PKT_PROTECTION_L" value="107" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="jtag_axi_sys_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 9 starting:altera_merlin_router "submodules/jtag_axi_sys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=105,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=119,TYPE_OF_TRANSACTION=both"
   instancePathKey="jtag_axi_sys:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="18.0"
   name="jtag_axi_sys_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="105" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="105" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="109" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="107" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="jtag_axi_sys_mm_interconnect_0"
     as="router_001,router_002" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 8 starting:altera_merlin_router "submodules/jtag_axi_sys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:18.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=16,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=84,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=105,PKT_DEST_ID_L=105,PKT_SRC_ID_H=104,PKT_SRC_ID_L=104,PKT_THREAD_ID_H=106,PKT_THREAD_ID_L=106,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=1,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=119,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=2"
   instancePathKey="jtag_axi_sys:.:mm_interconnect_0:.:master_0_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="18.0"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="jtag_axi_sys_mm_interconnect_0"
     as="master_0_master_limiter" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 6 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="master_0_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>master_0_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=119,VALID_WIDTH=2"
   instancePathKey="jtag_axi_sys:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.0"
   name="jtag_axi_sys_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="jtag_axi_sys_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 5 starting:altera_merlin_demultiplexer "submodules/jtag_axi_sys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=119,USE_EXTERNAL_ARB=0"
   instancePathKey="jtag_axi_sys:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.0"
   name="jtag_axi_sys_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="jtag_axi_sys_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 4 starting:altera_merlin_multiplexer "submodules/jtag_axi_sys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=119,VALID_WIDTH=1"
   instancePathKey="jtag_axi_sys:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="18.0"
   name="jtag_axi_sys_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="jtag_axi_sys_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 2 starting:altera_merlin_demultiplexer "submodules/jtag_axi_sys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=119,USE_EXTERNAL_ARB=0"
   instancePathKey="jtag_axi_sys:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.0"
   name="jtag_axi_sys_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105) src_id(104) qos(103:100) begin_burst(99) data_sideband(98) addr_sideband(97) burst_type(96:95) burst_size(94:92) burstwrap(91:85) byte_cnt(84:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/jtag_axi_sys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga/18.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="jtag_axi_sys_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="jtag_axi_sys">queue size: 0 starting:altera_merlin_multiplexer "submodules/jtag_axi_sys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/intelFPGA/18.0/project/TEST/jtag_axi_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
</deploy>
