$date
	Sat Oct 26 20:04:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 4 $ out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b101 $
1#
1"
b101 !
$end
#1
0#
#5
0"
#10
b110 !
b110 $
1"
#15
0"
#20
b111 !
b111 $
1"
#25
0"
#30
b1000 !
b1000 $
1"
#35
0"
#40
b1001 !
b1001 $
1"
#45
0"
#50
b1010 !
b1010 $
1"
#55
0"
#60
b1011 !
b1011 $
1"
#65
0"
#70
b1100 !
b1100 $
1"
#75
0"
#80
b1101 !
b1101 $
1"
#85
0"
#90
b1110 !
b1110 $
1"
#95
0"
#100
b1111 !
b1111 $
1"
#105
0"
#110
b101 !
b101 $
1"
#115
0"
#120
b110 !
b110 $
1"
#125
0"
#130
b111 !
b111 $
1"
#135
0"
#140
b1000 !
b1000 $
1"
#145
0"
#150
b1001 !
b1001 $
1"
#155
0"
#160
b1010 !
b1010 $
1"
#165
0"
#170
b1011 !
b1011 $
1"
#175
0"
#180
b1100 !
b1100 $
1"
#185
0"
#190
b1101 !
b1101 $
1"
#195
0"
#200
b1110 !
b1110 $
1"
#201
