---
title: "Chapter04"
excerpt: "Chapter04. Design of Digital System"

categories:
  - DesignOfDigitalSystem
tags:
  - [Design Of Digital System]

permalink: /categories/DesignOfDigitalSystem/Chapter04_DSS

toc: true
toc_sticky: true

date: 2025-04-23
last_modified_at: 2025-04-23
---



â¸»

ğŸ§± Chapter 4: Structural Design

ì¶œì²˜: Young-woo Lee êµìˆ˜ë‹˜ (Inha Univ.)
ê°•ì˜ìë£Œ: Ch04 Structural Design.pdf

â¸»

ğŸ“‹ ëª©ì°¨ (p.2)
	â€¢	Introduction
	â€¢	Gate Types
	â€¢	Gate Delays
	â€¢	Switch Modeling
	â€¢	Examples
	â€¢	Summary

â¸»

1. ğŸ”© Structural Design ê°œìš” (p.3â€“6)
	â€¢	ê²Œì´íŠ¸/í”Œë¦½í”Œë¡­ ë“± í•˜ë“œì›¨ì–´ ìš”ì†Œ ë‹¨ìœ„ë¡œ íšŒë¡œ êµ¬ì„±
	â€¢	ëª¨ë“ˆ ì¸í„°í˜ì´ìŠ¤ ì •ì˜ â†’ ë‚´ë¶€ wire ì—°ê²° â†’ ê²Œì´íŠ¸ ì¸ìŠ¤í„´ìŠ¤í™”
	â€¢	ê¸°ë³¸ ê²Œì´íŠ¸ëŠ” Verilogì— ë‚´ì¥ëœ primitiveë¡œ ì œê³µë¨
	â€¢	and, or, xor, not, buf, nand, nor, xnor ë“±

â¸»

2. ğŸ”§ Gate Types (p.7â€“15)

ğŸ”¹ AND/OR/NAND/NOR/XOR/XNOR (p.8â€“10)

and a1(out, in1, in2);
xor x1(out, in1, in2);

ğŸ”¹ BUF / NOT (p.11â€“12)

buf b1(out, in);
not n1(out, in);

ğŸ”¹ BUFIF / NOTIF (Tri-state ì œì–´, p.13â€“14)

bufif1(out, in, ctrl);
notif0(out, in, ctrl);

ğŸ”¹ ë°°ì—´ ì¸ìŠ¤í„´ìŠ¤í™” (p.15)

nand n_gate[7:0](OUT, IN1, IN2); // 8ê°œ NAND í•œ ë²ˆì— ì„ ì–¸



â¸»

3. ğŸ”€ êµ¬ì¡° ì„¤ê³„ ì˜ˆì‹œ: 4-to-1 MUX (p.16â€“19)

ğŸ”¹ MUX íšŒë¡œ êµ¬ì„± (p.16)
	â€¢	ì„ íƒì„  s1, s0 ì— ë”°ë¼ i0 ~ i3 ì¤‘ í•˜ë‚˜ ì„ íƒ

ğŸ”¹ Verilog êµ¬í˜„ (p.17)

and(y0, i0, s1n, s0n);
or(out, y0, y1, y2, y3);

ğŸ”¹ Stimulus ì˜ˆì‹œ (p.18â€“19)

S1 = 0; S0 = 0; // i0 ì„ íƒ
#1 $display(...);



â¸»

4. â• Full Adder & RCA ì˜ˆì‹œ

ğŸ”¹ 1-bit Full Adder (p.20â€“21)

sum = a ^ b ^ cin
cout = (a & b) | (cin & (a ^ b))

ğŸ”¹ 4-bit Ripple Carry Adder (p.22â€“25)

fulladd fa0(sum[0], c1, a[0], b[0], c_in);



â¸»

5. â± Gate Delays (p.26â€“33)

ğŸ”¹ Delay íƒ€ì… (p.27â€“28)
	â€¢	Rise, Fall, Turn-off
	â€¢	ì§€ì—° ì§€ì • ì˜ˆì‹œ:

and #(5) a1(out, in1, in2);        // ëª¨ë“  ì§€ì—° = 5
and #(4,6) a2(out, in1, in2);      // Rise=4, Fall=6
bufif0 #(3,4,5) b1(out, in, ctrl); // Rise=3, Fall=4, Turn-off=5

ğŸ”¹ Min/Typ/Max ê°’ (p.29â€“30)

and #(3:4:5, 5:6:7) a1(...); // Rise = 3/4/5, Fall = 5/6/7



â¸»

6. ğŸ”Œ Switch Modeling (p.34â€“44)

ğŸ”¹ MOS ìŠ¤ìœ„ì¹˜ (p.35â€“36)

nmos (out, in, ctrl);
pmos (out, in, ctrl);

ğŸ”¹ CMOS ìŠ¤ìœ„ì¹˜ (p.37)

cmos (out, data, nctrl, pctrl);

ğŸ”¹ Bidirectional Switches (p.38)

tran (in1, in2);
tranif1 (in1, in2, ctrl);

ğŸ”¹ Power & Ground ì„ ì–¸ (p.39)

supply1 vdd;
supply0 gnd;
assign a = vdd;

ğŸ”¹ Resistive Switches (p.40â€“43)
	â€¢	ì‹ í˜¸ ê°ì‡  ë°œìƒ
	â€¢	ex) rnmos, rcmos, rtranif1 ë“± ì‚¬ìš©

â¸»

7. âš™ï¸ Structural ì˜ˆì œë“¤ (p.45â€“50)

ğŸ”¹ CMOS NOR Gate (p.45)
	â€¢	pmosëŠ” ì§ë ¬, nmosëŠ” ë³‘ë ¬ ì—°ê²°

pmos p1(a, vdd, x); pmos p2(f, a, y);
nmos n1(f, gnd, x); nmos n2(f, gnd, y);

ğŸ”¹ CMOS NAND (p.47)

ğŸ”¹ CMOS ê¸°ë°˜ MUX, Inverter, FF êµ¬í˜„ (p.48â€“50)

â¸»

âœ… ìš”ì•½ (p.52)
	â€¢	ê¸°ë³¸ ê²Œì´íŠ¸ë¥¼ ì‚¬ìš©í•œ êµ¬ì¡°ì  ì„¤ê³„ ë°©ì‹
	â€¢	Gate Delay ì„¤ì • (rise/fall/turn-off)
	â€¢	ìŠ¤ìœ„ì¹˜ ëª¨ë¸ë§: nmos/pmos/cmos, bidirectional, resistive ë“±
	â€¢	CMOS íšŒë¡œ ì§ì ‘ êµ¬ì„± ì˜ˆì‹œ í¬í•¨

â¸»

