#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jan 24 17:15:58 2020
# Process ID: 10156
# Current directory: /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/design_1_top_0_0_synth_1
# Command line: vivado -log design_1_top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_0_0.tcl
# Log file: /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/design_1_top_0_0_synth_1/design_1_top_0_0.vds
# Journal file: /home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/design_1_top_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_top_0_0.tcl -notrace
Command: synth_design -top design_1_top_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_top_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10185 
WARNING: [Synth 8-2507] parameter declaration becomes local in Axi4LiteSupporter with formal parameter declaration list [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/imports/axi4lite/axi4litesupporter.v:36]
WARNING: [Synth 8-2507] parameter declaration becomes local in top with formal parameter declaration list [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:92]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2007.684 ; gain = 208.652 ; free physical = 10218 ; free virtual = 21155
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_top_0_0' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:23]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter INITIAL bound to: 1 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter READ_MAX bound to: 100 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Axi4LiteSupporter' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/imports/axi4lite/axi4litesupporter.v:3]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RD1 bound to: 1 - type: integer 
	Parameter WR1 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Axi4LiteSupporter' (1#1) [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/imports/axi4lite/axi4litesupporter.v:3]
INFO: [Synth 8-6157] synthesizing module 'tdc' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/tdc.v:23]
	Parameter INITIAL bound to: 1 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/tdc.v:30]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/tdc.v:31]
INFO: [Synth 8-6155] done synthesizing module 'tdc' (2#1) [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/tdc.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:103]
INFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_0_0' (4#1) [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:58]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_WVALID
WARNING: [Synth 8-3331] design Axi4LiteSupporter has unconnected port S_AXI_BREADY
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2050.559 ; gain = 251.527 ; free physical = 10253 ; free virtual = 21190
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2065.402 ; gain = 266.371 ; free physical = 10252 ; free virtual = 21189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2065.402 ; gain = 266.371 ; free physical = 10252 ; free virtual = 21189
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2071.340 ; gain = 0.000 ; free physical = 10243 ; free virtual = 21180
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.184 ; gain = 0.000 ; free physical = 10170 ; free virtual = 21107
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2229.184 ; gain = 0.000 ; free physical = 10168 ; free virtual = 21105
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 10233 ; free virtual = 21169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 10233 ; free virtual = 21169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 10233 ; free virtual = 21169
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Axi4LiteSupporter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
                     RD1 |                               01 |                             0001
                  iSTATE |                               10 |                             0010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Axi4LiteSupporter'
WARNING: [Synth 8-327] inferring latch for variable 'latches_reg' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/tdc.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'rdData_reg' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:61]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                         00000000
                    READ |                                1 |                         00000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top'
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[99]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[98]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[97]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[96]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[95]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[94]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[93]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[92]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[91]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[90]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[89]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[88]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[87]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[86]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[85]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[84]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[83]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[82]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[81]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[80]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[79]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[78]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[77]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[76]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[75]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[74]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[73]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[72]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[71]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[70]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[69]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[68]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[67]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[66]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[65]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[64]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[63]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[62]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[61]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[60]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[59]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[58]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[57]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[56]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[55]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[54]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[53]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[52]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[51]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[50]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[49]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[48]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[47]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[46]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[45]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[44]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[43]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[42]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[41]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[40]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[39]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[38]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[37]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[36]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[35]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[34]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[33]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[32]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[31]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[30]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[29]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[28]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[27]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[26]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[25]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[24]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[23]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[22]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[21]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[20]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[19]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[18]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[17]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[16]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[15]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[14]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[13]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[12]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[11]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[10]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[9]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[8]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[7]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[6]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[5]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[4]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[3]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[2]' [/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.srcs/sources_1/new/top.v:106]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 10225 ; free virtual = 21163
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 112   
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Axi4LiteSupporter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module tdc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 111   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_BRESP[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_BRESP[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RDATA[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RRESP[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_top_0_0 has port S_AXI_RRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_AWADDR[9]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_AWADDR[8]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_AWADDR[7]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_AWADDR[6]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_AWADDR[5]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_AWADDR[4]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WDATA[0]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_WVALID
WARNING: [Synth 8-3331] design design_1_top_0_0 has unconnected port S_AXI_BREADY
INFO: [Synth 8-3886] merging instance 'inst/counterQ_reg[8]' (FDE) to 'inst/counterQ_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/counterQ_reg[9]' (FDE) to 'inst/counterQ_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/counterQ_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 10228 ; free virtual = 21169
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 10108 ; free virtual = 21050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 10108 ; free virtual = 21050
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 10105 ; free virtual = 21047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 10105 ; free virtual = 21046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 10105 ; free virtual = 21046
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 10105 ; free virtual = 21046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 10105 ; free virtual = 21046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 10105 ; free virtual = 21046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 10105 ; free virtual = 21046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     6|
|3     |LUT3 |    15|
|4     |LUT4 |    33|
|5     |LUT5 |    83|
|6     |LUT6 |    43|
|7     |FDRE |    12|
|8     |LD   |   102|
+------+-----+------+

Report Instance Areas: 
+------+------------------+------------------+------+
|      |Instance          |Module            |Cells |
+------+------------------+------------------+------+
|1     |top               |                  |   295|
|2     |  inst            |top               |   295|
|3     |    AxiSupporter1 |Axi4LiteSupporter |    57|
|4     |    tdc1          |tdc               |     4|
+------+------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 10105 ; free virtual = 21046
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 150 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2229.184 ; gain = 266.371 ; free physical = 10160 ; free virtual = 21101
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2229.184 ; gain = 430.152 ; free physical = 10160 ; free virtual = 21101
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.184 ; gain = 0.000 ; free physical = 10229 ; free virtual = 21170
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.184 ; gain = 0.000 ; free physical = 10172 ; free virtual = 21113
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 102 instances were transformed.
  LD => LDCE: 102 instances

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 158 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2229.184 ; gain = 688.656 ; free physical = 10305 ; free virtual = 21247
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.184 ; gain = 0.000 ; free physical = 10305 ; free virtual = 21247
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2253.195 ; gain = 0.000 ; free physical = 10301 ; free virtual = 21242
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/patricknaughton01/Documents/WashU/School/Sem6/ESE498/tdc/tdc.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_top_0_0_utilization_synth.rpt -pb design_1_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 24 17:16:33 2020...
