$date
	Sat Oct 22 14:20:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q1_tb $end
$scope module q1 $end
$var wire 4 ! inp [3:0] $end
$var wire 2 " s [1:0] $end
$var wire 1 # y $end
$var wire 2 $ temp [1:0] $end
$scope module m1 $end
$var wire 2 % inp [1:0] $end
$var wire 1 & s $end
$var reg 1 ' y $end
$upscope $end
$scope module m2 $end
$var wire 2 ( inp [1:0] $end
$var wire 1 ) s $end
$var reg 1 * y $end
$upscope $end
$scope module m3 $end
$var wire 2 + inp [1:0] $end
$var wire 1 , s $end
$var reg 1 # y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
b0 +
0*
0)
b10 (
0'
0&
b10 %
b0 $
0#
b0 "
b1010 !
$end
#20
1#
1'
b11 $
b11 +
1*
1&
1)
b1 "
#40
0#
0'
b0 $
b0 +
0*
0&
0)
1,
b10 "
#60
1#
1'
b11 $
b11 +
1*
1&
1)
b11 "
#80
