
---------- Begin Simulation Statistics ----------
final_tick                                  302969000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 160341                       # Simulator instruction rate (inst/s)
host_mem_usage                                 869848                       # Number of bytes of host memory used
host_op_rate                                   178913                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.12                       # Real time elapsed on the host
host_tick_rate                               97150575                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      500002                       # Number of instructions simulated
sim_ops                                        557944                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000303                       # Number of seconds simulated
sim_ticks                                   302969000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.982427                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   55928                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                60149                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4197                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             87702                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1117                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2172                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1055                       # Number of indirect misses.
system.cpu.branchPred.lookups                  123139                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11835                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          514                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    206268                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   193332                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2540                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      96899                       # Number of branches committed
system.cpu.commit.bw_lim_events                 23934                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             540                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           75037                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               501694                       # Number of instructions committed
system.cpu.commit.committedOps                 559636                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       489949                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.142233                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.077313                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       306379     62.53%     62.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        60918     12.43%     74.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        50429     10.29%     85.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        15302      3.12%     88.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        18714      3.82%     92.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4124      0.84%     93.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         6037      1.23%     94.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         4112      0.84%     95.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        23934      4.88%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       489949                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9450                       # Number of function calls committed.
system.cpu.commit.int_insts                    507183                       # Number of committed integer instructions.
system.cpu.commit.loads                         52957                       # Number of loads committed
system.cpu.commit.membars                         532                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           12      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           416438     74.41%     74.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40054      7.16%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              38      0.01%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.01%     81.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              49      0.01%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             47      0.01%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52957      9.46%     91.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          49971      8.93%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            559636                       # Class of committed instruction
system.cpu.commit.refs                         102928                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       699                       # Number of committed Vector instructions.
system.cpu.committedInsts                      500002                       # Number of Instructions Simulated
system.cpu.committedOps                        557944                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.211873                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.211873                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                292349                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1679                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                55983                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 655081                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    91062                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     90723                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2595                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  7340                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 23990                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      123139                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     99739                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        358606                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2289                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         613128                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    8504                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.203220                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             137724                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              68880                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.011864                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             500719                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.373159                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.552841                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   354800     70.86%     70.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    20438      4.08%     74.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    19938      3.98%     78.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    16772      3.35%     82.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    12666      2.53%     84.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    16607      3.32%     88.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    10833      2.16%     90.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    11080      2.21%     92.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    37585      7.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               500719                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          105220                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2975                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   107072                       # Number of branches executed
system.cpu.iew.exec_nop                          1900                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.007593                       # Inst execution rate
system.cpu.iew.exec_refs                       115821                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      54072                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   48152                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 61607                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                594                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               539                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                57772                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              635053                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 61749                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4332                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                610540                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    278                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1675                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2595                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2428                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           223                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2098                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         2327                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         8650                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         7800                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             36                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2202                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            773                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    668718                       # num instructions consuming a value
system.cpu.iew.wb_count                        603031                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.551564                       # average fanout of values written-back
system.cpu.iew.wb_producers                    368841                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.995201                       # insts written-back per cycle
system.cpu.iew.wb_sent                         605542                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   761269                       # number of integer regfile reads
system.cpu.int_regfile_writes                  467748                       # number of integer regfile writes
system.cpu.ipc                               0.825169                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.825169                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                15      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                456794     74.29%     74.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40060      6.52%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    26      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   50      0.01%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   61      0.01%     80.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   61      0.01%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  54      0.01%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62570     10.18%     91.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               55182      8.97%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 614874                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        8280                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013466                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    5876     70.97%     70.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     70.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     70.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     70.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     70.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     70.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     70.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     70.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     70.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     70.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     70.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     70.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     70.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.02%     70.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.05%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     71.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    693      8.37%     79.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1705     20.59%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 622185                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1737118                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       602213                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            706954                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     632559                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    614874                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 594                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           75204                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               328                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             54                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        44894                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        500719                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.227982                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.809002                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              268257     53.57%     53.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               72705     14.52%     68.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               76667     15.31%     83.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               24823      4.96%     88.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               19809      3.96%     92.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               12665      2.53%     94.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               12316      2.46%     97.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                9907      1.98%     99.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                3570      0.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          500719                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.014746                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    954                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1955                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          818                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1439                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1471                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2066                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                61607                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               57772                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  359857                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2121                       # number of misc regfile writes
system.cpu.numCycles                           605939                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  107252                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                614891                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  77896                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   100669                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3057                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   876                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1033548                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 646258                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              703132                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    103329                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   7748                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2595                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 94308                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    88227                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           801125                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          92566                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               2158                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    138707                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            596                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1254                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1100350                       # The number of ROB reads
system.cpu.rob.rob_writes                     1280134                       # The number of ROB writes
system.cpu.timesIdled                            1240                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      930                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     264                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3575                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         2899                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         6821                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2544                       # Transaction distribution
system.membus.trans_dist::ReadExReq               882                       # Transaction distribution
system.membus.trans_dist::ReadExResp              882                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2545                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           148                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       219264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  219264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3575                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3575    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3575                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4360500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18128250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    302969000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2874                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1162                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1188                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             549                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              897                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             897                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1698                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1177                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          150                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          150                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         6158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 10742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       184704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       207040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 391744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3922                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000255                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015968                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3921     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3922                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5760500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3184500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2547499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    302969000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  203                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  142                       # number of demand (read+write) hits
system.l2.demand_hits::total                      345                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 203                       # number of overall hits
system.l2.overall_hits::.cpu.data                 142                       # number of overall hits
system.l2.overall_hits::total                     345                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1495                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1932                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3427                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1495                       # number of overall misses
system.l2.overall_misses::.cpu.data              1932                       # number of overall misses
system.l2.overall_misses::total                  3427                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    116035500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    151112500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        267148000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    116035500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    151112500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       267148000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1698                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2074                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3772                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1698                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2074                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3772                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.880448                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.931533                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.908537                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.880448                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.931533                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.908537                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77615.719064                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78215.579710                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77953.895535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77615.719064                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78215.579710                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77953.895535                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3427                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3427                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    101085500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    131801502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    232887002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    101085500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    131801502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    232887002                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.880448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.931533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.908537                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.880448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.931533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.908537                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67615.719064                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68220.239130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67956.522323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67615.719064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68220.239130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67956.522323                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1162                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1162                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1162                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1162                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1188                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1188                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1188                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1188                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             882                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 882                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     69783000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      69783000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           897                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               897                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.983278                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.983278                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79119.047619                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79119.047619                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          882                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            882                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     60962002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     60962002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.983278                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.983278                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69117.916100                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69117.916100                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            203                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                203                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    116035500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    116035500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.880448                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.880448                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77615.719064                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77615.719064                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1495                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1495                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    101085500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    101085500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.880448                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.880448                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67615.719064                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67615.719064                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1050                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1050                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     81329500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     81329500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1177                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1177                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.892099                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.892099                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77456.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77456.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1050                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1050                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     70839500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     70839500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.892099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.892099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67466.190476                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67466.190476                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          148                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             148                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          150                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           150                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.986667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.986667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          148                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          148                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2823500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2823500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.986667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.986667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19077.702703                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19077.702703                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    302969000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1893.231547                       # Cycle average of tags in use
system.l2.tags.total_refs                        6671                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3575                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.866014                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      58.632169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1005.920023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       828.679355                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.030698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.025289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.057777                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3573                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2296                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.109039                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     58135                       # Number of tag accesses
system.l2.tags.data_accesses                    58135                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    302969000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          95680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         123584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             219264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        95680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         95680                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3426                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         315807888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         407909720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             723717608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    315807888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        315807888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        315807888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        407909720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            723717608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000569000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6862                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3427                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3427                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     27799500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                92055750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8111.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26861.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2846                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3427                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    377.600000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   238.850404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   342.438969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          141     24.31%     24.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          148     25.52%     49.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           68     11.72%     61.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           48      8.28%     69.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           41      7.07%     76.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      2.41%     79.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      3.28%     82.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      3.10%     85.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           83     14.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          580                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 219328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  219328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       723.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    723.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     302940500                       # Total gap between requests
system.mem_ctrls.avgGap                      88398.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        95680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       123648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 315807887.935729384422                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 408120962.870788753033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1495                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     39591250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     52464500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26482.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27155.54                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    83.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1884960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1001880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10167360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     23356320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         84107490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         45513120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          166031130                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        548.013592                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    117498250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      9880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    175590750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2263380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1199220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            14301420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     23356320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        105033330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         27891360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          174045030                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.464813                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     71336000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      9880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    221753000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    302969000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        97293                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            97293                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        97293                       # number of overall hits
system.cpu.icache.overall_hits::total           97293                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2445                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2445                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2445                       # number of overall misses
system.cpu.icache.overall_misses::total          2445                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    157811999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    157811999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    157811999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    157811999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        99738                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        99738                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        99738                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        99738                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024514                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024514                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024514                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024514                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64544.784867                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64544.784867                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64544.784867                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64544.784867                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          776                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1188                       # number of writebacks
system.cpu.icache.writebacks::total              1188                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          747                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          747                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          747                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          747                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1698                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1698                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1698                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1698                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    120810499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    120810499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    120810499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    120810499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71148.703769                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71148.703769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71148.703769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71148.703769                       # average overall mshr miss latency
system.cpu.icache.replacements                   1188                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        97293                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           97293                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2445                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2445                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    157811999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    157811999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        99738                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        99738                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024514                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024514                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64544.784867                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64544.784867                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          747                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          747                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1698                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1698                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    120810499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    120810499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71148.703769                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71148.703769                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    302969000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           456.401061                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               98991                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1698                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.298587                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   456.401061                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.891408                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.891408                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            201174                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           201174                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    302969000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    302969000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    302969000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    302969000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    302969000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        99017                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            99017                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        99027                       # number of overall hits
system.cpu.dcache.overall_hits::total           99027                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6569                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6569                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6571                       # number of overall misses
system.cpu.dcache.overall_misses::total          6571                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    446612826                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    446612826                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    446612826                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    446612826                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       105586                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       105586                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       105598                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       105598                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062215                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062215                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062227                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062227                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67987.947328                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67987.947328                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67967.253995                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67967.253995                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8344                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               246                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.918699                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1162                       # number of writebacks
system.cpu.dcache.writebacks::total              1162                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4351                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4351                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4351                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4351                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2218                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2218                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2220                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2220                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    160014895                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    160014895                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    160199395                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    160199395                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021007                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021007                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021023                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021023                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72143.775924                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72143.775924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72161.889640                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72161.889640                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1711                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        52627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           52627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3505                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3505                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    234738000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    234738000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        56132                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        56132                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062442                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062442                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66972.325250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66972.325250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2334                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2334                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1171                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1171                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     84051500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     84051500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020862                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020862                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71777.540564                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71777.540564                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46379                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46379                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2924                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2924                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    207386419                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    207386419                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        49303                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49303                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059307                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059307                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70925.587893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70925.587893                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2017                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2017                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          907                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          907                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     71614988                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     71614988                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018396                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018396                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78958.090408                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78958.090408                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           11                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           11                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          140                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          140                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4488407                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4488407                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          151                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          151                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.927152                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.927152                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32060.050000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32060.050000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          140                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          140                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4348407                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4348407                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.927152                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.927152                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31060.050000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31060.050000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          554                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          554                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       307000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       307000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.008945                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.008945                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        61400                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        61400                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       215500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       215500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.007156                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007156                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        53875                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        53875                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          530                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          530                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    302969000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           435.264808                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              102334                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2223                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.034188                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   435.264808                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.850127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.850127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          390                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            215597                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           215597                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    302969000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    302969000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
