Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec  5 19:49:51 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.286        0.000                      0                11067        0.048        0.000                      0                11067        3.750        0.000                       0                  2712  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.286        0.000                      0                11004        0.048        0.000                      0                11004        3.750        0.000                       0                  2712  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.393        0.000                      0                   63        0.439        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.747ns  (logic 4.927ns (50.547%)  route 4.820ns (49.453%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.566     5.087    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=80, routed)          1.472     7.077    cpu0/mem_ctrl0/cache0/_inst[31]_i_4_0[1]
    SLICE_X60Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.201 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000     7.201    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X60Y15         MUXF7 (Prop_muxf7_I1_O)      0.247     7.448 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000     7.448    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X60Y15         MUXF8 (Prop_muxf8_I0_O)      0.098     7.546 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27/O
                         net (fo=1, routed)           0.967     8.513    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.319     8.832 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     8.832    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X56Y15         MUXF7 (Prop_muxf7_I1_O)      0.214     9.046 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.046    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X56Y15         MUXF8 (Prop_muxf8_I1_O)      0.088     9.134 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           0.790     9.924    cpu0/if0/_rw_reg_1
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.319    10.243 f  cpu0/if0/_rw_i_2/O
                         net (fo=2, routed)           0.539    10.782    cpu0/mem_ctrl0/_stallreq_reg_2
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.906 f  cpu0/mem_ctrl0/stall_i_1/O
                         net (fo=2, routed)           0.160    11.066    cpu0/ctrl0/npc_reg[31]
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.190 r  cpu0/ctrl0/stall__0/O
                         net (fo=105, routed)         0.538    11.728    cpu0/if0/stall[0]
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.852 r  cpu0/if0/npc[4]_i_9/O
                         net (fo=1, routed)           0.000    11.852    cpu0/if0/npc[4]_i_9_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.402 r  cpu0/if0/npc_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.402    cpu0/if0/npc_reg[4]_i_7_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.736 r  cpu0/if0/npc_reg[8]_i_6/O[1]
                         net (fo=1, routed)           0.355    13.091    cpu0/id_ex0/npc[4]
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.303    13.394 r  cpu0/id_ex0/npc[8]_i_4/O
                         net (fo=1, routed)           0.000    13.394    cpu0/id_ex0/npc[8]_i_4_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.927 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.927    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.044    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.161 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.161    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.278 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.278    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.395 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.395    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.512 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.512    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.835 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.835    cpu0/pc_reg0/D[29]
    SLICE_X50Y34         FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.446    14.787    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X50Y34         FDRE (Setup_fdre_C_D)        0.109    15.121    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -14.835    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.663ns  (logic 4.843ns (50.117%)  route 4.820ns (49.883%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.566     5.087    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=80, routed)          1.472     7.077    cpu0/mem_ctrl0/cache0/_inst[31]_i_4_0[1]
    SLICE_X60Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.201 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000     7.201    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X60Y15         MUXF7 (Prop_muxf7_I1_O)      0.247     7.448 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000     7.448    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X60Y15         MUXF8 (Prop_muxf8_I0_O)      0.098     7.546 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27/O
                         net (fo=1, routed)           0.967     8.513    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.319     8.832 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     8.832    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X56Y15         MUXF7 (Prop_muxf7_I1_O)      0.214     9.046 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.046    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X56Y15         MUXF8 (Prop_muxf8_I1_O)      0.088     9.134 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           0.790     9.924    cpu0/if0/_rw_reg_1
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.319    10.243 f  cpu0/if0/_rw_i_2/O
                         net (fo=2, routed)           0.539    10.782    cpu0/mem_ctrl0/_stallreq_reg_2
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.906 f  cpu0/mem_ctrl0/stall_i_1/O
                         net (fo=2, routed)           0.160    11.066    cpu0/ctrl0/npc_reg[31]
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.190 r  cpu0/ctrl0/stall__0/O
                         net (fo=105, routed)         0.538    11.728    cpu0/if0/stall[0]
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.852 r  cpu0/if0/npc[4]_i_9/O
                         net (fo=1, routed)           0.000    11.852    cpu0/if0/npc[4]_i_9_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.402 r  cpu0/if0/npc_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.402    cpu0/if0/npc_reg[4]_i_7_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.736 r  cpu0/if0/npc_reg[8]_i_6/O[1]
                         net (fo=1, routed)           0.355    13.091    cpu0/id_ex0/npc[4]
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.303    13.394 r  cpu0/id_ex0/npc[8]_i_4/O
                         net (fo=1, routed)           0.000    13.394    cpu0/id_ex0/npc[8]_i_4_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.927 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.927    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.044    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.161 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.161    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.278 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.278    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.395 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.395    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.512 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.512    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.751 r  cpu0/id_ex0/npc_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    14.751    cpu0/pc_reg0/D[30]
    SLICE_X50Y34         FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.446    14.787    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X50Y34         FDRE (Setup_fdre_C_D)        0.109    15.121    cpu0/pc_reg0/npc_reg[31]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -14.751    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.643ns  (logic 4.823ns (50.014%)  route 4.820ns (49.986%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.566     5.087    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=80, routed)          1.472     7.077    cpu0/mem_ctrl0/cache0/_inst[31]_i_4_0[1]
    SLICE_X60Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.201 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000     7.201    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X60Y15         MUXF7 (Prop_muxf7_I1_O)      0.247     7.448 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000     7.448    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X60Y15         MUXF8 (Prop_muxf8_I0_O)      0.098     7.546 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27/O
                         net (fo=1, routed)           0.967     8.513    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.319     8.832 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     8.832    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X56Y15         MUXF7 (Prop_muxf7_I1_O)      0.214     9.046 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.046    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X56Y15         MUXF8 (Prop_muxf8_I1_O)      0.088     9.134 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           0.790     9.924    cpu0/if0/_rw_reg_1
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.319    10.243 f  cpu0/if0/_rw_i_2/O
                         net (fo=2, routed)           0.539    10.782    cpu0/mem_ctrl0/_stallreq_reg_2
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.906 f  cpu0/mem_ctrl0/stall_i_1/O
                         net (fo=2, routed)           0.160    11.066    cpu0/ctrl0/npc_reg[31]
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.190 r  cpu0/ctrl0/stall__0/O
                         net (fo=105, routed)         0.538    11.728    cpu0/if0/stall[0]
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.852 r  cpu0/if0/npc[4]_i_9/O
                         net (fo=1, routed)           0.000    11.852    cpu0/if0/npc[4]_i_9_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.402 r  cpu0/if0/npc_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.402    cpu0/if0/npc_reg[4]_i_7_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.736 r  cpu0/if0/npc_reg[8]_i_6/O[1]
                         net (fo=1, routed)           0.355    13.091    cpu0/id_ex0/npc[4]
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.303    13.394 r  cpu0/id_ex0/npc[8]_i_4/O
                         net (fo=1, routed)           0.000    13.394    cpu0/id_ex0/npc[8]_i_4_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.927 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.927    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.044    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.161 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.161    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.278 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.278    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.395 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.395    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.512 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.512    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.731 r  cpu0/id_ex0/npc_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    14.731    cpu0/pc_reg0/D[28]
    SLICE_X50Y34         FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.446    14.787    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X50Y34         FDRE (Setup_fdre_C_D)        0.109    15.121    cpu0/pc_reg0/npc_reg[29]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -14.731    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.630ns  (logic 4.810ns (49.946%)  route 4.820ns (50.054%))
  Logic Levels:           19  (CARRY4=8 LUT2=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.566     5.087    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=80, routed)          1.472     7.077    cpu0/mem_ctrl0/cache0/_inst[31]_i_4_0[1]
    SLICE_X60Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.201 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000     7.201    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X60Y15         MUXF7 (Prop_muxf7_I1_O)      0.247     7.448 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000     7.448    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X60Y15         MUXF8 (Prop_muxf8_I0_O)      0.098     7.546 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27/O
                         net (fo=1, routed)           0.967     8.513    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.319     8.832 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     8.832    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X56Y15         MUXF7 (Prop_muxf7_I1_O)      0.214     9.046 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.046    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X56Y15         MUXF8 (Prop_muxf8_I1_O)      0.088     9.134 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           0.790     9.924    cpu0/if0/_rw_reg_1
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.319    10.243 f  cpu0/if0/_rw_i_2/O
                         net (fo=2, routed)           0.539    10.782    cpu0/mem_ctrl0/_stallreq_reg_2
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.906 f  cpu0/mem_ctrl0/stall_i_1/O
                         net (fo=2, routed)           0.160    11.066    cpu0/ctrl0/npc_reg[31]
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.190 r  cpu0/ctrl0/stall__0/O
                         net (fo=105, routed)         0.538    11.728    cpu0/if0/stall[0]
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.852 r  cpu0/if0/npc[4]_i_9/O
                         net (fo=1, routed)           0.000    11.852    cpu0/if0/npc[4]_i_9_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.402 r  cpu0/if0/npc_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.402    cpu0/if0/npc_reg[4]_i_7_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.736 r  cpu0/if0/npc_reg[8]_i_6/O[1]
                         net (fo=1, routed)           0.355    13.091    cpu0/id_ex0/npc[4]
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.303    13.394 r  cpu0/id_ex0/npc[8]_i_4/O
                         net (fo=1, routed)           0.000    13.394    cpu0/id_ex0/npc[8]_i_4_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.927 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.927    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.044    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.161 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.161    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.278 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.278    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.395 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.395    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.718 r  cpu0/id_ex0/npc_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.718    cpu0/pc_reg0/D[25]
    SLICE_X50Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.445    14.786    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X50Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[26]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X50Y33         FDRE (Setup_fdre_C_D)        0.109    15.120    cpu0/pc_reg0/npc_reg[26]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -14.718    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.622ns  (logic 4.802ns (49.905%)  route 4.820ns (50.095%))
  Logic Levels:           19  (CARRY4=8 LUT2=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.566     5.087    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=80, routed)          1.472     7.077    cpu0/mem_ctrl0/cache0/_inst[31]_i_4_0[1]
    SLICE_X60Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.201 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000     7.201    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X60Y15         MUXF7 (Prop_muxf7_I1_O)      0.247     7.448 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000     7.448    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X60Y15         MUXF8 (Prop_muxf8_I0_O)      0.098     7.546 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27/O
                         net (fo=1, routed)           0.967     8.513    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.319     8.832 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     8.832    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X56Y15         MUXF7 (Prop_muxf7_I1_O)      0.214     9.046 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.046    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X56Y15         MUXF8 (Prop_muxf8_I1_O)      0.088     9.134 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           0.790     9.924    cpu0/if0/_rw_reg_1
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.319    10.243 f  cpu0/if0/_rw_i_2/O
                         net (fo=2, routed)           0.539    10.782    cpu0/mem_ctrl0/_stallreq_reg_2
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.906 f  cpu0/mem_ctrl0/stall_i_1/O
                         net (fo=2, routed)           0.160    11.066    cpu0/ctrl0/npc_reg[31]
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.190 r  cpu0/ctrl0/stall__0/O
                         net (fo=105, routed)         0.538    11.728    cpu0/if0/stall[0]
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.852 r  cpu0/if0/npc[4]_i_9/O
                         net (fo=1, routed)           0.000    11.852    cpu0/if0/npc[4]_i_9_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.402 r  cpu0/if0/npc_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.402    cpu0/if0/npc_reg[4]_i_7_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.736 r  cpu0/if0/npc_reg[8]_i_6/O[1]
                         net (fo=1, routed)           0.355    13.091    cpu0/id_ex0/npc[4]
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.303    13.394 r  cpu0/id_ex0/npc[8]_i_4/O
                         net (fo=1, routed)           0.000    13.394    cpu0/id_ex0/npc[8]_i_4_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.927 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.927    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.044    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.161 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.161    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.278 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.278    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.395 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.395    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.710 r  cpu0/id_ex0/npc_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.710    cpu0/pc_reg0/D[27]
    SLICE_X50Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.445    14.786    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X50Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[28]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X50Y33         FDRE (Setup_fdre_C_D)        0.109    15.120    cpu0/pc_reg0/npc_reg[28]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -14.710    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.546ns  (logic 4.726ns (49.506%)  route 4.820ns (50.494%))
  Logic Levels:           19  (CARRY4=8 LUT2=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.566     5.087    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=80, routed)          1.472     7.077    cpu0/mem_ctrl0/cache0/_inst[31]_i_4_0[1]
    SLICE_X60Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.201 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000     7.201    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X60Y15         MUXF7 (Prop_muxf7_I1_O)      0.247     7.448 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000     7.448    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X60Y15         MUXF8 (Prop_muxf8_I0_O)      0.098     7.546 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27/O
                         net (fo=1, routed)           0.967     8.513    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.319     8.832 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     8.832    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X56Y15         MUXF7 (Prop_muxf7_I1_O)      0.214     9.046 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.046    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X56Y15         MUXF8 (Prop_muxf8_I1_O)      0.088     9.134 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           0.790     9.924    cpu0/if0/_rw_reg_1
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.319    10.243 f  cpu0/if0/_rw_i_2/O
                         net (fo=2, routed)           0.539    10.782    cpu0/mem_ctrl0/_stallreq_reg_2
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.906 f  cpu0/mem_ctrl0/stall_i_1/O
                         net (fo=2, routed)           0.160    11.066    cpu0/ctrl0/npc_reg[31]
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.190 r  cpu0/ctrl0/stall__0/O
                         net (fo=105, routed)         0.538    11.728    cpu0/if0/stall[0]
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.852 r  cpu0/if0/npc[4]_i_9/O
                         net (fo=1, routed)           0.000    11.852    cpu0/if0/npc[4]_i_9_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.402 r  cpu0/if0/npc_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.402    cpu0/if0/npc_reg[4]_i_7_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.736 r  cpu0/if0/npc_reg[8]_i_6/O[1]
                         net (fo=1, routed)           0.355    13.091    cpu0/id_ex0/npc[4]
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.303    13.394 r  cpu0/id_ex0/npc[8]_i_4/O
                         net (fo=1, routed)           0.000    13.394    cpu0/id_ex0/npc[8]_i_4_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.927 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.927    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.044    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.161 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.161    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.278 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.278    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.395 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.395    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.634 r  cpu0/id_ex0/npc_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.634    cpu0/pc_reg0/D[26]
    SLICE_X50Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.445    14.786    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X50Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[27]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X50Y33         FDRE (Setup_fdre_C_D)        0.109    15.120    cpu0/pc_reg0/npc_reg[27]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -14.634    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 4.706ns (49.400%)  route 4.820ns (50.600%))
  Logic Levels:           19  (CARRY4=8 LUT2=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.566     5.087    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=80, routed)          1.472     7.077    cpu0/mem_ctrl0/cache0/_inst[31]_i_4_0[1]
    SLICE_X60Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.201 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000     7.201    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X60Y15         MUXF7 (Prop_muxf7_I1_O)      0.247     7.448 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000     7.448    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X60Y15         MUXF8 (Prop_muxf8_I0_O)      0.098     7.546 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27/O
                         net (fo=1, routed)           0.967     8.513    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.319     8.832 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     8.832    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X56Y15         MUXF7 (Prop_muxf7_I1_O)      0.214     9.046 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.046    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X56Y15         MUXF8 (Prop_muxf8_I1_O)      0.088     9.134 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           0.790     9.924    cpu0/if0/_rw_reg_1
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.319    10.243 f  cpu0/if0/_rw_i_2/O
                         net (fo=2, routed)           0.539    10.782    cpu0/mem_ctrl0/_stallreq_reg_2
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.906 f  cpu0/mem_ctrl0/stall_i_1/O
                         net (fo=2, routed)           0.160    11.066    cpu0/ctrl0/npc_reg[31]
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.190 r  cpu0/ctrl0/stall__0/O
                         net (fo=105, routed)         0.538    11.728    cpu0/if0/stall[0]
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.852 r  cpu0/if0/npc[4]_i_9/O
                         net (fo=1, routed)           0.000    11.852    cpu0/if0/npc[4]_i_9_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.402 r  cpu0/if0/npc_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.402    cpu0/if0/npc_reg[4]_i_7_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.736 r  cpu0/if0/npc_reg[8]_i_6/O[1]
                         net (fo=1, routed)           0.355    13.091    cpu0/id_ex0/npc[4]
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.303    13.394 r  cpu0/id_ex0/npc[8]_i_4/O
                         net (fo=1, routed)           0.000    13.394    cpu0/id_ex0/npc[8]_i_4_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.927 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.927    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.044    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.161 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.161    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.278 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.278    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.395 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.395    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.614 r  cpu0/id_ex0/npc_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.614    cpu0/pc_reg0/D[24]
    SLICE_X50Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.445    14.786    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X50Y33         FDRE                                         r  cpu0/pc_reg0/npc_reg[25]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X50Y33         FDRE (Setup_fdre_C_D)        0.109    15.120    cpu0/pc_reg0/npc_reg[25]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -14.614    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.513ns  (logic 4.693ns (49.331%)  route 4.820ns (50.669%))
  Logic Levels:           18  (CARRY4=7 LUT2=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.566     5.087    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=80, routed)          1.472     7.077    cpu0/mem_ctrl0/cache0/_inst[31]_i_4_0[1]
    SLICE_X60Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.201 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000     7.201    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X60Y15         MUXF7 (Prop_muxf7_I1_O)      0.247     7.448 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000     7.448    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X60Y15         MUXF8 (Prop_muxf8_I0_O)      0.098     7.546 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27/O
                         net (fo=1, routed)           0.967     8.513    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.319     8.832 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     8.832    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X56Y15         MUXF7 (Prop_muxf7_I1_O)      0.214     9.046 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.046    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X56Y15         MUXF8 (Prop_muxf8_I1_O)      0.088     9.134 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           0.790     9.924    cpu0/if0/_rw_reg_1
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.319    10.243 f  cpu0/if0/_rw_i_2/O
                         net (fo=2, routed)           0.539    10.782    cpu0/mem_ctrl0/_stallreq_reg_2
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.906 f  cpu0/mem_ctrl0/stall_i_1/O
                         net (fo=2, routed)           0.160    11.066    cpu0/ctrl0/npc_reg[31]
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.190 r  cpu0/ctrl0/stall__0/O
                         net (fo=105, routed)         0.538    11.728    cpu0/if0/stall[0]
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.852 r  cpu0/if0/npc[4]_i_9/O
                         net (fo=1, routed)           0.000    11.852    cpu0/if0/npc[4]_i_9_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.402 r  cpu0/if0/npc_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.402    cpu0/if0/npc_reg[4]_i_7_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.736 r  cpu0/if0/npc_reg[8]_i_6/O[1]
                         net (fo=1, routed)           0.355    13.091    cpu0/id_ex0/npc[4]
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.303    13.394 r  cpu0/id_ex0/npc[8]_i_4/O
                         net (fo=1, routed)           0.000    13.394    cpu0/id_ex0/npc[8]_i_4_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.927 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.927    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.044    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.161 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.161    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.278 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.278    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.601 r  cpu0/id_ex0/npc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.601    cpu0/pc_reg0/D[21]
    SLICE_X50Y32         FDRE                                         r  cpu0/pc_reg0/npc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.444    14.785    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  cpu0/pc_reg0/npc_reg[22]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X50Y32         FDRE (Setup_fdre_C_D)        0.109    15.119    cpu0/pc_reg0/npc_reg[22]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -14.601    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.505ns  (logic 4.685ns (49.288%)  route 4.820ns (50.712%))
  Logic Levels:           18  (CARRY4=7 LUT2=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.566     5.087    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=80, routed)          1.472     7.077    cpu0/mem_ctrl0/cache0/_inst[31]_i_4_0[1]
    SLICE_X60Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.201 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000     7.201    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X60Y15         MUXF7 (Prop_muxf7_I1_O)      0.247     7.448 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000     7.448    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X60Y15         MUXF8 (Prop_muxf8_I0_O)      0.098     7.546 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27/O
                         net (fo=1, routed)           0.967     8.513    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.319     8.832 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     8.832    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X56Y15         MUXF7 (Prop_muxf7_I1_O)      0.214     9.046 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.046    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X56Y15         MUXF8 (Prop_muxf8_I1_O)      0.088     9.134 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           0.790     9.924    cpu0/if0/_rw_reg_1
    SLICE_X57Y23         LUT6 (Prop_lut6_I5_O)        0.319    10.243 f  cpu0/if0/_rw_i_2/O
                         net (fo=2, routed)           0.539    10.782    cpu0/mem_ctrl0/_stallreq_reg_2
    SLICE_X53Y26         LUT5 (Prop_lut5_I4_O)        0.124    10.906 f  cpu0/mem_ctrl0/stall_i_1/O
                         net (fo=2, routed)           0.160    11.066    cpu0/ctrl0/npc_reg[31]
    SLICE_X53Y26         LUT6 (Prop_lut6_I0_O)        0.124    11.190 r  cpu0/ctrl0/stall__0/O
                         net (fo=105, routed)         0.538    11.728    cpu0/if0/stall[0]
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124    11.852 r  cpu0/if0/npc[4]_i_9/O
                         net (fo=1, routed)           0.000    11.852    cpu0/if0/npc[4]_i_9_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.402 r  cpu0/if0/npc_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.402    cpu0/if0/npc_reg[4]_i_7_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.736 r  cpu0/if0/npc_reg[8]_i_6/O[1]
                         net (fo=1, routed)           0.355    13.091    cpu0/id_ex0/npc[4]
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.303    13.394 r  cpu0/id_ex0/npc[8]_i_4/O
                         net (fo=1, routed)           0.000    13.394    cpu0/id_ex0/npc[8]_i_4_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.927 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.927    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.044    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.161 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.161    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.278 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.278    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.593 r  cpu0/id_ex0/npc_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.593    cpu0/pc_reg0/D[23]
    SLICE_X50Y32         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.444    14.785    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  cpu0/pc_reg0/npc_reg[24]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X50Y32         FDRE (Setup_fdre_C_D)        0.109    15.119    cpu0/pc_reg0/npc_reg[24]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -14.593    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/pc_reg0/npc_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 2.293ns (25.517%)  route 6.693ns (74.483%))
  Logic Levels:           10  (LUT3=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.566     5.087    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  cpu0/pc_reg0/pc_reg[3]/Q
                         net (fo=80, routed)          1.472     7.077    cpu0/mem_ctrl0/cache0/_inst[31]_i_4_0[1]
    SLICE_X60Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.201 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_115/O
                         net (fo=1, routed)           0.000     7.201    cpu0/mem_ctrl0/cache0/_inst[31]_i_115_n_0
    SLICE_X60Y15         MUXF7 (Prop_muxf7_I1_O)      0.247     7.448 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56/O
                         net (fo=1, routed)           0.000     7.448    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_56_n_0
    SLICE_X60Y15         MUXF8 (Prop_muxf8_I0_O)      0.098     7.546 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27/O
                         net (fo=1, routed)           0.967     8.513    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_27_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I1_O)        0.319     8.832 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_13/O
                         net (fo=1, routed)           0.000     8.832    cpu0/mem_ctrl0/cache0/_inst[31]_i_13_n_0
    SLICE_X56Y15         MUXF7 (Prop_muxf7_I1_O)      0.214     9.046 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7/O
                         net (fo=1, routed)           0.000     9.046    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_7_n_0
    SLICE_X56Y15         MUXF8 (Prop_muxf8_I1_O)      0.088     9.134 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_3/O
                         net (fo=6, routed)           1.056    10.190    cpu0/mem_ctrl0/cache0/pc_reg[9]
    SLICE_X58Y25         LUT6 (Prop_lut6_I1_O)        0.319    10.509 r  cpu0/mem_ctrl0/cache0/npc[31]_i_13/O
                         net (fo=1, routed)           0.669    11.178    cpu0/mem_ctrl0/cache0/npc[31]_i_13_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.302 f  cpu0/mem_ctrl0/cache0/npc[31]_i_7/O
                         net (fo=1, routed)           0.835    12.137    cpu0/mem_ctrl0/cache0/npc[31]_i_7_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.261 r  cpu0/mem_ctrl0/cache0/npc[31]_i_3/O
                         net (fo=68, routed)          0.700    12.961    cpu0/mem_ctrl0/cache0/assigned_reg
    SLICE_X55Y24         LUT3 (Prop_lut3_I2_O)        0.118    13.079 r  cpu0/mem_ctrl0/cache0/npc[31]_i_1/O
                         net (fo=31, routed)          0.994    14.074    cpu0/pc_reg0/E[0]
    SLICE_X50Y34         FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.446    14.787    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X50Y34         FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X50Y34         FDRE (Setup_fdre_C_CE)      -0.371    14.641    cpu0/pc_reg0/npc_reg[29]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -14.074    
  -------------------------------------------------------------------
                         slack                                  0.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.559     1.442    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X35Y12         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/Q
                         net (fo=2, routed)           0.067     1.650    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIA0
    SLICE_X34Y12         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.827     1.954    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y12         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.455    
    SLICE_X34Y12         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.602    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.974%)  route 0.292ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.554     1.437    hci0/clk
    SLICE_X46Y21         FDRE                                         r  hci0/q_tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  hci0/q_tx_data_reg[7]/Q
                         net (fo=32, routed)          0.292     1.893    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/D
    SLICE_X34Y20         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.820     1.947    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/WCLK
    SLICE_X34Y20         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP/CLK
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y20         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.844    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.852%)  route 0.242ns (63.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.553     1.436    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X31Y21         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.242     1.819    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_6_6/A0
    SLICE_X30Y21         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.820     1.947    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_6_6/WCLK
    SLICE_X30Y21         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_6_6/DP/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X30Y21         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.759    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.852%)  route 0.242ns (63.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.553     1.436    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X31Y21         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.242     1.819    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_6_6/A0
    SLICE_X30Y21         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.820     1.947    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_6_6/WCLK
    SLICE_X30Y21         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X30Y21         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.759    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.852%)  route 0.242ns (63.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.553     1.436    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X31Y21         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.242     1.819    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_7_7/A0
    SLICE_X30Y21         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.820     1.947    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_7_7/WCLK
    SLICE_X30Y21         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_7_7/DP/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X30Y21         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.759    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.852%)  route 0.242ns (63.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.553     1.436    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X31Y21         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.242     1.819    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_7_7/A0
    SLICE_X30Y21         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.820     1.947    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_7_7/WCLK
    SLICE_X30Y21         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X30Y21         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.759    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.148ns (34.042%)  route 0.287ns (65.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.559     1.442    hci0/clk
    SLICE_X38Y13         FDRE                                         r  hci0/q_io_in_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  hci0/q_io_in_wr_data_reg[7]/Q
                         net (fo=32, routed)          0.287     1.877    hci0/io_in_fifo/q_data_array_reg_512_575_7_7/D
    SLICE_X34Y8          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.830     1.957    hci0/io_in_fifo/q_data_array_reg_512_575_7_7/WCLK
    SLICE_X34Y8          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP/CLK
                         clock pessimism             -0.249     1.708    
    SLICE_X34Y8          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     1.800    hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.556     1.439    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  cpu0/pc_reg0/pc_reg[3]_rep/Q
                         net (fo=25, routed)          0.263     1.843    cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/A1
    SLICE_X50Y22         RAMS64E                                      r  cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.824     1.951    cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/WCLK
    SLICE_X50Y22         RAMS64E                                      r  cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/RAMS64E_A/CLK
                         clock pessimism             -0.499     1.452    
    SLICE_X50Y22         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.761    cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.556     1.439    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  cpu0/pc_reg0/pc_reg[3]_rep/Q
                         net (fo=25, routed)          0.263     1.843    cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/A1
    SLICE_X50Y22         RAMS64E                                      r  cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.824     1.951    cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/WCLK
    SLICE_X50Y22         RAMS64E                                      r  cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/RAMS64E_B/CLK
                         clock pessimism             -0.499     1.452    
    SLICE_X50Y22         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.761    cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 cpu0/pc_reg0/pc_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.894%)  route 0.263ns (65.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.556     1.439    cpu0/pc_reg0/EXCLK_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  cpu0/pc_reg0/pc_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  cpu0/pc_reg0/pc_reg[3]_rep/Q
                         net (fo=25, routed)          0.263     1.843    cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/A1
    SLICE_X50Y22         RAMS64E                                      r  cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.824     1.951    cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/WCLK
    SLICE_X50Y22         RAMS64E                                      r  cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/RAMS64E_C/CLK
                         clock pessimism             -0.499     1.452    
    SLICE_X50Y22         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.761    cpu0/mem_ctrl0/cache0/entry_reg_0_255_16_16/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   ram0/ram_bram/ram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   ram0/ram_bram/ram_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   ram0/ram_bram/ram_reg_3_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y3   hci0/io_in_fifo/q_data_array_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y3   hci0/io_in_fifo/q_data_array_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y3   hci0/io_in_fifo/q_data_array_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y3   hci0/io_in_fifo/q_data_array_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y6   hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y6   hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y6   hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y6   hci0/io_in_fifo/q_data_array_reg_128_191_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y3   hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y3   hci0/io_in_fifo/q_data_array_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y27  cpu0/mem_ctrl0/cache0/entry_reg_0_255_30_30/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y27  cpu0/mem_ctrl0/cache0/entry_reg_0_255_30_30/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y27  cpu0/mem_ctrl0/cache0/entry_reg_0_255_30_30/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y28  cpu0/mem_ctrl0/cache0/entry_reg_0_255_31_31/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y28  cpu0/mem_ctrl0/cache0/entry_reg_0_255_31_31/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y28  cpu0/mem_ctrl0/cache0/entry_reg_0_255_31_31/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y28  cpu0/mem_ctrl0/cache0/entry_reg_0_255_31_31/RAMS64E_D/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y18  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y18  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y22  cpu0/mem_ctrl0/cache0/entry_reg_0_255_3_3/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.456ns (11.231%)  route 3.604ns (88.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.552     5.073    EXCLK_IBUF_BUFG
    SLICE_X41Y21         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_reg_replica_6/Q
                         net (fo=174, routed)         3.604     9.133    hci0/uart_blk/rst_repN_6_alias
    SLICE_X32Y17         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.437    14.778    hci0/uart_blk/clk
    SLICE_X32Y17         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X32Y17         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.456ns (11.638%)  route 3.462ns (88.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.552     5.073    EXCLK_IBUF_BUFG
    SLICE_X41Y21         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_reg_replica_6/Q
                         net (fo=174, routed)         3.462     8.992    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X32Y16         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.438    14.779    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X32Y16         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X32Y16         FDCE (Recov_fdce_C_CLR)     -0.405    14.527    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.456ns (12.158%)  route 3.295ns (87.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.552     5.073    EXCLK_IBUF_BUFG
    SLICE_X41Y21         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_reg_replica_6/Q
                         net (fo=174, routed)         3.295     8.824    hci0/uart_blk/uart_rx_blk/rst_repN_6_alias
    SLICE_X32Y11         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.442    14.783    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X32Y11         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X32Y11         FDCE (Recov_fdce_C_CLR)     -0.405    14.531    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.456ns (12.158%)  route 3.295ns (87.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.552     5.073    EXCLK_IBUF_BUFG
    SLICE_X41Y21         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_reg_replica_6/Q
                         net (fo=174, routed)         3.295     8.824    hci0/uart_blk/uart_rx_blk/rst_repN_6_alias
    SLICE_X32Y11         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.442    14.783    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X32Y11         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X32Y11         FDCE (Recov_fdce_C_CLR)     -0.405    14.531    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.456ns (12.158%)  route 3.295ns (87.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.552     5.073    EXCLK_IBUF_BUFG
    SLICE_X41Y21         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_reg_replica_6/Q
                         net (fo=174, routed)         3.295     8.824    hci0/uart_blk/uart_rx_blk/rst_repN_6_alias
    SLICE_X32Y11         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.442    14.783    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X32Y11         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X32Y11         FDCE (Recov_fdce_C_CLR)     -0.405    14.531    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.456ns (12.184%)  route 3.287ns (87.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.552     5.073    EXCLK_IBUF_BUFG
    SLICE_X41Y21         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_reg_replica_6/Q
                         net (fo=174, routed)         3.287     8.816    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X28Y14         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.442    14.783    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y14         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X28Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.531    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.456ns (12.184%)  route 3.287ns (87.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.552     5.073    EXCLK_IBUF_BUFG
    SLICE_X41Y21         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_reg_replica_6/Q
                         net (fo=174, routed)         3.287     8.816    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X28Y14         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.442    14.783    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y14         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X28Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.531    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.456ns (12.184%)  route 3.287ns (87.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.552     5.073    EXCLK_IBUF_BUFG
    SLICE_X41Y21         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_reg_replica_6/Q
                         net (fo=174, routed)         3.287     8.816    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X28Y14         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.442    14.783    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y14         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X28Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.531    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.456ns (12.184%)  route 3.287ns (87.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.552     5.073    EXCLK_IBUF_BUFG
    SLICE_X41Y21         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_reg_replica_6/Q
                         net (fo=174, routed)         3.287     8.816    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X28Y14         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.442    14.783    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y14         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X28Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.531    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.456ns (12.198%)  route 3.282ns (87.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.552     5.073    EXCLK_IBUF_BUFG
    SLICE_X41Y21         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  rst_reg_replica_6/Q
                         net (fo=174, routed)         3.282     8.812    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X29Y14         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        1.442    14.783    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X29Y14         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X29Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.531    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  5.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.141ns (23.163%)  route 0.468ns (76.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.553     1.436    EXCLK_IBUF_BUFG
    SLICE_X41Y21         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  rst_reg_replica_6/Q
                         net (fo=174, routed)         0.468     2.045    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X31Y18         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.823     1.950    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X31Y18         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism             -0.249     1.701    
    SLICE_X31Y18         FDPE (Remov_fdpe_C_PRE)     -0.095     1.606    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.141ns (21.173%)  route 0.525ns (78.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.553     1.436    EXCLK_IBUF_BUFG
    SLICE_X41Y21         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  rst_reg_replica_6/Q
                         net (fo=174, routed)         0.525     2.102    hci0/uart_blk/uart_rx_blk/rst_repN_6_alias
    SLICE_X31Y17         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.824     1.951    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X31Y17         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism             -0.249     1.702    
    SLICE_X31Y17         FDPE (Remov_fdpe_C_PRE)     -0.095     1.607    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.640%)  route 0.351ns (71.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.553     1.436    EXCLK_IBUF_BUFG
    SLICE_X41Y21         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  rst_reg_replica_6/Q
                         net (fo=174, routed)         0.351     1.928    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X36Y17         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.824     1.951    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X36Y17         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[2]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X36Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    hci0/uart_blk/uart_tx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.640%)  route 0.351ns (71.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.553     1.436    EXCLK_IBUF_BUFG
    SLICE_X41Y21         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  rst_reg_replica_6/Q
                         net (fo=174, routed)         0.351     1.928    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X36Y17         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.824     1.951    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X36Y17         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[3]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X36Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    hci0/uart_blk/uart_tx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.640%)  route 0.351ns (71.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.553     1.436    EXCLK_IBUF_BUFG
    SLICE_X41Y21         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  rst_reg_replica_6/Q
                         net (fo=174, routed)         0.351     1.928    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X36Y17         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.824     1.951    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X36Y17         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[6]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X36Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.381    hci0/uart_blk/uart_tx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.815%)  route 0.405ns (74.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.553     1.436    EXCLK_IBUF_BUFG
    SLICE_X41Y21         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  rst_reg_replica_6/Q
                         net (fo=174, routed)         0.405     1.982    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X36Y16         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.825     1.952    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X36Y16         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X36Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.815%)  route 0.405ns (74.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.553     1.436    EXCLK_IBUF_BUFG
    SLICE_X41Y21         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  rst_reg_replica_6/Q
                         net (fo=174, routed)         0.405     1.982    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X36Y16         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.825     1.952    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X36Y16         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X36Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.815%)  route 0.405ns (74.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.553     1.436    EXCLK_IBUF_BUFG
    SLICE_X41Y21         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  rst_reg_replica_6/Q
                         net (fo=174, routed)         0.405     1.982    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X36Y16         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.825     1.952    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X36Y16         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X36Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.815%)  route 0.405ns (74.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.553     1.436    EXCLK_IBUF_BUFG
    SLICE_X41Y21         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  rst_reg_replica_6/Q
                         net (fo=174, routed)         0.405     1.982    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X36Y16         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.825     1.952    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X36Y16         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X36Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 rst_reg_replica_6/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.141ns (25.815%)  route 0.405ns (74.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.553     1.436    EXCLK_IBUF_BUFG
    SLICE_X41Y21         FDPE                                         r  rst_reg_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDPE (Prop_fdpe_C_Q)         0.141     1.577 f  rst_reg_replica_6/Q
                         net (fo=174, routed)         0.405     1.982    hci0/uart_blk/uart_tx_blk/rst_repN_6_alias
    SLICE_X36Y16         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2711, routed)        0.825     1.952    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X36Y16         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X36Y16         FDCE (Remov_fdce_C_CLR)     -0.092     1.382    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.600    





